
DISE-STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004188  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000140  08004294  08004294  00005294  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080043d4  080043d4  0000606c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080043d4  080043d4  0000606c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080043d4  080043d4  0000606c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080043d4  080043d4  000053d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080043d8  080043d8  000053d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080043dc  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000029c  2000006c  08004448  0000606c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000308  08004448  00006308  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000606c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000da90  00000000  00000000  00006095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fd1  00000000  00000000  00013b25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000da0  00000000  00000000  00015af8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a99  00000000  00000000  00016898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019251  00000000  00000000  00017331  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ed11  00000000  00000000  00030582  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f1f5  00000000  00000000  0003f293  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ce488  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004378  00000000  00000000  000ce4cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000d2844  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000006c 	.word	0x2000006c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800427c 	.word	0x0800427c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000070 	.word	0x20000070
 8000148:	0800427c 	.word	0x0800427c

0800014c <set_servo>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void set_servo(TIM_HandleTypeDef *htim, uint32_t channel, uint8_t angle){
 800014c:	b480      	push	{r7}
 800014e:	b087      	sub	sp, #28
 8000150:	af00      	add	r7, sp, #0
 8000152:	60f8      	str	r0, [r7, #12]
 8000154:	60b9      	str	r1, [r7, #8]
 8000156:	4613      	mov	r3, r2
 8000158:	71fb      	strb	r3, [r7, #7]
	uint32_t pulse_length = 160 + (angle*(800 - 160)/180);
 800015a:	79fa      	ldrb	r2, [r7, #7]
 800015c:	4613      	mov	r3, r2
 800015e:	009b      	lsls	r3, r3, #2
 8000160:	4413      	add	r3, r2
 8000162:	01db      	lsls	r3, r3, #7
 8000164:	4a14      	ldr	r2, [pc, #80]	@ (80001b8 <set_servo+0x6c>)
 8000166:	fb82 1203 	smull	r1, r2, r2, r3
 800016a:	441a      	add	r2, r3
 800016c:	11d2      	asrs	r2, r2, #7
 800016e:	17db      	asrs	r3, r3, #31
 8000170:	1ad3      	subs	r3, r2, r3
 8000172:	33a0      	adds	r3, #160	@ 0xa0
 8000174:	617b      	str	r3, [r7, #20]
	__HAL_TIM_SET_COMPARE(htim, channel, pulse_length);
 8000176:	68bb      	ldr	r3, [r7, #8]
 8000178:	2b00      	cmp	r3, #0
 800017a:	d104      	bne.n	8000186 <set_servo+0x3a>
 800017c:	68fb      	ldr	r3, [r7, #12]
 800017e:	681b      	ldr	r3, [r3, #0]
 8000180:	697a      	ldr	r2, [r7, #20]
 8000182:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000184:	e013      	b.n	80001ae <set_servo+0x62>
	__HAL_TIM_SET_COMPARE(htim, channel, pulse_length);
 8000186:	68bb      	ldr	r3, [r7, #8]
 8000188:	2b04      	cmp	r3, #4
 800018a:	d104      	bne.n	8000196 <set_servo+0x4a>
 800018c:	68fb      	ldr	r3, [r7, #12]
 800018e:	681a      	ldr	r2, [r3, #0]
 8000190:	697b      	ldr	r3, [r7, #20]
 8000192:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8000194:	e00b      	b.n	80001ae <set_servo+0x62>
	__HAL_TIM_SET_COMPARE(htim, channel, pulse_length);
 8000196:	68bb      	ldr	r3, [r7, #8]
 8000198:	2b08      	cmp	r3, #8
 800019a:	d104      	bne.n	80001a6 <set_servo+0x5a>
 800019c:	68fb      	ldr	r3, [r7, #12]
 800019e:	681a      	ldr	r2, [r3, #0]
 80001a0:	697b      	ldr	r3, [r7, #20]
 80001a2:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80001a4:	e003      	b.n	80001ae <set_servo+0x62>
	__HAL_TIM_SET_COMPARE(htim, channel, pulse_length);
 80001a6:	68fb      	ldr	r3, [r7, #12]
 80001a8:	681a      	ldr	r2, [r3, #0]
 80001aa:	697b      	ldr	r3, [r7, #20]
 80001ac:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80001ae:	bf00      	nop
 80001b0:	371c      	adds	r7, #28
 80001b2:	46bd      	mov	sp, r7
 80001b4:	bc80      	pop	{r7}
 80001b6:	4770      	bx	lr
 80001b8:	b60b60b7 	.word	0xb60b60b7

080001bc <randomRangeWithDiff>:

int randomRangeWithDiff(int min, int max, int min_diff)
{
 80001bc:	b580      	push	{r7, lr}
 80001be:	b086      	sub	sp, #24
 80001c0:	af00      	add	r7, sp, #0
 80001c2:	60f8      	str	r0, [r7, #12]
 80001c4:	60b9      	str	r1, [r7, #8]
 80001c6:	607a      	str	r2, [r7, #4]
    int last_value = -9999; // initial arbitrary number
 80001c8:	4b10      	ldr	r3, [pc, #64]	@ (800020c <randomRangeWithDiff+0x50>)
 80001ca:	617b      	str	r3, [r7, #20]
    int new_value;

    do {
        new_value = (rand() % (max - min + 1)) + min;
 80001cc:	f002 ff4a 	bl	8003064 <rand>
 80001d0:	4602      	mov	r2, r0
 80001d2:	68b9      	ldr	r1, [r7, #8]
 80001d4:	68fb      	ldr	r3, [r7, #12]
 80001d6:	1acb      	subs	r3, r1, r3
 80001d8:	3301      	adds	r3, #1
 80001da:	fb92 f1f3 	sdiv	r1, r2, r3
 80001de:	fb01 f303 	mul.w	r3, r1, r3
 80001e2:	1ad3      	subs	r3, r2, r3
 80001e4:	68fa      	ldr	r2, [r7, #12]
 80001e6:	4413      	add	r3, r2
 80001e8:	613b      	str	r3, [r7, #16]
    } while (abs(new_value - last_value) < min_diff);
 80001ea:	693a      	ldr	r2, [r7, #16]
 80001ec:	697b      	ldr	r3, [r7, #20]
 80001ee:	1ad3      	subs	r3, r2, r3
 80001f0:	2b00      	cmp	r3, #0
 80001f2:	bfb8      	it	lt
 80001f4:	425b      	neglt	r3, r3
 80001f6:	687a      	ldr	r2, [r7, #4]
 80001f8:	429a      	cmp	r2, r3
 80001fa:	dce7      	bgt.n	80001cc <randomRangeWithDiff+0x10>

    last_value = new_value;
 80001fc:	693b      	ldr	r3, [r7, #16]
 80001fe:	617b      	str	r3, [r7, #20]
    return new_value;
 8000200:	693b      	ldr	r3, [r7, #16]
}
 8000202:	4618      	mov	r0, r3
 8000204:	3718      	adds	r7, #24
 8000206:	46bd      	mov	sp, r7
 8000208:	bd80      	pop	{r7, pc}
 800020a:	bf00      	nop
 800020c:	ffffd8f1 	.word	0xffffd8f1

08000210 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000214:	f000 fc8c 	bl	8000b30 <HAL_Init>

  /* USER CODE BEGIN Init */
  RetargetInit(&huart2);
 8000218:	4836      	ldr	r0, [pc, #216]	@ (80002f4 <main+0xe4>)
 800021a:	f000 fa35 	bl	8000688 <RetargetInit>
  srand(HAL_GetTick());  // change to seed value
 800021e:	f000 fcdf 	bl	8000be0 <HAL_GetTick>
 8000222:	4603      	mov	r3, r0
 8000224:	4618      	mov	r0, r3
 8000226:	f002 feef 	bl	8003008 <srand>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800022a:	f000 f87f 	bl	800032c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022e:	f000 f9db 	bl	80005e8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000232:	f000 f9af 	bl	8000594 <MX_USART2_UART_Init>
  MX_CAN_Init();
 8000236:	f000 f8bb 	bl	80003b0 <MX_CAN_Init>
  MX_TIM2_Init();
 800023a:	f000 f935 	bl	80004a8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800023e:	2100      	movs	r1, #0
 8000240:	482d      	ldr	r0, [pc, #180]	@ (80002f8 <main+0xe8>)
 8000242:	f001 ff83 	bl	800214c <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("DISE Embedded Final Project\r\n");
 8000246:	482d      	ldr	r0, [pc, #180]	@ (80002fc <main+0xec>)
 8000248:	f003 f874 	bl	8003334 <puts>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	if (HAL_CAN_GetRxFifoFillLevel(&hcan, CAN_RX_FIFO0) > 0) {
 800024c:	2100      	movs	r1, #0
 800024e:	482c      	ldr	r0, [pc, #176]	@ (8000300 <main+0xf0>)
 8000250:	f001 f81d 	bl	800128e <HAL_CAN_GetRxFifoFillLevel>
 8000254:	4603      	mov	r3, r0
 8000256:	2b00      	cmp	r3, #0
 8000258:	d02a      	beq.n	80002b0 <main+0xa0>
	  	  // Get the CAN message
	  	if (HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
 800025a:	4b2a      	ldr	r3, [pc, #168]	@ (8000304 <main+0xf4>)
 800025c:	4a2a      	ldr	r2, [pc, #168]	@ (8000308 <main+0xf8>)
 800025e:	2100      	movs	r1, #0
 8000260:	4827      	ldr	r0, [pc, #156]	@ (8000300 <main+0xf0>)
 8000262:	f000 fef3 	bl	800104c <HAL_CAN_GetRxMessage>
 8000266:	4603      	mov	r3, r0
 8000268:	2b00      	cmp	r3, #0
 800026a:	d11e      	bne.n	80002aa <main+0x9a>
	  		// Process the received message
	  		lock_status = RxData[0];
 800026c:	4b25      	ldr	r3, [pc, #148]	@ (8000304 <main+0xf4>)
 800026e:	781a      	ldrb	r2, [r3, #0]
 8000270:	4b26      	ldr	r3, [pc, #152]	@ (800030c <main+0xfc>)
 8000272:	701a      	strb	r2, [r3, #0]
	  		temp = randomRangeWithDiff(0, 80, 1);
 8000274:	2201      	movs	r2, #1
 8000276:	2150      	movs	r1, #80	@ 0x50
 8000278:	2000      	movs	r0, #0
 800027a:	f7ff ff9f 	bl	80001bc <randomRangeWithDiff>
 800027e:	4603      	mov	r3, r0
 8000280:	4a23      	ldr	r2, [pc, #140]	@ (8000310 <main+0x100>)
 8000282:	6013      	str	r3, [r2, #0]
	  		RPMs = randomRangeWithDiff(0, 250, 10);
 8000284:	220a      	movs	r2, #10
 8000286:	21fa      	movs	r1, #250	@ 0xfa
 8000288:	2000      	movs	r0, #0
 800028a:	f7ff ff97 	bl	80001bc <randomRangeWithDiff>
 800028e:	4603      	mov	r3, r0
 8000290:	4a20      	ldr	r2, [pc, #128]	@ (8000314 <main+0x104>)
 8000292:	6013      	str	r3, [r2, #0]
	  			printf("CAN ID: %lx\n\r", RxHeader.StdId);
	  			printf("CAN Size: %lx\n\r", RxHeader.DLC);
	  			printf("CAN Data: %d\n\r", RxData[0]);
	  		}
	  		else {
	  			printf("\n%d,%d,%d", RPMs, lock_status, temp);
 8000294:	4b1f      	ldr	r3, [pc, #124]	@ (8000314 <main+0x104>)
 8000296:	6819      	ldr	r1, [r3, #0]
 8000298:	4b1c      	ldr	r3, [pc, #112]	@ (800030c <main+0xfc>)
 800029a:	781b      	ldrb	r3, [r3, #0]
 800029c:	461a      	mov	r2, r3
 800029e:	4b1c      	ldr	r3, [pc, #112]	@ (8000310 <main+0x100>)
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	481d      	ldr	r0, [pc, #116]	@ (8000318 <main+0x108>)
 80002a4:	f002 ffde 	bl	8003264 <iprintf>
 80002a8:	e002      	b.n	80002b0 <main+0xa0>
	  		}
	  	}
	  	else{
	  		//RX DATA NOT WORKING
	  		printf("HAL NOT OK");
 80002aa:	481c      	ldr	r0, [pc, #112]	@ (800031c <main+0x10c>)
 80002ac:	f002 ffda 	bl	8003264 <iprintf>
	  	}
	}
	if (lock_status == 1){
 80002b0:	4b16      	ldr	r3, [pc, #88]	@ (800030c <main+0xfc>)
 80002b2:	781b      	ldrb	r3, [r3, #0]
 80002b4:	2b01      	cmp	r3, #1
 80002b6:	d10c      	bne.n	80002d2 <main+0xc2>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 0);
 80002b8:	2200      	movs	r2, #0
 80002ba:	2120      	movs	r1, #32
 80002bc:	4818      	ldr	r0, [pc, #96]	@ (8000320 <main+0x110>)
 80002be:	f001 fa75 	bl	80017ac <HAL_GPIO_WritePin>
		set_servo(&htim2, TIM_CHANNEL_1, lock);
 80002c2:	4b18      	ldr	r3, [pc, #96]	@ (8000324 <main+0x114>)
 80002c4:	781b      	ldrb	r3, [r3, #0]
 80002c6:	461a      	mov	r2, r3
 80002c8:	2100      	movs	r1, #0
 80002ca:	480b      	ldr	r0, [pc, #44]	@ (80002f8 <main+0xe8>)
 80002cc:	f7ff ff3e 	bl	800014c <set_servo>
 80002d0:	e00b      	b.n	80002ea <main+0xda>
	}
	else{
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
 80002d2:	2201      	movs	r2, #1
 80002d4:	2120      	movs	r1, #32
 80002d6:	4812      	ldr	r0, [pc, #72]	@ (8000320 <main+0x110>)
 80002d8:	f001 fa68 	bl	80017ac <HAL_GPIO_WritePin>
		set_servo(&htim2, TIM_CHANNEL_1, unlock);
 80002dc:	4b12      	ldr	r3, [pc, #72]	@ (8000328 <main+0x118>)
 80002de:	781b      	ldrb	r3, [r3, #0]
 80002e0:	461a      	mov	r2, r3
 80002e2:	2100      	movs	r1, #0
 80002e4:	4804      	ldr	r0, [pc, #16]	@ (80002f8 <main+0xe8>)
 80002e6:	f7ff ff31 	bl	800014c <set_servo>
	}
	HAL_Delay(10);
 80002ea:	200a      	movs	r0, #10
 80002ec:	f000 fc82 	bl	8000bf4 <HAL_Delay>
	if (HAL_CAN_GetRxFifoFillLevel(&hcan, CAN_RX_FIFO0) > 0) {
 80002f0:	e7ac      	b.n	800024c <main+0x3c>
 80002f2:	bf00      	nop
 80002f4:	200000f8 	.word	0x200000f8
 80002f8:	200000b0 	.word	0x200000b0
 80002fc:	08004294 	.word	0x08004294
 8000300:	20000088 	.word	0x20000088
 8000304:	20000174 	.word	0x20000174
 8000308:	20000158 	.word	0x20000158
 800030c:	2000017c 	.word	0x2000017c
 8000310:	200001a8 	.word	0x200001a8
 8000314:	200001ac 	.word	0x200001ac
 8000318:	080042b4 	.word	0x080042b4
 800031c:	080042c0 	.word	0x080042c0
 8000320:	40010800 	.word	0x40010800
 8000324:	20000000 	.word	0x20000000
 8000328:	20000001 	.word	0x20000001

0800032c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	b090      	sub	sp, #64	@ 0x40
 8000330:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000332:	f107 0318 	add.w	r3, r7, #24
 8000336:	2228      	movs	r2, #40	@ 0x28
 8000338:	2100      	movs	r1, #0
 800033a:	4618      	mov	r0, r3
 800033c:	f003 f98e 	bl	800365c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000340:	1d3b      	adds	r3, r7, #4
 8000342:	2200      	movs	r2, #0
 8000344:	601a      	str	r2, [r3, #0]
 8000346:	605a      	str	r2, [r3, #4]
 8000348:	609a      	str	r2, [r3, #8]
 800034a:	60da      	str	r2, [r3, #12]
 800034c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800034e:	2302      	movs	r3, #2
 8000350:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000352:	2301      	movs	r3, #1
 8000354:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000356:	2310      	movs	r3, #16
 8000358:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800035a:	2302      	movs	r3, #2
 800035c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800035e:	2300      	movs	r3, #0
 8000360:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000362:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000366:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000368:	f107 0318 	add.w	r3, r7, #24
 800036c:	4618      	mov	r0, r3
 800036e:	f001 fa35 	bl	80017dc <HAL_RCC_OscConfig>
 8000372:	4603      	mov	r3, r0
 8000374:	2b00      	cmp	r3, #0
 8000376:	d001      	beq.n	800037c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000378:	f000 f980 	bl	800067c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800037c:	230f      	movs	r3, #15
 800037e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000380:	2302      	movs	r3, #2
 8000382:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000384:	2300      	movs	r3, #0
 8000386:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000388:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800038c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800038e:	2300      	movs	r3, #0
 8000390:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000392:	1d3b      	adds	r3, r7, #4
 8000394:	2102      	movs	r1, #2
 8000396:	4618      	mov	r0, r3
 8000398:	f001 fca2 	bl	8001ce0 <HAL_RCC_ClockConfig>
 800039c:	4603      	mov	r3, r0
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d001      	beq.n	80003a6 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80003a2:	f000 f96b 	bl	800067c <Error_Handler>
  }
}
 80003a6:	bf00      	nop
 80003a8:	3740      	adds	r7, #64	@ 0x40
 80003aa:	46bd      	mov	sp, r7
 80003ac:	bd80      	pop	{r7, pc}
	...

080003b0 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 80003b4:	4b38      	ldr	r3, [pc, #224]	@ (8000498 <MX_CAN_Init+0xe8>)
 80003b6:	4a39      	ldr	r2, [pc, #228]	@ (800049c <MX_CAN_Init+0xec>)
 80003b8:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 8;
 80003ba:	4b37      	ldr	r3, [pc, #220]	@ (8000498 <MX_CAN_Init+0xe8>)
 80003bc:	2208      	movs	r2, #8
 80003be:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80003c0:	4b35      	ldr	r3, [pc, #212]	@ (8000498 <MX_CAN_Init+0xe8>)
 80003c2:	2200      	movs	r2, #0
 80003c4:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80003c6:	4b34      	ldr	r3, [pc, #208]	@ (8000498 <MX_CAN_Init+0xe8>)
 80003c8:	2200      	movs	r2, #0
 80003ca:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_3TQ;
 80003cc:	4b32      	ldr	r3, [pc, #200]	@ (8000498 <MX_CAN_Init+0xe8>)
 80003ce:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80003d2:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
 80003d4:	4b30      	ldr	r3, [pc, #192]	@ (8000498 <MX_CAN_Init+0xe8>)
 80003d6:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 80003da:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80003dc:	4b2e      	ldr	r3, [pc, #184]	@ (8000498 <MX_CAN_Init+0xe8>)
 80003de:	2200      	movs	r2, #0
 80003e0:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80003e2:	4b2d      	ldr	r3, [pc, #180]	@ (8000498 <MX_CAN_Init+0xe8>)
 80003e4:	2200      	movs	r2, #0
 80003e6:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80003e8:	4b2b      	ldr	r3, [pc, #172]	@ (8000498 <MX_CAN_Init+0xe8>)
 80003ea:	2200      	movs	r2, #0
 80003ec:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80003ee:	4b2a      	ldr	r3, [pc, #168]	@ (8000498 <MX_CAN_Init+0xe8>)
 80003f0:	2200      	movs	r2, #0
 80003f2:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80003f4:	4b28      	ldr	r3, [pc, #160]	@ (8000498 <MX_CAN_Init+0xe8>)
 80003f6:	2200      	movs	r2, #0
 80003f8:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80003fa:	4b27      	ldr	r3, [pc, #156]	@ (8000498 <MX_CAN_Init+0xe8>)
 80003fc:	2200      	movs	r2, #0
 80003fe:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000400:	4825      	ldr	r0, [pc, #148]	@ (8000498 <MX_CAN_Init+0xe8>)
 8000402:	f000 fc1b 	bl	8000c3c <HAL_CAN_Init>
 8000406:	4603      	mov	r3, r0
 8000408:	2b00      	cmp	r3, #0
 800040a:	d001      	beq.n	8000410 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 800040c:	f000 f936 	bl	800067c <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */
  if (HAL_CAN_Start(&hcan) != HAL_OK) {
 8000410:	4821      	ldr	r0, [pc, #132]	@ (8000498 <MX_CAN_Init+0xe8>)
 8000412:	f000 fdd7 	bl	8000fc4 <HAL_CAN_Start>
 8000416:	4603      	mov	r3, r0
 8000418:	2b00      	cmp	r3, #0
 800041a:	d001      	beq.n	8000420 <MX_CAN_Init+0x70>
        Error_Handler();
 800041c:	f000 f92e 	bl	800067c <Error_Handler>
      }
      sf.FilterBank = 0;
 8000420:	4b1f      	ldr	r3, [pc, #124]	@ (80004a0 <MX_CAN_Init+0xf0>)
 8000422:	2200      	movs	r2, #0
 8000424:	615a      	str	r2, [r3, #20]
      sf.FilterMode = CAN_FILTERMODE_IDMASK;
 8000426:	4b1e      	ldr	r3, [pc, #120]	@ (80004a0 <MX_CAN_Init+0xf0>)
 8000428:	2200      	movs	r2, #0
 800042a:	619a      	str	r2, [r3, #24]
      sf.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800042c:	4b1c      	ldr	r3, [pc, #112]	@ (80004a0 <MX_CAN_Init+0xf0>)
 800042e:	2200      	movs	r2, #0
 8000430:	611a      	str	r2, [r3, #16]
      sf.FilterIdHigh = 0x0000;
 8000432:	4b1b      	ldr	r3, [pc, #108]	@ (80004a0 <MX_CAN_Init+0xf0>)
 8000434:	2200      	movs	r2, #0
 8000436:	601a      	str	r2, [r3, #0]
      sf.FilterIdLow = 0x0000;
 8000438:	4b19      	ldr	r3, [pc, #100]	@ (80004a0 <MX_CAN_Init+0xf0>)
 800043a:	2200      	movs	r2, #0
 800043c:	605a      	str	r2, [r3, #4]
      sf.FilterMaskIdHigh = 0x0000;
 800043e:	4b18      	ldr	r3, [pc, #96]	@ (80004a0 <MX_CAN_Init+0xf0>)
 8000440:	2200      	movs	r2, #0
 8000442:	609a      	str	r2, [r3, #8]
      sf.FilterMaskIdLow = 0x0000;
 8000444:	4b16      	ldr	r3, [pc, #88]	@ (80004a0 <MX_CAN_Init+0xf0>)
 8000446:	2200      	movs	r2, #0
 8000448:	60da      	str	r2, [r3, #12]
      sf.FilterScale = CAN_FILTERSCALE_32BIT;
 800044a:	4b15      	ldr	r3, [pc, #84]	@ (80004a0 <MX_CAN_Init+0xf0>)
 800044c:	2201      	movs	r2, #1
 800044e:	61da      	str	r2, [r3, #28]
      sf.FilterActivation = CAN_FILTER_ENABLE;
 8000450:	4b13      	ldr	r3, [pc, #76]	@ (80004a0 <MX_CAN_Init+0xf0>)
 8000452:	2201      	movs	r2, #1
 8000454:	621a      	str	r2, [r3, #32]
      sf.SlaveStartFilterBank = 15;
 8000456:	4b12      	ldr	r3, [pc, #72]	@ (80004a0 <MX_CAN_Init+0xf0>)
 8000458:	220f      	movs	r2, #15
 800045a:	625a      	str	r2, [r3, #36]	@ 0x24

      if (HAL_CAN_ConfigFilter(&hcan, &sf) != HAL_OK) {
 800045c:	4910      	ldr	r1, [pc, #64]	@ (80004a0 <MX_CAN_Init+0xf0>)
 800045e:	480e      	ldr	r0, [pc, #56]	@ (8000498 <MX_CAN_Init+0xe8>)
 8000460:	f000 fce7 	bl	8000e32 <HAL_CAN_ConfigFilter>
 8000464:	4603      	mov	r3, r0
 8000466:	2b00      	cmp	r3, #0
 8000468:	d001      	beq.n	800046e <MX_CAN_Init+0xbe>
         Error_Handler();
 800046a:	f000 f907 	bl	800067c <Error_Handler>
       }
      TxHeader.DLC = 8;
 800046e:	4b0d      	ldr	r3, [pc, #52]	@ (80004a4 <MX_CAN_Init+0xf4>)
 8000470:	2208      	movs	r2, #8
 8000472:	611a      	str	r2, [r3, #16]
      TxHeader.IDE = CAN_ID_STD;
 8000474:	4b0b      	ldr	r3, [pc, #44]	@ (80004a4 <MX_CAN_Init+0xf4>)
 8000476:	2200      	movs	r2, #0
 8000478:	609a      	str	r2, [r3, #8]
      TxHeader.RTR = CAN_RTR_DATA;
 800047a:	4b0a      	ldr	r3, [pc, #40]	@ (80004a4 <MX_CAN_Init+0xf4>)
 800047c:	2200      	movs	r2, #0
 800047e:	60da      	str	r2, [r3, #12]
      TxHeader.StdId = 0x030;
 8000480:	4b08      	ldr	r3, [pc, #32]	@ (80004a4 <MX_CAN_Init+0xf4>)
 8000482:	2230      	movs	r2, #48	@ 0x30
 8000484:	601a      	str	r2, [r3, #0]
      TxHeader.ExtId = 0x00;
 8000486:	4b07      	ldr	r3, [pc, #28]	@ (80004a4 <MX_CAN_Init+0xf4>)
 8000488:	2200      	movs	r2, #0
 800048a:	605a      	str	r2, [r3, #4]
      TxHeader.TransmitGlobalTime = DISABLE;
 800048c:	4b05      	ldr	r3, [pc, #20]	@ (80004a4 <MX_CAN_Init+0xf4>)
 800048e:	2200      	movs	r2, #0
 8000490:	751a      	strb	r2, [r3, #20]
}
 8000492:	bf00      	nop
 8000494:	bd80      	pop	{r7, pc}
 8000496:	bf00      	nop
 8000498:	20000088 	.word	0x20000088
 800049c:	40006400 	.word	0x40006400
 80004a0:	20000180 	.word	0x20000180
 80004a4:	20000140 	.word	0x20000140

080004a8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b08e      	sub	sp, #56	@ 0x38
 80004ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80004ae:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80004b2:	2200      	movs	r2, #0
 80004b4:	601a      	str	r2, [r3, #0]
 80004b6:	605a      	str	r2, [r3, #4]
 80004b8:	609a      	str	r2, [r3, #8]
 80004ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80004bc:	f107 0320 	add.w	r3, r7, #32
 80004c0:	2200      	movs	r2, #0
 80004c2:	601a      	str	r2, [r3, #0]
 80004c4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80004c6:	1d3b      	adds	r3, r7, #4
 80004c8:	2200      	movs	r2, #0
 80004ca:	601a      	str	r2, [r3, #0]
 80004cc:	605a      	str	r2, [r3, #4]
 80004ce:	609a      	str	r2, [r3, #8]
 80004d0:	60da      	str	r2, [r3, #12]
 80004d2:	611a      	str	r2, [r3, #16]
 80004d4:	615a      	str	r2, [r3, #20]
 80004d6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80004d8:	4b2d      	ldr	r3, [pc, #180]	@ (8000590 <MX_TIM2_Init+0xe8>)
 80004da:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80004de:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 200-1;
 80004e0:	4b2b      	ldr	r3, [pc, #172]	@ (8000590 <MX_TIM2_Init+0xe8>)
 80004e2:	22c7      	movs	r2, #199	@ 0xc7
 80004e4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004e6:	4b2a      	ldr	r3, [pc, #168]	@ (8000590 <MX_TIM2_Init+0xe8>)
 80004e8:	2200      	movs	r2, #0
 80004ea:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 6400-1;
 80004ec:	4b28      	ldr	r3, [pc, #160]	@ (8000590 <MX_TIM2_Init+0xe8>)
 80004ee:	f641 02ff 	movw	r2, #6399	@ 0x18ff
 80004f2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004f4:	4b26      	ldr	r3, [pc, #152]	@ (8000590 <MX_TIM2_Init+0xe8>)
 80004f6:	2200      	movs	r2, #0
 80004f8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80004fa:	4b25      	ldr	r3, [pc, #148]	@ (8000590 <MX_TIM2_Init+0xe8>)
 80004fc:	2200      	movs	r2, #0
 80004fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000500:	4823      	ldr	r0, [pc, #140]	@ (8000590 <MX_TIM2_Init+0xe8>)
 8000502:	f001 fd7b 	bl	8001ffc <HAL_TIM_Base_Init>
 8000506:	4603      	mov	r3, r0
 8000508:	2b00      	cmp	r3, #0
 800050a:	d001      	beq.n	8000510 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800050c:	f000 f8b6 	bl	800067c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000510:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000514:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000516:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800051a:	4619      	mov	r1, r3
 800051c:	481c      	ldr	r0, [pc, #112]	@ (8000590 <MX_TIM2_Init+0xe8>)
 800051e:	f001 ff79 	bl	8002414 <HAL_TIM_ConfigClockSource>
 8000522:	4603      	mov	r3, r0
 8000524:	2b00      	cmp	r3, #0
 8000526:	d001      	beq.n	800052c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000528:	f000 f8a8 	bl	800067c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800052c:	4818      	ldr	r0, [pc, #96]	@ (8000590 <MX_TIM2_Init+0xe8>)
 800052e:	f001 fdb4 	bl	800209a <HAL_TIM_PWM_Init>
 8000532:	4603      	mov	r3, r0
 8000534:	2b00      	cmp	r3, #0
 8000536:	d001      	beq.n	800053c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000538:	f000 f8a0 	bl	800067c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800053c:	2300      	movs	r3, #0
 800053e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000540:	2300      	movs	r3, #0
 8000542:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000544:	f107 0320 	add.w	r3, r7, #32
 8000548:	4619      	mov	r1, r3
 800054a:	4811      	ldr	r0, [pc, #68]	@ (8000590 <MX_TIM2_Init+0xe8>)
 800054c:	f002 fada 	bl	8002b04 <HAL_TIMEx_MasterConfigSynchronization>
 8000550:	4603      	mov	r3, r0
 8000552:	2b00      	cmp	r3, #0
 8000554:	d001      	beq.n	800055a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000556:	f000 f891 	bl	800067c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800055a:	2360      	movs	r3, #96	@ 0x60
 800055c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800055e:	2300      	movs	r3, #0
 8000560:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000562:	2300      	movs	r3, #0
 8000564:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000566:	2300      	movs	r3, #0
 8000568:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800056a:	1d3b      	adds	r3, r7, #4
 800056c:	2200      	movs	r2, #0
 800056e:	4619      	mov	r1, r3
 8000570:	4807      	ldr	r0, [pc, #28]	@ (8000590 <MX_TIM2_Init+0xe8>)
 8000572:	f001 fe8d 	bl	8002290 <HAL_TIM_PWM_ConfigChannel>
 8000576:	4603      	mov	r3, r0
 8000578:	2b00      	cmp	r3, #0
 800057a:	d001      	beq.n	8000580 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800057c:	f000 f87e 	bl	800067c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000580:	4803      	ldr	r0, [pc, #12]	@ (8000590 <MX_TIM2_Init+0xe8>)
 8000582:	f000 f95d 	bl	8000840 <HAL_TIM_MspPostInit>

}
 8000586:	bf00      	nop
 8000588:	3738      	adds	r7, #56	@ 0x38
 800058a:	46bd      	mov	sp, r7
 800058c:	bd80      	pop	{r7, pc}
 800058e:	bf00      	nop
 8000590:	200000b0 	.word	0x200000b0

08000594 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000598:	4b11      	ldr	r3, [pc, #68]	@ (80005e0 <MX_USART2_UART_Init+0x4c>)
 800059a:	4a12      	ldr	r2, [pc, #72]	@ (80005e4 <MX_USART2_UART_Init+0x50>)
 800059c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800059e:	4b10      	ldr	r3, [pc, #64]	@ (80005e0 <MX_USART2_UART_Init+0x4c>)
 80005a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80005a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80005a6:	4b0e      	ldr	r3, [pc, #56]	@ (80005e0 <MX_USART2_UART_Init+0x4c>)
 80005a8:	2200      	movs	r2, #0
 80005aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80005ac:	4b0c      	ldr	r3, [pc, #48]	@ (80005e0 <MX_USART2_UART_Init+0x4c>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80005b2:	4b0b      	ldr	r3, [pc, #44]	@ (80005e0 <MX_USART2_UART_Init+0x4c>)
 80005b4:	2200      	movs	r2, #0
 80005b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80005b8:	4b09      	ldr	r3, [pc, #36]	@ (80005e0 <MX_USART2_UART_Init+0x4c>)
 80005ba:	220c      	movs	r2, #12
 80005bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005be:	4b08      	ldr	r3, [pc, #32]	@ (80005e0 <MX_USART2_UART_Init+0x4c>)
 80005c0:	2200      	movs	r2, #0
 80005c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80005c4:	4b06      	ldr	r3, [pc, #24]	@ (80005e0 <MX_USART2_UART_Init+0x4c>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80005ca:	4805      	ldr	r0, [pc, #20]	@ (80005e0 <MX_USART2_UART_Init+0x4c>)
 80005cc:	f002 faf8 	bl	8002bc0 <HAL_UART_Init>
 80005d0:	4603      	mov	r3, r0
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d001      	beq.n	80005da <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80005d6:	f000 f851 	bl	800067c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80005da:	bf00      	nop
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	bf00      	nop
 80005e0:	200000f8 	.word	0x200000f8
 80005e4:	40004400 	.word	0x40004400

080005e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b088      	sub	sp, #32
 80005ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ee:	f107 0310 	add.w	r3, r7, #16
 80005f2:	2200      	movs	r2, #0
 80005f4:	601a      	str	r2, [r3, #0]
 80005f6:	605a      	str	r2, [r3, #4]
 80005f8:	609a      	str	r2, [r3, #8]
 80005fa:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005fc:	4b1d      	ldr	r3, [pc, #116]	@ (8000674 <MX_GPIO_Init+0x8c>)
 80005fe:	699b      	ldr	r3, [r3, #24]
 8000600:	4a1c      	ldr	r2, [pc, #112]	@ (8000674 <MX_GPIO_Init+0x8c>)
 8000602:	f043 0320 	orr.w	r3, r3, #32
 8000606:	6193      	str	r3, [r2, #24]
 8000608:	4b1a      	ldr	r3, [pc, #104]	@ (8000674 <MX_GPIO_Init+0x8c>)
 800060a:	699b      	ldr	r3, [r3, #24]
 800060c:	f003 0320 	and.w	r3, r3, #32
 8000610:	60fb      	str	r3, [r7, #12]
 8000612:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000614:	4b17      	ldr	r3, [pc, #92]	@ (8000674 <MX_GPIO_Init+0x8c>)
 8000616:	699b      	ldr	r3, [r3, #24]
 8000618:	4a16      	ldr	r2, [pc, #88]	@ (8000674 <MX_GPIO_Init+0x8c>)
 800061a:	f043 0304 	orr.w	r3, r3, #4
 800061e:	6193      	str	r3, [r2, #24]
 8000620:	4b14      	ldr	r3, [pc, #80]	@ (8000674 <MX_GPIO_Init+0x8c>)
 8000622:	699b      	ldr	r3, [r3, #24]
 8000624:	f003 0304 	and.w	r3, r3, #4
 8000628:	60bb      	str	r3, [r7, #8]
 800062a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800062c:	4b11      	ldr	r3, [pc, #68]	@ (8000674 <MX_GPIO_Init+0x8c>)
 800062e:	699b      	ldr	r3, [r3, #24]
 8000630:	4a10      	ldr	r2, [pc, #64]	@ (8000674 <MX_GPIO_Init+0x8c>)
 8000632:	f043 0308 	orr.w	r3, r3, #8
 8000636:	6193      	str	r3, [r2, #24]
 8000638:	4b0e      	ldr	r3, [pc, #56]	@ (8000674 <MX_GPIO_Init+0x8c>)
 800063a:	699b      	ldr	r3, [r3, #24]
 800063c:	f003 0308 	and.w	r3, r3, #8
 8000640:	607b      	str	r3, [r7, #4]
 8000642:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8000644:	2200      	movs	r2, #0
 8000646:	2120      	movs	r1, #32
 8000648:	480b      	ldr	r0, [pc, #44]	@ (8000678 <MX_GPIO_Init+0x90>)
 800064a:	f001 f8af 	bl	80017ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 800064e:	2320      	movs	r3, #32
 8000650:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000652:	2301      	movs	r3, #1
 8000654:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000656:	2300      	movs	r3, #0
 8000658:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800065a:	2302      	movs	r3, #2
 800065c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 800065e:	f107 0310 	add.w	r3, r7, #16
 8000662:	4619      	mov	r1, r3
 8000664:	4804      	ldr	r0, [pc, #16]	@ (8000678 <MX_GPIO_Init+0x90>)
 8000666:	f000 ff1d 	bl	80014a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800066a:	bf00      	nop
 800066c:	3720      	adds	r7, #32
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	40021000 	.word	0x40021000
 8000678:	40010800 	.word	0x40010800

0800067c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800067c:	b480      	push	{r7}
 800067e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000680:	b672      	cpsid	i
}
 8000682:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000684:	bf00      	nop
 8000686:	e7fd      	b.n	8000684 <Error_Handler+0x8>

08000688 <RetargetInit>:
//  return ch;
//}

UART_HandleTypeDef* gHuart;

void RetargetInit(UART_HandleTypeDef *huart2) {
 8000688:	b580      	push	{r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
  gHuart = huart2;
 8000690:	4a07      	ldr	r2, [pc, #28]	@ (80006b0 <RetargetInit+0x28>)
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8000696:	4b07      	ldr	r3, [pc, #28]	@ (80006b4 <RetargetInit+0x2c>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	6898      	ldr	r0, [r3, #8]
 800069c:	2300      	movs	r3, #0
 800069e:	2202      	movs	r2, #2
 80006a0:	2100      	movs	r1, #0
 80006a2:	f002 fe4f 	bl	8003344 <setvbuf>
}
 80006a6:	bf00      	nop
 80006a8:	3708      	adds	r7, #8
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	200001b0 	.word	0x200001b0
 80006b4:	2000001c 	.word	0x2000001c

080006b8 <_write>:

int _write(int fd, char* ptr, int len) {
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b084      	sub	sp, #16
 80006bc:	af00      	add	r7, sp, #0
 80006be:	60f8      	str	r0, [r7, #12]
 80006c0:	60b9      	str	r1, [r7, #8]
 80006c2:	607a      	str	r2, [r7, #4]

  HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 80006c4:	4b06      	ldr	r3, [pc, #24]	@ (80006e0 <_write+0x28>)
 80006c6:	6818      	ldr	r0, [r3, #0]
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	b29a      	uxth	r2, r3
 80006cc:	f04f 33ff 	mov.w	r3, #4294967295
 80006d0:	68b9      	ldr	r1, [r7, #8]
 80006d2:	f002 fac5 	bl	8002c60 <HAL_UART_Transmit>
  return len;
 80006d6:	687b      	ldr	r3, [r7, #4]
}
 80006d8:	4618      	mov	r0, r3
 80006da:	3710      	adds	r7, #16
 80006dc:	46bd      	mov	sp, r7
 80006de:	bd80      	pop	{r7, pc}
 80006e0:	200001b0 	.word	0x200001b0

080006e4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006e4:	b480      	push	{r7}
 80006e6:	b085      	sub	sp, #20
 80006e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80006ea:	4b15      	ldr	r3, [pc, #84]	@ (8000740 <HAL_MspInit+0x5c>)
 80006ec:	699b      	ldr	r3, [r3, #24]
 80006ee:	4a14      	ldr	r2, [pc, #80]	@ (8000740 <HAL_MspInit+0x5c>)
 80006f0:	f043 0301 	orr.w	r3, r3, #1
 80006f4:	6193      	str	r3, [r2, #24]
 80006f6:	4b12      	ldr	r3, [pc, #72]	@ (8000740 <HAL_MspInit+0x5c>)
 80006f8:	699b      	ldr	r3, [r3, #24]
 80006fa:	f003 0301 	and.w	r3, r3, #1
 80006fe:	60bb      	str	r3, [r7, #8]
 8000700:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000702:	4b0f      	ldr	r3, [pc, #60]	@ (8000740 <HAL_MspInit+0x5c>)
 8000704:	69db      	ldr	r3, [r3, #28]
 8000706:	4a0e      	ldr	r2, [pc, #56]	@ (8000740 <HAL_MspInit+0x5c>)
 8000708:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800070c:	61d3      	str	r3, [r2, #28]
 800070e:	4b0c      	ldr	r3, [pc, #48]	@ (8000740 <HAL_MspInit+0x5c>)
 8000710:	69db      	ldr	r3, [r3, #28]
 8000712:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000716:	607b      	str	r3, [r7, #4]
 8000718:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800071a:	4b0a      	ldr	r3, [pc, #40]	@ (8000744 <HAL_MspInit+0x60>)
 800071c:	685b      	ldr	r3, [r3, #4]
 800071e:	60fb      	str	r3, [r7, #12]
 8000720:	68fb      	ldr	r3, [r7, #12]
 8000722:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000726:	60fb      	str	r3, [r7, #12]
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800072e:	60fb      	str	r3, [r7, #12]
 8000730:	4a04      	ldr	r2, [pc, #16]	@ (8000744 <HAL_MspInit+0x60>)
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000736:	bf00      	nop
 8000738:	3714      	adds	r7, #20
 800073a:	46bd      	mov	sp, r7
 800073c:	bc80      	pop	{r7}
 800073e:	4770      	bx	lr
 8000740:	40021000 	.word	0x40021000
 8000744:	40010000 	.word	0x40010000

08000748 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b08a      	sub	sp, #40	@ 0x28
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000750:	f107 0314 	add.w	r3, r7, #20
 8000754:	2200      	movs	r2, #0
 8000756:	601a      	str	r2, [r3, #0]
 8000758:	605a      	str	r2, [r3, #4]
 800075a:	609a      	str	r2, [r3, #8]
 800075c:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	4a25      	ldr	r2, [pc, #148]	@ (80007f8 <HAL_CAN_MspInit+0xb0>)
 8000764:	4293      	cmp	r3, r2
 8000766:	d143      	bne.n	80007f0 <HAL_CAN_MspInit+0xa8>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000768:	4b24      	ldr	r3, [pc, #144]	@ (80007fc <HAL_CAN_MspInit+0xb4>)
 800076a:	69db      	ldr	r3, [r3, #28]
 800076c:	4a23      	ldr	r2, [pc, #140]	@ (80007fc <HAL_CAN_MspInit+0xb4>)
 800076e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000772:	61d3      	str	r3, [r2, #28]
 8000774:	4b21      	ldr	r3, [pc, #132]	@ (80007fc <HAL_CAN_MspInit+0xb4>)
 8000776:	69db      	ldr	r3, [r3, #28]
 8000778:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800077c:	613b      	str	r3, [r7, #16]
 800077e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000780:	4b1e      	ldr	r3, [pc, #120]	@ (80007fc <HAL_CAN_MspInit+0xb4>)
 8000782:	699b      	ldr	r3, [r3, #24]
 8000784:	4a1d      	ldr	r2, [pc, #116]	@ (80007fc <HAL_CAN_MspInit+0xb4>)
 8000786:	f043 0308 	orr.w	r3, r3, #8
 800078a:	6193      	str	r3, [r2, #24]
 800078c:	4b1b      	ldr	r3, [pc, #108]	@ (80007fc <HAL_CAN_MspInit+0xb4>)
 800078e:	699b      	ldr	r3, [r3, #24]
 8000790:	f003 0308 	and.w	r3, r3, #8
 8000794:	60fb      	str	r3, [r7, #12]
 8000796:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000798:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800079c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800079e:	2300      	movs	r3, #0
 80007a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a2:	2300      	movs	r3, #0
 80007a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007a6:	f107 0314 	add.w	r3, r7, #20
 80007aa:	4619      	mov	r1, r3
 80007ac:	4814      	ldr	r0, [pc, #80]	@ (8000800 <HAL_CAN_MspInit+0xb8>)
 80007ae:	f000 fe79 	bl	80014a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80007b2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80007b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007b8:	2302      	movs	r3, #2
 80007ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007bc:	2303      	movs	r3, #3
 80007be:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007c0:	f107 0314 	add.w	r3, r7, #20
 80007c4:	4619      	mov	r1, r3
 80007c6:	480e      	ldr	r0, [pc, #56]	@ (8000800 <HAL_CAN_MspInit+0xb8>)
 80007c8:	f000 fe6c 	bl	80014a4 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 80007cc:	4b0d      	ldr	r3, [pc, #52]	@ (8000804 <HAL_CAN_MspInit+0xbc>)
 80007ce:	685b      	ldr	r3, [r3, #4]
 80007d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80007d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007d4:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 80007d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80007da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007dc:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80007e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80007e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80007ea:	4a06      	ldr	r2, [pc, #24]	@ (8000804 <HAL_CAN_MspInit+0xbc>)
 80007ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007ee:	6053      	str	r3, [r2, #4]

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 80007f0:	bf00      	nop
 80007f2:	3728      	adds	r7, #40	@ 0x28
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	40006400 	.word	0x40006400
 80007fc:	40021000 	.word	0x40021000
 8000800:	40010c00 	.word	0x40010c00
 8000804:	40010000 	.word	0x40010000

08000808 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000808:	b480      	push	{r7}
 800080a:	b085      	sub	sp, #20
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000818:	d10b      	bne.n	8000832 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800081a:	4b08      	ldr	r3, [pc, #32]	@ (800083c <HAL_TIM_Base_MspInit+0x34>)
 800081c:	69db      	ldr	r3, [r3, #28]
 800081e:	4a07      	ldr	r2, [pc, #28]	@ (800083c <HAL_TIM_Base_MspInit+0x34>)
 8000820:	f043 0301 	orr.w	r3, r3, #1
 8000824:	61d3      	str	r3, [r2, #28]
 8000826:	4b05      	ldr	r3, [pc, #20]	@ (800083c <HAL_TIM_Base_MspInit+0x34>)
 8000828:	69db      	ldr	r3, [r3, #28]
 800082a:	f003 0301 	and.w	r3, r3, #1
 800082e:	60fb      	str	r3, [r7, #12]
 8000830:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000832:	bf00      	nop
 8000834:	3714      	adds	r7, #20
 8000836:	46bd      	mov	sp, r7
 8000838:	bc80      	pop	{r7}
 800083a:	4770      	bx	lr
 800083c:	40021000 	.word	0x40021000

08000840 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b088      	sub	sp, #32
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000848:	f107 0310 	add.w	r3, r7, #16
 800084c:	2200      	movs	r2, #0
 800084e:	601a      	str	r2, [r3, #0]
 8000850:	605a      	str	r2, [r3, #4]
 8000852:	609a      	str	r2, [r3, #8]
 8000854:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800085e:	d117      	bne.n	8000890 <HAL_TIM_MspPostInit+0x50>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000860:	4b0d      	ldr	r3, [pc, #52]	@ (8000898 <HAL_TIM_MspPostInit+0x58>)
 8000862:	699b      	ldr	r3, [r3, #24]
 8000864:	4a0c      	ldr	r2, [pc, #48]	@ (8000898 <HAL_TIM_MspPostInit+0x58>)
 8000866:	f043 0304 	orr.w	r3, r3, #4
 800086a:	6193      	str	r3, [r2, #24]
 800086c:	4b0a      	ldr	r3, [pc, #40]	@ (8000898 <HAL_TIM_MspPostInit+0x58>)
 800086e:	699b      	ldr	r3, [r3, #24]
 8000870:	f003 0304 	and.w	r3, r3, #4
 8000874:	60fb      	str	r3, [r7, #12]
 8000876:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = ServoLock_Pin;
 8000878:	2301      	movs	r3, #1
 800087a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800087c:	2302      	movs	r3, #2
 800087e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000880:	2302      	movs	r3, #2
 8000882:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ServoLock_GPIO_Port, &GPIO_InitStruct);
 8000884:	f107 0310 	add.w	r3, r7, #16
 8000888:	4619      	mov	r1, r3
 800088a:	4804      	ldr	r0, [pc, #16]	@ (800089c <HAL_TIM_MspPostInit+0x5c>)
 800088c:	f000 fe0a 	bl	80014a4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000890:	bf00      	nop
 8000892:	3720      	adds	r7, #32
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}
 8000898:	40021000 	.word	0x40021000
 800089c:	40010800 	.word	0x40010800

080008a0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b088      	sub	sp, #32
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a8:	f107 0310 	add.w	r3, r7, #16
 80008ac:	2200      	movs	r2, #0
 80008ae:	601a      	str	r2, [r3, #0]
 80008b0:	605a      	str	r2, [r3, #4]
 80008b2:	609a      	str	r2, [r3, #8]
 80008b4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	4a1b      	ldr	r2, [pc, #108]	@ (8000928 <HAL_UART_MspInit+0x88>)
 80008bc:	4293      	cmp	r3, r2
 80008be:	d12f      	bne.n	8000920 <HAL_UART_MspInit+0x80>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80008c0:	4b1a      	ldr	r3, [pc, #104]	@ (800092c <HAL_UART_MspInit+0x8c>)
 80008c2:	69db      	ldr	r3, [r3, #28]
 80008c4:	4a19      	ldr	r2, [pc, #100]	@ (800092c <HAL_UART_MspInit+0x8c>)
 80008c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80008ca:	61d3      	str	r3, [r2, #28]
 80008cc:	4b17      	ldr	r3, [pc, #92]	@ (800092c <HAL_UART_MspInit+0x8c>)
 80008ce:	69db      	ldr	r3, [r3, #28]
 80008d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80008d4:	60fb      	str	r3, [r7, #12]
 80008d6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008d8:	4b14      	ldr	r3, [pc, #80]	@ (800092c <HAL_UART_MspInit+0x8c>)
 80008da:	699b      	ldr	r3, [r3, #24]
 80008dc:	4a13      	ldr	r2, [pc, #76]	@ (800092c <HAL_UART_MspInit+0x8c>)
 80008de:	f043 0304 	orr.w	r3, r3, #4
 80008e2:	6193      	str	r3, [r2, #24]
 80008e4:	4b11      	ldr	r3, [pc, #68]	@ (800092c <HAL_UART_MspInit+0x8c>)
 80008e6:	699b      	ldr	r3, [r3, #24]
 80008e8:	f003 0304 	and.w	r3, r3, #4
 80008ec:	60bb      	str	r3, [r7, #8]
 80008ee:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = STLinkTX_Pin;
 80008f0:	2304      	movs	r3, #4
 80008f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008f4:	2302      	movs	r3, #2
 80008f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008f8:	2303      	movs	r3, #3
 80008fa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(STLinkTX_GPIO_Port, &GPIO_InitStruct);
 80008fc:	f107 0310 	add.w	r3, r7, #16
 8000900:	4619      	mov	r1, r3
 8000902:	480b      	ldr	r0, [pc, #44]	@ (8000930 <HAL_UART_MspInit+0x90>)
 8000904:	f000 fdce 	bl	80014a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = STLinkTXA3_Pin;
 8000908:	2308      	movs	r3, #8
 800090a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800090c:	2300      	movs	r3, #0
 800090e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000910:	2300      	movs	r3, #0
 8000912:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(STLinkTXA3_GPIO_Port, &GPIO_InitStruct);
 8000914:	f107 0310 	add.w	r3, r7, #16
 8000918:	4619      	mov	r1, r3
 800091a:	4805      	ldr	r0, [pc, #20]	@ (8000930 <HAL_UART_MspInit+0x90>)
 800091c:	f000 fdc2 	bl	80014a4 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000920:	bf00      	nop
 8000922:	3720      	adds	r7, #32
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}
 8000928:	40004400 	.word	0x40004400
 800092c:	40021000 	.word	0x40021000
 8000930:	40010800 	.word	0x40010800

08000934 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000938:	bf00      	nop
 800093a:	e7fd      	b.n	8000938 <NMI_Handler+0x4>

0800093c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000940:	bf00      	nop
 8000942:	e7fd      	b.n	8000940 <HardFault_Handler+0x4>

08000944 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000948:	bf00      	nop
 800094a:	e7fd      	b.n	8000948 <MemManage_Handler+0x4>

0800094c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000950:	bf00      	nop
 8000952:	e7fd      	b.n	8000950 <BusFault_Handler+0x4>

08000954 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000958:	bf00      	nop
 800095a:	e7fd      	b.n	8000958 <UsageFault_Handler+0x4>

0800095c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800095c:	b480      	push	{r7}
 800095e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000960:	bf00      	nop
 8000962:	46bd      	mov	sp, r7
 8000964:	bc80      	pop	{r7}
 8000966:	4770      	bx	lr

08000968 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800096c:	bf00      	nop
 800096e:	46bd      	mov	sp, r7
 8000970:	bc80      	pop	{r7}
 8000972:	4770      	bx	lr

08000974 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000978:	bf00      	nop
 800097a:	46bd      	mov	sp, r7
 800097c:	bc80      	pop	{r7}
 800097e:	4770      	bx	lr

08000980 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000984:	f000 f91a 	bl	8000bbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000988:	bf00      	nop
 800098a:	bd80      	pop	{r7, pc}

0800098c <_getpid>:
 800098c:	b480      	push	{r7}
 800098e:	af00      	add	r7, sp, #0
 8000990:	2301      	movs	r3, #1
 8000992:	4618      	mov	r0, r3
 8000994:	46bd      	mov	sp, r7
 8000996:	bc80      	pop	{r7}
 8000998:	4770      	bx	lr

0800099a <_kill>:
 800099a:	b580      	push	{r7, lr}
 800099c:	b082      	sub	sp, #8
 800099e:	af00      	add	r7, sp, #0
 80009a0:	6078      	str	r0, [r7, #4]
 80009a2:	6039      	str	r1, [r7, #0]
 80009a4:	f002 fea8 	bl	80036f8 <__errno>
 80009a8:	4603      	mov	r3, r0
 80009aa:	2216      	movs	r2, #22
 80009ac:	601a      	str	r2, [r3, #0]
 80009ae:	f04f 33ff 	mov.w	r3, #4294967295
 80009b2:	4618      	mov	r0, r3
 80009b4:	3708      	adds	r7, #8
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}

080009ba <_exit>:
 80009ba:	b580      	push	{r7, lr}
 80009bc:	b082      	sub	sp, #8
 80009be:	af00      	add	r7, sp, #0
 80009c0:	6078      	str	r0, [r7, #4]
 80009c2:	f04f 31ff 	mov.w	r1, #4294967295
 80009c6:	6878      	ldr	r0, [r7, #4]
 80009c8:	f7ff ffe7 	bl	800099a <_kill>
 80009cc:	bf00      	nop
 80009ce:	e7fd      	b.n	80009cc <_exit+0x12>

080009d0 <_read>:
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b086      	sub	sp, #24
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	60f8      	str	r0, [r7, #12]
 80009d8:	60b9      	str	r1, [r7, #8]
 80009da:	607a      	str	r2, [r7, #4]
 80009dc:	2300      	movs	r3, #0
 80009de:	617b      	str	r3, [r7, #20]
 80009e0:	e00a      	b.n	80009f8 <_read+0x28>
 80009e2:	f3af 8000 	nop.w
 80009e6:	4601      	mov	r1, r0
 80009e8:	68bb      	ldr	r3, [r7, #8]
 80009ea:	1c5a      	adds	r2, r3, #1
 80009ec:	60ba      	str	r2, [r7, #8]
 80009ee:	b2ca      	uxtb	r2, r1
 80009f0:	701a      	strb	r2, [r3, #0]
 80009f2:	697b      	ldr	r3, [r7, #20]
 80009f4:	3301      	adds	r3, #1
 80009f6:	617b      	str	r3, [r7, #20]
 80009f8:	697a      	ldr	r2, [r7, #20]
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	429a      	cmp	r2, r3
 80009fe:	dbf0      	blt.n	80009e2 <_read+0x12>
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	4618      	mov	r0, r3
 8000a04:	3718      	adds	r7, #24
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}

08000a0a <_close>:
 8000a0a:	b480      	push	{r7}
 8000a0c:	b083      	sub	sp, #12
 8000a0e:	af00      	add	r7, sp, #0
 8000a10:	6078      	str	r0, [r7, #4]
 8000a12:	f04f 33ff 	mov.w	r3, #4294967295
 8000a16:	4618      	mov	r0, r3
 8000a18:	370c      	adds	r7, #12
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bc80      	pop	{r7}
 8000a1e:	4770      	bx	lr

08000a20 <_fstat>:
 8000a20:	b480      	push	{r7}
 8000a22:	b083      	sub	sp, #12
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
 8000a28:	6039      	str	r1, [r7, #0]
 8000a2a:	683b      	ldr	r3, [r7, #0]
 8000a2c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a30:	605a      	str	r2, [r3, #4]
 8000a32:	2300      	movs	r3, #0
 8000a34:	4618      	mov	r0, r3
 8000a36:	370c      	adds	r7, #12
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bc80      	pop	{r7}
 8000a3c:	4770      	bx	lr

08000a3e <_isatty>:
 8000a3e:	b480      	push	{r7}
 8000a40:	b083      	sub	sp, #12
 8000a42:	af00      	add	r7, sp, #0
 8000a44:	6078      	str	r0, [r7, #4]
 8000a46:	2301      	movs	r3, #1
 8000a48:	4618      	mov	r0, r3
 8000a4a:	370c      	adds	r7, #12
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bc80      	pop	{r7}
 8000a50:	4770      	bx	lr

08000a52 <_lseek>:
 8000a52:	b480      	push	{r7}
 8000a54:	b085      	sub	sp, #20
 8000a56:	af00      	add	r7, sp, #0
 8000a58:	60f8      	str	r0, [r7, #12]
 8000a5a:	60b9      	str	r1, [r7, #8]
 8000a5c:	607a      	str	r2, [r7, #4]
 8000a5e:	2300      	movs	r3, #0
 8000a60:	4618      	mov	r0, r3
 8000a62:	3714      	adds	r7, #20
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bc80      	pop	{r7}
 8000a68:	4770      	bx	lr
	...

08000a6c <_sbrk>:
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b086      	sub	sp, #24
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
 8000a74:	4a14      	ldr	r2, [pc, #80]	@ (8000ac8 <_sbrk+0x5c>)
 8000a76:	4b15      	ldr	r3, [pc, #84]	@ (8000acc <_sbrk+0x60>)
 8000a78:	1ad3      	subs	r3, r2, r3
 8000a7a:	617b      	str	r3, [r7, #20]
 8000a7c:	697b      	ldr	r3, [r7, #20]
 8000a7e:	613b      	str	r3, [r7, #16]
 8000a80:	4b13      	ldr	r3, [pc, #76]	@ (8000ad0 <_sbrk+0x64>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d102      	bne.n	8000a8e <_sbrk+0x22>
 8000a88:	4b11      	ldr	r3, [pc, #68]	@ (8000ad0 <_sbrk+0x64>)
 8000a8a:	4a12      	ldr	r2, [pc, #72]	@ (8000ad4 <_sbrk+0x68>)
 8000a8c:	601a      	str	r2, [r3, #0]
 8000a8e:	4b10      	ldr	r3, [pc, #64]	@ (8000ad0 <_sbrk+0x64>)
 8000a90:	681a      	ldr	r2, [r3, #0]
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	4413      	add	r3, r2
 8000a96:	693a      	ldr	r2, [r7, #16]
 8000a98:	429a      	cmp	r2, r3
 8000a9a:	d207      	bcs.n	8000aac <_sbrk+0x40>
 8000a9c:	f002 fe2c 	bl	80036f8 <__errno>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	220c      	movs	r2, #12
 8000aa4:	601a      	str	r2, [r3, #0]
 8000aa6:	f04f 33ff 	mov.w	r3, #4294967295
 8000aaa:	e009      	b.n	8000ac0 <_sbrk+0x54>
 8000aac:	4b08      	ldr	r3, [pc, #32]	@ (8000ad0 <_sbrk+0x64>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	60fb      	str	r3, [r7, #12]
 8000ab2:	4b07      	ldr	r3, [pc, #28]	@ (8000ad0 <_sbrk+0x64>)
 8000ab4:	681a      	ldr	r2, [r3, #0]
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	4413      	add	r3, r2
 8000aba:	4a05      	ldr	r2, [pc, #20]	@ (8000ad0 <_sbrk+0x64>)
 8000abc:	6013      	str	r3, [r2, #0]
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	3718      	adds	r7, #24
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	20005000 	.word	0x20005000
 8000acc:	00000400 	.word	0x00000400
 8000ad0:	200001b4 	.word	0x200001b4
 8000ad4:	20000308 	.word	0x20000308

08000ad8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000adc:	bf00      	nop
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bc80      	pop	{r7}
 8000ae2:	4770      	bx	lr

08000ae4 <Reset_Handler>:
 8000ae4:	f7ff fff8 	bl	8000ad8 <SystemInit>
 8000ae8:	480b      	ldr	r0, [pc, #44]	@ (8000b18 <LoopFillZerobss+0xe>)
 8000aea:	490c      	ldr	r1, [pc, #48]	@ (8000b1c <LoopFillZerobss+0x12>)
 8000aec:	4a0c      	ldr	r2, [pc, #48]	@ (8000b20 <LoopFillZerobss+0x16>)
 8000aee:	2300      	movs	r3, #0
 8000af0:	e002      	b.n	8000af8 <LoopCopyDataInit>

08000af2 <CopyDataInit>:
 8000af2:	58d4      	ldr	r4, [r2, r3]
 8000af4:	50c4      	str	r4, [r0, r3]
 8000af6:	3304      	adds	r3, #4

08000af8 <LoopCopyDataInit>:
 8000af8:	18c4      	adds	r4, r0, r3
 8000afa:	428c      	cmp	r4, r1
 8000afc:	d3f9      	bcc.n	8000af2 <CopyDataInit>
 8000afe:	4a09      	ldr	r2, [pc, #36]	@ (8000b24 <LoopFillZerobss+0x1a>)
 8000b00:	4c09      	ldr	r4, [pc, #36]	@ (8000b28 <LoopFillZerobss+0x1e>)
 8000b02:	2300      	movs	r3, #0
 8000b04:	e001      	b.n	8000b0a <LoopFillZerobss>

08000b06 <FillZerobss>:
 8000b06:	6013      	str	r3, [r2, #0]
 8000b08:	3204      	adds	r2, #4

08000b0a <LoopFillZerobss>:
 8000b0a:	42a2      	cmp	r2, r4
 8000b0c:	d3fb      	bcc.n	8000b06 <FillZerobss>
 8000b0e:	f002 fdf9 	bl	8003704 <__libc_init_array>
 8000b12:	f7ff fb7d 	bl	8000210 <main>
 8000b16:	4770      	bx	lr
 8000b18:	20000000 	.word	0x20000000
 8000b1c:	2000006c 	.word	0x2000006c
 8000b20:	080043dc 	.word	0x080043dc
 8000b24:	2000006c 	.word	0x2000006c
 8000b28:	20000308 	.word	0x20000308

08000b2c <ADC1_2_IRQHandler>:
 8000b2c:	e7fe      	b.n	8000b2c <ADC1_2_IRQHandler>
	...

08000b30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b34:	4b08      	ldr	r3, [pc, #32]	@ (8000b58 <HAL_Init+0x28>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a07      	ldr	r2, [pc, #28]	@ (8000b58 <HAL_Init+0x28>)
 8000b3a:	f043 0310 	orr.w	r3, r3, #16
 8000b3e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b40:	2003      	movs	r0, #3
 8000b42:	f000 fc7b 	bl	800143c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b46:	200f      	movs	r0, #15
 8000b48:	f000 f808 	bl	8000b5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b4c:	f7ff fdca 	bl	80006e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b50:	2300      	movs	r3, #0
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	40022000 	.word	0x40022000

08000b5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b082      	sub	sp, #8
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b64:	4b12      	ldr	r3, [pc, #72]	@ (8000bb0 <HAL_InitTick+0x54>)
 8000b66:	681a      	ldr	r2, [r3, #0]
 8000b68:	4b12      	ldr	r3, [pc, #72]	@ (8000bb4 <HAL_InitTick+0x58>)
 8000b6a:	781b      	ldrb	r3, [r3, #0]
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b72:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b76:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f000 fc85 	bl	800148a <HAL_SYSTICK_Config>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d001      	beq.n	8000b8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b86:	2301      	movs	r3, #1
 8000b88:	e00e      	b.n	8000ba8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	2b0f      	cmp	r3, #15
 8000b8e:	d80a      	bhi.n	8000ba6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b90:	2200      	movs	r2, #0
 8000b92:	6879      	ldr	r1, [r7, #4]
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295
 8000b98:	f000 fc5b 	bl	8001452 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b9c:	4a06      	ldr	r2, [pc, #24]	@ (8000bb8 <HAL_InitTick+0x5c>)
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	e000      	b.n	8000ba8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ba6:	2301      	movs	r3, #1
}
 8000ba8:	4618      	mov	r0, r3
 8000baa:	3708      	adds	r7, #8
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	20000004 	.word	0x20000004
 8000bb4:	2000000c 	.word	0x2000000c
 8000bb8:	20000008 	.word	0x20000008

08000bbc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bc0:	4b05      	ldr	r3, [pc, #20]	@ (8000bd8 <HAL_IncTick+0x1c>)
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	461a      	mov	r2, r3
 8000bc6:	4b05      	ldr	r3, [pc, #20]	@ (8000bdc <HAL_IncTick+0x20>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	4413      	add	r3, r2
 8000bcc:	4a03      	ldr	r2, [pc, #12]	@ (8000bdc <HAL_IncTick+0x20>)
 8000bce:	6013      	str	r3, [r2, #0]
}
 8000bd0:	bf00      	nop
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bc80      	pop	{r7}
 8000bd6:	4770      	bx	lr
 8000bd8:	2000000c 	.word	0x2000000c
 8000bdc:	200001b8 	.word	0x200001b8

08000be0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  return uwTick;
 8000be4:	4b02      	ldr	r3, [pc, #8]	@ (8000bf0 <HAL_GetTick+0x10>)
 8000be6:	681b      	ldr	r3, [r3, #0]
}
 8000be8:	4618      	mov	r0, r3
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bc80      	pop	{r7}
 8000bee:	4770      	bx	lr
 8000bf0:	200001b8 	.word	0x200001b8

08000bf4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b084      	sub	sp, #16
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bfc:	f7ff fff0 	bl	8000be0 <HAL_GetTick>
 8000c00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c0c:	d005      	beq.n	8000c1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c0e:	4b0a      	ldr	r3, [pc, #40]	@ (8000c38 <HAL_Delay+0x44>)
 8000c10:	781b      	ldrb	r3, [r3, #0]
 8000c12:	461a      	mov	r2, r3
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	4413      	add	r3, r2
 8000c18:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c1a:	bf00      	nop
 8000c1c:	f7ff ffe0 	bl	8000be0 <HAL_GetTick>
 8000c20:	4602      	mov	r2, r0
 8000c22:	68bb      	ldr	r3, [r7, #8]
 8000c24:	1ad3      	subs	r3, r2, r3
 8000c26:	68fa      	ldr	r2, [r7, #12]
 8000c28:	429a      	cmp	r2, r3
 8000c2a:	d8f7      	bhi.n	8000c1c <HAL_Delay+0x28>
  {
  }
}
 8000c2c:	bf00      	nop
 8000c2e:	bf00      	nop
 8000c30:	3710      	adds	r7, #16
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	2000000c 	.word	0x2000000c

08000c3c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b084      	sub	sp, #16
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d101      	bne.n	8000c4e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	e0ed      	b.n	8000e2a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000c54:	b2db      	uxtb	r3, r3
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d102      	bne.n	8000c60 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000c5a:	6878      	ldr	r0, [r7, #4]
 8000c5c:	f7ff fd74 	bl	8000748 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	681a      	ldr	r2, [r3, #0]
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	f042 0201 	orr.w	r2, r2, #1
 8000c6e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000c70:	f7ff ffb6 	bl	8000be0 <HAL_GetTick>
 8000c74:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000c76:	e012      	b.n	8000c9e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000c78:	f7ff ffb2 	bl	8000be0 <HAL_GetTick>
 8000c7c:	4602      	mov	r2, r0
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	1ad3      	subs	r3, r2, r3
 8000c82:	2b0a      	cmp	r3, #10
 8000c84:	d90b      	bls.n	8000c9e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c8a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	2205      	movs	r2, #5
 8000c96:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	e0c5      	b.n	8000e2a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	685b      	ldr	r3, [r3, #4]
 8000ca4:	f003 0301 	and.w	r3, r3, #1
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d0e5      	beq.n	8000c78 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	681a      	ldr	r2, [r3, #0]
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	f022 0202 	bic.w	r2, r2, #2
 8000cba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000cbc:	f7ff ff90 	bl	8000be0 <HAL_GetTick>
 8000cc0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000cc2:	e012      	b.n	8000cea <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000cc4:	f7ff ff8c 	bl	8000be0 <HAL_GetTick>
 8000cc8:	4602      	mov	r2, r0
 8000cca:	68fb      	ldr	r3, [r7, #12]
 8000ccc:	1ad3      	subs	r3, r2, r3
 8000cce:	2b0a      	cmp	r3, #10
 8000cd0:	d90b      	bls.n	8000cea <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cd6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	2205      	movs	r2, #5
 8000ce2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	e09f      	b.n	8000e2a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	685b      	ldr	r3, [r3, #4]
 8000cf0:	f003 0302 	and.w	r3, r3, #2
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d1e5      	bne.n	8000cc4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	7e1b      	ldrb	r3, [r3, #24]
 8000cfc:	2b01      	cmp	r3, #1
 8000cfe:	d108      	bne.n	8000d12 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	681a      	ldr	r2, [r3, #0]
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000d0e:	601a      	str	r2, [r3, #0]
 8000d10:	e007      	b.n	8000d22 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	681a      	ldr	r2, [r3, #0]
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000d20:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	7e5b      	ldrb	r3, [r3, #25]
 8000d26:	2b01      	cmp	r3, #1
 8000d28:	d108      	bne.n	8000d3c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	681a      	ldr	r2, [r3, #0]
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000d38:	601a      	str	r2, [r3, #0]
 8000d3a:	e007      	b.n	8000d4c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	681a      	ldr	r2, [r3, #0]
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000d4a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	7e9b      	ldrb	r3, [r3, #26]
 8000d50:	2b01      	cmp	r3, #1
 8000d52:	d108      	bne.n	8000d66 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	681a      	ldr	r2, [r3, #0]
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	f042 0220 	orr.w	r2, r2, #32
 8000d62:	601a      	str	r2, [r3, #0]
 8000d64:	e007      	b.n	8000d76 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	681a      	ldr	r2, [r3, #0]
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	f022 0220 	bic.w	r2, r2, #32
 8000d74:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	7edb      	ldrb	r3, [r3, #27]
 8000d7a:	2b01      	cmp	r3, #1
 8000d7c:	d108      	bne.n	8000d90 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	681a      	ldr	r2, [r3, #0]
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	f022 0210 	bic.w	r2, r2, #16
 8000d8c:	601a      	str	r2, [r3, #0]
 8000d8e:	e007      	b.n	8000da0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	681a      	ldr	r2, [r3, #0]
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	f042 0210 	orr.w	r2, r2, #16
 8000d9e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	7f1b      	ldrb	r3, [r3, #28]
 8000da4:	2b01      	cmp	r3, #1
 8000da6:	d108      	bne.n	8000dba <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	681a      	ldr	r2, [r3, #0]
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	f042 0208 	orr.w	r2, r2, #8
 8000db6:	601a      	str	r2, [r3, #0]
 8000db8:	e007      	b.n	8000dca <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	681a      	ldr	r2, [r3, #0]
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	f022 0208 	bic.w	r2, r2, #8
 8000dc8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	7f5b      	ldrb	r3, [r3, #29]
 8000dce:	2b01      	cmp	r3, #1
 8000dd0:	d108      	bne.n	8000de4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	681a      	ldr	r2, [r3, #0]
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	f042 0204 	orr.w	r2, r2, #4
 8000de0:	601a      	str	r2, [r3, #0]
 8000de2:	e007      	b.n	8000df4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	681a      	ldr	r2, [r3, #0]
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	f022 0204 	bic.w	r2, r2, #4
 8000df2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	689a      	ldr	r2, [r3, #8]
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	68db      	ldr	r3, [r3, #12]
 8000dfc:	431a      	orrs	r2, r3
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	691b      	ldr	r3, [r3, #16]
 8000e02:	431a      	orrs	r2, r3
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	695b      	ldr	r3, [r3, #20]
 8000e08:	ea42 0103 	orr.w	r1, r2, r3
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	1e5a      	subs	r2, r3, #1
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	430a      	orrs	r2, r1
 8000e18:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	2201      	movs	r2, #1
 8000e24:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000e28:	2300      	movs	r3, #0
}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	3710      	adds	r7, #16
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}

08000e32 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8000e32:	b480      	push	{r7}
 8000e34:	b087      	sub	sp, #28
 8000e36:	af00      	add	r7, sp, #0
 8000e38:	6078      	str	r0, [r7, #4]
 8000e3a:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e48:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000e4a:	7cfb      	ldrb	r3, [r7, #19]
 8000e4c:	2b01      	cmp	r3, #1
 8000e4e:	d003      	beq.n	8000e58 <HAL_CAN_ConfigFilter+0x26>
 8000e50:	7cfb      	ldrb	r3, [r7, #19]
 8000e52:	2b02      	cmp	r3, #2
 8000e54:	f040 80aa 	bne.w	8000fac <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000e58:	697b      	ldr	r3, [r7, #20]
 8000e5a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000e5e:	f043 0201 	orr.w	r2, r3, #1
 8000e62:	697b      	ldr	r3, [r7, #20]
 8000e64:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	695b      	ldr	r3, [r3, #20]
 8000e6c:	f003 031f 	and.w	r3, r3, #31
 8000e70:	2201      	movs	r2, #1
 8000e72:	fa02 f303 	lsl.w	r3, r2, r3
 8000e76:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	43db      	mvns	r3, r3
 8000e82:	401a      	ands	r2, r3
 8000e84:	697b      	ldr	r3, [r7, #20]
 8000e86:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	69db      	ldr	r3, [r3, #28]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d123      	bne.n	8000eda <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	43db      	mvns	r3, r3
 8000e9c:	401a      	ands	r2, r3
 8000e9e:	697b      	ldr	r3, [r7, #20]
 8000ea0:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	68db      	ldr	r3, [r3, #12]
 8000ea8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000eb0:	683a      	ldr	r2, [r7, #0]
 8000eb2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000eb4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000eb6:	697b      	ldr	r3, [r7, #20]
 8000eb8:	3248      	adds	r2, #72	@ 0x48
 8000eba:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	689b      	ldr	r3, [r3, #8]
 8000ec2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000ece:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000ed0:	6979      	ldr	r1, [r7, #20]
 8000ed2:	3348      	adds	r3, #72	@ 0x48
 8000ed4:	00db      	lsls	r3, r3, #3
 8000ed6:	440b      	add	r3, r1
 8000ed8:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	69db      	ldr	r3, [r3, #28]
 8000ede:	2b01      	cmp	r3, #1
 8000ee0:	d122      	bne.n	8000f28 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000ee2:	697b      	ldr	r3, [r7, #20]
 8000ee4:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	431a      	orrs	r2, r3
 8000eec:	697b      	ldr	r3, [r7, #20]
 8000eee:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000ef2:	683b      	ldr	r3, [r7, #0]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000efe:	683a      	ldr	r2, [r7, #0]
 8000f00:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000f02:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000f04:	697b      	ldr	r3, [r7, #20]
 8000f06:	3248      	adds	r2, #72	@ 0x48
 8000f08:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	689b      	ldr	r3, [r3, #8]
 8000f10:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	68db      	ldr	r3, [r3, #12]
 8000f16:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000f1c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000f1e:	6979      	ldr	r1, [r7, #20]
 8000f20:	3348      	adds	r3, #72	@ 0x48
 8000f22:	00db      	lsls	r3, r3, #3
 8000f24:	440b      	add	r3, r1
 8000f26:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	699b      	ldr	r3, [r3, #24]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d109      	bne.n	8000f44 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000f30:	697b      	ldr	r3, [r7, #20]
 8000f32:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	43db      	mvns	r3, r3
 8000f3a:	401a      	ands	r2, r3
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8000f42:	e007      	b.n	8000f54 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	431a      	orrs	r2, r3
 8000f4e:	697b      	ldr	r3, [r7, #20]
 8000f50:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	691b      	ldr	r3, [r3, #16]
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d109      	bne.n	8000f70 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	43db      	mvns	r3, r3
 8000f66:	401a      	ands	r2, r3
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8000f6e:	e007      	b.n	8000f80 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	431a      	orrs	r2, r3
 8000f7a:	697b      	ldr	r3, [r7, #20]
 8000f7c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	6a1b      	ldr	r3, [r3, #32]
 8000f84:	2b01      	cmp	r3, #1
 8000f86:	d107      	bne.n	8000f98 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000f88:	697b      	ldr	r3, [r7, #20]
 8000f8a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	431a      	orrs	r2, r3
 8000f92:	697b      	ldr	r3, [r7, #20]
 8000f94:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000f9e:	f023 0201 	bic.w	r2, r3, #1
 8000fa2:	697b      	ldr	r3, [r7, #20]
 8000fa4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	e006      	b.n	8000fba <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fb0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000fb8:	2301      	movs	r3, #1
  }
}
 8000fba:	4618      	mov	r0, r3
 8000fbc:	371c      	adds	r7, #28
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bc80      	pop	{r7}
 8000fc2:	4770      	bx	lr

08000fc4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000fd2:	b2db      	uxtb	r3, r3
 8000fd4:	2b01      	cmp	r3, #1
 8000fd6:	d12e      	bne.n	8001036 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	2202      	movs	r2, #2
 8000fdc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	681a      	ldr	r2, [r3, #0]
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	f022 0201 	bic.w	r2, r2, #1
 8000fee:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000ff0:	f7ff fdf6 	bl	8000be0 <HAL_GetTick>
 8000ff4:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000ff6:	e012      	b.n	800101e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000ff8:	f7ff fdf2 	bl	8000be0 <HAL_GetTick>
 8000ffc:	4602      	mov	r2, r0
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	1ad3      	subs	r3, r2, r3
 8001002:	2b0a      	cmp	r3, #10
 8001004:	d90b      	bls.n	800101e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800100a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	2205      	movs	r2, #5
 8001016:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800101a:	2301      	movs	r3, #1
 800101c:	e012      	b.n	8001044 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	f003 0301 	and.w	r3, r3, #1
 8001028:	2b00      	cmp	r3, #0
 800102a:	d1e5      	bne.n	8000ff8 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	2200      	movs	r2, #0
 8001030:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8001032:	2300      	movs	r3, #0
 8001034:	e006      	b.n	8001044 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800103a:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001042:	2301      	movs	r3, #1
  }
}
 8001044:	4618      	mov	r0, r3
 8001046:	3710      	adds	r7, #16
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}

0800104c <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800104c:	b480      	push	{r7}
 800104e:	b087      	sub	sp, #28
 8001050:	af00      	add	r7, sp, #0
 8001052:	60f8      	str	r0, [r7, #12]
 8001054:	60b9      	str	r1, [r7, #8]
 8001056:	607a      	str	r2, [r7, #4]
 8001058:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001060:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001062:	7dfb      	ldrb	r3, [r7, #23]
 8001064:	2b01      	cmp	r3, #1
 8001066:	d003      	beq.n	8001070 <HAL_CAN_GetRxMessage+0x24>
 8001068:	7dfb      	ldrb	r3, [r7, #23]
 800106a:	2b02      	cmp	r3, #2
 800106c:	f040 8103 	bne.w	8001276 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001070:	68bb      	ldr	r3, [r7, #8]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d10e      	bne.n	8001094 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	68db      	ldr	r3, [r3, #12]
 800107c:	f003 0303 	and.w	r3, r3, #3
 8001080:	2b00      	cmp	r3, #0
 8001082:	d116      	bne.n	80010b2 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001088:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001090:	2301      	movs	r3, #1
 8001092:	e0f7      	b.n	8001284 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	691b      	ldr	r3, [r3, #16]
 800109a:	f003 0303 	and.w	r3, r3, #3
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d107      	bne.n	80010b2 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010a6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80010ae:	2301      	movs	r3, #1
 80010b0:	e0e8      	b.n	8001284 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	681a      	ldr	r2, [r3, #0]
 80010b6:	68bb      	ldr	r3, [r7, #8]
 80010b8:	331b      	adds	r3, #27
 80010ba:	011b      	lsls	r3, r3, #4
 80010bc:	4413      	add	r3, r2
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f003 0204 	and.w	r2, r3, #4
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	689b      	ldr	r3, [r3, #8]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d10c      	bne.n	80010ea <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	681a      	ldr	r2, [r3, #0]
 80010d4:	68bb      	ldr	r3, [r7, #8]
 80010d6:	331b      	adds	r3, #27
 80010d8:	011b      	lsls	r3, r3, #4
 80010da:	4413      	add	r3, r2
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	0d5b      	lsrs	r3, r3, #21
 80010e0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	601a      	str	r2, [r3, #0]
 80010e8:	e00b      	b.n	8001102 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	681a      	ldr	r2, [r3, #0]
 80010ee:	68bb      	ldr	r3, [r7, #8]
 80010f0:	331b      	adds	r3, #27
 80010f2:	011b      	lsls	r3, r3, #4
 80010f4:	4413      	add	r3, r2
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	08db      	lsrs	r3, r3, #3
 80010fa:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	681a      	ldr	r2, [r3, #0]
 8001106:	68bb      	ldr	r3, [r7, #8]
 8001108:	331b      	adds	r3, #27
 800110a:	011b      	lsls	r3, r3, #4
 800110c:	4413      	add	r3, r2
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f003 0202 	and.w	r2, r3, #2
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	681a      	ldr	r2, [r3, #0]
 800111c:	68bb      	ldr	r3, [r7, #8]
 800111e:	331b      	adds	r3, #27
 8001120:	011b      	lsls	r3, r3, #4
 8001122:	4413      	add	r3, r2
 8001124:	3304      	adds	r3, #4
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f003 0308 	and.w	r3, r3, #8
 800112c:	2b00      	cmp	r3, #0
 800112e:	d003      	beq.n	8001138 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2208      	movs	r2, #8
 8001134:	611a      	str	r2, [r3, #16]
 8001136:	e00b      	b.n	8001150 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	681a      	ldr	r2, [r3, #0]
 800113c:	68bb      	ldr	r3, [r7, #8]
 800113e:	331b      	adds	r3, #27
 8001140:	011b      	lsls	r3, r3, #4
 8001142:	4413      	add	r3, r2
 8001144:	3304      	adds	r3, #4
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	f003 020f 	and.w	r2, r3, #15
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	681a      	ldr	r2, [r3, #0]
 8001154:	68bb      	ldr	r3, [r7, #8]
 8001156:	331b      	adds	r3, #27
 8001158:	011b      	lsls	r3, r3, #4
 800115a:	4413      	add	r3, r2
 800115c:	3304      	adds	r3, #4
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	0a1b      	lsrs	r3, r3, #8
 8001162:	b2da      	uxtb	r2, r3
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	681a      	ldr	r2, [r3, #0]
 800116c:	68bb      	ldr	r3, [r7, #8]
 800116e:	331b      	adds	r3, #27
 8001170:	011b      	lsls	r3, r3, #4
 8001172:	4413      	add	r3, r2
 8001174:	3304      	adds	r3, #4
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	0c1b      	lsrs	r3, r3, #16
 800117a:	b29a      	uxth	r2, r3
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	681a      	ldr	r2, [r3, #0]
 8001184:	68bb      	ldr	r3, [r7, #8]
 8001186:	011b      	lsls	r3, r3, #4
 8001188:	4413      	add	r3, r2
 800118a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	b2da      	uxtb	r2, r3
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	681a      	ldr	r2, [r3, #0]
 800119a:	68bb      	ldr	r3, [r7, #8]
 800119c:	011b      	lsls	r3, r3, #4
 800119e:	4413      	add	r3, r2
 80011a0:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	0a1a      	lsrs	r2, r3, #8
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	3301      	adds	r3, #1
 80011ac:	b2d2      	uxtb	r2, r2
 80011ae:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	681a      	ldr	r2, [r3, #0]
 80011b4:	68bb      	ldr	r3, [r7, #8]
 80011b6:	011b      	lsls	r3, r3, #4
 80011b8:	4413      	add	r3, r2
 80011ba:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	0c1a      	lsrs	r2, r3, #16
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	3302      	adds	r3, #2
 80011c6:	b2d2      	uxtb	r2, r2
 80011c8:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	681a      	ldr	r2, [r3, #0]
 80011ce:	68bb      	ldr	r3, [r7, #8]
 80011d0:	011b      	lsls	r3, r3, #4
 80011d2:	4413      	add	r3, r2
 80011d4:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	0e1a      	lsrs	r2, r3, #24
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	3303      	adds	r3, #3
 80011e0:	b2d2      	uxtb	r2, r2
 80011e2:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	681a      	ldr	r2, [r3, #0]
 80011e8:	68bb      	ldr	r3, [r7, #8]
 80011ea:	011b      	lsls	r3, r3, #4
 80011ec:	4413      	add	r3, r2
 80011ee:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80011f2:	681a      	ldr	r2, [r3, #0]
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	3304      	adds	r3, #4
 80011f8:	b2d2      	uxtb	r2, r2
 80011fa:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	68bb      	ldr	r3, [r7, #8]
 8001202:	011b      	lsls	r3, r3, #4
 8001204:	4413      	add	r3, r2
 8001206:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	0a1a      	lsrs	r2, r3, #8
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	3305      	adds	r3, #5
 8001212:	b2d2      	uxtb	r2, r2
 8001214:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	681a      	ldr	r2, [r3, #0]
 800121a:	68bb      	ldr	r3, [r7, #8]
 800121c:	011b      	lsls	r3, r3, #4
 800121e:	4413      	add	r3, r2
 8001220:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	0c1a      	lsrs	r2, r3, #16
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	3306      	adds	r3, #6
 800122c:	b2d2      	uxtb	r2, r2
 800122e:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	681a      	ldr	r2, [r3, #0]
 8001234:	68bb      	ldr	r3, [r7, #8]
 8001236:	011b      	lsls	r3, r3, #4
 8001238:	4413      	add	r3, r2
 800123a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	0e1a      	lsrs	r2, r3, #24
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	3307      	adds	r3, #7
 8001246:	b2d2      	uxtb	r2, r2
 8001248:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800124a:	68bb      	ldr	r3, [r7, #8]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d108      	bne.n	8001262 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	68da      	ldr	r2, [r3, #12]
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f042 0220 	orr.w	r2, r2, #32
 800125e:	60da      	str	r2, [r3, #12]
 8001260:	e007      	b.n	8001272 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	691a      	ldr	r2, [r3, #16]
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f042 0220 	orr.w	r2, r2, #32
 8001270:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001272:	2300      	movs	r3, #0
 8001274:	e006      	b.n	8001284 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800127a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001282:	2301      	movs	r3, #1
  }
}
 8001284:	4618      	mov	r0, r3
 8001286:	371c      	adds	r7, #28
 8001288:	46bd      	mov	sp, r7
 800128a:	bc80      	pop	{r7}
 800128c:	4770      	bx	lr

0800128e <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 800128e:	b480      	push	{r7}
 8001290:	b085      	sub	sp, #20
 8001292:	af00      	add	r7, sp, #0
 8001294:	6078      	str	r0, [r7, #4]
 8001296:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8001298:	2300      	movs	r3, #0
 800129a:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	f893 3020 	ldrb.w	r3, [r3, #32]
 80012a2:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80012a4:	7afb      	ldrb	r3, [r7, #11]
 80012a6:	2b01      	cmp	r3, #1
 80012a8:	d002      	beq.n	80012b0 <HAL_CAN_GetRxFifoFillLevel+0x22>
 80012aa:	7afb      	ldrb	r3, [r7, #11]
 80012ac:	2b02      	cmp	r3, #2
 80012ae:	d10f      	bne.n	80012d0 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d106      	bne.n	80012c4 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	68db      	ldr	r3, [r3, #12]
 80012bc:	f003 0303 	and.w	r3, r3, #3
 80012c0:	60fb      	str	r3, [r7, #12]
 80012c2:	e005      	b.n	80012d0 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	691b      	ldr	r3, [r3, #16]
 80012ca:	f003 0303 	and.w	r3, r3, #3
 80012ce:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 80012d0:	68fb      	ldr	r3, [r7, #12]
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	3714      	adds	r7, #20
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bc80      	pop	{r7}
 80012da:	4770      	bx	lr

080012dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012dc:	b480      	push	{r7}
 80012de:	b085      	sub	sp, #20
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	f003 0307 	and.w	r3, r3, #7
 80012ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001320 <__NVIC_SetPriorityGrouping+0x44>)
 80012ee:	68db      	ldr	r3, [r3, #12]
 80012f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012f2:	68ba      	ldr	r2, [r7, #8]
 80012f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80012f8:	4013      	ands	r3, r2
 80012fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001300:	68bb      	ldr	r3, [r7, #8]
 8001302:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001304:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001308:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800130c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800130e:	4a04      	ldr	r2, [pc, #16]	@ (8001320 <__NVIC_SetPriorityGrouping+0x44>)
 8001310:	68bb      	ldr	r3, [r7, #8]
 8001312:	60d3      	str	r3, [r2, #12]
}
 8001314:	bf00      	nop
 8001316:	3714      	adds	r7, #20
 8001318:	46bd      	mov	sp, r7
 800131a:	bc80      	pop	{r7}
 800131c:	4770      	bx	lr
 800131e:	bf00      	nop
 8001320:	e000ed00 	.word	0xe000ed00

08001324 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001328:	4b04      	ldr	r3, [pc, #16]	@ (800133c <__NVIC_GetPriorityGrouping+0x18>)
 800132a:	68db      	ldr	r3, [r3, #12]
 800132c:	0a1b      	lsrs	r3, r3, #8
 800132e:	f003 0307 	and.w	r3, r3, #7
}
 8001332:	4618      	mov	r0, r3
 8001334:	46bd      	mov	sp, r7
 8001336:	bc80      	pop	{r7}
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop
 800133c:	e000ed00 	.word	0xe000ed00

08001340 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001340:	b480      	push	{r7}
 8001342:	b083      	sub	sp, #12
 8001344:	af00      	add	r7, sp, #0
 8001346:	4603      	mov	r3, r0
 8001348:	6039      	str	r1, [r7, #0]
 800134a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800134c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001350:	2b00      	cmp	r3, #0
 8001352:	db0a      	blt.n	800136a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	b2da      	uxtb	r2, r3
 8001358:	490c      	ldr	r1, [pc, #48]	@ (800138c <__NVIC_SetPriority+0x4c>)
 800135a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800135e:	0112      	lsls	r2, r2, #4
 8001360:	b2d2      	uxtb	r2, r2
 8001362:	440b      	add	r3, r1
 8001364:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001368:	e00a      	b.n	8001380 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	b2da      	uxtb	r2, r3
 800136e:	4908      	ldr	r1, [pc, #32]	@ (8001390 <__NVIC_SetPriority+0x50>)
 8001370:	79fb      	ldrb	r3, [r7, #7]
 8001372:	f003 030f 	and.w	r3, r3, #15
 8001376:	3b04      	subs	r3, #4
 8001378:	0112      	lsls	r2, r2, #4
 800137a:	b2d2      	uxtb	r2, r2
 800137c:	440b      	add	r3, r1
 800137e:	761a      	strb	r2, [r3, #24]
}
 8001380:	bf00      	nop
 8001382:	370c      	adds	r7, #12
 8001384:	46bd      	mov	sp, r7
 8001386:	bc80      	pop	{r7}
 8001388:	4770      	bx	lr
 800138a:	bf00      	nop
 800138c:	e000e100 	.word	0xe000e100
 8001390:	e000ed00 	.word	0xe000ed00

08001394 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001394:	b480      	push	{r7}
 8001396:	b089      	sub	sp, #36	@ 0x24
 8001398:	af00      	add	r7, sp, #0
 800139a:	60f8      	str	r0, [r7, #12]
 800139c:	60b9      	str	r1, [r7, #8]
 800139e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	f003 0307 	and.w	r3, r3, #7
 80013a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013a8:	69fb      	ldr	r3, [r7, #28]
 80013aa:	f1c3 0307 	rsb	r3, r3, #7
 80013ae:	2b04      	cmp	r3, #4
 80013b0:	bf28      	it	cs
 80013b2:	2304      	movcs	r3, #4
 80013b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013b6:	69fb      	ldr	r3, [r7, #28]
 80013b8:	3304      	adds	r3, #4
 80013ba:	2b06      	cmp	r3, #6
 80013bc:	d902      	bls.n	80013c4 <NVIC_EncodePriority+0x30>
 80013be:	69fb      	ldr	r3, [r7, #28]
 80013c0:	3b03      	subs	r3, #3
 80013c2:	e000      	b.n	80013c6 <NVIC_EncodePriority+0x32>
 80013c4:	2300      	movs	r3, #0
 80013c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013c8:	f04f 32ff 	mov.w	r2, #4294967295
 80013cc:	69bb      	ldr	r3, [r7, #24]
 80013ce:	fa02 f303 	lsl.w	r3, r2, r3
 80013d2:	43da      	mvns	r2, r3
 80013d4:	68bb      	ldr	r3, [r7, #8]
 80013d6:	401a      	ands	r2, r3
 80013d8:	697b      	ldr	r3, [r7, #20]
 80013da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013dc:	f04f 31ff 	mov.w	r1, #4294967295
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	fa01 f303 	lsl.w	r3, r1, r3
 80013e6:	43d9      	mvns	r1, r3
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013ec:	4313      	orrs	r3, r2
         );
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	3724      	adds	r7, #36	@ 0x24
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bc80      	pop	{r7}
 80013f6:	4770      	bx	lr

080013f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	3b01      	subs	r3, #1
 8001404:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001408:	d301      	bcc.n	800140e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800140a:	2301      	movs	r3, #1
 800140c:	e00f      	b.n	800142e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800140e:	4a0a      	ldr	r2, [pc, #40]	@ (8001438 <SysTick_Config+0x40>)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	3b01      	subs	r3, #1
 8001414:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001416:	210f      	movs	r1, #15
 8001418:	f04f 30ff 	mov.w	r0, #4294967295
 800141c:	f7ff ff90 	bl	8001340 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001420:	4b05      	ldr	r3, [pc, #20]	@ (8001438 <SysTick_Config+0x40>)
 8001422:	2200      	movs	r2, #0
 8001424:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001426:	4b04      	ldr	r3, [pc, #16]	@ (8001438 <SysTick_Config+0x40>)
 8001428:	2207      	movs	r2, #7
 800142a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800142c:	2300      	movs	r3, #0
}
 800142e:	4618      	mov	r0, r3
 8001430:	3708      	adds	r7, #8
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	e000e010 	.word	0xe000e010

0800143c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001444:	6878      	ldr	r0, [r7, #4]
 8001446:	f7ff ff49 	bl	80012dc <__NVIC_SetPriorityGrouping>
}
 800144a:	bf00      	nop
 800144c:	3708      	adds	r7, #8
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}

08001452 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001452:	b580      	push	{r7, lr}
 8001454:	b086      	sub	sp, #24
 8001456:	af00      	add	r7, sp, #0
 8001458:	4603      	mov	r3, r0
 800145a:	60b9      	str	r1, [r7, #8]
 800145c:	607a      	str	r2, [r7, #4]
 800145e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001460:	2300      	movs	r3, #0
 8001462:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001464:	f7ff ff5e 	bl	8001324 <__NVIC_GetPriorityGrouping>
 8001468:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800146a:	687a      	ldr	r2, [r7, #4]
 800146c:	68b9      	ldr	r1, [r7, #8]
 800146e:	6978      	ldr	r0, [r7, #20]
 8001470:	f7ff ff90 	bl	8001394 <NVIC_EncodePriority>
 8001474:	4602      	mov	r2, r0
 8001476:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800147a:	4611      	mov	r1, r2
 800147c:	4618      	mov	r0, r3
 800147e:	f7ff ff5f 	bl	8001340 <__NVIC_SetPriority>
}
 8001482:	bf00      	nop
 8001484:	3718      	adds	r7, #24
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}

0800148a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800148a:	b580      	push	{r7, lr}
 800148c:	b082      	sub	sp, #8
 800148e:	af00      	add	r7, sp, #0
 8001490:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001492:	6878      	ldr	r0, [r7, #4]
 8001494:	f7ff ffb0 	bl	80013f8 <SysTick_Config>
 8001498:	4603      	mov	r3, r0
}
 800149a:	4618      	mov	r0, r3
 800149c:	3708      	adds	r7, #8
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
	...

080014a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b08b      	sub	sp, #44	@ 0x2c
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
 80014ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80014ae:	2300      	movs	r3, #0
 80014b0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80014b2:	2300      	movs	r3, #0
 80014b4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014b6:	e169      	b.n	800178c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80014b8:	2201      	movs	r2, #1
 80014ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014bc:	fa02 f303 	lsl.w	r3, r2, r3
 80014c0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	69fa      	ldr	r2, [r7, #28]
 80014c8:	4013      	ands	r3, r2
 80014ca:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80014cc:	69ba      	ldr	r2, [r7, #24]
 80014ce:	69fb      	ldr	r3, [r7, #28]
 80014d0:	429a      	cmp	r2, r3
 80014d2:	f040 8158 	bne.w	8001786 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	4a9a      	ldr	r2, [pc, #616]	@ (8001744 <HAL_GPIO_Init+0x2a0>)
 80014dc:	4293      	cmp	r3, r2
 80014de:	d05e      	beq.n	800159e <HAL_GPIO_Init+0xfa>
 80014e0:	4a98      	ldr	r2, [pc, #608]	@ (8001744 <HAL_GPIO_Init+0x2a0>)
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d875      	bhi.n	80015d2 <HAL_GPIO_Init+0x12e>
 80014e6:	4a98      	ldr	r2, [pc, #608]	@ (8001748 <HAL_GPIO_Init+0x2a4>)
 80014e8:	4293      	cmp	r3, r2
 80014ea:	d058      	beq.n	800159e <HAL_GPIO_Init+0xfa>
 80014ec:	4a96      	ldr	r2, [pc, #600]	@ (8001748 <HAL_GPIO_Init+0x2a4>)
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d86f      	bhi.n	80015d2 <HAL_GPIO_Init+0x12e>
 80014f2:	4a96      	ldr	r2, [pc, #600]	@ (800174c <HAL_GPIO_Init+0x2a8>)
 80014f4:	4293      	cmp	r3, r2
 80014f6:	d052      	beq.n	800159e <HAL_GPIO_Init+0xfa>
 80014f8:	4a94      	ldr	r2, [pc, #592]	@ (800174c <HAL_GPIO_Init+0x2a8>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d869      	bhi.n	80015d2 <HAL_GPIO_Init+0x12e>
 80014fe:	4a94      	ldr	r2, [pc, #592]	@ (8001750 <HAL_GPIO_Init+0x2ac>)
 8001500:	4293      	cmp	r3, r2
 8001502:	d04c      	beq.n	800159e <HAL_GPIO_Init+0xfa>
 8001504:	4a92      	ldr	r2, [pc, #584]	@ (8001750 <HAL_GPIO_Init+0x2ac>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d863      	bhi.n	80015d2 <HAL_GPIO_Init+0x12e>
 800150a:	4a92      	ldr	r2, [pc, #584]	@ (8001754 <HAL_GPIO_Init+0x2b0>)
 800150c:	4293      	cmp	r3, r2
 800150e:	d046      	beq.n	800159e <HAL_GPIO_Init+0xfa>
 8001510:	4a90      	ldr	r2, [pc, #576]	@ (8001754 <HAL_GPIO_Init+0x2b0>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d85d      	bhi.n	80015d2 <HAL_GPIO_Init+0x12e>
 8001516:	2b12      	cmp	r3, #18
 8001518:	d82a      	bhi.n	8001570 <HAL_GPIO_Init+0xcc>
 800151a:	2b12      	cmp	r3, #18
 800151c:	d859      	bhi.n	80015d2 <HAL_GPIO_Init+0x12e>
 800151e:	a201      	add	r2, pc, #4	@ (adr r2, 8001524 <HAL_GPIO_Init+0x80>)
 8001520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001524:	0800159f 	.word	0x0800159f
 8001528:	08001579 	.word	0x08001579
 800152c:	0800158b 	.word	0x0800158b
 8001530:	080015cd 	.word	0x080015cd
 8001534:	080015d3 	.word	0x080015d3
 8001538:	080015d3 	.word	0x080015d3
 800153c:	080015d3 	.word	0x080015d3
 8001540:	080015d3 	.word	0x080015d3
 8001544:	080015d3 	.word	0x080015d3
 8001548:	080015d3 	.word	0x080015d3
 800154c:	080015d3 	.word	0x080015d3
 8001550:	080015d3 	.word	0x080015d3
 8001554:	080015d3 	.word	0x080015d3
 8001558:	080015d3 	.word	0x080015d3
 800155c:	080015d3 	.word	0x080015d3
 8001560:	080015d3 	.word	0x080015d3
 8001564:	080015d3 	.word	0x080015d3
 8001568:	08001581 	.word	0x08001581
 800156c:	08001595 	.word	0x08001595
 8001570:	4a79      	ldr	r2, [pc, #484]	@ (8001758 <HAL_GPIO_Init+0x2b4>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d013      	beq.n	800159e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001576:	e02c      	b.n	80015d2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	68db      	ldr	r3, [r3, #12]
 800157c:	623b      	str	r3, [r7, #32]
          break;
 800157e:	e029      	b.n	80015d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	68db      	ldr	r3, [r3, #12]
 8001584:	3304      	adds	r3, #4
 8001586:	623b      	str	r3, [r7, #32]
          break;
 8001588:	e024      	b.n	80015d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	68db      	ldr	r3, [r3, #12]
 800158e:	3308      	adds	r3, #8
 8001590:	623b      	str	r3, [r7, #32]
          break;
 8001592:	e01f      	b.n	80015d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	330c      	adds	r3, #12
 800159a:	623b      	str	r3, [r7, #32]
          break;
 800159c:	e01a      	b.n	80015d4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	689b      	ldr	r3, [r3, #8]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d102      	bne.n	80015ac <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80015a6:	2304      	movs	r3, #4
 80015a8:	623b      	str	r3, [r7, #32]
          break;
 80015aa:	e013      	b.n	80015d4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	689b      	ldr	r3, [r3, #8]
 80015b0:	2b01      	cmp	r3, #1
 80015b2:	d105      	bne.n	80015c0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80015b4:	2308      	movs	r3, #8
 80015b6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	69fa      	ldr	r2, [r7, #28]
 80015bc:	611a      	str	r2, [r3, #16]
          break;
 80015be:	e009      	b.n	80015d4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80015c0:	2308      	movs	r3, #8
 80015c2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	69fa      	ldr	r2, [r7, #28]
 80015c8:	615a      	str	r2, [r3, #20]
          break;
 80015ca:	e003      	b.n	80015d4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80015cc:	2300      	movs	r3, #0
 80015ce:	623b      	str	r3, [r7, #32]
          break;
 80015d0:	e000      	b.n	80015d4 <HAL_GPIO_Init+0x130>
          break;
 80015d2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80015d4:	69bb      	ldr	r3, [r7, #24]
 80015d6:	2bff      	cmp	r3, #255	@ 0xff
 80015d8:	d801      	bhi.n	80015de <HAL_GPIO_Init+0x13a>
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	e001      	b.n	80015e2 <HAL_GPIO_Init+0x13e>
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	3304      	adds	r3, #4
 80015e2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80015e4:	69bb      	ldr	r3, [r7, #24]
 80015e6:	2bff      	cmp	r3, #255	@ 0xff
 80015e8:	d802      	bhi.n	80015f0 <HAL_GPIO_Init+0x14c>
 80015ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015ec:	009b      	lsls	r3, r3, #2
 80015ee:	e002      	b.n	80015f6 <HAL_GPIO_Init+0x152>
 80015f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015f2:	3b08      	subs	r3, #8
 80015f4:	009b      	lsls	r3, r3, #2
 80015f6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80015f8:	697b      	ldr	r3, [r7, #20]
 80015fa:	681a      	ldr	r2, [r3, #0]
 80015fc:	210f      	movs	r1, #15
 80015fe:	693b      	ldr	r3, [r7, #16]
 8001600:	fa01 f303 	lsl.w	r3, r1, r3
 8001604:	43db      	mvns	r3, r3
 8001606:	401a      	ands	r2, r3
 8001608:	6a39      	ldr	r1, [r7, #32]
 800160a:	693b      	ldr	r3, [r7, #16]
 800160c:	fa01 f303 	lsl.w	r3, r1, r3
 8001610:	431a      	orrs	r2, r3
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800161e:	2b00      	cmp	r3, #0
 8001620:	f000 80b1 	beq.w	8001786 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001624:	4b4d      	ldr	r3, [pc, #308]	@ (800175c <HAL_GPIO_Init+0x2b8>)
 8001626:	699b      	ldr	r3, [r3, #24]
 8001628:	4a4c      	ldr	r2, [pc, #304]	@ (800175c <HAL_GPIO_Init+0x2b8>)
 800162a:	f043 0301 	orr.w	r3, r3, #1
 800162e:	6193      	str	r3, [r2, #24]
 8001630:	4b4a      	ldr	r3, [pc, #296]	@ (800175c <HAL_GPIO_Init+0x2b8>)
 8001632:	699b      	ldr	r3, [r3, #24]
 8001634:	f003 0301 	and.w	r3, r3, #1
 8001638:	60bb      	str	r3, [r7, #8]
 800163a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800163c:	4a48      	ldr	r2, [pc, #288]	@ (8001760 <HAL_GPIO_Init+0x2bc>)
 800163e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001640:	089b      	lsrs	r3, r3, #2
 8001642:	3302      	adds	r3, #2
 8001644:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001648:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800164a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800164c:	f003 0303 	and.w	r3, r3, #3
 8001650:	009b      	lsls	r3, r3, #2
 8001652:	220f      	movs	r2, #15
 8001654:	fa02 f303 	lsl.w	r3, r2, r3
 8001658:	43db      	mvns	r3, r3
 800165a:	68fa      	ldr	r2, [r7, #12]
 800165c:	4013      	ands	r3, r2
 800165e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	4a40      	ldr	r2, [pc, #256]	@ (8001764 <HAL_GPIO_Init+0x2c0>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d013      	beq.n	8001690 <HAL_GPIO_Init+0x1ec>
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	4a3f      	ldr	r2, [pc, #252]	@ (8001768 <HAL_GPIO_Init+0x2c4>)
 800166c:	4293      	cmp	r3, r2
 800166e:	d00d      	beq.n	800168c <HAL_GPIO_Init+0x1e8>
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	4a3e      	ldr	r2, [pc, #248]	@ (800176c <HAL_GPIO_Init+0x2c8>)
 8001674:	4293      	cmp	r3, r2
 8001676:	d007      	beq.n	8001688 <HAL_GPIO_Init+0x1e4>
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	4a3d      	ldr	r2, [pc, #244]	@ (8001770 <HAL_GPIO_Init+0x2cc>)
 800167c:	4293      	cmp	r3, r2
 800167e:	d101      	bne.n	8001684 <HAL_GPIO_Init+0x1e0>
 8001680:	2303      	movs	r3, #3
 8001682:	e006      	b.n	8001692 <HAL_GPIO_Init+0x1ee>
 8001684:	2304      	movs	r3, #4
 8001686:	e004      	b.n	8001692 <HAL_GPIO_Init+0x1ee>
 8001688:	2302      	movs	r3, #2
 800168a:	e002      	b.n	8001692 <HAL_GPIO_Init+0x1ee>
 800168c:	2301      	movs	r3, #1
 800168e:	e000      	b.n	8001692 <HAL_GPIO_Init+0x1ee>
 8001690:	2300      	movs	r3, #0
 8001692:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001694:	f002 0203 	and.w	r2, r2, #3
 8001698:	0092      	lsls	r2, r2, #2
 800169a:	4093      	lsls	r3, r2
 800169c:	68fa      	ldr	r2, [r7, #12]
 800169e:	4313      	orrs	r3, r2
 80016a0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80016a2:	492f      	ldr	r1, [pc, #188]	@ (8001760 <HAL_GPIO_Init+0x2bc>)
 80016a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016a6:	089b      	lsrs	r3, r3, #2
 80016a8:	3302      	adds	r3, #2
 80016aa:	68fa      	ldr	r2, [r7, #12]
 80016ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d006      	beq.n	80016ca <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80016bc:	4b2d      	ldr	r3, [pc, #180]	@ (8001774 <HAL_GPIO_Init+0x2d0>)
 80016be:	689a      	ldr	r2, [r3, #8]
 80016c0:	492c      	ldr	r1, [pc, #176]	@ (8001774 <HAL_GPIO_Init+0x2d0>)
 80016c2:	69bb      	ldr	r3, [r7, #24]
 80016c4:	4313      	orrs	r3, r2
 80016c6:	608b      	str	r3, [r1, #8]
 80016c8:	e006      	b.n	80016d8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80016ca:	4b2a      	ldr	r3, [pc, #168]	@ (8001774 <HAL_GPIO_Init+0x2d0>)
 80016cc:	689a      	ldr	r2, [r3, #8]
 80016ce:	69bb      	ldr	r3, [r7, #24]
 80016d0:	43db      	mvns	r3, r3
 80016d2:	4928      	ldr	r1, [pc, #160]	@ (8001774 <HAL_GPIO_Init+0x2d0>)
 80016d4:	4013      	ands	r3, r2
 80016d6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d006      	beq.n	80016f2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80016e4:	4b23      	ldr	r3, [pc, #140]	@ (8001774 <HAL_GPIO_Init+0x2d0>)
 80016e6:	68da      	ldr	r2, [r3, #12]
 80016e8:	4922      	ldr	r1, [pc, #136]	@ (8001774 <HAL_GPIO_Init+0x2d0>)
 80016ea:	69bb      	ldr	r3, [r7, #24]
 80016ec:	4313      	orrs	r3, r2
 80016ee:	60cb      	str	r3, [r1, #12]
 80016f0:	e006      	b.n	8001700 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80016f2:	4b20      	ldr	r3, [pc, #128]	@ (8001774 <HAL_GPIO_Init+0x2d0>)
 80016f4:	68da      	ldr	r2, [r3, #12]
 80016f6:	69bb      	ldr	r3, [r7, #24]
 80016f8:	43db      	mvns	r3, r3
 80016fa:	491e      	ldr	r1, [pc, #120]	@ (8001774 <HAL_GPIO_Init+0x2d0>)
 80016fc:	4013      	ands	r3, r2
 80016fe:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001708:	2b00      	cmp	r3, #0
 800170a:	d006      	beq.n	800171a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800170c:	4b19      	ldr	r3, [pc, #100]	@ (8001774 <HAL_GPIO_Init+0x2d0>)
 800170e:	685a      	ldr	r2, [r3, #4]
 8001710:	4918      	ldr	r1, [pc, #96]	@ (8001774 <HAL_GPIO_Init+0x2d0>)
 8001712:	69bb      	ldr	r3, [r7, #24]
 8001714:	4313      	orrs	r3, r2
 8001716:	604b      	str	r3, [r1, #4]
 8001718:	e006      	b.n	8001728 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800171a:	4b16      	ldr	r3, [pc, #88]	@ (8001774 <HAL_GPIO_Init+0x2d0>)
 800171c:	685a      	ldr	r2, [r3, #4]
 800171e:	69bb      	ldr	r3, [r7, #24]
 8001720:	43db      	mvns	r3, r3
 8001722:	4914      	ldr	r1, [pc, #80]	@ (8001774 <HAL_GPIO_Init+0x2d0>)
 8001724:	4013      	ands	r3, r2
 8001726:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001730:	2b00      	cmp	r3, #0
 8001732:	d021      	beq.n	8001778 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001734:	4b0f      	ldr	r3, [pc, #60]	@ (8001774 <HAL_GPIO_Init+0x2d0>)
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	490e      	ldr	r1, [pc, #56]	@ (8001774 <HAL_GPIO_Init+0x2d0>)
 800173a:	69bb      	ldr	r3, [r7, #24]
 800173c:	4313      	orrs	r3, r2
 800173e:	600b      	str	r3, [r1, #0]
 8001740:	e021      	b.n	8001786 <HAL_GPIO_Init+0x2e2>
 8001742:	bf00      	nop
 8001744:	10320000 	.word	0x10320000
 8001748:	10310000 	.word	0x10310000
 800174c:	10220000 	.word	0x10220000
 8001750:	10210000 	.word	0x10210000
 8001754:	10120000 	.word	0x10120000
 8001758:	10110000 	.word	0x10110000
 800175c:	40021000 	.word	0x40021000
 8001760:	40010000 	.word	0x40010000
 8001764:	40010800 	.word	0x40010800
 8001768:	40010c00 	.word	0x40010c00
 800176c:	40011000 	.word	0x40011000
 8001770:	40011400 	.word	0x40011400
 8001774:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001778:	4b0b      	ldr	r3, [pc, #44]	@ (80017a8 <HAL_GPIO_Init+0x304>)
 800177a:	681a      	ldr	r2, [r3, #0]
 800177c:	69bb      	ldr	r3, [r7, #24]
 800177e:	43db      	mvns	r3, r3
 8001780:	4909      	ldr	r1, [pc, #36]	@ (80017a8 <HAL_GPIO_Init+0x304>)
 8001782:	4013      	ands	r3, r2
 8001784:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001788:	3301      	adds	r3, #1
 800178a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001792:	fa22 f303 	lsr.w	r3, r2, r3
 8001796:	2b00      	cmp	r3, #0
 8001798:	f47f ae8e 	bne.w	80014b8 <HAL_GPIO_Init+0x14>
  }
}
 800179c:	bf00      	nop
 800179e:	bf00      	nop
 80017a0:	372c      	adds	r7, #44	@ 0x2c
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bc80      	pop	{r7}
 80017a6:	4770      	bx	lr
 80017a8:	40010400 	.word	0x40010400

080017ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	460b      	mov	r3, r1
 80017b6:	807b      	strh	r3, [r7, #2]
 80017b8:	4613      	mov	r3, r2
 80017ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80017bc:	787b      	ldrb	r3, [r7, #1]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d003      	beq.n	80017ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80017c2:	887a      	ldrh	r2, [r7, #2]
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80017c8:	e003      	b.n	80017d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80017ca:	887b      	ldrh	r3, [r7, #2]
 80017cc:	041a      	lsls	r2, r3, #16
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	611a      	str	r2, [r3, #16]
}
 80017d2:	bf00      	nop
 80017d4:	370c      	adds	r7, #12
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bc80      	pop	{r7}
 80017da:	4770      	bx	lr

080017dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b086      	sub	sp, #24
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d101      	bne.n	80017ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017ea:	2301      	movs	r3, #1
 80017ec:	e272      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f003 0301 	and.w	r3, r3, #1
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	f000 8087 	beq.w	800190a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80017fc:	4b92      	ldr	r3, [pc, #584]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	f003 030c 	and.w	r3, r3, #12
 8001804:	2b04      	cmp	r3, #4
 8001806:	d00c      	beq.n	8001822 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001808:	4b8f      	ldr	r3, [pc, #572]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	f003 030c 	and.w	r3, r3, #12
 8001810:	2b08      	cmp	r3, #8
 8001812:	d112      	bne.n	800183a <HAL_RCC_OscConfig+0x5e>
 8001814:	4b8c      	ldr	r3, [pc, #560]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800181c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001820:	d10b      	bne.n	800183a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001822:	4b89      	ldr	r3, [pc, #548]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800182a:	2b00      	cmp	r3, #0
 800182c:	d06c      	beq.n	8001908 <HAL_RCC_OscConfig+0x12c>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d168      	bne.n	8001908 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	e24c      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001842:	d106      	bne.n	8001852 <HAL_RCC_OscConfig+0x76>
 8001844:	4b80      	ldr	r3, [pc, #512]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a7f      	ldr	r2, [pc, #508]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 800184a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800184e:	6013      	str	r3, [r2, #0]
 8001850:	e02e      	b.n	80018b0 <HAL_RCC_OscConfig+0xd4>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d10c      	bne.n	8001874 <HAL_RCC_OscConfig+0x98>
 800185a:	4b7b      	ldr	r3, [pc, #492]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a7a      	ldr	r2, [pc, #488]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 8001860:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001864:	6013      	str	r3, [r2, #0]
 8001866:	4b78      	ldr	r3, [pc, #480]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4a77      	ldr	r2, [pc, #476]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 800186c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001870:	6013      	str	r3, [r2, #0]
 8001872:	e01d      	b.n	80018b0 <HAL_RCC_OscConfig+0xd4>
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800187c:	d10c      	bne.n	8001898 <HAL_RCC_OscConfig+0xbc>
 800187e:	4b72      	ldr	r3, [pc, #456]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a71      	ldr	r2, [pc, #452]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 8001884:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001888:	6013      	str	r3, [r2, #0]
 800188a:	4b6f      	ldr	r3, [pc, #444]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4a6e      	ldr	r2, [pc, #440]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 8001890:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001894:	6013      	str	r3, [r2, #0]
 8001896:	e00b      	b.n	80018b0 <HAL_RCC_OscConfig+0xd4>
 8001898:	4b6b      	ldr	r3, [pc, #428]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a6a      	ldr	r2, [pc, #424]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 800189e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018a2:	6013      	str	r3, [r2, #0]
 80018a4:	4b68      	ldr	r3, [pc, #416]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a67      	ldr	r2, [pc, #412]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 80018aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018ae:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d013      	beq.n	80018e0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018b8:	f7ff f992 	bl	8000be0 <HAL_GetTick>
 80018bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018be:	e008      	b.n	80018d2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018c0:	f7ff f98e 	bl	8000be0 <HAL_GetTick>
 80018c4:	4602      	mov	r2, r0
 80018c6:	693b      	ldr	r3, [r7, #16]
 80018c8:	1ad3      	subs	r3, r2, r3
 80018ca:	2b64      	cmp	r3, #100	@ 0x64
 80018cc:	d901      	bls.n	80018d2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80018ce:	2303      	movs	r3, #3
 80018d0:	e200      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018d2:	4b5d      	ldr	r3, [pc, #372]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d0f0      	beq.n	80018c0 <HAL_RCC_OscConfig+0xe4>
 80018de:	e014      	b.n	800190a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018e0:	f7ff f97e 	bl	8000be0 <HAL_GetTick>
 80018e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018e6:	e008      	b.n	80018fa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018e8:	f7ff f97a 	bl	8000be0 <HAL_GetTick>
 80018ec:	4602      	mov	r2, r0
 80018ee:	693b      	ldr	r3, [r7, #16]
 80018f0:	1ad3      	subs	r3, r2, r3
 80018f2:	2b64      	cmp	r3, #100	@ 0x64
 80018f4:	d901      	bls.n	80018fa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80018f6:	2303      	movs	r3, #3
 80018f8:	e1ec      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018fa:	4b53      	ldr	r3, [pc, #332]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001902:	2b00      	cmp	r3, #0
 8001904:	d1f0      	bne.n	80018e8 <HAL_RCC_OscConfig+0x10c>
 8001906:	e000      	b.n	800190a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001908:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f003 0302 	and.w	r3, r3, #2
 8001912:	2b00      	cmp	r3, #0
 8001914:	d063      	beq.n	80019de <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001916:	4b4c      	ldr	r3, [pc, #304]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	f003 030c 	and.w	r3, r3, #12
 800191e:	2b00      	cmp	r3, #0
 8001920:	d00b      	beq.n	800193a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001922:	4b49      	ldr	r3, [pc, #292]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	f003 030c 	and.w	r3, r3, #12
 800192a:	2b08      	cmp	r3, #8
 800192c:	d11c      	bne.n	8001968 <HAL_RCC_OscConfig+0x18c>
 800192e:	4b46      	ldr	r3, [pc, #280]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001936:	2b00      	cmp	r3, #0
 8001938:	d116      	bne.n	8001968 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800193a:	4b43      	ldr	r3, [pc, #268]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f003 0302 	and.w	r3, r3, #2
 8001942:	2b00      	cmp	r3, #0
 8001944:	d005      	beq.n	8001952 <HAL_RCC_OscConfig+0x176>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	691b      	ldr	r3, [r3, #16]
 800194a:	2b01      	cmp	r3, #1
 800194c:	d001      	beq.n	8001952 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800194e:	2301      	movs	r3, #1
 8001950:	e1c0      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001952:	4b3d      	ldr	r3, [pc, #244]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	695b      	ldr	r3, [r3, #20]
 800195e:	00db      	lsls	r3, r3, #3
 8001960:	4939      	ldr	r1, [pc, #228]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 8001962:	4313      	orrs	r3, r2
 8001964:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001966:	e03a      	b.n	80019de <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	691b      	ldr	r3, [r3, #16]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d020      	beq.n	80019b2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001970:	4b36      	ldr	r3, [pc, #216]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 8001972:	2201      	movs	r2, #1
 8001974:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001976:	f7ff f933 	bl	8000be0 <HAL_GetTick>
 800197a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800197c:	e008      	b.n	8001990 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800197e:	f7ff f92f 	bl	8000be0 <HAL_GetTick>
 8001982:	4602      	mov	r2, r0
 8001984:	693b      	ldr	r3, [r7, #16]
 8001986:	1ad3      	subs	r3, r2, r3
 8001988:	2b02      	cmp	r3, #2
 800198a:	d901      	bls.n	8001990 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800198c:	2303      	movs	r3, #3
 800198e:	e1a1      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001990:	4b2d      	ldr	r3, [pc, #180]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f003 0302 	and.w	r3, r3, #2
 8001998:	2b00      	cmp	r3, #0
 800199a:	d0f0      	beq.n	800197e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800199c:	4b2a      	ldr	r3, [pc, #168]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	695b      	ldr	r3, [r3, #20]
 80019a8:	00db      	lsls	r3, r3, #3
 80019aa:	4927      	ldr	r1, [pc, #156]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 80019ac:	4313      	orrs	r3, r2
 80019ae:	600b      	str	r3, [r1, #0]
 80019b0:	e015      	b.n	80019de <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019b2:	4b26      	ldr	r3, [pc, #152]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019b8:	f7ff f912 	bl	8000be0 <HAL_GetTick>
 80019bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019be:	e008      	b.n	80019d2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019c0:	f7ff f90e 	bl	8000be0 <HAL_GetTick>
 80019c4:	4602      	mov	r2, r0
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	1ad3      	subs	r3, r2, r3
 80019ca:	2b02      	cmp	r3, #2
 80019cc:	d901      	bls.n	80019d2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80019ce:	2303      	movs	r3, #3
 80019d0:	e180      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019d2:	4b1d      	ldr	r3, [pc, #116]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 0302 	and.w	r3, r3, #2
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d1f0      	bne.n	80019c0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f003 0308 	and.w	r3, r3, #8
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d03a      	beq.n	8001a60 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	699b      	ldr	r3, [r3, #24]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d019      	beq.n	8001a26 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019f2:	4b17      	ldr	r3, [pc, #92]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 80019f4:	2201      	movs	r2, #1
 80019f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019f8:	f7ff f8f2 	bl	8000be0 <HAL_GetTick>
 80019fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019fe:	e008      	b.n	8001a12 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a00:	f7ff f8ee 	bl	8000be0 <HAL_GetTick>
 8001a04:	4602      	mov	r2, r0
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	2b02      	cmp	r3, #2
 8001a0c:	d901      	bls.n	8001a12 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001a0e:	2303      	movs	r3, #3
 8001a10:	e160      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a12:	4b0d      	ldr	r3, [pc, #52]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 8001a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a16:	f003 0302 	and.w	r3, r3, #2
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d0f0      	beq.n	8001a00 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001a1e:	2001      	movs	r0, #1
 8001a20:	f000 face 	bl	8001fc0 <RCC_Delay>
 8001a24:	e01c      	b.n	8001a60 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a26:	4b0a      	ldr	r3, [pc, #40]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a2c:	f7ff f8d8 	bl	8000be0 <HAL_GetTick>
 8001a30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a32:	e00f      	b.n	8001a54 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a34:	f7ff f8d4 	bl	8000be0 <HAL_GetTick>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	2b02      	cmp	r3, #2
 8001a40:	d908      	bls.n	8001a54 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001a42:	2303      	movs	r3, #3
 8001a44:	e146      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>
 8001a46:	bf00      	nop
 8001a48:	40021000 	.word	0x40021000
 8001a4c:	42420000 	.word	0x42420000
 8001a50:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a54:	4b92      	ldr	r3, [pc, #584]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001a56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a58:	f003 0302 	and.w	r3, r3, #2
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d1e9      	bne.n	8001a34 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f003 0304 	and.w	r3, r3, #4
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	f000 80a6 	beq.w	8001bba <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a72:	4b8b      	ldr	r3, [pc, #556]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001a74:	69db      	ldr	r3, [r3, #28]
 8001a76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d10d      	bne.n	8001a9a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a7e:	4b88      	ldr	r3, [pc, #544]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001a80:	69db      	ldr	r3, [r3, #28]
 8001a82:	4a87      	ldr	r2, [pc, #540]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001a84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a88:	61d3      	str	r3, [r2, #28]
 8001a8a:	4b85      	ldr	r3, [pc, #532]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001a8c:	69db      	ldr	r3, [r3, #28]
 8001a8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a92:	60bb      	str	r3, [r7, #8]
 8001a94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a96:	2301      	movs	r3, #1
 8001a98:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a9a:	4b82      	ldr	r3, [pc, #520]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c8>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d118      	bne.n	8001ad8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001aa6:	4b7f      	ldr	r3, [pc, #508]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c8>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a7e      	ldr	r2, [pc, #504]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c8>)
 8001aac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ab0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ab2:	f7ff f895 	bl	8000be0 <HAL_GetTick>
 8001ab6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ab8:	e008      	b.n	8001acc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001aba:	f7ff f891 	bl	8000be0 <HAL_GetTick>
 8001abe:	4602      	mov	r2, r0
 8001ac0:	693b      	ldr	r3, [r7, #16]
 8001ac2:	1ad3      	subs	r3, r2, r3
 8001ac4:	2b64      	cmp	r3, #100	@ 0x64
 8001ac6:	d901      	bls.n	8001acc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001ac8:	2303      	movs	r3, #3
 8001aca:	e103      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001acc:	4b75      	ldr	r3, [pc, #468]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c8>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d0f0      	beq.n	8001aba <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	68db      	ldr	r3, [r3, #12]
 8001adc:	2b01      	cmp	r3, #1
 8001ade:	d106      	bne.n	8001aee <HAL_RCC_OscConfig+0x312>
 8001ae0:	4b6f      	ldr	r3, [pc, #444]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001ae2:	6a1b      	ldr	r3, [r3, #32]
 8001ae4:	4a6e      	ldr	r2, [pc, #440]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001ae6:	f043 0301 	orr.w	r3, r3, #1
 8001aea:	6213      	str	r3, [r2, #32]
 8001aec:	e02d      	b.n	8001b4a <HAL_RCC_OscConfig+0x36e>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	68db      	ldr	r3, [r3, #12]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d10c      	bne.n	8001b10 <HAL_RCC_OscConfig+0x334>
 8001af6:	4b6a      	ldr	r3, [pc, #424]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001af8:	6a1b      	ldr	r3, [r3, #32]
 8001afa:	4a69      	ldr	r2, [pc, #420]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001afc:	f023 0301 	bic.w	r3, r3, #1
 8001b00:	6213      	str	r3, [r2, #32]
 8001b02:	4b67      	ldr	r3, [pc, #412]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001b04:	6a1b      	ldr	r3, [r3, #32]
 8001b06:	4a66      	ldr	r2, [pc, #408]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001b08:	f023 0304 	bic.w	r3, r3, #4
 8001b0c:	6213      	str	r3, [r2, #32]
 8001b0e:	e01c      	b.n	8001b4a <HAL_RCC_OscConfig+0x36e>
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	68db      	ldr	r3, [r3, #12]
 8001b14:	2b05      	cmp	r3, #5
 8001b16:	d10c      	bne.n	8001b32 <HAL_RCC_OscConfig+0x356>
 8001b18:	4b61      	ldr	r3, [pc, #388]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001b1a:	6a1b      	ldr	r3, [r3, #32]
 8001b1c:	4a60      	ldr	r2, [pc, #384]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001b1e:	f043 0304 	orr.w	r3, r3, #4
 8001b22:	6213      	str	r3, [r2, #32]
 8001b24:	4b5e      	ldr	r3, [pc, #376]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001b26:	6a1b      	ldr	r3, [r3, #32]
 8001b28:	4a5d      	ldr	r2, [pc, #372]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001b2a:	f043 0301 	orr.w	r3, r3, #1
 8001b2e:	6213      	str	r3, [r2, #32]
 8001b30:	e00b      	b.n	8001b4a <HAL_RCC_OscConfig+0x36e>
 8001b32:	4b5b      	ldr	r3, [pc, #364]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001b34:	6a1b      	ldr	r3, [r3, #32]
 8001b36:	4a5a      	ldr	r2, [pc, #360]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001b38:	f023 0301 	bic.w	r3, r3, #1
 8001b3c:	6213      	str	r3, [r2, #32]
 8001b3e:	4b58      	ldr	r3, [pc, #352]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001b40:	6a1b      	ldr	r3, [r3, #32]
 8001b42:	4a57      	ldr	r2, [pc, #348]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001b44:	f023 0304 	bic.w	r3, r3, #4
 8001b48:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	68db      	ldr	r3, [r3, #12]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d015      	beq.n	8001b7e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b52:	f7ff f845 	bl	8000be0 <HAL_GetTick>
 8001b56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b58:	e00a      	b.n	8001b70 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b5a:	f7ff f841 	bl	8000be0 <HAL_GetTick>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	693b      	ldr	r3, [r7, #16]
 8001b62:	1ad3      	subs	r3, r2, r3
 8001b64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d901      	bls.n	8001b70 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001b6c:	2303      	movs	r3, #3
 8001b6e:	e0b1      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b70:	4b4b      	ldr	r3, [pc, #300]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001b72:	6a1b      	ldr	r3, [r3, #32]
 8001b74:	f003 0302 	and.w	r3, r3, #2
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d0ee      	beq.n	8001b5a <HAL_RCC_OscConfig+0x37e>
 8001b7c:	e014      	b.n	8001ba8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b7e:	f7ff f82f 	bl	8000be0 <HAL_GetTick>
 8001b82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b84:	e00a      	b.n	8001b9c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b86:	f7ff f82b 	bl	8000be0 <HAL_GetTick>
 8001b8a:	4602      	mov	r2, r0
 8001b8c:	693b      	ldr	r3, [r7, #16]
 8001b8e:	1ad3      	subs	r3, r2, r3
 8001b90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d901      	bls.n	8001b9c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001b98:	2303      	movs	r3, #3
 8001b9a:	e09b      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b9c:	4b40      	ldr	r3, [pc, #256]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001b9e:	6a1b      	ldr	r3, [r3, #32]
 8001ba0:	f003 0302 	and.w	r3, r3, #2
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d1ee      	bne.n	8001b86 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001ba8:	7dfb      	ldrb	r3, [r7, #23]
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	d105      	bne.n	8001bba <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bae:	4b3c      	ldr	r3, [pc, #240]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001bb0:	69db      	ldr	r3, [r3, #28]
 8001bb2:	4a3b      	ldr	r2, [pc, #236]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001bb4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001bb8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	69db      	ldr	r3, [r3, #28]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	f000 8087 	beq.w	8001cd2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001bc4:	4b36      	ldr	r3, [pc, #216]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	f003 030c 	and.w	r3, r3, #12
 8001bcc:	2b08      	cmp	r3, #8
 8001bce:	d061      	beq.n	8001c94 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	69db      	ldr	r3, [r3, #28]
 8001bd4:	2b02      	cmp	r3, #2
 8001bd6:	d146      	bne.n	8001c66 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bd8:	4b33      	ldr	r3, [pc, #204]	@ (8001ca8 <HAL_RCC_OscConfig+0x4cc>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bde:	f7fe ffff 	bl	8000be0 <HAL_GetTick>
 8001be2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001be4:	e008      	b.n	8001bf8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001be6:	f7fe fffb 	bl	8000be0 <HAL_GetTick>
 8001bea:	4602      	mov	r2, r0
 8001bec:	693b      	ldr	r3, [r7, #16]
 8001bee:	1ad3      	subs	r3, r2, r3
 8001bf0:	2b02      	cmp	r3, #2
 8001bf2:	d901      	bls.n	8001bf8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	e06d      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bf8:	4b29      	ldr	r3, [pc, #164]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d1f0      	bne.n	8001be6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6a1b      	ldr	r3, [r3, #32]
 8001c08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c0c:	d108      	bne.n	8001c20 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001c0e:	4b24      	ldr	r3, [pc, #144]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	689b      	ldr	r3, [r3, #8]
 8001c1a:	4921      	ldr	r1, [pc, #132]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c20:	4b1f      	ldr	r3, [pc, #124]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6a19      	ldr	r1, [r3, #32]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c30:	430b      	orrs	r3, r1
 8001c32:	491b      	ldr	r1, [pc, #108]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001c34:	4313      	orrs	r3, r2
 8001c36:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c38:	4b1b      	ldr	r3, [pc, #108]	@ (8001ca8 <HAL_RCC_OscConfig+0x4cc>)
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c3e:	f7fe ffcf 	bl	8000be0 <HAL_GetTick>
 8001c42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c44:	e008      	b.n	8001c58 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c46:	f7fe ffcb 	bl	8000be0 <HAL_GetTick>
 8001c4a:	4602      	mov	r2, r0
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	1ad3      	subs	r3, r2, r3
 8001c50:	2b02      	cmp	r3, #2
 8001c52:	d901      	bls.n	8001c58 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001c54:	2303      	movs	r3, #3
 8001c56:	e03d      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c58:	4b11      	ldr	r3, [pc, #68]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d0f0      	beq.n	8001c46 <HAL_RCC_OscConfig+0x46a>
 8001c64:	e035      	b.n	8001cd2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c66:	4b10      	ldr	r3, [pc, #64]	@ (8001ca8 <HAL_RCC_OscConfig+0x4cc>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c6c:	f7fe ffb8 	bl	8000be0 <HAL_GetTick>
 8001c70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c72:	e008      	b.n	8001c86 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c74:	f7fe ffb4 	bl	8000be0 <HAL_GetTick>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	2b02      	cmp	r3, #2
 8001c80:	d901      	bls.n	8001c86 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001c82:	2303      	movs	r3, #3
 8001c84:	e026      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c86:	4b06      	ldr	r3, [pc, #24]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d1f0      	bne.n	8001c74 <HAL_RCC_OscConfig+0x498>
 8001c92:	e01e      	b.n	8001cd2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	69db      	ldr	r3, [r3, #28]
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	d107      	bne.n	8001cac <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	e019      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>
 8001ca0:	40021000 	.word	0x40021000
 8001ca4:	40007000 	.word	0x40007000
 8001ca8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001cac:	4b0b      	ldr	r3, [pc, #44]	@ (8001cdc <HAL_RCC_OscConfig+0x500>)
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6a1b      	ldr	r3, [r3, #32]
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d106      	bne.n	8001cce <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cca:	429a      	cmp	r2, r3
 8001ccc:	d001      	beq.n	8001cd2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e000      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001cd2:	2300      	movs	r3, #0
}
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	3718      	adds	r7, #24
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	40021000 	.word	0x40021000

08001ce0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b084      	sub	sp, #16
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
 8001ce8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d101      	bne.n	8001cf4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e0d0      	b.n	8001e96 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001cf4:	4b6a      	ldr	r3, [pc, #424]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1c0>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 0307 	and.w	r3, r3, #7
 8001cfc:	683a      	ldr	r2, [r7, #0]
 8001cfe:	429a      	cmp	r2, r3
 8001d00:	d910      	bls.n	8001d24 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d02:	4b67      	ldr	r3, [pc, #412]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1c0>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f023 0207 	bic.w	r2, r3, #7
 8001d0a:	4965      	ldr	r1, [pc, #404]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1c0>)
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d12:	4b63      	ldr	r3, [pc, #396]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1c0>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f003 0307 	and.w	r3, r3, #7
 8001d1a:	683a      	ldr	r2, [r7, #0]
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	d001      	beq.n	8001d24 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001d20:	2301      	movs	r3, #1
 8001d22:	e0b8      	b.n	8001e96 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f003 0302 	and.w	r3, r3, #2
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d020      	beq.n	8001d72 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f003 0304 	and.w	r3, r3, #4
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d005      	beq.n	8001d48 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d3c:	4b59      	ldr	r3, [pc, #356]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	4a58      	ldr	r2, [pc, #352]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d42:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001d46:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f003 0308 	and.w	r3, r3, #8
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d005      	beq.n	8001d60 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d54:	4b53      	ldr	r3, [pc, #332]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	4a52      	ldr	r2, [pc, #328]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d5a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001d5e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d60:	4b50      	ldr	r3, [pc, #320]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	689b      	ldr	r3, [r3, #8]
 8001d6c:	494d      	ldr	r1, [pc, #308]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f003 0301 	and.w	r3, r3, #1
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d040      	beq.n	8001e00 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	2b01      	cmp	r3, #1
 8001d84:	d107      	bne.n	8001d96 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d86:	4b47      	ldr	r3, [pc, #284]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d115      	bne.n	8001dbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	e07f      	b.n	8001e96 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	2b02      	cmp	r3, #2
 8001d9c:	d107      	bne.n	8001dae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d9e:	4b41      	ldr	r3, [pc, #260]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d109      	bne.n	8001dbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	e073      	b.n	8001e96 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dae:	4b3d      	ldr	r3, [pc, #244]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f003 0302 	and.w	r3, r3, #2
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d101      	bne.n	8001dbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e06b      	b.n	8001e96 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001dbe:	4b39      	ldr	r3, [pc, #228]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	f023 0203 	bic.w	r2, r3, #3
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	4936      	ldr	r1, [pc, #216]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001dd0:	f7fe ff06 	bl	8000be0 <HAL_GetTick>
 8001dd4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dd6:	e00a      	b.n	8001dee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dd8:	f7fe ff02 	bl	8000be0 <HAL_GetTick>
 8001ddc:	4602      	mov	r2, r0
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	1ad3      	subs	r3, r2, r3
 8001de2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d901      	bls.n	8001dee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001dea:	2303      	movs	r3, #3
 8001dec:	e053      	b.n	8001e96 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dee:	4b2d      	ldr	r3, [pc, #180]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	f003 020c 	and.w	r2, r3, #12
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	009b      	lsls	r3, r3, #2
 8001dfc:	429a      	cmp	r2, r3
 8001dfe:	d1eb      	bne.n	8001dd8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e00:	4b27      	ldr	r3, [pc, #156]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1c0>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f003 0307 	and.w	r3, r3, #7
 8001e08:	683a      	ldr	r2, [r7, #0]
 8001e0a:	429a      	cmp	r2, r3
 8001e0c:	d210      	bcs.n	8001e30 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e0e:	4b24      	ldr	r3, [pc, #144]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1c0>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f023 0207 	bic.w	r2, r3, #7
 8001e16:	4922      	ldr	r1, [pc, #136]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1c0>)
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e1e:	4b20      	ldr	r3, [pc, #128]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1c0>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f003 0307 	and.w	r3, r3, #7
 8001e26:	683a      	ldr	r2, [r7, #0]
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	d001      	beq.n	8001e30 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	e032      	b.n	8001e96 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f003 0304 	and.w	r3, r3, #4
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d008      	beq.n	8001e4e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e3c:	4b19      	ldr	r3, [pc, #100]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	4916      	ldr	r1, [pc, #88]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e4a:	4313      	orrs	r3, r2
 8001e4c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f003 0308 	and.w	r3, r3, #8
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d009      	beq.n	8001e6e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e5a:	4b12      	ldr	r3, [pc, #72]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	691b      	ldr	r3, [r3, #16]
 8001e66:	00db      	lsls	r3, r3, #3
 8001e68:	490e      	ldr	r1, [pc, #56]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e6e:	f000 f821 	bl	8001eb4 <HAL_RCC_GetSysClockFreq>
 8001e72:	4602      	mov	r2, r0
 8001e74:	4b0b      	ldr	r3, [pc, #44]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	091b      	lsrs	r3, r3, #4
 8001e7a:	f003 030f 	and.w	r3, r3, #15
 8001e7e:	490a      	ldr	r1, [pc, #40]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1c8>)
 8001e80:	5ccb      	ldrb	r3, [r1, r3]
 8001e82:	fa22 f303 	lsr.w	r3, r2, r3
 8001e86:	4a09      	ldr	r2, [pc, #36]	@ (8001eac <HAL_RCC_ClockConfig+0x1cc>)
 8001e88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001e8a:	4b09      	ldr	r3, [pc, #36]	@ (8001eb0 <HAL_RCC_ClockConfig+0x1d0>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f7fe fe64 	bl	8000b5c <HAL_InitTick>

  return HAL_OK;
 8001e94:	2300      	movs	r3, #0
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3710      	adds	r7, #16
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	40022000 	.word	0x40022000
 8001ea4:	40021000 	.word	0x40021000
 8001ea8:	080042cc 	.word	0x080042cc
 8001eac:	20000004 	.word	0x20000004
 8001eb0:	20000008 	.word	0x20000008

08001eb4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b087      	sub	sp, #28
 8001eb8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	60fb      	str	r3, [r7, #12]
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	60bb      	str	r3, [r7, #8]
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	617b      	str	r3, [r7, #20]
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001ece:	4b1e      	ldr	r3, [pc, #120]	@ (8001f48 <HAL_RCC_GetSysClockFreq+0x94>)
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	f003 030c 	and.w	r3, r3, #12
 8001eda:	2b04      	cmp	r3, #4
 8001edc:	d002      	beq.n	8001ee4 <HAL_RCC_GetSysClockFreq+0x30>
 8001ede:	2b08      	cmp	r3, #8
 8001ee0:	d003      	beq.n	8001eea <HAL_RCC_GetSysClockFreq+0x36>
 8001ee2:	e027      	b.n	8001f34 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ee4:	4b19      	ldr	r3, [pc, #100]	@ (8001f4c <HAL_RCC_GetSysClockFreq+0x98>)
 8001ee6:	613b      	str	r3, [r7, #16]
      break;
 8001ee8:	e027      	b.n	8001f3a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	0c9b      	lsrs	r3, r3, #18
 8001eee:	f003 030f 	and.w	r3, r3, #15
 8001ef2:	4a17      	ldr	r2, [pc, #92]	@ (8001f50 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001ef4:	5cd3      	ldrb	r3, [r2, r3]
 8001ef6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d010      	beq.n	8001f24 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001f02:	4b11      	ldr	r3, [pc, #68]	@ (8001f48 <HAL_RCC_GetSysClockFreq+0x94>)
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	0c5b      	lsrs	r3, r3, #17
 8001f08:	f003 0301 	and.w	r3, r3, #1
 8001f0c:	4a11      	ldr	r2, [pc, #68]	@ (8001f54 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001f0e:	5cd3      	ldrb	r3, [r2, r3]
 8001f10:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4a0d      	ldr	r2, [pc, #52]	@ (8001f4c <HAL_RCC_GetSysClockFreq+0x98>)
 8001f16:	fb03 f202 	mul.w	r2, r3, r2
 8001f1a:	68bb      	ldr	r3, [r7, #8]
 8001f1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f20:	617b      	str	r3, [r7, #20]
 8001f22:	e004      	b.n	8001f2e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	4a0c      	ldr	r2, [pc, #48]	@ (8001f58 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001f28:	fb02 f303 	mul.w	r3, r2, r3
 8001f2c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	613b      	str	r3, [r7, #16]
      break;
 8001f32:	e002      	b.n	8001f3a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f34:	4b05      	ldr	r3, [pc, #20]	@ (8001f4c <HAL_RCC_GetSysClockFreq+0x98>)
 8001f36:	613b      	str	r3, [r7, #16]
      break;
 8001f38:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f3a:	693b      	ldr	r3, [r7, #16]
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	371c      	adds	r7, #28
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bc80      	pop	{r7}
 8001f44:	4770      	bx	lr
 8001f46:	bf00      	nop
 8001f48:	40021000 	.word	0x40021000
 8001f4c:	007a1200 	.word	0x007a1200
 8001f50:	080042e4 	.word	0x080042e4
 8001f54:	080042f4 	.word	0x080042f4
 8001f58:	003d0900 	.word	0x003d0900

08001f5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f60:	4b02      	ldr	r3, [pc, #8]	@ (8001f6c <HAL_RCC_GetHCLKFreq+0x10>)
 8001f62:	681b      	ldr	r3, [r3, #0]
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bc80      	pop	{r7}
 8001f6a:	4770      	bx	lr
 8001f6c:	20000004 	.word	0x20000004

08001f70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f74:	f7ff fff2 	bl	8001f5c <HAL_RCC_GetHCLKFreq>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	4b05      	ldr	r3, [pc, #20]	@ (8001f90 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	0a1b      	lsrs	r3, r3, #8
 8001f80:	f003 0307 	and.w	r3, r3, #7
 8001f84:	4903      	ldr	r1, [pc, #12]	@ (8001f94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f86:	5ccb      	ldrb	r3, [r1, r3]
 8001f88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	40021000 	.word	0x40021000
 8001f94:	080042dc 	.word	0x080042dc

08001f98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f9c:	f7ff ffde 	bl	8001f5c <HAL_RCC_GetHCLKFreq>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	4b05      	ldr	r3, [pc, #20]	@ (8001fb8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	0adb      	lsrs	r3, r3, #11
 8001fa8:	f003 0307 	and.w	r3, r3, #7
 8001fac:	4903      	ldr	r1, [pc, #12]	@ (8001fbc <HAL_RCC_GetPCLK2Freq+0x24>)
 8001fae:	5ccb      	ldrb	r3, [r1, r3]
 8001fb0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	40021000 	.word	0x40021000
 8001fbc:	080042dc 	.word	0x080042dc

08001fc0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b085      	sub	sp, #20
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001fc8:	4b0a      	ldr	r3, [pc, #40]	@ (8001ff4 <RCC_Delay+0x34>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a0a      	ldr	r2, [pc, #40]	@ (8001ff8 <RCC_Delay+0x38>)
 8001fce:	fba2 2303 	umull	r2, r3, r2, r3
 8001fd2:	0a5b      	lsrs	r3, r3, #9
 8001fd4:	687a      	ldr	r2, [r7, #4]
 8001fd6:	fb02 f303 	mul.w	r3, r2, r3
 8001fda:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001fdc:	bf00      	nop
  }
  while (Delay --);
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	1e5a      	subs	r2, r3, #1
 8001fe2:	60fa      	str	r2, [r7, #12]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d1f9      	bne.n	8001fdc <RCC_Delay+0x1c>
}
 8001fe8:	bf00      	nop
 8001fea:	bf00      	nop
 8001fec:	3714      	adds	r7, #20
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bc80      	pop	{r7}
 8001ff2:	4770      	bx	lr
 8001ff4:	20000004 	.word	0x20000004
 8001ff8:	10624dd3 	.word	0x10624dd3

08001ffc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d101      	bne.n	800200e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	e041      	b.n	8002092 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002014:	b2db      	uxtb	r3, r3
 8002016:	2b00      	cmp	r3, #0
 8002018:	d106      	bne.n	8002028 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2200      	movs	r2, #0
 800201e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002022:	6878      	ldr	r0, [r7, #4]
 8002024:	f7fe fbf0 	bl	8000808 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2202      	movs	r2, #2
 800202c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	3304      	adds	r3, #4
 8002038:	4619      	mov	r1, r3
 800203a:	4610      	mov	r0, r2
 800203c:	f000 fab2 	bl	80025a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2201      	movs	r2, #1
 8002044:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2201      	movs	r2, #1
 800204c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2201      	movs	r2, #1
 8002054:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2201      	movs	r2, #1
 800205c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2201      	movs	r2, #1
 8002064:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2201      	movs	r2, #1
 800206c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2201      	movs	r2, #1
 8002074:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2201      	movs	r2, #1
 800207c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2201      	movs	r2, #1
 8002084:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2201      	movs	r2, #1
 800208c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002090:	2300      	movs	r3, #0
}
 8002092:	4618      	mov	r0, r3
 8002094:	3708      	adds	r7, #8
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}

0800209a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800209a:	b580      	push	{r7, lr}
 800209c:	b082      	sub	sp, #8
 800209e:	af00      	add	r7, sp, #0
 80020a0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d101      	bne.n	80020ac <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80020a8:	2301      	movs	r3, #1
 80020aa:	e041      	b.n	8002130 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d106      	bne.n	80020c6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2200      	movs	r2, #0
 80020bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80020c0:	6878      	ldr	r0, [r7, #4]
 80020c2:	f000 f839 	bl	8002138 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2202      	movs	r2, #2
 80020ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681a      	ldr	r2, [r3, #0]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	3304      	adds	r3, #4
 80020d6:	4619      	mov	r1, r3
 80020d8:	4610      	mov	r0, r2
 80020da:	f000 fa63 	bl	80025a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2201      	movs	r2, #1
 80020e2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2201      	movs	r2, #1
 80020ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2201      	movs	r2, #1
 80020f2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2201      	movs	r2, #1
 80020fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2201      	movs	r2, #1
 8002102:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2201      	movs	r2, #1
 800210a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2201      	movs	r2, #1
 8002112:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2201      	movs	r2, #1
 800211a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2201      	movs	r2, #1
 8002122:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2201      	movs	r2, #1
 800212a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800212e:	2300      	movs	r3, #0
}
 8002130:	4618      	mov	r0, r3
 8002132:	3708      	adds	r7, #8
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}

08002138 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002140:	bf00      	nop
 8002142:	370c      	adds	r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	bc80      	pop	{r7}
 8002148:	4770      	bx	lr
	...

0800214c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b084      	sub	sp, #16
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
 8002154:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d109      	bne.n	8002170 <HAL_TIM_PWM_Start+0x24>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002162:	b2db      	uxtb	r3, r3
 8002164:	2b01      	cmp	r3, #1
 8002166:	bf14      	ite	ne
 8002168:	2301      	movne	r3, #1
 800216a:	2300      	moveq	r3, #0
 800216c:	b2db      	uxtb	r3, r3
 800216e:	e022      	b.n	80021b6 <HAL_TIM_PWM_Start+0x6a>
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	2b04      	cmp	r3, #4
 8002174:	d109      	bne.n	800218a <HAL_TIM_PWM_Start+0x3e>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800217c:	b2db      	uxtb	r3, r3
 800217e:	2b01      	cmp	r3, #1
 8002180:	bf14      	ite	ne
 8002182:	2301      	movne	r3, #1
 8002184:	2300      	moveq	r3, #0
 8002186:	b2db      	uxtb	r3, r3
 8002188:	e015      	b.n	80021b6 <HAL_TIM_PWM_Start+0x6a>
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	2b08      	cmp	r3, #8
 800218e:	d109      	bne.n	80021a4 <HAL_TIM_PWM_Start+0x58>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002196:	b2db      	uxtb	r3, r3
 8002198:	2b01      	cmp	r3, #1
 800219a:	bf14      	ite	ne
 800219c:	2301      	movne	r3, #1
 800219e:	2300      	moveq	r3, #0
 80021a0:	b2db      	uxtb	r3, r3
 80021a2:	e008      	b.n	80021b6 <HAL_TIM_PWM_Start+0x6a>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80021aa:	b2db      	uxtb	r3, r3
 80021ac:	2b01      	cmp	r3, #1
 80021ae:	bf14      	ite	ne
 80021b0:	2301      	movne	r3, #1
 80021b2:	2300      	moveq	r3, #0
 80021b4:	b2db      	uxtb	r3, r3
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d001      	beq.n	80021be <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
 80021bc:	e05e      	b.n	800227c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d104      	bne.n	80021ce <HAL_TIM_PWM_Start+0x82>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2202      	movs	r2, #2
 80021c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80021cc:	e013      	b.n	80021f6 <HAL_TIM_PWM_Start+0xaa>
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	2b04      	cmp	r3, #4
 80021d2:	d104      	bne.n	80021de <HAL_TIM_PWM_Start+0x92>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2202      	movs	r2, #2
 80021d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80021dc:	e00b      	b.n	80021f6 <HAL_TIM_PWM_Start+0xaa>
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	2b08      	cmp	r3, #8
 80021e2:	d104      	bne.n	80021ee <HAL_TIM_PWM_Start+0xa2>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2202      	movs	r2, #2
 80021e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80021ec:	e003      	b.n	80021f6 <HAL_TIM_PWM_Start+0xaa>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2202      	movs	r2, #2
 80021f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	2201      	movs	r2, #1
 80021fc:	6839      	ldr	r1, [r7, #0]
 80021fe:	4618      	mov	r0, r3
 8002200:	f000 fc5c 	bl	8002abc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a1e      	ldr	r2, [pc, #120]	@ (8002284 <HAL_TIM_PWM_Start+0x138>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d107      	bne.n	800221e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800221c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a18      	ldr	r2, [pc, #96]	@ (8002284 <HAL_TIM_PWM_Start+0x138>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d00e      	beq.n	8002246 <HAL_TIM_PWM_Start+0xfa>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002230:	d009      	beq.n	8002246 <HAL_TIM_PWM_Start+0xfa>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a14      	ldr	r2, [pc, #80]	@ (8002288 <HAL_TIM_PWM_Start+0x13c>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d004      	beq.n	8002246 <HAL_TIM_PWM_Start+0xfa>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a12      	ldr	r2, [pc, #72]	@ (800228c <HAL_TIM_PWM_Start+0x140>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d111      	bne.n	800226a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	689b      	ldr	r3, [r3, #8]
 800224c:	f003 0307 	and.w	r3, r3, #7
 8002250:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	2b06      	cmp	r3, #6
 8002256:	d010      	beq.n	800227a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	681a      	ldr	r2, [r3, #0]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f042 0201 	orr.w	r2, r2, #1
 8002266:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002268:	e007      	b.n	800227a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f042 0201 	orr.w	r2, r2, #1
 8002278:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800227a:	2300      	movs	r3, #0
}
 800227c:	4618      	mov	r0, r3
 800227e:	3710      	adds	r7, #16
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}
 8002284:	40012c00 	.word	0x40012c00
 8002288:	40000400 	.word	0x40000400
 800228c:	40000800 	.word	0x40000800

08002290 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b086      	sub	sp, #24
 8002294:	af00      	add	r7, sp, #0
 8002296:	60f8      	str	r0, [r7, #12]
 8002298:	60b9      	str	r1, [r7, #8]
 800229a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800229c:	2300      	movs	r3, #0
 800229e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d101      	bne.n	80022ae <HAL_TIM_PWM_ConfigChannel+0x1e>
 80022aa:	2302      	movs	r3, #2
 80022ac:	e0ae      	b.n	800240c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	2201      	movs	r2, #1
 80022b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2b0c      	cmp	r3, #12
 80022ba:	f200 809f 	bhi.w	80023fc <HAL_TIM_PWM_ConfigChannel+0x16c>
 80022be:	a201      	add	r2, pc, #4	@ (adr r2, 80022c4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80022c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022c4:	080022f9 	.word	0x080022f9
 80022c8:	080023fd 	.word	0x080023fd
 80022cc:	080023fd 	.word	0x080023fd
 80022d0:	080023fd 	.word	0x080023fd
 80022d4:	08002339 	.word	0x08002339
 80022d8:	080023fd 	.word	0x080023fd
 80022dc:	080023fd 	.word	0x080023fd
 80022e0:	080023fd 	.word	0x080023fd
 80022e4:	0800237b 	.word	0x0800237b
 80022e8:	080023fd 	.word	0x080023fd
 80022ec:	080023fd 	.word	0x080023fd
 80022f0:	080023fd 	.word	0x080023fd
 80022f4:	080023bb 	.word	0x080023bb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	68b9      	ldr	r1, [r7, #8]
 80022fe:	4618      	mov	r0, r3
 8002300:	f000 f9be 	bl	8002680 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	699a      	ldr	r2, [r3, #24]
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f042 0208 	orr.w	r2, r2, #8
 8002312:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	699a      	ldr	r2, [r3, #24]
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f022 0204 	bic.w	r2, r2, #4
 8002322:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	6999      	ldr	r1, [r3, #24]
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	691a      	ldr	r2, [r3, #16]
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	430a      	orrs	r2, r1
 8002334:	619a      	str	r2, [r3, #24]
      break;
 8002336:	e064      	b.n	8002402 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	68b9      	ldr	r1, [r7, #8]
 800233e:	4618      	mov	r0, r3
 8002340:	f000 fa04 	bl	800274c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	699a      	ldr	r2, [r3, #24]
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002352:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	699a      	ldr	r2, [r3, #24]
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002362:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	6999      	ldr	r1, [r3, #24]
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	691b      	ldr	r3, [r3, #16]
 800236e:	021a      	lsls	r2, r3, #8
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	430a      	orrs	r2, r1
 8002376:	619a      	str	r2, [r3, #24]
      break;
 8002378:	e043      	b.n	8002402 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	68b9      	ldr	r1, [r7, #8]
 8002380:	4618      	mov	r0, r3
 8002382:	f000 fa4d 	bl	8002820 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	69da      	ldr	r2, [r3, #28]
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f042 0208 	orr.w	r2, r2, #8
 8002394:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	69da      	ldr	r2, [r3, #28]
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f022 0204 	bic.w	r2, r2, #4
 80023a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	69d9      	ldr	r1, [r3, #28]
 80023ac:	68bb      	ldr	r3, [r7, #8]
 80023ae:	691a      	ldr	r2, [r3, #16]
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	430a      	orrs	r2, r1
 80023b6:	61da      	str	r2, [r3, #28]
      break;
 80023b8:	e023      	b.n	8002402 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	68b9      	ldr	r1, [r7, #8]
 80023c0:	4618      	mov	r0, r3
 80023c2:	f000 fa97 	bl	80028f4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	69da      	ldr	r2, [r3, #28]
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80023d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	69da      	ldr	r2, [r3, #28]
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80023e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	69d9      	ldr	r1, [r3, #28]
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	691b      	ldr	r3, [r3, #16]
 80023f0:	021a      	lsls	r2, r3, #8
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	430a      	orrs	r2, r1
 80023f8:	61da      	str	r2, [r3, #28]
      break;
 80023fa:	e002      	b.n	8002402 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	75fb      	strb	r3, [r7, #23]
      break;
 8002400:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	2200      	movs	r2, #0
 8002406:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800240a:	7dfb      	ldrb	r3, [r7, #23]
}
 800240c:	4618      	mov	r0, r3
 800240e:	3718      	adds	r7, #24
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}

08002414 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b084      	sub	sp, #16
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
 800241c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800241e:	2300      	movs	r3, #0
 8002420:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002428:	2b01      	cmp	r3, #1
 800242a:	d101      	bne.n	8002430 <HAL_TIM_ConfigClockSource+0x1c>
 800242c:	2302      	movs	r3, #2
 800242e:	e0b4      	b.n	800259a <HAL_TIM_ConfigClockSource+0x186>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2201      	movs	r2, #1
 8002434:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2202      	movs	r2, #2
 800243c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800244e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002456:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	68ba      	ldr	r2, [r7, #8]
 800245e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002468:	d03e      	beq.n	80024e8 <HAL_TIM_ConfigClockSource+0xd4>
 800246a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800246e:	f200 8087 	bhi.w	8002580 <HAL_TIM_ConfigClockSource+0x16c>
 8002472:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002476:	f000 8086 	beq.w	8002586 <HAL_TIM_ConfigClockSource+0x172>
 800247a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800247e:	d87f      	bhi.n	8002580 <HAL_TIM_ConfigClockSource+0x16c>
 8002480:	2b70      	cmp	r3, #112	@ 0x70
 8002482:	d01a      	beq.n	80024ba <HAL_TIM_ConfigClockSource+0xa6>
 8002484:	2b70      	cmp	r3, #112	@ 0x70
 8002486:	d87b      	bhi.n	8002580 <HAL_TIM_ConfigClockSource+0x16c>
 8002488:	2b60      	cmp	r3, #96	@ 0x60
 800248a:	d050      	beq.n	800252e <HAL_TIM_ConfigClockSource+0x11a>
 800248c:	2b60      	cmp	r3, #96	@ 0x60
 800248e:	d877      	bhi.n	8002580 <HAL_TIM_ConfigClockSource+0x16c>
 8002490:	2b50      	cmp	r3, #80	@ 0x50
 8002492:	d03c      	beq.n	800250e <HAL_TIM_ConfigClockSource+0xfa>
 8002494:	2b50      	cmp	r3, #80	@ 0x50
 8002496:	d873      	bhi.n	8002580 <HAL_TIM_ConfigClockSource+0x16c>
 8002498:	2b40      	cmp	r3, #64	@ 0x40
 800249a:	d058      	beq.n	800254e <HAL_TIM_ConfigClockSource+0x13a>
 800249c:	2b40      	cmp	r3, #64	@ 0x40
 800249e:	d86f      	bhi.n	8002580 <HAL_TIM_ConfigClockSource+0x16c>
 80024a0:	2b30      	cmp	r3, #48	@ 0x30
 80024a2:	d064      	beq.n	800256e <HAL_TIM_ConfigClockSource+0x15a>
 80024a4:	2b30      	cmp	r3, #48	@ 0x30
 80024a6:	d86b      	bhi.n	8002580 <HAL_TIM_ConfigClockSource+0x16c>
 80024a8:	2b20      	cmp	r3, #32
 80024aa:	d060      	beq.n	800256e <HAL_TIM_ConfigClockSource+0x15a>
 80024ac:	2b20      	cmp	r3, #32
 80024ae:	d867      	bhi.n	8002580 <HAL_TIM_ConfigClockSource+0x16c>
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d05c      	beq.n	800256e <HAL_TIM_ConfigClockSource+0x15a>
 80024b4:	2b10      	cmp	r3, #16
 80024b6:	d05a      	beq.n	800256e <HAL_TIM_ConfigClockSource+0x15a>
 80024b8:	e062      	b.n	8002580 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80024ca:	f000 fad8 	bl	8002a7e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80024dc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	68ba      	ldr	r2, [r7, #8]
 80024e4:	609a      	str	r2, [r3, #8]
      break;
 80024e6:	e04f      	b.n	8002588 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80024f8:	f000 fac1 	bl	8002a7e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	689a      	ldr	r2, [r3, #8]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800250a:	609a      	str	r2, [r3, #8]
      break;
 800250c:	e03c      	b.n	8002588 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800251a:	461a      	mov	r2, r3
 800251c:	f000 fa38 	bl	8002990 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	2150      	movs	r1, #80	@ 0x50
 8002526:	4618      	mov	r0, r3
 8002528:	f000 fa8f 	bl	8002a4a <TIM_ITRx_SetConfig>
      break;
 800252c:	e02c      	b.n	8002588 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800253a:	461a      	mov	r2, r3
 800253c:	f000 fa56 	bl	80029ec <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	2160      	movs	r1, #96	@ 0x60
 8002546:	4618      	mov	r0, r3
 8002548:	f000 fa7f 	bl	8002a4a <TIM_ITRx_SetConfig>
      break;
 800254c:	e01c      	b.n	8002588 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800255a:	461a      	mov	r2, r3
 800255c:	f000 fa18 	bl	8002990 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	2140      	movs	r1, #64	@ 0x40
 8002566:	4618      	mov	r0, r3
 8002568:	f000 fa6f 	bl	8002a4a <TIM_ITRx_SetConfig>
      break;
 800256c:	e00c      	b.n	8002588 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681a      	ldr	r2, [r3, #0]
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4619      	mov	r1, r3
 8002578:	4610      	mov	r0, r2
 800257a:	f000 fa66 	bl	8002a4a <TIM_ITRx_SetConfig>
      break;
 800257e:	e003      	b.n	8002588 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002580:	2301      	movs	r3, #1
 8002582:	73fb      	strb	r3, [r7, #15]
      break;
 8002584:	e000      	b.n	8002588 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002586:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2201      	movs	r2, #1
 800258c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2200      	movs	r2, #0
 8002594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002598:	7bfb      	ldrb	r3, [r7, #15]
}
 800259a:	4618      	mov	r0, r3
 800259c:	3710      	adds	r7, #16
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
	...

080025a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b085      	sub	sp, #20
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
 80025ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	4a2f      	ldr	r2, [pc, #188]	@ (8002674 <TIM_Base_SetConfig+0xd0>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d00b      	beq.n	80025d4 <TIM_Base_SetConfig+0x30>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025c2:	d007      	beq.n	80025d4 <TIM_Base_SetConfig+0x30>
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	4a2c      	ldr	r2, [pc, #176]	@ (8002678 <TIM_Base_SetConfig+0xd4>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d003      	beq.n	80025d4 <TIM_Base_SetConfig+0x30>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	4a2b      	ldr	r2, [pc, #172]	@ (800267c <TIM_Base_SetConfig+0xd8>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d108      	bne.n	80025e6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80025da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	68fa      	ldr	r2, [r7, #12]
 80025e2:	4313      	orrs	r3, r2
 80025e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	4a22      	ldr	r2, [pc, #136]	@ (8002674 <TIM_Base_SetConfig+0xd0>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d00b      	beq.n	8002606 <TIM_Base_SetConfig+0x62>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025f4:	d007      	beq.n	8002606 <TIM_Base_SetConfig+0x62>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4a1f      	ldr	r2, [pc, #124]	@ (8002678 <TIM_Base_SetConfig+0xd4>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d003      	beq.n	8002606 <TIM_Base_SetConfig+0x62>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	4a1e      	ldr	r2, [pc, #120]	@ (800267c <TIM_Base_SetConfig+0xd8>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d108      	bne.n	8002618 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800260c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	68db      	ldr	r3, [r3, #12]
 8002612:	68fa      	ldr	r2, [r7, #12]
 8002614:	4313      	orrs	r3, r2
 8002616:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	695b      	ldr	r3, [r3, #20]
 8002622:	4313      	orrs	r3, r2
 8002624:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	68fa      	ldr	r2, [r7, #12]
 800262a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	689a      	ldr	r2, [r3, #8]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	4a0d      	ldr	r2, [pc, #52]	@ (8002674 <TIM_Base_SetConfig+0xd0>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d103      	bne.n	800264c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	691a      	ldr	r2, [r3, #16]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2201      	movs	r2, #1
 8002650:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	691b      	ldr	r3, [r3, #16]
 8002656:	f003 0301 	and.w	r3, r3, #1
 800265a:	2b00      	cmp	r3, #0
 800265c:	d005      	beq.n	800266a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	691b      	ldr	r3, [r3, #16]
 8002662:	f023 0201 	bic.w	r2, r3, #1
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	611a      	str	r2, [r3, #16]
  }
}
 800266a:	bf00      	nop
 800266c:	3714      	adds	r7, #20
 800266e:	46bd      	mov	sp, r7
 8002670:	bc80      	pop	{r7}
 8002672:	4770      	bx	lr
 8002674:	40012c00 	.word	0x40012c00
 8002678:	40000400 	.word	0x40000400
 800267c:	40000800 	.word	0x40000800

08002680 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002680:	b480      	push	{r7}
 8002682:	b087      	sub	sp, #28
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
 8002688:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6a1b      	ldr	r3, [r3, #32]
 800268e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6a1b      	ldr	r3, [r3, #32]
 8002694:	f023 0201 	bic.w	r2, r3, #1
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	699b      	ldr	r3, [r3, #24]
 80026a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80026ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	f023 0303 	bic.w	r3, r3, #3
 80026b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	68fa      	ldr	r2, [r7, #12]
 80026be:	4313      	orrs	r3, r2
 80026c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80026c2:	697b      	ldr	r3, [r7, #20]
 80026c4:	f023 0302 	bic.w	r3, r3, #2
 80026c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	697a      	ldr	r2, [r7, #20]
 80026d0:	4313      	orrs	r3, r2
 80026d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	4a1c      	ldr	r2, [pc, #112]	@ (8002748 <TIM_OC1_SetConfig+0xc8>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d10c      	bne.n	80026f6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	f023 0308 	bic.w	r3, r3, #8
 80026e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	68db      	ldr	r3, [r3, #12]
 80026e8:	697a      	ldr	r2, [r7, #20]
 80026ea:	4313      	orrs	r3, r2
 80026ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	f023 0304 	bic.w	r3, r3, #4
 80026f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	4a13      	ldr	r2, [pc, #76]	@ (8002748 <TIM_OC1_SetConfig+0xc8>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d111      	bne.n	8002722 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002704:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002706:	693b      	ldr	r3, [r7, #16]
 8002708:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800270c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	695b      	ldr	r3, [r3, #20]
 8002712:	693a      	ldr	r2, [r7, #16]
 8002714:	4313      	orrs	r3, r2
 8002716:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	699b      	ldr	r3, [r3, #24]
 800271c:	693a      	ldr	r2, [r7, #16]
 800271e:	4313      	orrs	r3, r2
 8002720:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	693a      	ldr	r2, [r7, #16]
 8002726:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	68fa      	ldr	r2, [r7, #12]
 800272c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	685a      	ldr	r2, [r3, #4]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	697a      	ldr	r2, [r7, #20]
 800273a:	621a      	str	r2, [r3, #32]
}
 800273c:	bf00      	nop
 800273e:	371c      	adds	r7, #28
 8002740:	46bd      	mov	sp, r7
 8002742:	bc80      	pop	{r7}
 8002744:	4770      	bx	lr
 8002746:	bf00      	nop
 8002748:	40012c00 	.word	0x40012c00

0800274c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800274c:	b480      	push	{r7}
 800274e:	b087      	sub	sp, #28
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
 8002754:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6a1b      	ldr	r3, [r3, #32]
 800275a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6a1b      	ldr	r3, [r3, #32]
 8002760:	f023 0210 	bic.w	r2, r3, #16
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	699b      	ldr	r3, [r3, #24]
 8002772:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800277a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002782:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	021b      	lsls	r3, r3, #8
 800278a:	68fa      	ldr	r2, [r7, #12]
 800278c:	4313      	orrs	r3, r2
 800278e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	f023 0320 	bic.w	r3, r3, #32
 8002796:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	011b      	lsls	r3, r3, #4
 800279e:	697a      	ldr	r2, [r7, #20]
 80027a0:	4313      	orrs	r3, r2
 80027a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	4a1d      	ldr	r2, [pc, #116]	@ (800281c <TIM_OC2_SetConfig+0xd0>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d10d      	bne.n	80027c8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80027b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	68db      	ldr	r3, [r3, #12]
 80027b8:	011b      	lsls	r3, r3, #4
 80027ba:	697a      	ldr	r2, [r7, #20]
 80027bc:	4313      	orrs	r3, r2
 80027be:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80027c6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	4a14      	ldr	r2, [pc, #80]	@ (800281c <TIM_OC2_SetConfig+0xd0>)
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d113      	bne.n	80027f8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80027d6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80027d8:	693b      	ldr	r3, [r7, #16]
 80027da:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80027de:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	695b      	ldr	r3, [r3, #20]
 80027e4:	009b      	lsls	r3, r3, #2
 80027e6:	693a      	ldr	r2, [r7, #16]
 80027e8:	4313      	orrs	r3, r2
 80027ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	699b      	ldr	r3, [r3, #24]
 80027f0:	009b      	lsls	r3, r3, #2
 80027f2:	693a      	ldr	r2, [r7, #16]
 80027f4:	4313      	orrs	r3, r2
 80027f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	693a      	ldr	r2, [r7, #16]
 80027fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	68fa      	ldr	r2, [r7, #12]
 8002802:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	685a      	ldr	r2, [r3, #4]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	697a      	ldr	r2, [r7, #20]
 8002810:	621a      	str	r2, [r3, #32]
}
 8002812:	bf00      	nop
 8002814:	371c      	adds	r7, #28
 8002816:	46bd      	mov	sp, r7
 8002818:	bc80      	pop	{r7}
 800281a:	4770      	bx	lr
 800281c:	40012c00 	.word	0x40012c00

08002820 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002820:	b480      	push	{r7}
 8002822:	b087      	sub	sp, #28
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
 8002828:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6a1b      	ldr	r3, [r3, #32]
 800282e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6a1b      	ldr	r3, [r3, #32]
 8002834:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	69db      	ldr	r3, [r3, #28]
 8002846:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800284e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	f023 0303 	bic.w	r3, r3, #3
 8002856:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	68fa      	ldr	r2, [r7, #12]
 800285e:	4313      	orrs	r3, r2
 8002860:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002862:	697b      	ldr	r3, [r7, #20]
 8002864:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002868:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	021b      	lsls	r3, r3, #8
 8002870:	697a      	ldr	r2, [r7, #20]
 8002872:	4313      	orrs	r3, r2
 8002874:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	4a1d      	ldr	r2, [pc, #116]	@ (80028f0 <TIM_OC3_SetConfig+0xd0>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d10d      	bne.n	800289a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002884:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	68db      	ldr	r3, [r3, #12]
 800288a:	021b      	lsls	r3, r3, #8
 800288c:	697a      	ldr	r2, [r7, #20]
 800288e:	4313      	orrs	r3, r2
 8002890:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002892:	697b      	ldr	r3, [r7, #20]
 8002894:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002898:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	4a14      	ldr	r2, [pc, #80]	@ (80028f0 <TIM_OC3_SetConfig+0xd0>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d113      	bne.n	80028ca <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80028a2:	693b      	ldr	r3, [r7, #16]
 80028a4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80028a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80028b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	695b      	ldr	r3, [r3, #20]
 80028b6:	011b      	lsls	r3, r3, #4
 80028b8:	693a      	ldr	r2, [r7, #16]
 80028ba:	4313      	orrs	r3, r2
 80028bc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	699b      	ldr	r3, [r3, #24]
 80028c2:	011b      	lsls	r3, r3, #4
 80028c4:	693a      	ldr	r2, [r7, #16]
 80028c6:	4313      	orrs	r3, r2
 80028c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	693a      	ldr	r2, [r7, #16]
 80028ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	68fa      	ldr	r2, [r7, #12]
 80028d4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	685a      	ldr	r2, [r3, #4]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	697a      	ldr	r2, [r7, #20]
 80028e2:	621a      	str	r2, [r3, #32]
}
 80028e4:	bf00      	nop
 80028e6:	371c      	adds	r7, #28
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bc80      	pop	{r7}
 80028ec:	4770      	bx	lr
 80028ee:	bf00      	nop
 80028f0:	40012c00 	.word	0x40012c00

080028f4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b087      	sub	sp, #28
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6a1b      	ldr	r3, [r3, #32]
 8002902:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6a1b      	ldr	r3, [r3, #32]
 8002908:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	69db      	ldr	r3, [r3, #28]
 800291a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002922:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800292a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	021b      	lsls	r3, r3, #8
 8002932:	68fa      	ldr	r2, [r7, #12]
 8002934:	4313      	orrs	r3, r2
 8002936:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800293e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	031b      	lsls	r3, r3, #12
 8002946:	693a      	ldr	r2, [r7, #16]
 8002948:	4313      	orrs	r3, r2
 800294a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	4a0f      	ldr	r2, [pc, #60]	@ (800298c <TIM_OC4_SetConfig+0x98>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d109      	bne.n	8002968 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800295a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	695b      	ldr	r3, [r3, #20]
 8002960:	019b      	lsls	r3, r3, #6
 8002962:	697a      	ldr	r2, [r7, #20]
 8002964:	4313      	orrs	r3, r2
 8002966:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	697a      	ldr	r2, [r7, #20]
 800296c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	68fa      	ldr	r2, [r7, #12]
 8002972:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	685a      	ldr	r2, [r3, #4]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	693a      	ldr	r2, [r7, #16]
 8002980:	621a      	str	r2, [r3, #32]
}
 8002982:	bf00      	nop
 8002984:	371c      	adds	r7, #28
 8002986:	46bd      	mov	sp, r7
 8002988:	bc80      	pop	{r7}
 800298a:	4770      	bx	lr
 800298c:	40012c00 	.word	0x40012c00

08002990 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002990:	b480      	push	{r7}
 8002992:	b087      	sub	sp, #28
 8002994:	af00      	add	r7, sp, #0
 8002996:	60f8      	str	r0, [r7, #12]
 8002998:	60b9      	str	r1, [r7, #8]
 800299a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	6a1b      	ldr	r3, [r3, #32]
 80029a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	6a1b      	ldr	r3, [r3, #32]
 80029a6:	f023 0201 	bic.w	r2, r3, #1
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	699b      	ldr	r3, [r3, #24]
 80029b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80029ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	011b      	lsls	r3, r3, #4
 80029c0:	693a      	ldr	r2, [r7, #16]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80029c6:	697b      	ldr	r3, [r7, #20]
 80029c8:	f023 030a 	bic.w	r3, r3, #10
 80029cc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80029ce:	697a      	ldr	r2, [r7, #20]
 80029d0:	68bb      	ldr	r3, [r7, #8]
 80029d2:	4313      	orrs	r3, r2
 80029d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	693a      	ldr	r2, [r7, #16]
 80029da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	697a      	ldr	r2, [r7, #20]
 80029e0:	621a      	str	r2, [r3, #32]
}
 80029e2:	bf00      	nop
 80029e4:	371c      	adds	r7, #28
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bc80      	pop	{r7}
 80029ea:	4770      	bx	lr

080029ec <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80029ec:	b480      	push	{r7}
 80029ee:	b087      	sub	sp, #28
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	60f8      	str	r0, [r7, #12]
 80029f4:	60b9      	str	r1, [r7, #8]
 80029f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	6a1b      	ldr	r3, [r3, #32]
 80029fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	6a1b      	ldr	r3, [r3, #32]
 8002a02:	f023 0210 	bic.w	r2, r3, #16
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	699b      	ldr	r3, [r3, #24]
 8002a0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002a16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	031b      	lsls	r3, r3, #12
 8002a1c:	693a      	ldr	r2, [r7, #16]
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002a22:	697b      	ldr	r3, [r7, #20]
 8002a24:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002a28:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002a2a:	68bb      	ldr	r3, [r7, #8]
 8002a2c:	011b      	lsls	r3, r3, #4
 8002a2e:	697a      	ldr	r2, [r7, #20]
 8002a30:	4313      	orrs	r3, r2
 8002a32:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	693a      	ldr	r2, [r7, #16]
 8002a38:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	697a      	ldr	r2, [r7, #20]
 8002a3e:	621a      	str	r2, [r3, #32]
}
 8002a40:	bf00      	nop
 8002a42:	371c      	adds	r7, #28
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bc80      	pop	{r7}
 8002a48:	4770      	bx	lr

08002a4a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002a4a:	b480      	push	{r7}
 8002a4c:	b085      	sub	sp, #20
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	6078      	str	r0, [r7, #4]
 8002a52:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a60:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002a62:	683a      	ldr	r2, [r7, #0]
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	4313      	orrs	r3, r2
 8002a68:	f043 0307 	orr.w	r3, r3, #7
 8002a6c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	68fa      	ldr	r2, [r7, #12]
 8002a72:	609a      	str	r2, [r3, #8]
}
 8002a74:	bf00      	nop
 8002a76:	3714      	adds	r7, #20
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bc80      	pop	{r7}
 8002a7c:	4770      	bx	lr

08002a7e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002a7e:	b480      	push	{r7}
 8002a80:	b087      	sub	sp, #28
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	60f8      	str	r0, [r7, #12]
 8002a86:	60b9      	str	r1, [r7, #8]
 8002a88:	607a      	str	r2, [r7, #4]
 8002a8a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002a98:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	021a      	lsls	r2, r3, #8
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	431a      	orrs	r2, r3
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	697a      	ldr	r2, [r7, #20]
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	697a      	ldr	r2, [r7, #20]
 8002ab0:	609a      	str	r2, [r3, #8]
}
 8002ab2:	bf00      	nop
 8002ab4:	371c      	adds	r7, #28
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bc80      	pop	{r7}
 8002aba:	4770      	bx	lr

08002abc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b087      	sub	sp, #28
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	60f8      	str	r0, [r7, #12]
 8002ac4:	60b9      	str	r1, [r7, #8]
 8002ac6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	f003 031f 	and.w	r3, r3, #31
 8002ace:	2201      	movs	r2, #1
 8002ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	6a1a      	ldr	r2, [r3, #32]
 8002ada:	697b      	ldr	r3, [r7, #20]
 8002adc:	43db      	mvns	r3, r3
 8002ade:	401a      	ands	r2, r3
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	6a1a      	ldr	r2, [r3, #32]
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	f003 031f 	and.w	r3, r3, #31
 8002aee:	6879      	ldr	r1, [r7, #4]
 8002af0:	fa01 f303 	lsl.w	r3, r1, r3
 8002af4:	431a      	orrs	r2, r3
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	621a      	str	r2, [r3, #32]
}
 8002afa:	bf00      	nop
 8002afc:	371c      	adds	r7, #28
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bc80      	pop	{r7}
 8002b02:	4770      	bx	lr

08002b04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b085      	sub	sp, #20
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
 8002b0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	d101      	bne.n	8002b1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002b18:	2302      	movs	r3, #2
 8002b1a:	e046      	b.n	8002baa <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2201      	movs	r2, #1
 8002b20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2202      	movs	r2, #2
 8002b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	689b      	ldr	r3, [r3, #8]
 8002b3a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	68fa      	ldr	r2, [r7, #12]
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	68fa      	ldr	r2, [r7, #12]
 8002b54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a16      	ldr	r2, [pc, #88]	@ (8002bb4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d00e      	beq.n	8002b7e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b68:	d009      	beq.n	8002b7e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a12      	ldr	r2, [pc, #72]	@ (8002bb8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d004      	beq.n	8002b7e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a10      	ldr	r2, [pc, #64]	@ (8002bbc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d10c      	bne.n	8002b98 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002b7e:	68bb      	ldr	r3, [r7, #8]
 8002b80:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002b84:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	68ba      	ldr	r2, [r7, #8]
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	68ba      	ldr	r2, [r7, #8]
 8002b96:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2201      	movs	r2, #1
 8002b9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002ba8:	2300      	movs	r3, #0
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3714      	adds	r7, #20
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bc80      	pop	{r7}
 8002bb2:	4770      	bx	lr
 8002bb4:	40012c00 	.word	0x40012c00
 8002bb8:	40000400 	.word	0x40000400
 8002bbc:	40000800 	.word	0x40000800

08002bc0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d101      	bne.n	8002bd2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e042      	b.n	8002c58 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002bd8:	b2db      	uxtb	r3, r3
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d106      	bne.n	8002bec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2200      	movs	r2, #0
 8002be2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	f7fd fe5a 	bl	80008a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2224      	movs	r2, #36	@ 0x24
 8002bf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	68da      	ldr	r2, [r3, #12]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002c02:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002c04:	6878      	ldr	r0, [r7, #4]
 8002c06:	f000 f971 	bl	8002eec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	691a      	ldr	r2, [r3, #16]
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002c18:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	695a      	ldr	r2, [r3, #20]
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002c28:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	68da      	ldr	r2, [r3, #12]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002c38:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2220      	movs	r2, #32
 8002c44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2220      	movs	r2, #32
 8002c4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2200      	movs	r2, #0
 8002c54:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002c56:	2300      	movs	r3, #0
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	3708      	adds	r7, #8
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}

08002c60 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b08a      	sub	sp, #40	@ 0x28
 8002c64:	af02      	add	r7, sp, #8
 8002c66:	60f8      	str	r0, [r7, #12]
 8002c68:	60b9      	str	r1, [r7, #8]
 8002c6a:	603b      	str	r3, [r7, #0]
 8002c6c:	4613      	mov	r3, r2
 8002c6e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002c70:	2300      	movs	r3, #0
 8002c72:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c7a:	b2db      	uxtb	r3, r3
 8002c7c:	2b20      	cmp	r3, #32
 8002c7e:	d175      	bne.n	8002d6c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c80:	68bb      	ldr	r3, [r7, #8]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d002      	beq.n	8002c8c <HAL_UART_Transmit+0x2c>
 8002c86:	88fb      	ldrh	r3, [r7, #6]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d101      	bne.n	8002c90 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	e06e      	b.n	8002d6e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2200      	movs	r2, #0
 8002c94:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	2221      	movs	r2, #33	@ 0x21
 8002c9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002c9e:	f7fd ff9f 	bl	8000be0 <HAL_GetTick>
 8002ca2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	88fa      	ldrh	r2, [r7, #6]
 8002ca8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	88fa      	ldrh	r2, [r7, #6]
 8002cae:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002cb8:	d108      	bne.n	8002ccc <HAL_UART_Transmit+0x6c>
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	691b      	ldr	r3, [r3, #16]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d104      	bne.n	8002ccc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002cc6:	68bb      	ldr	r3, [r7, #8]
 8002cc8:	61bb      	str	r3, [r7, #24]
 8002cca:	e003      	b.n	8002cd4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002cd4:	e02e      	b.n	8002d34 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	9300      	str	r3, [sp, #0]
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	2180      	movs	r1, #128	@ 0x80
 8002ce0:	68f8      	ldr	r0, [r7, #12]
 8002ce2:	f000 f848 	bl	8002d76 <UART_WaitOnFlagUntilTimeout>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d005      	beq.n	8002cf8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	2220      	movs	r2, #32
 8002cf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002cf4:	2303      	movs	r3, #3
 8002cf6:	e03a      	b.n	8002d6e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002cf8:	69fb      	ldr	r3, [r7, #28]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d10b      	bne.n	8002d16 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002cfe:	69bb      	ldr	r3, [r7, #24]
 8002d00:	881b      	ldrh	r3, [r3, #0]
 8002d02:	461a      	mov	r2, r3
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d0c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002d0e:	69bb      	ldr	r3, [r7, #24]
 8002d10:	3302      	adds	r3, #2
 8002d12:	61bb      	str	r3, [r7, #24]
 8002d14:	e007      	b.n	8002d26 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d16:	69fb      	ldr	r3, [r7, #28]
 8002d18:	781a      	ldrb	r2, [r3, #0]
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002d20:	69fb      	ldr	r3, [r7, #28]
 8002d22:	3301      	adds	r3, #1
 8002d24:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002d2a:	b29b      	uxth	r3, r3
 8002d2c:	3b01      	subs	r3, #1
 8002d2e:	b29a      	uxth	r2, r3
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002d38:	b29b      	uxth	r3, r3
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d1cb      	bne.n	8002cd6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	9300      	str	r3, [sp, #0]
 8002d42:	697b      	ldr	r3, [r7, #20]
 8002d44:	2200      	movs	r2, #0
 8002d46:	2140      	movs	r1, #64	@ 0x40
 8002d48:	68f8      	ldr	r0, [r7, #12]
 8002d4a:	f000 f814 	bl	8002d76 <UART_WaitOnFlagUntilTimeout>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d005      	beq.n	8002d60 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	2220      	movs	r2, #32
 8002d58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002d5c:	2303      	movs	r3, #3
 8002d5e:	e006      	b.n	8002d6e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2220      	movs	r2, #32
 8002d64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	e000      	b.n	8002d6e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002d6c:	2302      	movs	r3, #2
  }
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	3720      	adds	r7, #32
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}

08002d76 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002d76:	b580      	push	{r7, lr}
 8002d78:	b086      	sub	sp, #24
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	60f8      	str	r0, [r7, #12]
 8002d7e:	60b9      	str	r1, [r7, #8]
 8002d80:	603b      	str	r3, [r7, #0]
 8002d82:	4613      	mov	r3, r2
 8002d84:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d86:	e03b      	b.n	8002e00 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d88:	6a3b      	ldr	r3, [r7, #32]
 8002d8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d8e:	d037      	beq.n	8002e00 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d90:	f7fd ff26 	bl	8000be0 <HAL_GetTick>
 8002d94:	4602      	mov	r2, r0
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	1ad3      	subs	r3, r2, r3
 8002d9a:	6a3a      	ldr	r2, [r7, #32]
 8002d9c:	429a      	cmp	r2, r3
 8002d9e:	d302      	bcc.n	8002da6 <UART_WaitOnFlagUntilTimeout+0x30>
 8002da0:	6a3b      	ldr	r3, [r7, #32]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d101      	bne.n	8002daa <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002da6:	2303      	movs	r3, #3
 8002da8:	e03a      	b.n	8002e20 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	68db      	ldr	r3, [r3, #12]
 8002db0:	f003 0304 	and.w	r3, r3, #4
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d023      	beq.n	8002e00 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	2b80      	cmp	r3, #128	@ 0x80
 8002dbc:	d020      	beq.n	8002e00 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	2b40      	cmp	r3, #64	@ 0x40
 8002dc2:	d01d      	beq.n	8002e00 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 0308 	and.w	r3, r3, #8
 8002dce:	2b08      	cmp	r3, #8
 8002dd0:	d116      	bne.n	8002e00 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	617b      	str	r3, [r7, #20]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	617b      	str	r3, [r7, #20]
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	617b      	str	r3, [r7, #20]
 8002de6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002de8:	68f8      	ldr	r0, [r7, #12]
 8002dea:	f000 f81d 	bl	8002e28 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	2208      	movs	r2, #8
 8002df2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	2200      	movs	r2, #0
 8002df8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	e00f      	b.n	8002e20 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	4013      	ands	r3, r2
 8002e0a:	68ba      	ldr	r2, [r7, #8]
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	bf0c      	ite	eq
 8002e10:	2301      	moveq	r3, #1
 8002e12:	2300      	movne	r3, #0
 8002e14:	b2db      	uxtb	r3, r3
 8002e16:	461a      	mov	r2, r3
 8002e18:	79fb      	ldrb	r3, [r7, #7]
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	d0b4      	beq.n	8002d88 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002e1e:	2300      	movs	r3, #0
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	3718      	adds	r7, #24
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}

08002e28 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b095      	sub	sp, #84	@ 0x54
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	330c      	adds	r3, #12
 8002e36:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e3a:	e853 3f00 	ldrex	r3, [r3]
 8002e3e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002e40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e42:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002e46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	330c      	adds	r3, #12
 8002e4e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002e50:	643a      	str	r2, [r7, #64]	@ 0x40
 8002e52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e54:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002e56:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002e58:	e841 2300 	strex	r3, r2, [r1]
 8002e5c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002e5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d1e5      	bne.n	8002e30 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	3314      	adds	r3, #20
 8002e6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e6c:	6a3b      	ldr	r3, [r7, #32]
 8002e6e:	e853 3f00 	ldrex	r3, [r3]
 8002e72:	61fb      	str	r3, [r7, #28]
   return(result);
 8002e74:	69fb      	ldr	r3, [r7, #28]
 8002e76:	f023 0301 	bic.w	r3, r3, #1
 8002e7a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	3314      	adds	r3, #20
 8002e82:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002e84:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002e86:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e8c:	e841 2300 	strex	r3, r2, [r1]
 8002e90:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d1e5      	bne.n	8002e64 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	d119      	bne.n	8002ed4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	330c      	adds	r3, #12
 8002ea6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	e853 3f00 	ldrex	r3, [r3]
 8002eae:	60bb      	str	r3, [r7, #8]
   return(result);
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	f023 0310 	bic.w	r3, r3, #16
 8002eb6:	647b      	str	r3, [r7, #68]	@ 0x44
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	330c      	adds	r3, #12
 8002ebe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002ec0:	61ba      	str	r2, [r7, #24]
 8002ec2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ec4:	6979      	ldr	r1, [r7, #20]
 8002ec6:	69ba      	ldr	r2, [r7, #24]
 8002ec8:	e841 2300 	strex	r3, r2, [r1]
 8002ecc:	613b      	str	r3, [r7, #16]
   return(result);
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d1e5      	bne.n	8002ea0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2220      	movs	r2, #32
 8002ed8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002ee2:	bf00      	nop
 8002ee4:	3754      	adds	r7, #84	@ 0x54
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bc80      	pop	{r7}
 8002eea:	4770      	bx	lr

08002eec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b084      	sub	sp, #16
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	691b      	ldr	r3, [r3, #16]
 8002efa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	68da      	ldr	r2, [r3, #12]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	430a      	orrs	r2, r1
 8002f08:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	689a      	ldr	r2, [r3, #8]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	691b      	ldr	r3, [r3, #16]
 8002f12:	431a      	orrs	r2, r3
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	695b      	ldr	r3, [r3, #20]
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	68db      	ldr	r3, [r3, #12]
 8002f22:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002f26:	f023 030c 	bic.w	r3, r3, #12
 8002f2a:	687a      	ldr	r2, [r7, #4]
 8002f2c:	6812      	ldr	r2, [r2, #0]
 8002f2e:	68b9      	ldr	r1, [r7, #8]
 8002f30:	430b      	orrs	r3, r1
 8002f32:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	695b      	ldr	r3, [r3, #20]
 8002f3a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	699a      	ldr	r2, [r3, #24]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	430a      	orrs	r2, r1
 8002f48:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a2c      	ldr	r2, [pc, #176]	@ (8003000 <UART_SetConfig+0x114>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d103      	bne.n	8002f5c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002f54:	f7ff f820 	bl	8001f98 <HAL_RCC_GetPCLK2Freq>
 8002f58:	60f8      	str	r0, [r7, #12]
 8002f5a:	e002      	b.n	8002f62 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002f5c:	f7ff f808 	bl	8001f70 <HAL_RCC_GetPCLK1Freq>
 8002f60:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002f62:	68fa      	ldr	r2, [r7, #12]
 8002f64:	4613      	mov	r3, r2
 8002f66:	009b      	lsls	r3, r3, #2
 8002f68:	4413      	add	r3, r2
 8002f6a:	009a      	lsls	r2, r3, #2
 8002f6c:	441a      	add	r2, r3
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	009b      	lsls	r3, r3, #2
 8002f74:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f78:	4a22      	ldr	r2, [pc, #136]	@ (8003004 <UART_SetConfig+0x118>)
 8002f7a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f7e:	095b      	lsrs	r3, r3, #5
 8002f80:	0119      	lsls	r1, r3, #4
 8002f82:	68fa      	ldr	r2, [r7, #12]
 8002f84:	4613      	mov	r3, r2
 8002f86:	009b      	lsls	r3, r3, #2
 8002f88:	4413      	add	r3, r2
 8002f8a:	009a      	lsls	r2, r3, #2
 8002f8c:	441a      	add	r2, r3
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	fbb2 f2f3 	udiv	r2, r2, r3
 8002f98:	4b1a      	ldr	r3, [pc, #104]	@ (8003004 <UART_SetConfig+0x118>)
 8002f9a:	fba3 0302 	umull	r0, r3, r3, r2
 8002f9e:	095b      	lsrs	r3, r3, #5
 8002fa0:	2064      	movs	r0, #100	@ 0x64
 8002fa2:	fb00 f303 	mul.w	r3, r0, r3
 8002fa6:	1ad3      	subs	r3, r2, r3
 8002fa8:	011b      	lsls	r3, r3, #4
 8002faa:	3332      	adds	r3, #50	@ 0x32
 8002fac:	4a15      	ldr	r2, [pc, #84]	@ (8003004 <UART_SetConfig+0x118>)
 8002fae:	fba2 2303 	umull	r2, r3, r2, r3
 8002fb2:	095b      	lsrs	r3, r3, #5
 8002fb4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002fb8:	4419      	add	r1, r3
 8002fba:	68fa      	ldr	r2, [r7, #12]
 8002fbc:	4613      	mov	r3, r2
 8002fbe:	009b      	lsls	r3, r3, #2
 8002fc0:	4413      	add	r3, r2
 8002fc2:	009a      	lsls	r2, r3, #2
 8002fc4:	441a      	add	r2, r3
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	009b      	lsls	r3, r3, #2
 8002fcc:	fbb2 f2f3 	udiv	r2, r2, r3
 8002fd0:	4b0c      	ldr	r3, [pc, #48]	@ (8003004 <UART_SetConfig+0x118>)
 8002fd2:	fba3 0302 	umull	r0, r3, r3, r2
 8002fd6:	095b      	lsrs	r3, r3, #5
 8002fd8:	2064      	movs	r0, #100	@ 0x64
 8002fda:	fb00 f303 	mul.w	r3, r0, r3
 8002fde:	1ad3      	subs	r3, r2, r3
 8002fe0:	011b      	lsls	r3, r3, #4
 8002fe2:	3332      	adds	r3, #50	@ 0x32
 8002fe4:	4a07      	ldr	r2, [pc, #28]	@ (8003004 <UART_SetConfig+0x118>)
 8002fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8002fea:	095b      	lsrs	r3, r3, #5
 8002fec:	f003 020f 	and.w	r2, r3, #15
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	440a      	add	r2, r1
 8002ff6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002ff8:	bf00      	nop
 8002ffa:	3710      	adds	r7, #16
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	40013800 	.word	0x40013800
 8003004:	51eb851f 	.word	0x51eb851f

08003008 <srand>:
 8003008:	b538      	push	{r3, r4, r5, lr}
 800300a:	4b10      	ldr	r3, [pc, #64]	@ (800304c <srand+0x44>)
 800300c:	4604      	mov	r4, r0
 800300e:	681d      	ldr	r5, [r3, #0]
 8003010:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8003012:	b9b3      	cbnz	r3, 8003042 <srand+0x3a>
 8003014:	2018      	movs	r0, #24
 8003016:	f000 fc03 	bl	8003820 <malloc>
 800301a:	4602      	mov	r2, r0
 800301c:	6328      	str	r0, [r5, #48]	@ 0x30
 800301e:	b920      	cbnz	r0, 800302a <srand+0x22>
 8003020:	2146      	movs	r1, #70	@ 0x46
 8003022:	4b0b      	ldr	r3, [pc, #44]	@ (8003050 <srand+0x48>)
 8003024:	480b      	ldr	r0, [pc, #44]	@ (8003054 <srand+0x4c>)
 8003026:	f000 fb95 	bl	8003754 <__assert_func>
 800302a:	490b      	ldr	r1, [pc, #44]	@ (8003058 <srand+0x50>)
 800302c:	4b0b      	ldr	r3, [pc, #44]	@ (800305c <srand+0x54>)
 800302e:	e9c0 1300 	strd	r1, r3, [r0]
 8003032:	4b0b      	ldr	r3, [pc, #44]	@ (8003060 <srand+0x58>)
 8003034:	2100      	movs	r1, #0
 8003036:	6083      	str	r3, [r0, #8]
 8003038:	230b      	movs	r3, #11
 800303a:	8183      	strh	r3, [r0, #12]
 800303c:	2001      	movs	r0, #1
 800303e:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8003042:	2200      	movs	r2, #0
 8003044:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8003046:	611c      	str	r4, [r3, #16]
 8003048:	615a      	str	r2, [r3, #20]
 800304a:	bd38      	pop	{r3, r4, r5, pc}
 800304c:	2000001c 	.word	0x2000001c
 8003050:	080042f6 	.word	0x080042f6
 8003054:	0800430d 	.word	0x0800430d
 8003058:	abcd330e 	.word	0xabcd330e
 800305c:	e66d1234 	.word	0xe66d1234
 8003060:	0005deec 	.word	0x0005deec

08003064 <rand>:
 8003064:	4b16      	ldr	r3, [pc, #88]	@ (80030c0 <rand+0x5c>)
 8003066:	b510      	push	{r4, lr}
 8003068:	681c      	ldr	r4, [r3, #0]
 800306a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800306c:	b9b3      	cbnz	r3, 800309c <rand+0x38>
 800306e:	2018      	movs	r0, #24
 8003070:	f000 fbd6 	bl	8003820 <malloc>
 8003074:	4602      	mov	r2, r0
 8003076:	6320      	str	r0, [r4, #48]	@ 0x30
 8003078:	b920      	cbnz	r0, 8003084 <rand+0x20>
 800307a:	2152      	movs	r1, #82	@ 0x52
 800307c:	4b11      	ldr	r3, [pc, #68]	@ (80030c4 <rand+0x60>)
 800307e:	4812      	ldr	r0, [pc, #72]	@ (80030c8 <rand+0x64>)
 8003080:	f000 fb68 	bl	8003754 <__assert_func>
 8003084:	4911      	ldr	r1, [pc, #68]	@ (80030cc <rand+0x68>)
 8003086:	4b12      	ldr	r3, [pc, #72]	@ (80030d0 <rand+0x6c>)
 8003088:	e9c0 1300 	strd	r1, r3, [r0]
 800308c:	4b11      	ldr	r3, [pc, #68]	@ (80030d4 <rand+0x70>)
 800308e:	2100      	movs	r1, #0
 8003090:	6083      	str	r3, [r0, #8]
 8003092:	230b      	movs	r3, #11
 8003094:	8183      	strh	r3, [r0, #12]
 8003096:	2001      	movs	r0, #1
 8003098:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800309c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800309e:	480e      	ldr	r0, [pc, #56]	@ (80030d8 <rand+0x74>)
 80030a0:	690b      	ldr	r3, [r1, #16]
 80030a2:	694c      	ldr	r4, [r1, #20]
 80030a4:	4358      	muls	r0, r3
 80030a6:	4a0d      	ldr	r2, [pc, #52]	@ (80030dc <rand+0x78>)
 80030a8:	fb02 0004 	mla	r0, r2, r4, r0
 80030ac:	fba3 3202 	umull	r3, r2, r3, r2
 80030b0:	3301      	adds	r3, #1
 80030b2:	eb40 0002 	adc.w	r0, r0, r2
 80030b6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80030ba:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80030be:	bd10      	pop	{r4, pc}
 80030c0:	2000001c 	.word	0x2000001c
 80030c4:	080042f6 	.word	0x080042f6
 80030c8:	0800430d 	.word	0x0800430d
 80030cc:	abcd330e 	.word	0xabcd330e
 80030d0:	e66d1234 	.word	0xe66d1234
 80030d4:	0005deec 	.word	0x0005deec
 80030d8:	5851f42d 	.word	0x5851f42d
 80030dc:	4c957f2d 	.word	0x4c957f2d

080030e0 <std>:
 80030e0:	2300      	movs	r3, #0
 80030e2:	b510      	push	{r4, lr}
 80030e4:	4604      	mov	r4, r0
 80030e6:	e9c0 3300 	strd	r3, r3, [r0]
 80030ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80030ee:	6083      	str	r3, [r0, #8]
 80030f0:	8181      	strh	r1, [r0, #12]
 80030f2:	6643      	str	r3, [r0, #100]	@ 0x64
 80030f4:	81c2      	strh	r2, [r0, #14]
 80030f6:	6183      	str	r3, [r0, #24]
 80030f8:	4619      	mov	r1, r3
 80030fa:	2208      	movs	r2, #8
 80030fc:	305c      	adds	r0, #92	@ 0x5c
 80030fe:	f000 faad 	bl	800365c <memset>
 8003102:	4b0d      	ldr	r3, [pc, #52]	@ (8003138 <std+0x58>)
 8003104:	6224      	str	r4, [r4, #32]
 8003106:	6263      	str	r3, [r4, #36]	@ 0x24
 8003108:	4b0c      	ldr	r3, [pc, #48]	@ (800313c <std+0x5c>)
 800310a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800310c:	4b0c      	ldr	r3, [pc, #48]	@ (8003140 <std+0x60>)
 800310e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003110:	4b0c      	ldr	r3, [pc, #48]	@ (8003144 <std+0x64>)
 8003112:	6323      	str	r3, [r4, #48]	@ 0x30
 8003114:	4b0c      	ldr	r3, [pc, #48]	@ (8003148 <std+0x68>)
 8003116:	429c      	cmp	r4, r3
 8003118:	d006      	beq.n	8003128 <std+0x48>
 800311a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800311e:	4294      	cmp	r4, r2
 8003120:	d002      	beq.n	8003128 <std+0x48>
 8003122:	33d0      	adds	r3, #208	@ 0xd0
 8003124:	429c      	cmp	r4, r3
 8003126:	d105      	bne.n	8003134 <std+0x54>
 8003128:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800312c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003130:	f000 bb0c 	b.w	800374c <__retarget_lock_init_recursive>
 8003134:	bd10      	pop	{r4, pc}
 8003136:	bf00      	nop
 8003138:	080034ad 	.word	0x080034ad
 800313c:	080034cf 	.word	0x080034cf
 8003140:	08003507 	.word	0x08003507
 8003144:	0800352b 	.word	0x0800352b
 8003148:	200001bc 	.word	0x200001bc

0800314c <stdio_exit_handler>:
 800314c:	4a02      	ldr	r2, [pc, #8]	@ (8003158 <stdio_exit_handler+0xc>)
 800314e:	4903      	ldr	r1, [pc, #12]	@ (800315c <stdio_exit_handler+0x10>)
 8003150:	4803      	ldr	r0, [pc, #12]	@ (8003160 <stdio_exit_handler+0x14>)
 8003152:	f000 b869 	b.w	8003228 <_fwalk_sglue>
 8003156:	bf00      	nop
 8003158:	20000010 	.word	0x20000010
 800315c:	0800402d 	.word	0x0800402d
 8003160:	20000020 	.word	0x20000020

08003164 <cleanup_stdio>:
 8003164:	6841      	ldr	r1, [r0, #4]
 8003166:	4b0c      	ldr	r3, [pc, #48]	@ (8003198 <cleanup_stdio+0x34>)
 8003168:	b510      	push	{r4, lr}
 800316a:	4299      	cmp	r1, r3
 800316c:	4604      	mov	r4, r0
 800316e:	d001      	beq.n	8003174 <cleanup_stdio+0x10>
 8003170:	f000 ff5c 	bl	800402c <_fflush_r>
 8003174:	68a1      	ldr	r1, [r4, #8]
 8003176:	4b09      	ldr	r3, [pc, #36]	@ (800319c <cleanup_stdio+0x38>)
 8003178:	4299      	cmp	r1, r3
 800317a:	d002      	beq.n	8003182 <cleanup_stdio+0x1e>
 800317c:	4620      	mov	r0, r4
 800317e:	f000 ff55 	bl	800402c <_fflush_r>
 8003182:	68e1      	ldr	r1, [r4, #12]
 8003184:	4b06      	ldr	r3, [pc, #24]	@ (80031a0 <cleanup_stdio+0x3c>)
 8003186:	4299      	cmp	r1, r3
 8003188:	d004      	beq.n	8003194 <cleanup_stdio+0x30>
 800318a:	4620      	mov	r0, r4
 800318c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003190:	f000 bf4c 	b.w	800402c <_fflush_r>
 8003194:	bd10      	pop	{r4, pc}
 8003196:	bf00      	nop
 8003198:	200001bc 	.word	0x200001bc
 800319c:	20000224 	.word	0x20000224
 80031a0:	2000028c 	.word	0x2000028c

080031a4 <global_stdio_init.part.0>:
 80031a4:	b510      	push	{r4, lr}
 80031a6:	4b0b      	ldr	r3, [pc, #44]	@ (80031d4 <global_stdio_init.part.0+0x30>)
 80031a8:	4c0b      	ldr	r4, [pc, #44]	@ (80031d8 <global_stdio_init.part.0+0x34>)
 80031aa:	4a0c      	ldr	r2, [pc, #48]	@ (80031dc <global_stdio_init.part.0+0x38>)
 80031ac:	4620      	mov	r0, r4
 80031ae:	601a      	str	r2, [r3, #0]
 80031b0:	2104      	movs	r1, #4
 80031b2:	2200      	movs	r2, #0
 80031b4:	f7ff ff94 	bl	80030e0 <std>
 80031b8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80031bc:	2201      	movs	r2, #1
 80031be:	2109      	movs	r1, #9
 80031c0:	f7ff ff8e 	bl	80030e0 <std>
 80031c4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80031c8:	2202      	movs	r2, #2
 80031ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80031ce:	2112      	movs	r1, #18
 80031d0:	f7ff bf86 	b.w	80030e0 <std>
 80031d4:	200002f4 	.word	0x200002f4
 80031d8:	200001bc 	.word	0x200001bc
 80031dc:	0800314d 	.word	0x0800314d

080031e0 <__sfp_lock_acquire>:
 80031e0:	4801      	ldr	r0, [pc, #4]	@ (80031e8 <__sfp_lock_acquire+0x8>)
 80031e2:	f000 bab4 	b.w	800374e <__retarget_lock_acquire_recursive>
 80031e6:	bf00      	nop
 80031e8:	200002fd 	.word	0x200002fd

080031ec <__sfp_lock_release>:
 80031ec:	4801      	ldr	r0, [pc, #4]	@ (80031f4 <__sfp_lock_release+0x8>)
 80031ee:	f000 baaf 	b.w	8003750 <__retarget_lock_release_recursive>
 80031f2:	bf00      	nop
 80031f4:	200002fd 	.word	0x200002fd

080031f8 <__sinit>:
 80031f8:	b510      	push	{r4, lr}
 80031fa:	4604      	mov	r4, r0
 80031fc:	f7ff fff0 	bl	80031e0 <__sfp_lock_acquire>
 8003200:	6a23      	ldr	r3, [r4, #32]
 8003202:	b11b      	cbz	r3, 800320c <__sinit+0x14>
 8003204:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003208:	f7ff bff0 	b.w	80031ec <__sfp_lock_release>
 800320c:	4b04      	ldr	r3, [pc, #16]	@ (8003220 <__sinit+0x28>)
 800320e:	6223      	str	r3, [r4, #32]
 8003210:	4b04      	ldr	r3, [pc, #16]	@ (8003224 <__sinit+0x2c>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d1f5      	bne.n	8003204 <__sinit+0xc>
 8003218:	f7ff ffc4 	bl	80031a4 <global_stdio_init.part.0>
 800321c:	e7f2      	b.n	8003204 <__sinit+0xc>
 800321e:	bf00      	nop
 8003220:	08003165 	.word	0x08003165
 8003224:	200002f4 	.word	0x200002f4

08003228 <_fwalk_sglue>:
 8003228:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800322c:	4607      	mov	r7, r0
 800322e:	4688      	mov	r8, r1
 8003230:	4614      	mov	r4, r2
 8003232:	2600      	movs	r6, #0
 8003234:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003238:	f1b9 0901 	subs.w	r9, r9, #1
 800323c:	d505      	bpl.n	800324a <_fwalk_sglue+0x22>
 800323e:	6824      	ldr	r4, [r4, #0]
 8003240:	2c00      	cmp	r4, #0
 8003242:	d1f7      	bne.n	8003234 <_fwalk_sglue+0xc>
 8003244:	4630      	mov	r0, r6
 8003246:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800324a:	89ab      	ldrh	r3, [r5, #12]
 800324c:	2b01      	cmp	r3, #1
 800324e:	d907      	bls.n	8003260 <_fwalk_sglue+0x38>
 8003250:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003254:	3301      	adds	r3, #1
 8003256:	d003      	beq.n	8003260 <_fwalk_sglue+0x38>
 8003258:	4629      	mov	r1, r5
 800325a:	4638      	mov	r0, r7
 800325c:	47c0      	blx	r8
 800325e:	4306      	orrs	r6, r0
 8003260:	3568      	adds	r5, #104	@ 0x68
 8003262:	e7e9      	b.n	8003238 <_fwalk_sglue+0x10>

08003264 <iprintf>:
 8003264:	b40f      	push	{r0, r1, r2, r3}
 8003266:	b507      	push	{r0, r1, r2, lr}
 8003268:	4906      	ldr	r1, [pc, #24]	@ (8003284 <iprintf+0x20>)
 800326a:	ab04      	add	r3, sp, #16
 800326c:	6808      	ldr	r0, [r1, #0]
 800326e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003272:	6881      	ldr	r1, [r0, #8]
 8003274:	9301      	str	r3, [sp, #4]
 8003276:	f000 fbb1 	bl	80039dc <_vfiprintf_r>
 800327a:	b003      	add	sp, #12
 800327c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003280:	b004      	add	sp, #16
 8003282:	4770      	bx	lr
 8003284:	2000001c 	.word	0x2000001c

08003288 <_puts_r>:
 8003288:	6a03      	ldr	r3, [r0, #32]
 800328a:	b570      	push	{r4, r5, r6, lr}
 800328c:	4605      	mov	r5, r0
 800328e:	460e      	mov	r6, r1
 8003290:	6884      	ldr	r4, [r0, #8]
 8003292:	b90b      	cbnz	r3, 8003298 <_puts_r+0x10>
 8003294:	f7ff ffb0 	bl	80031f8 <__sinit>
 8003298:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800329a:	07db      	lsls	r3, r3, #31
 800329c:	d405      	bmi.n	80032aa <_puts_r+0x22>
 800329e:	89a3      	ldrh	r3, [r4, #12]
 80032a0:	0598      	lsls	r0, r3, #22
 80032a2:	d402      	bmi.n	80032aa <_puts_r+0x22>
 80032a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80032a6:	f000 fa52 	bl	800374e <__retarget_lock_acquire_recursive>
 80032aa:	89a3      	ldrh	r3, [r4, #12]
 80032ac:	0719      	lsls	r1, r3, #28
 80032ae:	d502      	bpl.n	80032b6 <_puts_r+0x2e>
 80032b0:	6923      	ldr	r3, [r4, #16]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d135      	bne.n	8003322 <_puts_r+0x9a>
 80032b6:	4621      	mov	r1, r4
 80032b8:	4628      	mov	r0, r5
 80032ba:	f000 f979 	bl	80035b0 <__swsetup_r>
 80032be:	b380      	cbz	r0, 8003322 <_puts_r+0x9a>
 80032c0:	f04f 35ff 	mov.w	r5, #4294967295
 80032c4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80032c6:	07da      	lsls	r2, r3, #31
 80032c8:	d405      	bmi.n	80032d6 <_puts_r+0x4e>
 80032ca:	89a3      	ldrh	r3, [r4, #12]
 80032cc:	059b      	lsls	r3, r3, #22
 80032ce:	d402      	bmi.n	80032d6 <_puts_r+0x4e>
 80032d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80032d2:	f000 fa3d 	bl	8003750 <__retarget_lock_release_recursive>
 80032d6:	4628      	mov	r0, r5
 80032d8:	bd70      	pop	{r4, r5, r6, pc}
 80032da:	2b00      	cmp	r3, #0
 80032dc:	da04      	bge.n	80032e8 <_puts_r+0x60>
 80032de:	69a2      	ldr	r2, [r4, #24]
 80032e0:	429a      	cmp	r2, r3
 80032e2:	dc17      	bgt.n	8003314 <_puts_r+0x8c>
 80032e4:	290a      	cmp	r1, #10
 80032e6:	d015      	beq.n	8003314 <_puts_r+0x8c>
 80032e8:	6823      	ldr	r3, [r4, #0]
 80032ea:	1c5a      	adds	r2, r3, #1
 80032ec:	6022      	str	r2, [r4, #0]
 80032ee:	7019      	strb	r1, [r3, #0]
 80032f0:	68a3      	ldr	r3, [r4, #8]
 80032f2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80032f6:	3b01      	subs	r3, #1
 80032f8:	60a3      	str	r3, [r4, #8]
 80032fa:	2900      	cmp	r1, #0
 80032fc:	d1ed      	bne.n	80032da <_puts_r+0x52>
 80032fe:	2b00      	cmp	r3, #0
 8003300:	da11      	bge.n	8003326 <_puts_r+0x9e>
 8003302:	4622      	mov	r2, r4
 8003304:	210a      	movs	r1, #10
 8003306:	4628      	mov	r0, r5
 8003308:	f000 f913 	bl	8003532 <__swbuf_r>
 800330c:	3001      	adds	r0, #1
 800330e:	d0d7      	beq.n	80032c0 <_puts_r+0x38>
 8003310:	250a      	movs	r5, #10
 8003312:	e7d7      	b.n	80032c4 <_puts_r+0x3c>
 8003314:	4622      	mov	r2, r4
 8003316:	4628      	mov	r0, r5
 8003318:	f000 f90b 	bl	8003532 <__swbuf_r>
 800331c:	3001      	adds	r0, #1
 800331e:	d1e7      	bne.n	80032f0 <_puts_r+0x68>
 8003320:	e7ce      	b.n	80032c0 <_puts_r+0x38>
 8003322:	3e01      	subs	r6, #1
 8003324:	e7e4      	b.n	80032f0 <_puts_r+0x68>
 8003326:	6823      	ldr	r3, [r4, #0]
 8003328:	1c5a      	adds	r2, r3, #1
 800332a:	6022      	str	r2, [r4, #0]
 800332c:	220a      	movs	r2, #10
 800332e:	701a      	strb	r2, [r3, #0]
 8003330:	e7ee      	b.n	8003310 <_puts_r+0x88>
	...

08003334 <puts>:
 8003334:	4b02      	ldr	r3, [pc, #8]	@ (8003340 <puts+0xc>)
 8003336:	4601      	mov	r1, r0
 8003338:	6818      	ldr	r0, [r3, #0]
 800333a:	f7ff bfa5 	b.w	8003288 <_puts_r>
 800333e:	bf00      	nop
 8003340:	2000001c 	.word	0x2000001c

08003344 <setvbuf>:
 8003344:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003348:	461d      	mov	r5, r3
 800334a:	4b57      	ldr	r3, [pc, #348]	@ (80034a8 <setvbuf+0x164>)
 800334c:	4604      	mov	r4, r0
 800334e:	681f      	ldr	r7, [r3, #0]
 8003350:	460e      	mov	r6, r1
 8003352:	4690      	mov	r8, r2
 8003354:	b127      	cbz	r7, 8003360 <setvbuf+0x1c>
 8003356:	6a3b      	ldr	r3, [r7, #32]
 8003358:	b913      	cbnz	r3, 8003360 <setvbuf+0x1c>
 800335a:	4638      	mov	r0, r7
 800335c:	f7ff ff4c 	bl	80031f8 <__sinit>
 8003360:	f1b8 0f02 	cmp.w	r8, #2
 8003364:	d006      	beq.n	8003374 <setvbuf+0x30>
 8003366:	f1b8 0f01 	cmp.w	r8, #1
 800336a:	f200 809a 	bhi.w	80034a2 <setvbuf+0x15e>
 800336e:	2d00      	cmp	r5, #0
 8003370:	f2c0 8097 	blt.w	80034a2 <setvbuf+0x15e>
 8003374:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003376:	07d9      	lsls	r1, r3, #31
 8003378:	d405      	bmi.n	8003386 <setvbuf+0x42>
 800337a:	89a3      	ldrh	r3, [r4, #12]
 800337c:	059a      	lsls	r2, r3, #22
 800337e:	d402      	bmi.n	8003386 <setvbuf+0x42>
 8003380:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003382:	f000 f9e4 	bl	800374e <__retarget_lock_acquire_recursive>
 8003386:	4621      	mov	r1, r4
 8003388:	4638      	mov	r0, r7
 800338a:	f000 fe4f 	bl	800402c <_fflush_r>
 800338e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003390:	b141      	cbz	r1, 80033a4 <setvbuf+0x60>
 8003392:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003396:	4299      	cmp	r1, r3
 8003398:	d002      	beq.n	80033a0 <setvbuf+0x5c>
 800339a:	4638      	mov	r0, r7
 800339c:	f000 f9f8 	bl	8003790 <_free_r>
 80033a0:	2300      	movs	r3, #0
 80033a2:	6363      	str	r3, [r4, #52]	@ 0x34
 80033a4:	2300      	movs	r3, #0
 80033a6:	61a3      	str	r3, [r4, #24]
 80033a8:	6063      	str	r3, [r4, #4]
 80033aa:	89a3      	ldrh	r3, [r4, #12]
 80033ac:	061b      	lsls	r3, r3, #24
 80033ae:	d503      	bpl.n	80033b8 <setvbuf+0x74>
 80033b0:	4638      	mov	r0, r7
 80033b2:	6921      	ldr	r1, [r4, #16]
 80033b4:	f000 f9ec 	bl	8003790 <_free_r>
 80033b8:	89a3      	ldrh	r3, [r4, #12]
 80033ba:	f1b8 0f02 	cmp.w	r8, #2
 80033be:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 80033c2:	f023 0303 	bic.w	r3, r3, #3
 80033c6:	81a3      	strh	r3, [r4, #12]
 80033c8:	d061      	beq.n	800348e <setvbuf+0x14a>
 80033ca:	ab01      	add	r3, sp, #4
 80033cc:	466a      	mov	r2, sp
 80033ce:	4621      	mov	r1, r4
 80033d0:	4638      	mov	r0, r7
 80033d2:	f000 fe65 	bl	80040a0 <__swhatbuf_r>
 80033d6:	89a3      	ldrh	r3, [r4, #12]
 80033d8:	4318      	orrs	r0, r3
 80033da:	81a0      	strh	r0, [r4, #12]
 80033dc:	bb2d      	cbnz	r5, 800342a <setvbuf+0xe6>
 80033de:	9d00      	ldr	r5, [sp, #0]
 80033e0:	4628      	mov	r0, r5
 80033e2:	f000 fa1d 	bl	8003820 <malloc>
 80033e6:	4606      	mov	r6, r0
 80033e8:	2800      	cmp	r0, #0
 80033ea:	d152      	bne.n	8003492 <setvbuf+0x14e>
 80033ec:	f8dd 9000 	ldr.w	r9, [sp]
 80033f0:	45a9      	cmp	r9, r5
 80033f2:	d140      	bne.n	8003476 <setvbuf+0x132>
 80033f4:	f04f 35ff 	mov.w	r5, #4294967295
 80033f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80033fc:	f043 0202 	orr.w	r2, r3, #2
 8003400:	81a2      	strh	r2, [r4, #12]
 8003402:	2200      	movs	r2, #0
 8003404:	60a2      	str	r2, [r4, #8]
 8003406:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800340a:	6022      	str	r2, [r4, #0]
 800340c:	6122      	str	r2, [r4, #16]
 800340e:	2201      	movs	r2, #1
 8003410:	6162      	str	r2, [r4, #20]
 8003412:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003414:	07d6      	lsls	r6, r2, #31
 8003416:	d404      	bmi.n	8003422 <setvbuf+0xde>
 8003418:	0598      	lsls	r0, r3, #22
 800341a:	d402      	bmi.n	8003422 <setvbuf+0xde>
 800341c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800341e:	f000 f997 	bl	8003750 <__retarget_lock_release_recursive>
 8003422:	4628      	mov	r0, r5
 8003424:	b003      	add	sp, #12
 8003426:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800342a:	2e00      	cmp	r6, #0
 800342c:	d0d8      	beq.n	80033e0 <setvbuf+0x9c>
 800342e:	6a3b      	ldr	r3, [r7, #32]
 8003430:	b913      	cbnz	r3, 8003438 <setvbuf+0xf4>
 8003432:	4638      	mov	r0, r7
 8003434:	f7ff fee0 	bl	80031f8 <__sinit>
 8003438:	f1b8 0f01 	cmp.w	r8, #1
 800343c:	bf08      	it	eq
 800343e:	89a3      	ldrheq	r3, [r4, #12]
 8003440:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8003444:	bf04      	itt	eq
 8003446:	f043 0301 	orreq.w	r3, r3, #1
 800344a:	81a3      	strheq	r3, [r4, #12]
 800344c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003450:	6026      	str	r6, [r4, #0]
 8003452:	f013 0208 	ands.w	r2, r3, #8
 8003456:	d01e      	beq.n	8003496 <setvbuf+0x152>
 8003458:	07d9      	lsls	r1, r3, #31
 800345a:	bf41      	itttt	mi
 800345c:	2200      	movmi	r2, #0
 800345e:	426d      	negmi	r5, r5
 8003460:	60a2      	strmi	r2, [r4, #8]
 8003462:	61a5      	strmi	r5, [r4, #24]
 8003464:	bf58      	it	pl
 8003466:	60a5      	strpl	r5, [r4, #8]
 8003468:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800346a:	07d2      	lsls	r2, r2, #31
 800346c:	d401      	bmi.n	8003472 <setvbuf+0x12e>
 800346e:	059b      	lsls	r3, r3, #22
 8003470:	d513      	bpl.n	800349a <setvbuf+0x156>
 8003472:	2500      	movs	r5, #0
 8003474:	e7d5      	b.n	8003422 <setvbuf+0xde>
 8003476:	4648      	mov	r0, r9
 8003478:	f000 f9d2 	bl	8003820 <malloc>
 800347c:	4606      	mov	r6, r0
 800347e:	2800      	cmp	r0, #0
 8003480:	d0b8      	beq.n	80033f4 <setvbuf+0xb0>
 8003482:	89a3      	ldrh	r3, [r4, #12]
 8003484:	464d      	mov	r5, r9
 8003486:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800348a:	81a3      	strh	r3, [r4, #12]
 800348c:	e7cf      	b.n	800342e <setvbuf+0xea>
 800348e:	2500      	movs	r5, #0
 8003490:	e7b2      	b.n	80033f8 <setvbuf+0xb4>
 8003492:	46a9      	mov	r9, r5
 8003494:	e7f5      	b.n	8003482 <setvbuf+0x13e>
 8003496:	60a2      	str	r2, [r4, #8]
 8003498:	e7e6      	b.n	8003468 <setvbuf+0x124>
 800349a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800349c:	f000 f958 	bl	8003750 <__retarget_lock_release_recursive>
 80034a0:	e7e7      	b.n	8003472 <setvbuf+0x12e>
 80034a2:	f04f 35ff 	mov.w	r5, #4294967295
 80034a6:	e7bc      	b.n	8003422 <setvbuf+0xde>
 80034a8:	2000001c 	.word	0x2000001c

080034ac <__sread>:
 80034ac:	b510      	push	{r4, lr}
 80034ae:	460c      	mov	r4, r1
 80034b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80034b4:	f000 f8fc 	bl	80036b0 <_read_r>
 80034b8:	2800      	cmp	r0, #0
 80034ba:	bfab      	itete	ge
 80034bc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80034be:	89a3      	ldrhlt	r3, [r4, #12]
 80034c0:	181b      	addge	r3, r3, r0
 80034c2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80034c6:	bfac      	ite	ge
 80034c8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80034ca:	81a3      	strhlt	r3, [r4, #12]
 80034cc:	bd10      	pop	{r4, pc}

080034ce <__swrite>:
 80034ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80034d2:	461f      	mov	r7, r3
 80034d4:	898b      	ldrh	r3, [r1, #12]
 80034d6:	4605      	mov	r5, r0
 80034d8:	05db      	lsls	r3, r3, #23
 80034da:	460c      	mov	r4, r1
 80034dc:	4616      	mov	r6, r2
 80034de:	d505      	bpl.n	80034ec <__swrite+0x1e>
 80034e0:	2302      	movs	r3, #2
 80034e2:	2200      	movs	r2, #0
 80034e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80034e8:	f000 f8d0 	bl	800368c <_lseek_r>
 80034ec:	89a3      	ldrh	r3, [r4, #12]
 80034ee:	4632      	mov	r2, r6
 80034f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80034f4:	81a3      	strh	r3, [r4, #12]
 80034f6:	4628      	mov	r0, r5
 80034f8:	463b      	mov	r3, r7
 80034fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80034fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003502:	f000 b8e7 	b.w	80036d4 <_write_r>

08003506 <__sseek>:
 8003506:	b510      	push	{r4, lr}
 8003508:	460c      	mov	r4, r1
 800350a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800350e:	f000 f8bd 	bl	800368c <_lseek_r>
 8003512:	1c43      	adds	r3, r0, #1
 8003514:	89a3      	ldrh	r3, [r4, #12]
 8003516:	bf15      	itete	ne
 8003518:	6560      	strne	r0, [r4, #84]	@ 0x54
 800351a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800351e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003522:	81a3      	strheq	r3, [r4, #12]
 8003524:	bf18      	it	ne
 8003526:	81a3      	strhne	r3, [r4, #12]
 8003528:	bd10      	pop	{r4, pc}

0800352a <__sclose>:
 800352a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800352e:	f000 b89d 	b.w	800366c <_close_r>

08003532 <__swbuf_r>:
 8003532:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003534:	460e      	mov	r6, r1
 8003536:	4614      	mov	r4, r2
 8003538:	4605      	mov	r5, r0
 800353a:	b118      	cbz	r0, 8003544 <__swbuf_r+0x12>
 800353c:	6a03      	ldr	r3, [r0, #32]
 800353e:	b90b      	cbnz	r3, 8003544 <__swbuf_r+0x12>
 8003540:	f7ff fe5a 	bl	80031f8 <__sinit>
 8003544:	69a3      	ldr	r3, [r4, #24]
 8003546:	60a3      	str	r3, [r4, #8]
 8003548:	89a3      	ldrh	r3, [r4, #12]
 800354a:	071a      	lsls	r2, r3, #28
 800354c:	d501      	bpl.n	8003552 <__swbuf_r+0x20>
 800354e:	6923      	ldr	r3, [r4, #16]
 8003550:	b943      	cbnz	r3, 8003564 <__swbuf_r+0x32>
 8003552:	4621      	mov	r1, r4
 8003554:	4628      	mov	r0, r5
 8003556:	f000 f82b 	bl	80035b0 <__swsetup_r>
 800355a:	b118      	cbz	r0, 8003564 <__swbuf_r+0x32>
 800355c:	f04f 37ff 	mov.w	r7, #4294967295
 8003560:	4638      	mov	r0, r7
 8003562:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003564:	6823      	ldr	r3, [r4, #0]
 8003566:	6922      	ldr	r2, [r4, #16]
 8003568:	b2f6      	uxtb	r6, r6
 800356a:	1a98      	subs	r0, r3, r2
 800356c:	6963      	ldr	r3, [r4, #20]
 800356e:	4637      	mov	r7, r6
 8003570:	4283      	cmp	r3, r0
 8003572:	dc05      	bgt.n	8003580 <__swbuf_r+0x4e>
 8003574:	4621      	mov	r1, r4
 8003576:	4628      	mov	r0, r5
 8003578:	f000 fd58 	bl	800402c <_fflush_r>
 800357c:	2800      	cmp	r0, #0
 800357e:	d1ed      	bne.n	800355c <__swbuf_r+0x2a>
 8003580:	68a3      	ldr	r3, [r4, #8]
 8003582:	3b01      	subs	r3, #1
 8003584:	60a3      	str	r3, [r4, #8]
 8003586:	6823      	ldr	r3, [r4, #0]
 8003588:	1c5a      	adds	r2, r3, #1
 800358a:	6022      	str	r2, [r4, #0]
 800358c:	701e      	strb	r6, [r3, #0]
 800358e:	6962      	ldr	r2, [r4, #20]
 8003590:	1c43      	adds	r3, r0, #1
 8003592:	429a      	cmp	r2, r3
 8003594:	d004      	beq.n	80035a0 <__swbuf_r+0x6e>
 8003596:	89a3      	ldrh	r3, [r4, #12]
 8003598:	07db      	lsls	r3, r3, #31
 800359a:	d5e1      	bpl.n	8003560 <__swbuf_r+0x2e>
 800359c:	2e0a      	cmp	r6, #10
 800359e:	d1df      	bne.n	8003560 <__swbuf_r+0x2e>
 80035a0:	4621      	mov	r1, r4
 80035a2:	4628      	mov	r0, r5
 80035a4:	f000 fd42 	bl	800402c <_fflush_r>
 80035a8:	2800      	cmp	r0, #0
 80035aa:	d0d9      	beq.n	8003560 <__swbuf_r+0x2e>
 80035ac:	e7d6      	b.n	800355c <__swbuf_r+0x2a>
	...

080035b0 <__swsetup_r>:
 80035b0:	b538      	push	{r3, r4, r5, lr}
 80035b2:	4b29      	ldr	r3, [pc, #164]	@ (8003658 <__swsetup_r+0xa8>)
 80035b4:	4605      	mov	r5, r0
 80035b6:	6818      	ldr	r0, [r3, #0]
 80035b8:	460c      	mov	r4, r1
 80035ba:	b118      	cbz	r0, 80035c4 <__swsetup_r+0x14>
 80035bc:	6a03      	ldr	r3, [r0, #32]
 80035be:	b90b      	cbnz	r3, 80035c4 <__swsetup_r+0x14>
 80035c0:	f7ff fe1a 	bl	80031f8 <__sinit>
 80035c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80035c8:	0719      	lsls	r1, r3, #28
 80035ca:	d422      	bmi.n	8003612 <__swsetup_r+0x62>
 80035cc:	06da      	lsls	r2, r3, #27
 80035ce:	d407      	bmi.n	80035e0 <__swsetup_r+0x30>
 80035d0:	2209      	movs	r2, #9
 80035d2:	602a      	str	r2, [r5, #0]
 80035d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80035d8:	f04f 30ff 	mov.w	r0, #4294967295
 80035dc:	81a3      	strh	r3, [r4, #12]
 80035de:	e033      	b.n	8003648 <__swsetup_r+0x98>
 80035e0:	0758      	lsls	r0, r3, #29
 80035e2:	d512      	bpl.n	800360a <__swsetup_r+0x5a>
 80035e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80035e6:	b141      	cbz	r1, 80035fa <__swsetup_r+0x4a>
 80035e8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80035ec:	4299      	cmp	r1, r3
 80035ee:	d002      	beq.n	80035f6 <__swsetup_r+0x46>
 80035f0:	4628      	mov	r0, r5
 80035f2:	f000 f8cd 	bl	8003790 <_free_r>
 80035f6:	2300      	movs	r3, #0
 80035f8:	6363      	str	r3, [r4, #52]	@ 0x34
 80035fa:	89a3      	ldrh	r3, [r4, #12]
 80035fc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003600:	81a3      	strh	r3, [r4, #12]
 8003602:	2300      	movs	r3, #0
 8003604:	6063      	str	r3, [r4, #4]
 8003606:	6923      	ldr	r3, [r4, #16]
 8003608:	6023      	str	r3, [r4, #0]
 800360a:	89a3      	ldrh	r3, [r4, #12]
 800360c:	f043 0308 	orr.w	r3, r3, #8
 8003610:	81a3      	strh	r3, [r4, #12]
 8003612:	6923      	ldr	r3, [r4, #16]
 8003614:	b94b      	cbnz	r3, 800362a <__swsetup_r+0x7a>
 8003616:	89a3      	ldrh	r3, [r4, #12]
 8003618:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800361c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003620:	d003      	beq.n	800362a <__swsetup_r+0x7a>
 8003622:	4621      	mov	r1, r4
 8003624:	4628      	mov	r0, r5
 8003626:	f000 fd60 	bl	80040ea <__smakebuf_r>
 800362a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800362e:	f013 0201 	ands.w	r2, r3, #1
 8003632:	d00a      	beq.n	800364a <__swsetup_r+0x9a>
 8003634:	2200      	movs	r2, #0
 8003636:	60a2      	str	r2, [r4, #8]
 8003638:	6962      	ldr	r2, [r4, #20]
 800363a:	4252      	negs	r2, r2
 800363c:	61a2      	str	r2, [r4, #24]
 800363e:	6922      	ldr	r2, [r4, #16]
 8003640:	b942      	cbnz	r2, 8003654 <__swsetup_r+0xa4>
 8003642:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003646:	d1c5      	bne.n	80035d4 <__swsetup_r+0x24>
 8003648:	bd38      	pop	{r3, r4, r5, pc}
 800364a:	0799      	lsls	r1, r3, #30
 800364c:	bf58      	it	pl
 800364e:	6962      	ldrpl	r2, [r4, #20]
 8003650:	60a2      	str	r2, [r4, #8]
 8003652:	e7f4      	b.n	800363e <__swsetup_r+0x8e>
 8003654:	2000      	movs	r0, #0
 8003656:	e7f7      	b.n	8003648 <__swsetup_r+0x98>
 8003658:	2000001c 	.word	0x2000001c

0800365c <memset>:
 800365c:	4603      	mov	r3, r0
 800365e:	4402      	add	r2, r0
 8003660:	4293      	cmp	r3, r2
 8003662:	d100      	bne.n	8003666 <memset+0xa>
 8003664:	4770      	bx	lr
 8003666:	f803 1b01 	strb.w	r1, [r3], #1
 800366a:	e7f9      	b.n	8003660 <memset+0x4>

0800366c <_close_r>:
 800366c:	b538      	push	{r3, r4, r5, lr}
 800366e:	2300      	movs	r3, #0
 8003670:	4d05      	ldr	r5, [pc, #20]	@ (8003688 <_close_r+0x1c>)
 8003672:	4604      	mov	r4, r0
 8003674:	4608      	mov	r0, r1
 8003676:	602b      	str	r3, [r5, #0]
 8003678:	f7fd f9c7 	bl	8000a0a <_close>
 800367c:	1c43      	adds	r3, r0, #1
 800367e:	d102      	bne.n	8003686 <_close_r+0x1a>
 8003680:	682b      	ldr	r3, [r5, #0]
 8003682:	b103      	cbz	r3, 8003686 <_close_r+0x1a>
 8003684:	6023      	str	r3, [r4, #0]
 8003686:	bd38      	pop	{r3, r4, r5, pc}
 8003688:	200002f8 	.word	0x200002f8

0800368c <_lseek_r>:
 800368c:	b538      	push	{r3, r4, r5, lr}
 800368e:	4604      	mov	r4, r0
 8003690:	4608      	mov	r0, r1
 8003692:	4611      	mov	r1, r2
 8003694:	2200      	movs	r2, #0
 8003696:	4d05      	ldr	r5, [pc, #20]	@ (80036ac <_lseek_r+0x20>)
 8003698:	602a      	str	r2, [r5, #0]
 800369a:	461a      	mov	r2, r3
 800369c:	f7fd f9d9 	bl	8000a52 <_lseek>
 80036a0:	1c43      	adds	r3, r0, #1
 80036a2:	d102      	bne.n	80036aa <_lseek_r+0x1e>
 80036a4:	682b      	ldr	r3, [r5, #0]
 80036a6:	b103      	cbz	r3, 80036aa <_lseek_r+0x1e>
 80036a8:	6023      	str	r3, [r4, #0]
 80036aa:	bd38      	pop	{r3, r4, r5, pc}
 80036ac:	200002f8 	.word	0x200002f8

080036b0 <_read_r>:
 80036b0:	b538      	push	{r3, r4, r5, lr}
 80036b2:	4604      	mov	r4, r0
 80036b4:	4608      	mov	r0, r1
 80036b6:	4611      	mov	r1, r2
 80036b8:	2200      	movs	r2, #0
 80036ba:	4d05      	ldr	r5, [pc, #20]	@ (80036d0 <_read_r+0x20>)
 80036bc:	602a      	str	r2, [r5, #0]
 80036be:	461a      	mov	r2, r3
 80036c0:	f7fd f986 	bl	80009d0 <_read>
 80036c4:	1c43      	adds	r3, r0, #1
 80036c6:	d102      	bne.n	80036ce <_read_r+0x1e>
 80036c8:	682b      	ldr	r3, [r5, #0]
 80036ca:	b103      	cbz	r3, 80036ce <_read_r+0x1e>
 80036cc:	6023      	str	r3, [r4, #0]
 80036ce:	bd38      	pop	{r3, r4, r5, pc}
 80036d0:	200002f8 	.word	0x200002f8

080036d4 <_write_r>:
 80036d4:	b538      	push	{r3, r4, r5, lr}
 80036d6:	4604      	mov	r4, r0
 80036d8:	4608      	mov	r0, r1
 80036da:	4611      	mov	r1, r2
 80036dc:	2200      	movs	r2, #0
 80036de:	4d05      	ldr	r5, [pc, #20]	@ (80036f4 <_write_r+0x20>)
 80036e0:	602a      	str	r2, [r5, #0]
 80036e2:	461a      	mov	r2, r3
 80036e4:	f7fc ffe8 	bl	80006b8 <_write>
 80036e8:	1c43      	adds	r3, r0, #1
 80036ea:	d102      	bne.n	80036f2 <_write_r+0x1e>
 80036ec:	682b      	ldr	r3, [r5, #0]
 80036ee:	b103      	cbz	r3, 80036f2 <_write_r+0x1e>
 80036f0:	6023      	str	r3, [r4, #0]
 80036f2:	bd38      	pop	{r3, r4, r5, pc}
 80036f4:	200002f8 	.word	0x200002f8

080036f8 <__errno>:
 80036f8:	4b01      	ldr	r3, [pc, #4]	@ (8003700 <__errno+0x8>)
 80036fa:	6818      	ldr	r0, [r3, #0]
 80036fc:	4770      	bx	lr
 80036fe:	bf00      	nop
 8003700:	2000001c 	.word	0x2000001c

08003704 <__libc_init_array>:
 8003704:	b570      	push	{r4, r5, r6, lr}
 8003706:	2600      	movs	r6, #0
 8003708:	4d0c      	ldr	r5, [pc, #48]	@ (800373c <__libc_init_array+0x38>)
 800370a:	4c0d      	ldr	r4, [pc, #52]	@ (8003740 <__libc_init_array+0x3c>)
 800370c:	1b64      	subs	r4, r4, r5
 800370e:	10a4      	asrs	r4, r4, #2
 8003710:	42a6      	cmp	r6, r4
 8003712:	d109      	bne.n	8003728 <__libc_init_array+0x24>
 8003714:	f000 fdb2 	bl	800427c <_init>
 8003718:	2600      	movs	r6, #0
 800371a:	4d0a      	ldr	r5, [pc, #40]	@ (8003744 <__libc_init_array+0x40>)
 800371c:	4c0a      	ldr	r4, [pc, #40]	@ (8003748 <__libc_init_array+0x44>)
 800371e:	1b64      	subs	r4, r4, r5
 8003720:	10a4      	asrs	r4, r4, #2
 8003722:	42a6      	cmp	r6, r4
 8003724:	d105      	bne.n	8003732 <__libc_init_array+0x2e>
 8003726:	bd70      	pop	{r4, r5, r6, pc}
 8003728:	f855 3b04 	ldr.w	r3, [r5], #4
 800372c:	4798      	blx	r3
 800372e:	3601      	adds	r6, #1
 8003730:	e7ee      	b.n	8003710 <__libc_init_array+0xc>
 8003732:	f855 3b04 	ldr.w	r3, [r5], #4
 8003736:	4798      	blx	r3
 8003738:	3601      	adds	r6, #1
 800373a:	e7f2      	b.n	8003722 <__libc_init_array+0x1e>
 800373c:	080043d4 	.word	0x080043d4
 8003740:	080043d4 	.word	0x080043d4
 8003744:	080043d4 	.word	0x080043d4
 8003748:	080043d8 	.word	0x080043d8

0800374c <__retarget_lock_init_recursive>:
 800374c:	4770      	bx	lr

0800374e <__retarget_lock_acquire_recursive>:
 800374e:	4770      	bx	lr

08003750 <__retarget_lock_release_recursive>:
 8003750:	4770      	bx	lr
	...

08003754 <__assert_func>:
 8003754:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003756:	4614      	mov	r4, r2
 8003758:	461a      	mov	r2, r3
 800375a:	4b09      	ldr	r3, [pc, #36]	@ (8003780 <__assert_func+0x2c>)
 800375c:	4605      	mov	r5, r0
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	68d8      	ldr	r0, [r3, #12]
 8003762:	b14c      	cbz	r4, 8003778 <__assert_func+0x24>
 8003764:	4b07      	ldr	r3, [pc, #28]	@ (8003784 <__assert_func+0x30>)
 8003766:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800376a:	9100      	str	r1, [sp, #0]
 800376c:	462b      	mov	r3, r5
 800376e:	4906      	ldr	r1, [pc, #24]	@ (8003788 <__assert_func+0x34>)
 8003770:	f000 fc84 	bl	800407c <fiprintf>
 8003774:	f000 fd36 	bl	80041e4 <abort>
 8003778:	4b04      	ldr	r3, [pc, #16]	@ (800378c <__assert_func+0x38>)
 800377a:	461c      	mov	r4, r3
 800377c:	e7f3      	b.n	8003766 <__assert_func+0x12>
 800377e:	bf00      	nop
 8003780:	2000001c 	.word	0x2000001c
 8003784:	08004365 	.word	0x08004365
 8003788:	08004372 	.word	0x08004372
 800378c:	080043a0 	.word	0x080043a0

08003790 <_free_r>:
 8003790:	b538      	push	{r3, r4, r5, lr}
 8003792:	4605      	mov	r5, r0
 8003794:	2900      	cmp	r1, #0
 8003796:	d040      	beq.n	800381a <_free_r+0x8a>
 8003798:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800379c:	1f0c      	subs	r4, r1, #4
 800379e:	2b00      	cmp	r3, #0
 80037a0:	bfb8      	it	lt
 80037a2:	18e4      	addlt	r4, r4, r3
 80037a4:	f000 f8e6 	bl	8003974 <__malloc_lock>
 80037a8:	4a1c      	ldr	r2, [pc, #112]	@ (800381c <_free_r+0x8c>)
 80037aa:	6813      	ldr	r3, [r2, #0]
 80037ac:	b933      	cbnz	r3, 80037bc <_free_r+0x2c>
 80037ae:	6063      	str	r3, [r4, #4]
 80037b0:	6014      	str	r4, [r2, #0]
 80037b2:	4628      	mov	r0, r5
 80037b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80037b8:	f000 b8e2 	b.w	8003980 <__malloc_unlock>
 80037bc:	42a3      	cmp	r3, r4
 80037be:	d908      	bls.n	80037d2 <_free_r+0x42>
 80037c0:	6820      	ldr	r0, [r4, #0]
 80037c2:	1821      	adds	r1, r4, r0
 80037c4:	428b      	cmp	r3, r1
 80037c6:	bf01      	itttt	eq
 80037c8:	6819      	ldreq	r1, [r3, #0]
 80037ca:	685b      	ldreq	r3, [r3, #4]
 80037cc:	1809      	addeq	r1, r1, r0
 80037ce:	6021      	streq	r1, [r4, #0]
 80037d0:	e7ed      	b.n	80037ae <_free_r+0x1e>
 80037d2:	461a      	mov	r2, r3
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	b10b      	cbz	r3, 80037dc <_free_r+0x4c>
 80037d8:	42a3      	cmp	r3, r4
 80037da:	d9fa      	bls.n	80037d2 <_free_r+0x42>
 80037dc:	6811      	ldr	r1, [r2, #0]
 80037de:	1850      	adds	r0, r2, r1
 80037e0:	42a0      	cmp	r0, r4
 80037e2:	d10b      	bne.n	80037fc <_free_r+0x6c>
 80037e4:	6820      	ldr	r0, [r4, #0]
 80037e6:	4401      	add	r1, r0
 80037e8:	1850      	adds	r0, r2, r1
 80037ea:	4283      	cmp	r3, r0
 80037ec:	6011      	str	r1, [r2, #0]
 80037ee:	d1e0      	bne.n	80037b2 <_free_r+0x22>
 80037f0:	6818      	ldr	r0, [r3, #0]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	4408      	add	r0, r1
 80037f6:	6010      	str	r0, [r2, #0]
 80037f8:	6053      	str	r3, [r2, #4]
 80037fa:	e7da      	b.n	80037b2 <_free_r+0x22>
 80037fc:	d902      	bls.n	8003804 <_free_r+0x74>
 80037fe:	230c      	movs	r3, #12
 8003800:	602b      	str	r3, [r5, #0]
 8003802:	e7d6      	b.n	80037b2 <_free_r+0x22>
 8003804:	6820      	ldr	r0, [r4, #0]
 8003806:	1821      	adds	r1, r4, r0
 8003808:	428b      	cmp	r3, r1
 800380a:	bf01      	itttt	eq
 800380c:	6819      	ldreq	r1, [r3, #0]
 800380e:	685b      	ldreq	r3, [r3, #4]
 8003810:	1809      	addeq	r1, r1, r0
 8003812:	6021      	streq	r1, [r4, #0]
 8003814:	6063      	str	r3, [r4, #4]
 8003816:	6054      	str	r4, [r2, #4]
 8003818:	e7cb      	b.n	80037b2 <_free_r+0x22>
 800381a:	bd38      	pop	{r3, r4, r5, pc}
 800381c:	20000304 	.word	0x20000304

08003820 <malloc>:
 8003820:	4b02      	ldr	r3, [pc, #8]	@ (800382c <malloc+0xc>)
 8003822:	4601      	mov	r1, r0
 8003824:	6818      	ldr	r0, [r3, #0]
 8003826:	f000 b825 	b.w	8003874 <_malloc_r>
 800382a:	bf00      	nop
 800382c:	2000001c 	.word	0x2000001c

08003830 <sbrk_aligned>:
 8003830:	b570      	push	{r4, r5, r6, lr}
 8003832:	4e0f      	ldr	r6, [pc, #60]	@ (8003870 <sbrk_aligned+0x40>)
 8003834:	460c      	mov	r4, r1
 8003836:	6831      	ldr	r1, [r6, #0]
 8003838:	4605      	mov	r5, r0
 800383a:	b911      	cbnz	r1, 8003842 <sbrk_aligned+0x12>
 800383c:	f000 fcb4 	bl	80041a8 <_sbrk_r>
 8003840:	6030      	str	r0, [r6, #0]
 8003842:	4621      	mov	r1, r4
 8003844:	4628      	mov	r0, r5
 8003846:	f000 fcaf 	bl	80041a8 <_sbrk_r>
 800384a:	1c43      	adds	r3, r0, #1
 800384c:	d103      	bne.n	8003856 <sbrk_aligned+0x26>
 800384e:	f04f 34ff 	mov.w	r4, #4294967295
 8003852:	4620      	mov	r0, r4
 8003854:	bd70      	pop	{r4, r5, r6, pc}
 8003856:	1cc4      	adds	r4, r0, #3
 8003858:	f024 0403 	bic.w	r4, r4, #3
 800385c:	42a0      	cmp	r0, r4
 800385e:	d0f8      	beq.n	8003852 <sbrk_aligned+0x22>
 8003860:	1a21      	subs	r1, r4, r0
 8003862:	4628      	mov	r0, r5
 8003864:	f000 fca0 	bl	80041a8 <_sbrk_r>
 8003868:	3001      	adds	r0, #1
 800386a:	d1f2      	bne.n	8003852 <sbrk_aligned+0x22>
 800386c:	e7ef      	b.n	800384e <sbrk_aligned+0x1e>
 800386e:	bf00      	nop
 8003870:	20000300 	.word	0x20000300

08003874 <_malloc_r>:
 8003874:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003878:	1ccd      	adds	r5, r1, #3
 800387a:	f025 0503 	bic.w	r5, r5, #3
 800387e:	3508      	adds	r5, #8
 8003880:	2d0c      	cmp	r5, #12
 8003882:	bf38      	it	cc
 8003884:	250c      	movcc	r5, #12
 8003886:	2d00      	cmp	r5, #0
 8003888:	4606      	mov	r6, r0
 800388a:	db01      	blt.n	8003890 <_malloc_r+0x1c>
 800388c:	42a9      	cmp	r1, r5
 800388e:	d904      	bls.n	800389a <_malloc_r+0x26>
 8003890:	230c      	movs	r3, #12
 8003892:	6033      	str	r3, [r6, #0]
 8003894:	2000      	movs	r0, #0
 8003896:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800389a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003970 <_malloc_r+0xfc>
 800389e:	f000 f869 	bl	8003974 <__malloc_lock>
 80038a2:	f8d8 3000 	ldr.w	r3, [r8]
 80038a6:	461c      	mov	r4, r3
 80038a8:	bb44      	cbnz	r4, 80038fc <_malloc_r+0x88>
 80038aa:	4629      	mov	r1, r5
 80038ac:	4630      	mov	r0, r6
 80038ae:	f7ff ffbf 	bl	8003830 <sbrk_aligned>
 80038b2:	1c43      	adds	r3, r0, #1
 80038b4:	4604      	mov	r4, r0
 80038b6:	d158      	bne.n	800396a <_malloc_r+0xf6>
 80038b8:	f8d8 4000 	ldr.w	r4, [r8]
 80038bc:	4627      	mov	r7, r4
 80038be:	2f00      	cmp	r7, #0
 80038c0:	d143      	bne.n	800394a <_malloc_r+0xd6>
 80038c2:	2c00      	cmp	r4, #0
 80038c4:	d04b      	beq.n	800395e <_malloc_r+0xea>
 80038c6:	6823      	ldr	r3, [r4, #0]
 80038c8:	4639      	mov	r1, r7
 80038ca:	4630      	mov	r0, r6
 80038cc:	eb04 0903 	add.w	r9, r4, r3
 80038d0:	f000 fc6a 	bl	80041a8 <_sbrk_r>
 80038d4:	4581      	cmp	r9, r0
 80038d6:	d142      	bne.n	800395e <_malloc_r+0xea>
 80038d8:	6821      	ldr	r1, [r4, #0]
 80038da:	4630      	mov	r0, r6
 80038dc:	1a6d      	subs	r5, r5, r1
 80038de:	4629      	mov	r1, r5
 80038e0:	f7ff ffa6 	bl	8003830 <sbrk_aligned>
 80038e4:	3001      	adds	r0, #1
 80038e6:	d03a      	beq.n	800395e <_malloc_r+0xea>
 80038e8:	6823      	ldr	r3, [r4, #0]
 80038ea:	442b      	add	r3, r5
 80038ec:	6023      	str	r3, [r4, #0]
 80038ee:	f8d8 3000 	ldr.w	r3, [r8]
 80038f2:	685a      	ldr	r2, [r3, #4]
 80038f4:	bb62      	cbnz	r2, 8003950 <_malloc_r+0xdc>
 80038f6:	f8c8 7000 	str.w	r7, [r8]
 80038fa:	e00f      	b.n	800391c <_malloc_r+0xa8>
 80038fc:	6822      	ldr	r2, [r4, #0]
 80038fe:	1b52      	subs	r2, r2, r5
 8003900:	d420      	bmi.n	8003944 <_malloc_r+0xd0>
 8003902:	2a0b      	cmp	r2, #11
 8003904:	d917      	bls.n	8003936 <_malloc_r+0xc2>
 8003906:	1961      	adds	r1, r4, r5
 8003908:	42a3      	cmp	r3, r4
 800390a:	6025      	str	r5, [r4, #0]
 800390c:	bf18      	it	ne
 800390e:	6059      	strne	r1, [r3, #4]
 8003910:	6863      	ldr	r3, [r4, #4]
 8003912:	bf08      	it	eq
 8003914:	f8c8 1000 	streq.w	r1, [r8]
 8003918:	5162      	str	r2, [r4, r5]
 800391a:	604b      	str	r3, [r1, #4]
 800391c:	4630      	mov	r0, r6
 800391e:	f000 f82f 	bl	8003980 <__malloc_unlock>
 8003922:	f104 000b 	add.w	r0, r4, #11
 8003926:	1d23      	adds	r3, r4, #4
 8003928:	f020 0007 	bic.w	r0, r0, #7
 800392c:	1ac2      	subs	r2, r0, r3
 800392e:	bf1c      	itt	ne
 8003930:	1a1b      	subne	r3, r3, r0
 8003932:	50a3      	strne	r3, [r4, r2]
 8003934:	e7af      	b.n	8003896 <_malloc_r+0x22>
 8003936:	6862      	ldr	r2, [r4, #4]
 8003938:	42a3      	cmp	r3, r4
 800393a:	bf0c      	ite	eq
 800393c:	f8c8 2000 	streq.w	r2, [r8]
 8003940:	605a      	strne	r2, [r3, #4]
 8003942:	e7eb      	b.n	800391c <_malloc_r+0xa8>
 8003944:	4623      	mov	r3, r4
 8003946:	6864      	ldr	r4, [r4, #4]
 8003948:	e7ae      	b.n	80038a8 <_malloc_r+0x34>
 800394a:	463c      	mov	r4, r7
 800394c:	687f      	ldr	r7, [r7, #4]
 800394e:	e7b6      	b.n	80038be <_malloc_r+0x4a>
 8003950:	461a      	mov	r2, r3
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	42a3      	cmp	r3, r4
 8003956:	d1fb      	bne.n	8003950 <_malloc_r+0xdc>
 8003958:	2300      	movs	r3, #0
 800395a:	6053      	str	r3, [r2, #4]
 800395c:	e7de      	b.n	800391c <_malloc_r+0xa8>
 800395e:	230c      	movs	r3, #12
 8003960:	4630      	mov	r0, r6
 8003962:	6033      	str	r3, [r6, #0]
 8003964:	f000 f80c 	bl	8003980 <__malloc_unlock>
 8003968:	e794      	b.n	8003894 <_malloc_r+0x20>
 800396a:	6005      	str	r5, [r0, #0]
 800396c:	e7d6      	b.n	800391c <_malloc_r+0xa8>
 800396e:	bf00      	nop
 8003970:	20000304 	.word	0x20000304

08003974 <__malloc_lock>:
 8003974:	4801      	ldr	r0, [pc, #4]	@ (800397c <__malloc_lock+0x8>)
 8003976:	f7ff beea 	b.w	800374e <__retarget_lock_acquire_recursive>
 800397a:	bf00      	nop
 800397c:	200002fc 	.word	0x200002fc

08003980 <__malloc_unlock>:
 8003980:	4801      	ldr	r0, [pc, #4]	@ (8003988 <__malloc_unlock+0x8>)
 8003982:	f7ff bee5 	b.w	8003750 <__retarget_lock_release_recursive>
 8003986:	bf00      	nop
 8003988:	200002fc 	.word	0x200002fc

0800398c <__sfputc_r>:
 800398c:	6893      	ldr	r3, [r2, #8]
 800398e:	b410      	push	{r4}
 8003990:	3b01      	subs	r3, #1
 8003992:	2b00      	cmp	r3, #0
 8003994:	6093      	str	r3, [r2, #8]
 8003996:	da07      	bge.n	80039a8 <__sfputc_r+0x1c>
 8003998:	6994      	ldr	r4, [r2, #24]
 800399a:	42a3      	cmp	r3, r4
 800399c:	db01      	blt.n	80039a2 <__sfputc_r+0x16>
 800399e:	290a      	cmp	r1, #10
 80039a0:	d102      	bne.n	80039a8 <__sfputc_r+0x1c>
 80039a2:	bc10      	pop	{r4}
 80039a4:	f7ff bdc5 	b.w	8003532 <__swbuf_r>
 80039a8:	6813      	ldr	r3, [r2, #0]
 80039aa:	1c58      	adds	r0, r3, #1
 80039ac:	6010      	str	r0, [r2, #0]
 80039ae:	7019      	strb	r1, [r3, #0]
 80039b0:	4608      	mov	r0, r1
 80039b2:	bc10      	pop	{r4}
 80039b4:	4770      	bx	lr

080039b6 <__sfputs_r>:
 80039b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039b8:	4606      	mov	r6, r0
 80039ba:	460f      	mov	r7, r1
 80039bc:	4614      	mov	r4, r2
 80039be:	18d5      	adds	r5, r2, r3
 80039c0:	42ac      	cmp	r4, r5
 80039c2:	d101      	bne.n	80039c8 <__sfputs_r+0x12>
 80039c4:	2000      	movs	r0, #0
 80039c6:	e007      	b.n	80039d8 <__sfputs_r+0x22>
 80039c8:	463a      	mov	r2, r7
 80039ca:	4630      	mov	r0, r6
 80039cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80039d0:	f7ff ffdc 	bl	800398c <__sfputc_r>
 80039d4:	1c43      	adds	r3, r0, #1
 80039d6:	d1f3      	bne.n	80039c0 <__sfputs_r+0xa>
 80039d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080039dc <_vfiprintf_r>:
 80039dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039e0:	460d      	mov	r5, r1
 80039e2:	4614      	mov	r4, r2
 80039e4:	4698      	mov	r8, r3
 80039e6:	4606      	mov	r6, r0
 80039e8:	b09d      	sub	sp, #116	@ 0x74
 80039ea:	b118      	cbz	r0, 80039f4 <_vfiprintf_r+0x18>
 80039ec:	6a03      	ldr	r3, [r0, #32]
 80039ee:	b90b      	cbnz	r3, 80039f4 <_vfiprintf_r+0x18>
 80039f0:	f7ff fc02 	bl	80031f8 <__sinit>
 80039f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80039f6:	07d9      	lsls	r1, r3, #31
 80039f8:	d405      	bmi.n	8003a06 <_vfiprintf_r+0x2a>
 80039fa:	89ab      	ldrh	r3, [r5, #12]
 80039fc:	059a      	lsls	r2, r3, #22
 80039fe:	d402      	bmi.n	8003a06 <_vfiprintf_r+0x2a>
 8003a00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003a02:	f7ff fea4 	bl	800374e <__retarget_lock_acquire_recursive>
 8003a06:	89ab      	ldrh	r3, [r5, #12]
 8003a08:	071b      	lsls	r3, r3, #28
 8003a0a:	d501      	bpl.n	8003a10 <_vfiprintf_r+0x34>
 8003a0c:	692b      	ldr	r3, [r5, #16]
 8003a0e:	b99b      	cbnz	r3, 8003a38 <_vfiprintf_r+0x5c>
 8003a10:	4629      	mov	r1, r5
 8003a12:	4630      	mov	r0, r6
 8003a14:	f7ff fdcc 	bl	80035b0 <__swsetup_r>
 8003a18:	b170      	cbz	r0, 8003a38 <_vfiprintf_r+0x5c>
 8003a1a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003a1c:	07dc      	lsls	r4, r3, #31
 8003a1e:	d504      	bpl.n	8003a2a <_vfiprintf_r+0x4e>
 8003a20:	f04f 30ff 	mov.w	r0, #4294967295
 8003a24:	b01d      	add	sp, #116	@ 0x74
 8003a26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a2a:	89ab      	ldrh	r3, [r5, #12]
 8003a2c:	0598      	lsls	r0, r3, #22
 8003a2e:	d4f7      	bmi.n	8003a20 <_vfiprintf_r+0x44>
 8003a30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003a32:	f7ff fe8d 	bl	8003750 <__retarget_lock_release_recursive>
 8003a36:	e7f3      	b.n	8003a20 <_vfiprintf_r+0x44>
 8003a38:	2300      	movs	r3, #0
 8003a3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8003a3c:	2320      	movs	r3, #32
 8003a3e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003a42:	2330      	movs	r3, #48	@ 0x30
 8003a44:	f04f 0901 	mov.w	r9, #1
 8003a48:	f8cd 800c 	str.w	r8, [sp, #12]
 8003a4c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8003bf8 <_vfiprintf_r+0x21c>
 8003a50:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003a54:	4623      	mov	r3, r4
 8003a56:	469a      	mov	sl, r3
 8003a58:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003a5c:	b10a      	cbz	r2, 8003a62 <_vfiprintf_r+0x86>
 8003a5e:	2a25      	cmp	r2, #37	@ 0x25
 8003a60:	d1f9      	bne.n	8003a56 <_vfiprintf_r+0x7a>
 8003a62:	ebba 0b04 	subs.w	fp, sl, r4
 8003a66:	d00b      	beq.n	8003a80 <_vfiprintf_r+0xa4>
 8003a68:	465b      	mov	r3, fp
 8003a6a:	4622      	mov	r2, r4
 8003a6c:	4629      	mov	r1, r5
 8003a6e:	4630      	mov	r0, r6
 8003a70:	f7ff ffa1 	bl	80039b6 <__sfputs_r>
 8003a74:	3001      	adds	r0, #1
 8003a76:	f000 80a7 	beq.w	8003bc8 <_vfiprintf_r+0x1ec>
 8003a7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003a7c:	445a      	add	r2, fp
 8003a7e:	9209      	str	r2, [sp, #36]	@ 0x24
 8003a80:	f89a 3000 	ldrb.w	r3, [sl]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	f000 809f 	beq.w	8003bc8 <_vfiprintf_r+0x1ec>
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	f04f 32ff 	mov.w	r2, #4294967295
 8003a90:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003a94:	f10a 0a01 	add.w	sl, sl, #1
 8003a98:	9304      	str	r3, [sp, #16]
 8003a9a:	9307      	str	r3, [sp, #28]
 8003a9c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003aa0:	931a      	str	r3, [sp, #104]	@ 0x68
 8003aa2:	4654      	mov	r4, sl
 8003aa4:	2205      	movs	r2, #5
 8003aa6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003aaa:	4853      	ldr	r0, [pc, #332]	@ (8003bf8 <_vfiprintf_r+0x21c>)
 8003aac:	f000 fb8c 	bl	80041c8 <memchr>
 8003ab0:	9a04      	ldr	r2, [sp, #16]
 8003ab2:	b9d8      	cbnz	r0, 8003aec <_vfiprintf_r+0x110>
 8003ab4:	06d1      	lsls	r1, r2, #27
 8003ab6:	bf44      	itt	mi
 8003ab8:	2320      	movmi	r3, #32
 8003aba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003abe:	0713      	lsls	r3, r2, #28
 8003ac0:	bf44      	itt	mi
 8003ac2:	232b      	movmi	r3, #43	@ 0x2b
 8003ac4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003ac8:	f89a 3000 	ldrb.w	r3, [sl]
 8003acc:	2b2a      	cmp	r3, #42	@ 0x2a
 8003ace:	d015      	beq.n	8003afc <_vfiprintf_r+0x120>
 8003ad0:	4654      	mov	r4, sl
 8003ad2:	2000      	movs	r0, #0
 8003ad4:	f04f 0c0a 	mov.w	ip, #10
 8003ad8:	9a07      	ldr	r2, [sp, #28]
 8003ada:	4621      	mov	r1, r4
 8003adc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003ae0:	3b30      	subs	r3, #48	@ 0x30
 8003ae2:	2b09      	cmp	r3, #9
 8003ae4:	d94b      	bls.n	8003b7e <_vfiprintf_r+0x1a2>
 8003ae6:	b1b0      	cbz	r0, 8003b16 <_vfiprintf_r+0x13a>
 8003ae8:	9207      	str	r2, [sp, #28]
 8003aea:	e014      	b.n	8003b16 <_vfiprintf_r+0x13a>
 8003aec:	eba0 0308 	sub.w	r3, r0, r8
 8003af0:	fa09 f303 	lsl.w	r3, r9, r3
 8003af4:	4313      	orrs	r3, r2
 8003af6:	46a2      	mov	sl, r4
 8003af8:	9304      	str	r3, [sp, #16]
 8003afa:	e7d2      	b.n	8003aa2 <_vfiprintf_r+0xc6>
 8003afc:	9b03      	ldr	r3, [sp, #12]
 8003afe:	1d19      	adds	r1, r3, #4
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	9103      	str	r1, [sp, #12]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	bfbb      	ittet	lt
 8003b08:	425b      	neglt	r3, r3
 8003b0a:	f042 0202 	orrlt.w	r2, r2, #2
 8003b0e:	9307      	strge	r3, [sp, #28]
 8003b10:	9307      	strlt	r3, [sp, #28]
 8003b12:	bfb8      	it	lt
 8003b14:	9204      	strlt	r2, [sp, #16]
 8003b16:	7823      	ldrb	r3, [r4, #0]
 8003b18:	2b2e      	cmp	r3, #46	@ 0x2e
 8003b1a:	d10a      	bne.n	8003b32 <_vfiprintf_r+0x156>
 8003b1c:	7863      	ldrb	r3, [r4, #1]
 8003b1e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003b20:	d132      	bne.n	8003b88 <_vfiprintf_r+0x1ac>
 8003b22:	9b03      	ldr	r3, [sp, #12]
 8003b24:	3402      	adds	r4, #2
 8003b26:	1d1a      	adds	r2, r3, #4
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	9203      	str	r2, [sp, #12]
 8003b2c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003b30:	9305      	str	r3, [sp, #20]
 8003b32:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8003bfc <_vfiprintf_r+0x220>
 8003b36:	2203      	movs	r2, #3
 8003b38:	4650      	mov	r0, sl
 8003b3a:	7821      	ldrb	r1, [r4, #0]
 8003b3c:	f000 fb44 	bl	80041c8 <memchr>
 8003b40:	b138      	cbz	r0, 8003b52 <_vfiprintf_r+0x176>
 8003b42:	2240      	movs	r2, #64	@ 0x40
 8003b44:	9b04      	ldr	r3, [sp, #16]
 8003b46:	eba0 000a 	sub.w	r0, r0, sl
 8003b4a:	4082      	lsls	r2, r0
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	3401      	adds	r4, #1
 8003b50:	9304      	str	r3, [sp, #16]
 8003b52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b56:	2206      	movs	r2, #6
 8003b58:	4829      	ldr	r0, [pc, #164]	@ (8003c00 <_vfiprintf_r+0x224>)
 8003b5a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003b5e:	f000 fb33 	bl	80041c8 <memchr>
 8003b62:	2800      	cmp	r0, #0
 8003b64:	d03f      	beq.n	8003be6 <_vfiprintf_r+0x20a>
 8003b66:	4b27      	ldr	r3, [pc, #156]	@ (8003c04 <_vfiprintf_r+0x228>)
 8003b68:	bb1b      	cbnz	r3, 8003bb2 <_vfiprintf_r+0x1d6>
 8003b6a:	9b03      	ldr	r3, [sp, #12]
 8003b6c:	3307      	adds	r3, #7
 8003b6e:	f023 0307 	bic.w	r3, r3, #7
 8003b72:	3308      	adds	r3, #8
 8003b74:	9303      	str	r3, [sp, #12]
 8003b76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003b78:	443b      	add	r3, r7
 8003b7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8003b7c:	e76a      	b.n	8003a54 <_vfiprintf_r+0x78>
 8003b7e:	460c      	mov	r4, r1
 8003b80:	2001      	movs	r0, #1
 8003b82:	fb0c 3202 	mla	r2, ip, r2, r3
 8003b86:	e7a8      	b.n	8003ada <_vfiprintf_r+0xfe>
 8003b88:	2300      	movs	r3, #0
 8003b8a:	f04f 0c0a 	mov.w	ip, #10
 8003b8e:	4619      	mov	r1, r3
 8003b90:	3401      	adds	r4, #1
 8003b92:	9305      	str	r3, [sp, #20]
 8003b94:	4620      	mov	r0, r4
 8003b96:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003b9a:	3a30      	subs	r2, #48	@ 0x30
 8003b9c:	2a09      	cmp	r2, #9
 8003b9e:	d903      	bls.n	8003ba8 <_vfiprintf_r+0x1cc>
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d0c6      	beq.n	8003b32 <_vfiprintf_r+0x156>
 8003ba4:	9105      	str	r1, [sp, #20]
 8003ba6:	e7c4      	b.n	8003b32 <_vfiprintf_r+0x156>
 8003ba8:	4604      	mov	r4, r0
 8003baa:	2301      	movs	r3, #1
 8003bac:	fb0c 2101 	mla	r1, ip, r1, r2
 8003bb0:	e7f0      	b.n	8003b94 <_vfiprintf_r+0x1b8>
 8003bb2:	ab03      	add	r3, sp, #12
 8003bb4:	9300      	str	r3, [sp, #0]
 8003bb6:	462a      	mov	r2, r5
 8003bb8:	4630      	mov	r0, r6
 8003bba:	4b13      	ldr	r3, [pc, #76]	@ (8003c08 <_vfiprintf_r+0x22c>)
 8003bbc:	a904      	add	r1, sp, #16
 8003bbe:	f3af 8000 	nop.w
 8003bc2:	4607      	mov	r7, r0
 8003bc4:	1c78      	adds	r0, r7, #1
 8003bc6:	d1d6      	bne.n	8003b76 <_vfiprintf_r+0x19a>
 8003bc8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003bca:	07d9      	lsls	r1, r3, #31
 8003bcc:	d405      	bmi.n	8003bda <_vfiprintf_r+0x1fe>
 8003bce:	89ab      	ldrh	r3, [r5, #12]
 8003bd0:	059a      	lsls	r2, r3, #22
 8003bd2:	d402      	bmi.n	8003bda <_vfiprintf_r+0x1fe>
 8003bd4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003bd6:	f7ff fdbb 	bl	8003750 <__retarget_lock_release_recursive>
 8003bda:	89ab      	ldrh	r3, [r5, #12]
 8003bdc:	065b      	lsls	r3, r3, #25
 8003bde:	f53f af1f 	bmi.w	8003a20 <_vfiprintf_r+0x44>
 8003be2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003be4:	e71e      	b.n	8003a24 <_vfiprintf_r+0x48>
 8003be6:	ab03      	add	r3, sp, #12
 8003be8:	9300      	str	r3, [sp, #0]
 8003bea:	462a      	mov	r2, r5
 8003bec:	4630      	mov	r0, r6
 8003bee:	4b06      	ldr	r3, [pc, #24]	@ (8003c08 <_vfiprintf_r+0x22c>)
 8003bf0:	a904      	add	r1, sp, #16
 8003bf2:	f000 f87d 	bl	8003cf0 <_printf_i>
 8003bf6:	e7e4      	b.n	8003bc2 <_vfiprintf_r+0x1e6>
 8003bf8:	080043a1 	.word	0x080043a1
 8003bfc:	080043a7 	.word	0x080043a7
 8003c00:	080043ab 	.word	0x080043ab
 8003c04:	00000000 	.word	0x00000000
 8003c08:	080039b7 	.word	0x080039b7

08003c0c <_printf_common>:
 8003c0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c10:	4616      	mov	r6, r2
 8003c12:	4698      	mov	r8, r3
 8003c14:	688a      	ldr	r2, [r1, #8]
 8003c16:	690b      	ldr	r3, [r1, #16]
 8003c18:	4607      	mov	r7, r0
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	bfb8      	it	lt
 8003c1e:	4613      	movlt	r3, r2
 8003c20:	6033      	str	r3, [r6, #0]
 8003c22:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003c26:	460c      	mov	r4, r1
 8003c28:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003c2c:	b10a      	cbz	r2, 8003c32 <_printf_common+0x26>
 8003c2e:	3301      	adds	r3, #1
 8003c30:	6033      	str	r3, [r6, #0]
 8003c32:	6823      	ldr	r3, [r4, #0]
 8003c34:	0699      	lsls	r1, r3, #26
 8003c36:	bf42      	ittt	mi
 8003c38:	6833      	ldrmi	r3, [r6, #0]
 8003c3a:	3302      	addmi	r3, #2
 8003c3c:	6033      	strmi	r3, [r6, #0]
 8003c3e:	6825      	ldr	r5, [r4, #0]
 8003c40:	f015 0506 	ands.w	r5, r5, #6
 8003c44:	d106      	bne.n	8003c54 <_printf_common+0x48>
 8003c46:	f104 0a19 	add.w	sl, r4, #25
 8003c4a:	68e3      	ldr	r3, [r4, #12]
 8003c4c:	6832      	ldr	r2, [r6, #0]
 8003c4e:	1a9b      	subs	r3, r3, r2
 8003c50:	42ab      	cmp	r3, r5
 8003c52:	dc2b      	bgt.n	8003cac <_printf_common+0xa0>
 8003c54:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003c58:	6822      	ldr	r2, [r4, #0]
 8003c5a:	3b00      	subs	r3, #0
 8003c5c:	bf18      	it	ne
 8003c5e:	2301      	movne	r3, #1
 8003c60:	0692      	lsls	r2, r2, #26
 8003c62:	d430      	bmi.n	8003cc6 <_printf_common+0xba>
 8003c64:	4641      	mov	r1, r8
 8003c66:	4638      	mov	r0, r7
 8003c68:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003c6c:	47c8      	blx	r9
 8003c6e:	3001      	adds	r0, #1
 8003c70:	d023      	beq.n	8003cba <_printf_common+0xae>
 8003c72:	6823      	ldr	r3, [r4, #0]
 8003c74:	6922      	ldr	r2, [r4, #16]
 8003c76:	f003 0306 	and.w	r3, r3, #6
 8003c7a:	2b04      	cmp	r3, #4
 8003c7c:	bf14      	ite	ne
 8003c7e:	2500      	movne	r5, #0
 8003c80:	6833      	ldreq	r3, [r6, #0]
 8003c82:	f04f 0600 	mov.w	r6, #0
 8003c86:	bf08      	it	eq
 8003c88:	68e5      	ldreq	r5, [r4, #12]
 8003c8a:	f104 041a 	add.w	r4, r4, #26
 8003c8e:	bf08      	it	eq
 8003c90:	1aed      	subeq	r5, r5, r3
 8003c92:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003c96:	bf08      	it	eq
 8003c98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	bfc4      	itt	gt
 8003ca0:	1a9b      	subgt	r3, r3, r2
 8003ca2:	18ed      	addgt	r5, r5, r3
 8003ca4:	42b5      	cmp	r5, r6
 8003ca6:	d11a      	bne.n	8003cde <_printf_common+0xd2>
 8003ca8:	2000      	movs	r0, #0
 8003caa:	e008      	b.n	8003cbe <_printf_common+0xb2>
 8003cac:	2301      	movs	r3, #1
 8003cae:	4652      	mov	r2, sl
 8003cb0:	4641      	mov	r1, r8
 8003cb2:	4638      	mov	r0, r7
 8003cb4:	47c8      	blx	r9
 8003cb6:	3001      	adds	r0, #1
 8003cb8:	d103      	bne.n	8003cc2 <_printf_common+0xb6>
 8003cba:	f04f 30ff 	mov.w	r0, #4294967295
 8003cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003cc2:	3501      	adds	r5, #1
 8003cc4:	e7c1      	b.n	8003c4a <_printf_common+0x3e>
 8003cc6:	2030      	movs	r0, #48	@ 0x30
 8003cc8:	18e1      	adds	r1, r4, r3
 8003cca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003cce:	1c5a      	adds	r2, r3, #1
 8003cd0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003cd4:	4422      	add	r2, r4
 8003cd6:	3302      	adds	r3, #2
 8003cd8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003cdc:	e7c2      	b.n	8003c64 <_printf_common+0x58>
 8003cde:	2301      	movs	r3, #1
 8003ce0:	4622      	mov	r2, r4
 8003ce2:	4641      	mov	r1, r8
 8003ce4:	4638      	mov	r0, r7
 8003ce6:	47c8      	blx	r9
 8003ce8:	3001      	adds	r0, #1
 8003cea:	d0e6      	beq.n	8003cba <_printf_common+0xae>
 8003cec:	3601      	adds	r6, #1
 8003cee:	e7d9      	b.n	8003ca4 <_printf_common+0x98>

08003cf0 <_printf_i>:
 8003cf0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003cf4:	7e0f      	ldrb	r7, [r1, #24]
 8003cf6:	4691      	mov	r9, r2
 8003cf8:	2f78      	cmp	r7, #120	@ 0x78
 8003cfa:	4680      	mov	r8, r0
 8003cfc:	460c      	mov	r4, r1
 8003cfe:	469a      	mov	sl, r3
 8003d00:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003d02:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003d06:	d807      	bhi.n	8003d18 <_printf_i+0x28>
 8003d08:	2f62      	cmp	r7, #98	@ 0x62
 8003d0a:	d80a      	bhi.n	8003d22 <_printf_i+0x32>
 8003d0c:	2f00      	cmp	r7, #0
 8003d0e:	f000 80d1 	beq.w	8003eb4 <_printf_i+0x1c4>
 8003d12:	2f58      	cmp	r7, #88	@ 0x58
 8003d14:	f000 80b8 	beq.w	8003e88 <_printf_i+0x198>
 8003d18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003d1c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003d20:	e03a      	b.n	8003d98 <_printf_i+0xa8>
 8003d22:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003d26:	2b15      	cmp	r3, #21
 8003d28:	d8f6      	bhi.n	8003d18 <_printf_i+0x28>
 8003d2a:	a101      	add	r1, pc, #4	@ (adr r1, 8003d30 <_printf_i+0x40>)
 8003d2c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003d30:	08003d89 	.word	0x08003d89
 8003d34:	08003d9d 	.word	0x08003d9d
 8003d38:	08003d19 	.word	0x08003d19
 8003d3c:	08003d19 	.word	0x08003d19
 8003d40:	08003d19 	.word	0x08003d19
 8003d44:	08003d19 	.word	0x08003d19
 8003d48:	08003d9d 	.word	0x08003d9d
 8003d4c:	08003d19 	.word	0x08003d19
 8003d50:	08003d19 	.word	0x08003d19
 8003d54:	08003d19 	.word	0x08003d19
 8003d58:	08003d19 	.word	0x08003d19
 8003d5c:	08003e9b 	.word	0x08003e9b
 8003d60:	08003dc7 	.word	0x08003dc7
 8003d64:	08003e55 	.word	0x08003e55
 8003d68:	08003d19 	.word	0x08003d19
 8003d6c:	08003d19 	.word	0x08003d19
 8003d70:	08003ebd 	.word	0x08003ebd
 8003d74:	08003d19 	.word	0x08003d19
 8003d78:	08003dc7 	.word	0x08003dc7
 8003d7c:	08003d19 	.word	0x08003d19
 8003d80:	08003d19 	.word	0x08003d19
 8003d84:	08003e5d 	.word	0x08003e5d
 8003d88:	6833      	ldr	r3, [r6, #0]
 8003d8a:	1d1a      	adds	r2, r3, #4
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	6032      	str	r2, [r6, #0]
 8003d90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003d94:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e09c      	b.n	8003ed6 <_printf_i+0x1e6>
 8003d9c:	6833      	ldr	r3, [r6, #0]
 8003d9e:	6820      	ldr	r0, [r4, #0]
 8003da0:	1d19      	adds	r1, r3, #4
 8003da2:	6031      	str	r1, [r6, #0]
 8003da4:	0606      	lsls	r6, r0, #24
 8003da6:	d501      	bpl.n	8003dac <_printf_i+0xbc>
 8003da8:	681d      	ldr	r5, [r3, #0]
 8003daa:	e003      	b.n	8003db4 <_printf_i+0xc4>
 8003dac:	0645      	lsls	r5, r0, #25
 8003dae:	d5fb      	bpl.n	8003da8 <_printf_i+0xb8>
 8003db0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003db4:	2d00      	cmp	r5, #0
 8003db6:	da03      	bge.n	8003dc0 <_printf_i+0xd0>
 8003db8:	232d      	movs	r3, #45	@ 0x2d
 8003dba:	426d      	negs	r5, r5
 8003dbc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003dc0:	230a      	movs	r3, #10
 8003dc2:	4858      	ldr	r0, [pc, #352]	@ (8003f24 <_printf_i+0x234>)
 8003dc4:	e011      	b.n	8003dea <_printf_i+0xfa>
 8003dc6:	6821      	ldr	r1, [r4, #0]
 8003dc8:	6833      	ldr	r3, [r6, #0]
 8003dca:	0608      	lsls	r0, r1, #24
 8003dcc:	f853 5b04 	ldr.w	r5, [r3], #4
 8003dd0:	d402      	bmi.n	8003dd8 <_printf_i+0xe8>
 8003dd2:	0649      	lsls	r1, r1, #25
 8003dd4:	bf48      	it	mi
 8003dd6:	b2ad      	uxthmi	r5, r5
 8003dd8:	2f6f      	cmp	r7, #111	@ 0x6f
 8003dda:	6033      	str	r3, [r6, #0]
 8003ddc:	bf14      	ite	ne
 8003dde:	230a      	movne	r3, #10
 8003de0:	2308      	moveq	r3, #8
 8003de2:	4850      	ldr	r0, [pc, #320]	@ (8003f24 <_printf_i+0x234>)
 8003de4:	2100      	movs	r1, #0
 8003de6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003dea:	6866      	ldr	r6, [r4, #4]
 8003dec:	2e00      	cmp	r6, #0
 8003dee:	60a6      	str	r6, [r4, #8]
 8003df0:	db05      	blt.n	8003dfe <_printf_i+0x10e>
 8003df2:	6821      	ldr	r1, [r4, #0]
 8003df4:	432e      	orrs	r6, r5
 8003df6:	f021 0104 	bic.w	r1, r1, #4
 8003dfa:	6021      	str	r1, [r4, #0]
 8003dfc:	d04b      	beq.n	8003e96 <_printf_i+0x1a6>
 8003dfe:	4616      	mov	r6, r2
 8003e00:	fbb5 f1f3 	udiv	r1, r5, r3
 8003e04:	fb03 5711 	mls	r7, r3, r1, r5
 8003e08:	5dc7      	ldrb	r7, [r0, r7]
 8003e0a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003e0e:	462f      	mov	r7, r5
 8003e10:	42bb      	cmp	r3, r7
 8003e12:	460d      	mov	r5, r1
 8003e14:	d9f4      	bls.n	8003e00 <_printf_i+0x110>
 8003e16:	2b08      	cmp	r3, #8
 8003e18:	d10b      	bne.n	8003e32 <_printf_i+0x142>
 8003e1a:	6823      	ldr	r3, [r4, #0]
 8003e1c:	07df      	lsls	r7, r3, #31
 8003e1e:	d508      	bpl.n	8003e32 <_printf_i+0x142>
 8003e20:	6923      	ldr	r3, [r4, #16]
 8003e22:	6861      	ldr	r1, [r4, #4]
 8003e24:	4299      	cmp	r1, r3
 8003e26:	bfde      	ittt	le
 8003e28:	2330      	movle	r3, #48	@ 0x30
 8003e2a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003e2e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003e32:	1b92      	subs	r2, r2, r6
 8003e34:	6122      	str	r2, [r4, #16]
 8003e36:	464b      	mov	r3, r9
 8003e38:	4621      	mov	r1, r4
 8003e3a:	4640      	mov	r0, r8
 8003e3c:	f8cd a000 	str.w	sl, [sp]
 8003e40:	aa03      	add	r2, sp, #12
 8003e42:	f7ff fee3 	bl	8003c0c <_printf_common>
 8003e46:	3001      	adds	r0, #1
 8003e48:	d14a      	bne.n	8003ee0 <_printf_i+0x1f0>
 8003e4a:	f04f 30ff 	mov.w	r0, #4294967295
 8003e4e:	b004      	add	sp, #16
 8003e50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e54:	6823      	ldr	r3, [r4, #0]
 8003e56:	f043 0320 	orr.w	r3, r3, #32
 8003e5a:	6023      	str	r3, [r4, #0]
 8003e5c:	2778      	movs	r7, #120	@ 0x78
 8003e5e:	4832      	ldr	r0, [pc, #200]	@ (8003f28 <_printf_i+0x238>)
 8003e60:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003e64:	6823      	ldr	r3, [r4, #0]
 8003e66:	6831      	ldr	r1, [r6, #0]
 8003e68:	061f      	lsls	r7, r3, #24
 8003e6a:	f851 5b04 	ldr.w	r5, [r1], #4
 8003e6e:	d402      	bmi.n	8003e76 <_printf_i+0x186>
 8003e70:	065f      	lsls	r7, r3, #25
 8003e72:	bf48      	it	mi
 8003e74:	b2ad      	uxthmi	r5, r5
 8003e76:	6031      	str	r1, [r6, #0]
 8003e78:	07d9      	lsls	r1, r3, #31
 8003e7a:	bf44      	itt	mi
 8003e7c:	f043 0320 	orrmi.w	r3, r3, #32
 8003e80:	6023      	strmi	r3, [r4, #0]
 8003e82:	b11d      	cbz	r5, 8003e8c <_printf_i+0x19c>
 8003e84:	2310      	movs	r3, #16
 8003e86:	e7ad      	b.n	8003de4 <_printf_i+0xf4>
 8003e88:	4826      	ldr	r0, [pc, #152]	@ (8003f24 <_printf_i+0x234>)
 8003e8a:	e7e9      	b.n	8003e60 <_printf_i+0x170>
 8003e8c:	6823      	ldr	r3, [r4, #0]
 8003e8e:	f023 0320 	bic.w	r3, r3, #32
 8003e92:	6023      	str	r3, [r4, #0]
 8003e94:	e7f6      	b.n	8003e84 <_printf_i+0x194>
 8003e96:	4616      	mov	r6, r2
 8003e98:	e7bd      	b.n	8003e16 <_printf_i+0x126>
 8003e9a:	6833      	ldr	r3, [r6, #0]
 8003e9c:	6825      	ldr	r5, [r4, #0]
 8003e9e:	1d18      	adds	r0, r3, #4
 8003ea0:	6961      	ldr	r1, [r4, #20]
 8003ea2:	6030      	str	r0, [r6, #0]
 8003ea4:	062e      	lsls	r6, r5, #24
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	d501      	bpl.n	8003eae <_printf_i+0x1be>
 8003eaa:	6019      	str	r1, [r3, #0]
 8003eac:	e002      	b.n	8003eb4 <_printf_i+0x1c4>
 8003eae:	0668      	lsls	r0, r5, #25
 8003eb0:	d5fb      	bpl.n	8003eaa <_printf_i+0x1ba>
 8003eb2:	8019      	strh	r1, [r3, #0]
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	4616      	mov	r6, r2
 8003eb8:	6123      	str	r3, [r4, #16]
 8003eba:	e7bc      	b.n	8003e36 <_printf_i+0x146>
 8003ebc:	6833      	ldr	r3, [r6, #0]
 8003ebe:	2100      	movs	r1, #0
 8003ec0:	1d1a      	adds	r2, r3, #4
 8003ec2:	6032      	str	r2, [r6, #0]
 8003ec4:	681e      	ldr	r6, [r3, #0]
 8003ec6:	6862      	ldr	r2, [r4, #4]
 8003ec8:	4630      	mov	r0, r6
 8003eca:	f000 f97d 	bl	80041c8 <memchr>
 8003ece:	b108      	cbz	r0, 8003ed4 <_printf_i+0x1e4>
 8003ed0:	1b80      	subs	r0, r0, r6
 8003ed2:	6060      	str	r0, [r4, #4]
 8003ed4:	6863      	ldr	r3, [r4, #4]
 8003ed6:	6123      	str	r3, [r4, #16]
 8003ed8:	2300      	movs	r3, #0
 8003eda:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003ede:	e7aa      	b.n	8003e36 <_printf_i+0x146>
 8003ee0:	4632      	mov	r2, r6
 8003ee2:	4649      	mov	r1, r9
 8003ee4:	4640      	mov	r0, r8
 8003ee6:	6923      	ldr	r3, [r4, #16]
 8003ee8:	47d0      	blx	sl
 8003eea:	3001      	adds	r0, #1
 8003eec:	d0ad      	beq.n	8003e4a <_printf_i+0x15a>
 8003eee:	6823      	ldr	r3, [r4, #0]
 8003ef0:	079b      	lsls	r3, r3, #30
 8003ef2:	d413      	bmi.n	8003f1c <_printf_i+0x22c>
 8003ef4:	68e0      	ldr	r0, [r4, #12]
 8003ef6:	9b03      	ldr	r3, [sp, #12]
 8003ef8:	4298      	cmp	r0, r3
 8003efa:	bfb8      	it	lt
 8003efc:	4618      	movlt	r0, r3
 8003efe:	e7a6      	b.n	8003e4e <_printf_i+0x15e>
 8003f00:	2301      	movs	r3, #1
 8003f02:	4632      	mov	r2, r6
 8003f04:	4649      	mov	r1, r9
 8003f06:	4640      	mov	r0, r8
 8003f08:	47d0      	blx	sl
 8003f0a:	3001      	adds	r0, #1
 8003f0c:	d09d      	beq.n	8003e4a <_printf_i+0x15a>
 8003f0e:	3501      	adds	r5, #1
 8003f10:	68e3      	ldr	r3, [r4, #12]
 8003f12:	9903      	ldr	r1, [sp, #12]
 8003f14:	1a5b      	subs	r3, r3, r1
 8003f16:	42ab      	cmp	r3, r5
 8003f18:	dcf2      	bgt.n	8003f00 <_printf_i+0x210>
 8003f1a:	e7eb      	b.n	8003ef4 <_printf_i+0x204>
 8003f1c:	2500      	movs	r5, #0
 8003f1e:	f104 0619 	add.w	r6, r4, #25
 8003f22:	e7f5      	b.n	8003f10 <_printf_i+0x220>
 8003f24:	080043b2 	.word	0x080043b2
 8003f28:	080043c3 	.word	0x080043c3

08003f2c <__sflush_r>:
 8003f2c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f32:	0716      	lsls	r6, r2, #28
 8003f34:	4605      	mov	r5, r0
 8003f36:	460c      	mov	r4, r1
 8003f38:	d454      	bmi.n	8003fe4 <__sflush_r+0xb8>
 8003f3a:	684b      	ldr	r3, [r1, #4]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	dc02      	bgt.n	8003f46 <__sflush_r+0x1a>
 8003f40:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	dd48      	ble.n	8003fd8 <__sflush_r+0xac>
 8003f46:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003f48:	2e00      	cmp	r6, #0
 8003f4a:	d045      	beq.n	8003fd8 <__sflush_r+0xac>
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003f52:	682f      	ldr	r7, [r5, #0]
 8003f54:	6a21      	ldr	r1, [r4, #32]
 8003f56:	602b      	str	r3, [r5, #0]
 8003f58:	d030      	beq.n	8003fbc <__sflush_r+0x90>
 8003f5a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003f5c:	89a3      	ldrh	r3, [r4, #12]
 8003f5e:	0759      	lsls	r1, r3, #29
 8003f60:	d505      	bpl.n	8003f6e <__sflush_r+0x42>
 8003f62:	6863      	ldr	r3, [r4, #4]
 8003f64:	1ad2      	subs	r2, r2, r3
 8003f66:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003f68:	b10b      	cbz	r3, 8003f6e <__sflush_r+0x42>
 8003f6a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003f6c:	1ad2      	subs	r2, r2, r3
 8003f6e:	2300      	movs	r3, #0
 8003f70:	4628      	mov	r0, r5
 8003f72:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003f74:	6a21      	ldr	r1, [r4, #32]
 8003f76:	47b0      	blx	r6
 8003f78:	1c43      	adds	r3, r0, #1
 8003f7a:	89a3      	ldrh	r3, [r4, #12]
 8003f7c:	d106      	bne.n	8003f8c <__sflush_r+0x60>
 8003f7e:	6829      	ldr	r1, [r5, #0]
 8003f80:	291d      	cmp	r1, #29
 8003f82:	d82b      	bhi.n	8003fdc <__sflush_r+0xb0>
 8003f84:	4a28      	ldr	r2, [pc, #160]	@ (8004028 <__sflush_r+0xfc>)
 8003f86:	40ca      	lsrs	r2, r1
 8003f88:	07d6      	lsls	r6, r2, #31
 8003f8a:	d527      	bpl.n	8003fdc <__sflush_r+0xb0>
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	6062      	str	r2, [r4, #4]
 8003f90:	6922      	ldr	r2, [r4, #16]
 8003f92:	04d9      	lsls	r1, r3, #19
 8003f94:	6022      	str	r2, [r4, #0]
 8003f96:	d504      	bpl.n	8003fa2 <__sflush_r+0x76>
 8003f98:	1c42      	adds	r2, r0, #1
 8003f9a:	d101      	bne.n	8003fa0 <__sflush_r+0x74>
 8003f9c:	682b      	ldr	r3, [r5, #0]
 8003f9e:	b903      	cbnz	r3, 8003fa2 <__sflush_r+0x76>
 8003fa0:	6560      	str	r0, [r4, #84]	@ 0x54
 8003fa2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003fa4:	602f      	str	r7, [r5, #0]
 8003fa6:	b1b9      	cbz	r1, 8003fd8 <__sflush_r+0xac>
 8003fa8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003fac:	4299      	cmp	r1, r3
 8003fae:	d002      	beq.n	8003fb6 <__sflush_r+0x8a>
 8003fb0:	4628      	mov	r0, r5
 8003fb2:	f7ff fbed 	bl	8003790 <_free_r>
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	6363      	str	r3, [r4, #52]	@ 0x34
 8003fba:	e00d      	b.n	8003fd8 <__sflush_r+0xac>
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	4628      	mov	r0, r5
 8003fc0:	47b0      	blx	r6
 8003fc2:	4602      	mov	r2, r0
 8003fc4:	1c50      	adds	r0, r2, #1
 8003fc6:	d1c9      	bne.n	8003f5c <__sflush_r+0x30>
 8003fc8:	682b      	ldr	r3, [r5, #0]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d0c6      	beq.n	8003f5c <__sflush_r+0x30>
 8003fce:	2b1d      	cmp	r3, #29
 8003fd0:	d001      	beq.n	8003fd6 <__sflush_r+0xaa>
 8003fd2:	2b16      	cmp	r3, #22
 8003fd4:	d11d      	bne.n	8004012 <__sflush_r+0xe6>
 8003fd6:	602f      	str	r7, [r5, #0]
 8003fd8:	2000      	movs	r0, #0
 8003fda:	e021      	b.n	8004020 <__sflush_r+0xf4>
 8003fdc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003fe0:	b21b      	sxth	r3, r3
 8003fe2:	e01a      	b.n	800401a <__sflush_r+0xee>
 8003fe4:	690f      	ldr	r7, [r1, #16]
 8003fe6:	2f00      	cmp	r7, #0
 8003fe8:	d0f6      	beq.n	8003fd8 <__sflush_r+0xac>
 8003fea:	0793      	lsls	r3, r2, #30
 8003fec:	bf18      	it	ne
 8003fee:	2300      	movne	r3, #0
 8003ff0:	680e      	ldr	r6, [r1, #0]
 8003ff2:	bf08      	it	eq
 8003ff4:	694b      	ldreq	r3, [r1, #20]
 8003ff6:	1bf6      	subs	r6, r6, r7
 8003ff8:	600f      	str	r7, [r1, #0]
 8003ffa:	608b      	str	r3, [r1, #8]
 8003ffc:	2e00      	cmp	r6, #0
 8003ffe:	ddeb      	ble.n	8003fd8 <__sflush_r+0xac>
 8004000:	4633      	mov	r3, r6
 8004002:	463a      	mov	r2, r7
 8004004:	4628      	mov	r0, r5
 8004006:	6a21      	ldr	r1, [r4, #32]
 8004008:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800400c:	47e0      	blx	ip
 800400e:	2800      	cmp	r0, #0
 8004010:	dc07      	bgt.n	8004022 <__sflush_r+0xf6>
 8004012:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004016:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800401a:	f04f 30ff 	mov.w	r0, #4294967295
 800401e:	81a3      	strh	r3, [r4, #12]
 8004020:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004022:	4407      	add	r7, r0
 8004024:	1a36      	subs	r6, r6, r0
 8004026:	e7e9      	b.n	8003ffc <__sflush_r+0xd0>
 8004028:	20400001 	.word	0x20400001

0800402c <_fflush_r>:
 800402c:	b538      	push	{r3, r4, r5, lr}
 800402e:	690b      	ldr	r3, [r1, #16]
 8004030:	4605      	mov	r5, r0
 8004032:	460c      	mov	r4, r1
 8004034:	b913      	cbnz	r3, 800403c <_fflush_r+0x10>
 8004036:	2500      	movs	r5, #0
 8004038:	4628      	mov	r0, r5
 800403a:	bd38      	pop	{r3, r4, r5, pc}
 800403c:	b118      	cbz	r0, 8004046 <_fflush_r+0x1a>
 800403e:	6a03      	ldr	r3, [r0, #32]
 8004040:	b90b      	cbnz	r3, 8004046 <_fflush_r+0x1a>
 8004042:	f7ff f8d9 	bl	80031f8 <__sinit>
 8004046:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d0f3      	beq.n	8004036 <_fflush_r+0xa>
 800404e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004050:	07d0      	lsls	r0, r2, #31
 8004052:	d404      	bmi.n	800405e <_fflush_r+0x32>
 8004054:	0599      	lsls	r1, r3, #22
 8004056:	d402      	bmi.n	800405e <_fflush_r+0x32>
 8004058:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800405a:	f7ff fb78 	bl	800374e <__retarget_lock_acquire_recursive>
 800405e:	4628      	mov	r0, r5
 8004060:	4621      	mov	r1, r4
 8004062:	f7ff ff63 	bl	8003f2c <__sflush_r>
 8004066:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004068:	4605      	mov	r5, r0
 800406a:	07da      	lsls	r2, r3, #31
 800406c:	d4e4      	bmi.n	8004038 <_fflush_r+0xc>
 800406e:	89a3      	ldrh	r3, [r4, #12]
 8004070:	059b      	lsls	r3, r3, #22
 8004072:	d4e1      	bmi.n	8004038 <_fflush_r+0xc>
 8004074:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004076:	f7ff fb6b 	bl	8003750 <__retarget_lock_release_recursive>
 800407a:	e7dd      	b.n	8004038 <_fflush_r+0xc>

0800407c <fiprintf>:
 800407c:	b40e      	push	{r1, r2, r3}
 800407e:	b503      	push	{r0, r1, lr}
 8004080:	4601      	mov	r1, r0
 8004082:	ab03      	add	r3, sp, #12
 8004084:	4805      	ldr	r0, [pc, #20]	@ (800409c <fiprintf+0x20>)
 8004086:	f853 2b04 	ldr.w	r2, [r3], #4
 800408a:	6800      	ldr	r0, [r0, #0]
 800408c:	9301      	str	r3, [sp, #4]
 800408e:	f7ff fca5 	bl	80039dc <_vfiprintf_r>
 8004092:	b002      	add	sp, #8
 8004094:	f85d eb04 	ldr.w	lr, [sp], #4
 8004098:	b003      	add	sp, #12
 800409a:	4770      	bx	lr
 800409c:	2000001c 	.word	0x2000001c

080040a0 <__swhatbuf_r>:
 80040a0:	b570      	push	{r4, r5, r6, lr}
 80040a2:	460c      	mov	r4, r1
 80040a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040a8:	4615      	mov	r5, r2
 80040aa:	2900      	cmp	r1, #0
 80040ac:	461e      	mov	r6, r3
 80040ae:	b096      	sub	sp, #88	@ 0x58
 80040b0:	da0c      	bge.n	80040cc <__swhatbuf_r+0x2c>
 80040b2:	89a3      	ldrh	r3, [r4, #12]
 80040b4:	2100      	movs	r1, #0
 80040b6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80040ba:	bf14      	ite	ne
 80040bc:	2340      	movne	r3, #64	@ 0x40
 80040be:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80040c2:	2000      	movs	r0, #0
 80040c4:	6031      	str	r1, [r6, #0]
 80040c6:	602b      	str	r3, [r5, #0]
 80040c8:	b016      	add	sp, #88	@ 0x58
 80040ca:	bd70      	pop	{r4, r5, r6, pc}
 80040cc:	466a      	mov	r2, sp
 80040ce:	f000 f849 	bl	8004164 <_fstat_r>
 80040d2:	2800      	cmp	r0, #0
 80040d4:	dbed      	blt.n	80040b2 <__swhatbuf_r+0x12>
 80040d6:	9901      	ldr	r1, [sp, #4]
 80040d8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80040dc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80040e0:	4259      	negs	r1, r3
 80040e2:	4159      	adcs	r1, r3
 80040e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80040e8:	e7eb      	b.n	80040c2 <__swhatbuf_r+0x22>

080040ea <__smakebuf_r>:
 80040ea:	898b      	ldrh	r3, [r1, #12]
 80040ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80040ee:	079d      	lsls	r5, r3, #30
 80040f0:	4606      	mov	r6, r0
 80040f2:	460c      	mov	r4, r1
 80040f4:	d507      	bpl.n	8004106 <__smakebuf_r+0x1c>
 80040f6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80040fa:	6023      	str	r3, [r4, #0]
 80040fc:	6123      	str	r3, [r4, #16]
 80040fe:	2301      	movs	r3, #1
 8004100:	6163      	str	r3, [r4, #20]
 8004102:	b003      	add	sp, #12
 8004104:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004106:	466a      	mov	r2, sp
 8004108:	ab01      	add	r3, sp, #4
 800410a:	f7ff ffc9 	bl	80040a0 <__swhatbuf_r>
 800410e:	9f00      	ldr	r7, [sp, #0]
 8004110:	4605      	mov	r5, r0
 8004112:	4639      	mov	r1, r7
 8004114:	4630      	mov	r0, r6
 8004116:	f7ff fbad 	bl	8003874 <_malloc_r>
 800411a:	b948      	cbnz	r0, 8004130 <__smakebuf_r+0x46>
 800411c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004120:	059a      	lsls	r2, r3, #22
 8004122:	d4ee      	bmi.n	8004102 <__smakebuf_r+0x18>
 8004124:	f023 0303 	bic.w	r3, r3, #3
 8004128:	f043 0302 	orr.w	r3, r3, #2
 800412c:	81a3      	strh	r3, [r4, #12]
 800412e:	e7e2      	b.n	80040f6 <__smakebuf_r+0xc>
 8004130:	89a3      	ldrh	r3, [r4, #12]
 8004132:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004136:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800413a:	81a3      	strh	r3, [r4, #12]
 800413c:	9b01      	ldr	r3, [sp, #4]
 800413e:	6020      	str	r0, [r4, #0]
 8004140:	b15b      	cbz	r3, 800415a <__smakebuf_r+0x70>
 8004142:	4630      	mov	r0, r6
 8004144:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004148:	f000 f81e 	bl	8004188 <_isatty_r>
 800414c:	b128      	cbz	r0, 800415a <__smakebuf_r+0x70>
 800414e:	89a3      	ldrh	r3, [r4, #12]
 8004150:	f023 0303 	bic.w	r3, r3, #3
 8004154:	f043 0301 	orr.w	r3, r3, #1
 8004158:	81a3      	strh	r3, [r4, #12]
 800415a:	89a3      	ldrh	r3, [r4, #12]
 800415c:	431d      	orrs	r5, r3
 800415e:	81a5      	strh	r5, [r4, #12]
 8004160:	e7cf      	b.n	8004102 <__smakebuf_r+0x18>
	...

08004164 <_fstat_r>:
 8004164:	b538      	push	{r3, r4, r5, lr}
 8004166:	2300      	movs	r3, #0
 8004168:	4d06      	ldr	r5, [pc, #24]	@ (8004184 <_fstat_r+0x20>)
 800416a:	4604      	mov	r4, r0
 800416c:	4608      	mov	r0, r1
 800416e:	4611      	mov	r1, r2
 8004170:	602b      	str	r3, [r5, #0]
 8004172:	f7fc fc55 	bl	8000a20 <_fstat>
 8004176:	1c43      	adds	r3, r0, #1
 8004178:	d102      	bne.n	8004180 <_fstat_r+0x1c>
 800417a:	682b      	ldr	r3, [r5, #0]
 800417c:	b103      	cbz	r3, 8004180 <_fstat_r+0x1c>
 800417e:	6023      	str	r3, [r4, #0]
 8004180:	bd38      	pop	{r3, r4, r5, pc}
 8004182:	bf00      	nop
 8004184:	200002f8 	.word	0x200002f8

08004188 <_isatty_r>:
 8004188:	b538      	push	{r3, r4, r5, lr}
 800418a:	2300      	movs	r3, #0
 800418c:	4d05      	ldr	r5, [pc, #20]	@ (80041a4 <_isatty_r+0x1c>)
 800418e:	4604      	mov	r4, r0
 8004190:	4608      	mov	r0, r1
 8004192:	602b      	str	r3, [r5, #0]
 8004194:	f7fc fc53 	bl	8000a3e <_isatty>
 8004198:	1c43      	adds	r3, r0, #1
 800419a:	d102      	bne.n	80041a2 <_isatty_r+0x1a>
 800419c:	682b      	ldr	r3, [r5, #0]
 800419e:	b103      	cbz	r3, 80041a2 <_isatty_r+0x1a>
 80041a0:	6023      	str	r3, [r4, #0]
 80041a2:	bd38      	pop	{r3, r4, r5, pc}
 80041a4:	200002f8 	.word	0x200002f8

080041a8 <_sbrk_r>:
 80041a8:	b538      	push	{r3, r4, r5, lr}
 80041aa:	2300      	movs	r3, #0
 80041ac:	4d05      	ldr	r5, [pc, #20]	@ (80041c4 <_sbrk_r+0x1c>)
 80041ae:	4604      	mov	r4, r0
 80041b0:	4608      	mov	r0, r1
 80041b2:	602b      	str	r3, [r5, #0]
 80041b4:	f7fc fc5a 	bl	8000a6c <_sbrk>
 80041b8:	1c43      	adds	r3, r0, #1
 80041ba:	d102      	bne.n	80041c2 <_sbrk_r+0x1a>
 80041bc:	682b      	ldr	r3, [r5, #0]
 80041be:	b103      	cbz	r3, 80041c2 <_sbrk_r+0x1a>
 80041c0:	6023      	str	r3, [r4, #0]
 80041c2:	bd38      	pop	{r3, r4, r5, pc}
 80041c4:	200002f8 	.word	0x200002f8

080041c8 <memchr>:
 80041c8:	4603      	mov	r3, r0
 80041ca:	b510      	push	{r4, lr}
 80041cc:	b2c9      	uxtb	r1, r1
 80041ce:	4402      	add	r2, r0
 80041d0:	4293      	cmp	r3, r2
 80041d2:	4618      	mov	r0, r3
 80041d4:	d101      	bne.n	80041da <memchr+0x12>
 80041d6:	2000      	movs	r0, #0
 80041d8:	e003      	b.n	80041e2 <memchr+0x1a>
 80041da:	7804      	ldrb	r4, [r0, #0]
 80041dc:	3301      	adds	r3, #1
 80041de:	428c      	cmp	r4, r1
 80041e0:	d1f6      	bne.n	80041d0 <memchr+0x8>
 80041e2:	bd10      	pop	{r4, pc}

080041e4 <abort>:
 80041e4:	2006      	movs	r0, #6
 80041e6:	b508      	push	{r3, lr}
 80041e8:	f000 f82c 	bl	8004244 <raise>
 80041ec:	2001      	movs	r0, #1
 80041ee:	f7fc fbe4 	bl	80009ba <_exit>

080041f2 <_raise_r>:
 80041f2:	291f      	cmp	r1, #31
 80041f4:	b538      	push	{r3, r4, r5, lr}
 80041f6:	4605      	mov	r5, r0
 80041f8:	460c      	mov	r4, r1
 80041fa:	d904      	bls.n	8004206 <_raise_r+0x14>
 80041fc:	2316      	movs	r3, #22
 80041fe:	6003      	str	r3, [r0, #0]
 8004200:	f04f 30ff 	mov.w	r0, #4294967295
 8004204:	bd38      	pop	{r3, r4, r5, pc}
 8004206:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8004208:	b112      	cbz	r2, 8004210 <_raise_r+0x1e>
 800420a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800420e:	b94b      	cbnz	r3, 8004224 <_raise_r+0x32>
 8004210:	4628      	mov	r0, r5
 8004212:	f000 f831 	bl	8004278 <_getpid_r>
 8004216:	4622      	mov	r2, r4
 8004218:	4601      	mov	r1, r0
 800421a:	4628      	mov	r0, r5
 800421c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004220:	f000 b818 	b.w	8004254 <_kill_r>
 8004224:	2b01      	cmp	r3, #1
 8004226:	d00a      	beq.n	800423e <_raise_r+0x4c>
 8004228:	1c59      	adds	r1, r3, #1
 800422a:	d103      	bne.n	8004234 <_raise_r+0x42>
 800422c:	2316      	movs	r3, #22
 800422e:	6003      	str	r3, [r0, #0]
 8004230:	2001      	movs	r0, #1
 8004232:	e7e7      	b.n	8004204 <_raise_r+0x12>
 8004234:	2100      	movs	r1, #0
 8004236:	4620      	mov	r0, r4
 8004238:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800423c:	4798      	blx	r3
 800423e:	2000      	movs	r0, #0
 8004240:	e7e0      	b.n	8004204 <_raise_r+0x12>
	...

08004244 <raise>:
 8004244:	4b02      	ldr	r3, [pc, #8]	@ (8004250 <raise+0xc>)
 8004246:	4601      	mov	r1, r0
 8004248:	6818      	ldr	r0, [r3, #0]
 800424a:	f7ff bfd2 	b.w	80041f2 <_raise_r>
 800424e:	bf00      	nop
 8004250:	2000001c 	.word	0x2000001c

08004254 <_kill_r>:
 8004254:	b538      	push	{r3, r4, r5, lr}
 8004256:	2300      	movs	r3, #0
 8004258:	4d06      	ldr	r5, [pc, #24]	@ (8004274 <_kill_r+0x20>)
 800425a:	4604      	mov	r4, r0
 800425c:	4608      	mov	r0, r1
 800425e:	4611      	mov	r1, r2
 8004260:	602b      	str	r3, [r5, #0]
 8004262:	f7fc fb9a 	bl	800099a <_kill>
 8004266:	1c43      	adds	r3, r0, #1
 8004268:	d102      	bne.n	8004270 <_kill_r+0x1c>
 800426a:	682b      	ldr	r3, [r5, #0]
 800426c:	b103      	cbz	r3, 8004270 <_kill_r+0x1c>
 800426e:	6023      	str	r3, [r4, #0]
 8004270:	bd38      	pop	{r3, r4, r5, pc}
 8004272:	bf00      	nop
 8004274:	200002f8 	.word	0x200002f8

08004278 <_getpid_r>:
 8004278:	f7fc bb88 	b.w	800098c <_getpid>

0800427c <_init>:
 800427c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800427e:	bf00      	nop
 8004280:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004282:	bc08      	pop	{r3}
 8004284:	469e      	mov	lr, r3
 8004286:	4770      	bx	lr

08004288 <_fini>:
 8004288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800428a:	bf00      	nop
 800428c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800428e:	bc08      	pop	{r3}
 8004290:	469e      	mov	lr, r3
 8004292:	4770      	bx	lr
