
---------- Begin Simulation Statistics ----------
final_tick                                 8721286500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  50673                       # Simulator instruction rate (inst/s)
host_mem_usage                                 812472                       # Number of bytes of host memory used
host_op_rate                                    96143                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   197.34                       # Real time elapsed on the host
host_tick_rate                               44193661                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      18973114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008721                       # Number of seconds simulated
sim_ticks                                  8721286500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12091355                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7346271                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      18973114                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.744257                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.744257                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    492578                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   269491                       # number of floating regfile writes
system.cpu.idleCycles                         1593331                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               340385                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2550813                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.426258                       # Inst execution rate
system.cpu.iew.exec_refs                      5038557                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1842697                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1242843                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3605301                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1541                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             29853                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2120961                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27892512                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3195860                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            517793                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              24877609                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5746                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                427935                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 288567                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                436304                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           4274                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       254605                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          85780                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  27519505                       # num instructions consuming a value
system.cpu.iew.wb_count                      24567249                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.638599                       # average fanout of values written-back
system.cpu.iew.wb_producers                  17573923                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.408465                       # insts written-back per cycle
system.cpu.iew.wb_sent                       24718300                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 35080824                       # number of integer regfile reads
system.cpu.int_regfile_writes                19653168                       # number of integer regfile writes
system.cpu.ipc                               0.573310                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.573310                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            463816      1.83%      1.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              19555614     77.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                14386      0.06%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  7038      0.03%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               19564      0.08%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3645      0.01%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                37674      0.15%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   48      0.00%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                22898      0.09%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               62386      0.25%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4145      0.02%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              13      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             105      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               5      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             19      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3179929     12.52%     92.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1698980      6.69%     98.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          124087      0.49%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         200954      0.79%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25395402                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  528248                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1026389                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       475330                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             789114                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      353721                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013929                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  283492     80.15%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    786      0.22%     80.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    211      0.06%     80.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   160      0.05%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   47      0.01%     80.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     80.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     80.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     80.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     80.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     80.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  18396      5.20%     85.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 19242      5.44%     91.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             23016      6.51%     97.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             8369      2.37%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               24757059                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           66013890                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     24091919                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          36026760                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27886889                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25395402                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5623                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         8919398                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             46511                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           3629                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     10516907                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      15849243                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.602310                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.231778                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8807399     55.57%     55.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1276511      8.05%     63.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1217246      7.68%     71.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1186889      7.49%     78.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1038932      6.56%     85.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              855900      5.40%     90.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              787394      4.97%     95.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              467636      2.95%     98.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              211336      1.33%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15849243                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.455943                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            161810                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           214863                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3605301                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2120961                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10988525                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         17442574                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          133129                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   155                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        23243                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         54678                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          875                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       416240                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          157                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       833780                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            157                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3585325                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2681935                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            323748                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1527414                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1259213                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             82.440844                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  196668                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                346                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          234586                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              55826                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           178760                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        35045                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         8832099                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1994                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            280970                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     14539262                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.304957                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.268892                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         9096648     62.57%     62.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1552902     10.68%     73.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          806894      5.55%     78.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1140782      7.85%     86.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          473520      3.26%     89.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          251907      1.73%     91.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          178478      1.23%     92.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          145453      1.00%     93.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          892678      6.14%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     14539262                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               18973114                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3761635                       # Number of memory references committed
system.cpu.commit.loads                       2352569                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1248                       # Number of memory barriers committed
system.cpu.commit.branches                    2110701                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     286904                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18664119                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                126115                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       187266      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14879156     78.42%     79.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        13634      0.07%     79.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         5943      0.03%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        13813      0.07%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2738      0.01%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        29670      0.16%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        19868      0.10%     79.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        57798      0.30%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1415      0.01%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           44      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2315698     12.21%     92.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1302185      6.86%     99.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        36871      0.19%     99.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       106881      0.56%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18973114                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        892678                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      4220744                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4220744                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4239307                       # number of overall hits
system.cpu.dcache.overall_hits::total         4239307                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       147942                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         147942                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       149035                       # number of overall misses
system.cpu.dcache.overall_misses::total        149035                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3837823491                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3837823491                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3837823491                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3837823491                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4368686                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4368686                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4388342                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4388342                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033864                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033864                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033962                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033962                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25941.406031                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25941.406031                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25751.155708                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25751.155708                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        50391                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           89                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1170                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    43.069231                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    12.714286                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        66504                       # number of writebacks
system.cpu.dcache.writebacks::total             66504                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        55554                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55554                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        55554                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55554                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        92388                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        92388                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        93008                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        93008                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2227093491                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2227093491                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2253636991                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2253636991                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021148                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021148                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021194                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021194                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24105.874042                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24105.874042                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24230.571467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24230.571467                       # average overall mshr miss latency
system.cpu.dcache.replacements                  92341                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2834490                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2834490                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       125025                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        125025                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2872181500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2872181500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2959515                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2959515                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.042245                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.042245                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22972.857429                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22972.857429                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        54692                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        54692                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        70333                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        70333                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1296994000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1296994000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023765                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023765                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18440.760383                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18440.760383                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1386254                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1386254                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        22917                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22917                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    965641991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    965641991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016263                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016263                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42136.492167                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42136.492167                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          862                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          862                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        22055                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        22055                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    930099491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    930099491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015651                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015651                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42171.820041                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42171.820041                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        18563                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         18563                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1093                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1093                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        19656                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        19656                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.055606                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.055606                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          620                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          620                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     26543500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     26543500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.031543                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031543                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 42812.096774                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 42812.096774                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8721286500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.087857                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4332454                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             92853                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.659279                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.087857                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996265                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996265                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          319                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8869537                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8869537                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8721286500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7900262                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2949415                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4450348                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                260651                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 288567                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1236551                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 45733                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               30358373                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                194813                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     3195363                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1843179                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         18124                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1985                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8721286500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8721286500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8721286500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            8425074                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       16773125                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3585325                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1511707                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       7069754                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  666518                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 2372                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         18443                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          332                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   2647492                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                175219                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           15849243                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.018032                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.199315                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 10714886     67.61%     67.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   257145      1.62%     69.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   303493      1.91%     71.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   316847      2.00%     73.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   443508      2.80%     75.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   389546      2.46%     78.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   315296      1.99%     80.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   312103      1.97%     82.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2796419     17.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             15849243                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.205550                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.961620                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      2294837                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2294837                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2294837                       # number of overall hits
system.cpu.icache.overall_hits::total         2294837                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       352650                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         352650                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       352650                       # number of overall misses
system.cpu.icache.overall_misses::total        352650                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5381717992                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5381717992                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5381717992                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5381717992                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2647487                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2647487                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2647487                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2647487                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133202                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.133202                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133202                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.133202                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15260.791130                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15260.791130                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15260.791130                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15260.791130                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4952                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               203                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    24.394089                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       323886                       # number of writebacks
system.cpu.icache.writebacks::total            323886                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        28105                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        28105                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        28105                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        28105                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       324545                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       324545                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       324545                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       324545                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4730338994                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4730338994                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4730338994                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4730338994                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.122586                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.122586                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.122586                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.122586                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14575.294625                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14575.294625                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14575.294625                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14575.294625                       # average overall mshr miss latency
system.cpu.icache.replacements                 323886                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2294837                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2294837                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       352650                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        352650                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5381717992                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5381717992                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2647487                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2647487                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133202                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.133202                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15260.791130                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15260.791130                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        28105                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        28105                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       324545                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       324545                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4730338994                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4730338994                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.122586                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.122586                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14575.294625                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14575.294625                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8721286500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.563336                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2619381                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            324544                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.070958                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.563336                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995241                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995241                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          294                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          212                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5619518                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5619518                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8721286500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2651381                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         37253                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8721286500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8721286500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8721286500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      198309                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1252732                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1996                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                4274                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 711895                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 6044                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    882                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   8721286500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 288567                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  8092437                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1884330                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5163                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4492590                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1086156                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               29502100                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 12831                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 143495                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  12999                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 898148                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              14                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            32721669                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    72603411                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 43241532                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    580161                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21459478                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 11262187                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     104                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  91                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    687902                       # count of insts added to the skid buffer
system.cpu.rob.reads                         41398133                       # The number of ROB reads
system.cpu.rob.writes                        56928436                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18973114                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               311486                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                74298                       # number of demand (read+write) hits
system.l2.demand_hits::total                   385784                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              311486                       # number of overall hits
system.l2.overall_hits::.cpu.data               74298                       # number of overall hits
system.l2.overall_hits::total                  385784                       # number of overall hits
system.l2.demand_misses::.cpu.inst              12880                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18555                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31435                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             12880                       # number of overall misses
system.l2.overall_misses::.cpu.data             18555                       # number of overall misses
system.l2.overall_misses::total                 31435                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    944311500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1320200500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2264512000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    944311500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1320200500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2264512000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           324366                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            92853                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               417219                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          324366                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           92853                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              417219                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.039708                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.199832                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.075344                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.039708                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.199832                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.075344                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 73316.110248                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71150.660199                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72037.919516                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 73316.110248                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71150.660199                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72037.919516                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10147                       # number of writebacks
system.l2.writebacks::total                     10147                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         12880                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18555                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31435                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        12880                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18555                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            31435                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    812955750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1130809500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1943765250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    812955750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1130809500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1943765250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.039708                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.199832                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.075344                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.039708                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.199832                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.075344                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63117.682453                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 60943.654002                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61834.428185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63117.682453                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 60943.654002                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61834.428185                       # average overall mshr miss latency
system.l2.replacements                          23342                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        66504                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            66504                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        66504                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        66504                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       323754                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           323754                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       323754                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       323754                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           32                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            32                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              155                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  155                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          155                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              155                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10652                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10652                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           11290                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11290                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    782284500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     782284500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         21942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.514538                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.514538                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69290.035430                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69290.035430                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        11290                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11290                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    666881000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    666881000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.514538                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.514538                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59068.290523                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59068.290523                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         311486                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             311486                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        12880                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12880                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    944311500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    944311500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       324366                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         324366                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.039708                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.039708                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 73316.110248                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73316.110248                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        12880                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12880                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    812955750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    812955750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.039708                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.039708                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63117.682453                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63117.682453                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         63646                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             63646                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7265                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7265                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    537916000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    537916000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        70911                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         70911                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.102452                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.102452                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74042.119752                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74042.119752                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7265                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7265                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    463928500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    463928500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.102452                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.102452                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63858.017894                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63858.017894                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8721286500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7938.390726                       # Cycle average of tags in use
system.l2.tags.total_refs                      833416                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     31534                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     26.429124                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.828857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3694.482122                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4224.079747                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.450987                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.515635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.969042                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          239                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2356                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5581                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6699118                       # Number of tag accesses
system.l2.tags.data_accesses                  6699118                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8721286500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     10147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     12880.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001051294500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          609                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          609                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               74294                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9520                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       31435                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10147                       # Number of write requests accepted
system.mem_ctrls.readBursts                     31435                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10147                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     47                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.07                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 31435                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10147                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          609                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.495895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.773416                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    250.269822                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           605     99.34%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.49%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           609                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          609                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.617406                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.590477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.964719                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              426     69.95%     69.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      1.31%     71.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              157     25.78%     97.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               18      2.96%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           609                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2011840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               649408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    230.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     74.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    8720446500                       # Total gap between requests
system.mem_ctrls.avgGap                     209716.86                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       824320                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1184512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       647680                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 94518165.410573318601                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 135818494.209541231394                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 74264272.822593316436                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        12880                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        18555                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        10147                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    387911000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    518950500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 199327160250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30117.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27968.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19643949.96                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       824320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1187520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2011840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       824320                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       824320                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       649408                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       649408                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        12880                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        18555                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          31435                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        10147                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         10147                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     94518165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    136163397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        230681563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     94518165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     94518165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     74462409                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        74462409                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     74462409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     94518165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    136163397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       305143972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                31388                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               10120                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2198                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2262                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2556                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2042                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1839                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1834                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1727                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1947                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1958                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1626                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1690                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1925                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          828                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          761                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          805                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          582                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          602                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          443                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          326                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          490                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          512                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          660                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          663                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          637                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          740                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          610                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          711                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          750                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               318336500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             156940000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          906861500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10141.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28891.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               23154                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6142                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.77                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.69                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12212                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   217.532918                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   138.604496                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   251.383020                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5506     45.09%     45.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3434     28.12%     73.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1221     10.00%     83.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          566      4.63%     87.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          380      3.11%     90.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          218      1.79%     92.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          163      1.33%     94.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          104      0.85%     94.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          620      5.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12212                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2008832                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             647680                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              230.336660                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               74.264273                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.38                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               70.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8721286500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        43818180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        23289915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      116489100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      25249140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 688396800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2322339030                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1393320480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4612902645                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   528.924562                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3598609500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    291200000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4831477000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        43375500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        23054625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      107621220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      27577260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 688396800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2443029120                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1291686720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4624741245                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   530.282000                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3334046750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    291200000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5096039750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8721286500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20145                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10147                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13096                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11290                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11290                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20145                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        86113                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        86113                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  86113                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2661248                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2661248                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2661248                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             31435                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   31435    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               31435                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8721286500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            23816500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           39293750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            395455                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        76651                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       323886                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           39032                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             155                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            155                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21942                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21942                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        324545                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        70911                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       972796                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       278357                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1251153                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     41488064                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10198848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               51686912                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           23521                       # Total snoops (count)
system.tol2bus.snoopTraffic                    660864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           440895                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002347                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.048394                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 439860     99.77%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1035      0.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             440895                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8721286500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          807280000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         486918794                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         139425363                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
