|NCO_quartus
NCO_EN <= <VCC>
CLOCK_50 => accoffsete_reg[8].CLK
CLOCK_50 => accoffsete_reg[9].CLK
CLOCK_50 => accoffsete_reg[10].CLK
CLOCK_50 => accoffsete_reg[11].CLK
CLOCK_50 => accoffsete_reg[12].CLK
CLOCK_50 => accoffsete_reg[13].CLK
CLOCK_50 => accoffsete_reg[14].CLK
CLOCK_50 => accoffsete_reg[15].CLK
CLOCK_50 => AddrOverFsinRegister_reg[2].CLK
CLOCK_50 => AddrOverFsinRegister_reg[1].CLK
CLOCK_50 => AddrOverFsinRegister_reg[0].CLK
CLOCK_50 => SelsignRegister_reg[2].CLK
CLOCK_50 => SelsignRegister_reg[1].CLK
CLOCK_50 => SelsignRegister_reg[0].CLK
CLOCK_50 => phaseIdxReg[4].CLK
CLOCK_50 => phaseIdxReg[5].CLK
CLOCK_50 => phaseIdxReg[6].CLK
CLOCK_50 => phaseIdxReg[7].CLK
CLOCK_50 => phaseIdxReg[8].CLK
CLOCK_50 => phaseIdxReg[9].CLK
CLOCK_50 => phaseIdxReg[10].CLK
CLOCK_50 => phaseIdxReg[11].CLK
CLOCK_50 => lutoutput_1[0].CLK
CLOCK_50 => lutoutput_1[1].CLK
CLOCK_50 => lutoutput_1[2].CLK
CLOCK_50 => lutoutput_1[3].CLK
CLOCK_50 => lutoutput_1[4].CLK
CLOCK_50 => lutoutput_1[5].CLK
CLOCK_50 => lutoutput_1[6].CLK
CLOCK_50 => lutout_reg[0].CLK
CLOCK_50 => lutout_reg[1].CLK
CLOCK_50 => lutout_reg[2].CLK
CLOCK_50 => lutout_reg[3].CLK
CLOCK_50 => lutout_reg[4].CLK
CLOCK_50 => lutout_reg[5].CLK
CLOCK_50 => lutout_reg[6].CLK
CLOCK_50 => dout_1_re_1[0].CLK
CLOCK_50 => dout_1_re_1[1].CLK
CLOCK_50 => dout_1_re_1[2].CLK
CLOCK_50 => dout_1_re_1[3].CLK
CLOCK_50 => dout_1_re_1[4].CLK
CLOCK_50 => dout_1_re_1[5].CLK
CLOCK_50 => dout_1_re_1[6].CLK
CLOCK_50 => dout_1_re_1[7].CLK
CLOCK_50 => foutDly[9].CLK
CLOCK_50 => foutDly[10].CLK
CLOCK_50 => foutDly[11].CLK
CLOCK_50 => foutDly[12].CLK
CLOCK_50 => foutDly[13].CLK
CLOCK_50 => foutDly[14].CLK
CLOCK_50 => foutDly[15].CLK
CLOCK_50 => foutDly[16].CLK
CLOCK_50 => fTap_addout_reg[0].CLK
CLOCK_50 => fTap_addout_reg[1].CLK
CLOCK_50 => fTap_addout_reg[2].CLK
CLOCK_50 => fTap_addout_reg[3].CLK
CLOCK_50 => fTap_addout_reg[4].CLK
CLOCK_50 => fTap_addout_reg[5].CLK
CLOCK_50 => fTap_addout_reg[6].CLK
CLOCK_50 => fTap_addout_reg[7].CLK
CLOCK_50 => fTap_addout_reg[8].CLK
CLOCK_50 => fTap_addout_reg[16].CLK
CLOCK_50 => fTap_coef_reg2[0].CLK
CLOCK_50 => fTap_coef_reg1[0].CLK
CLOCK_50 => fTap_din1_reg2[0].CLK
CLOCK_50 => fTap_din1_reg2[1].CLK
CLOCK_50 => fTap_din1_reg2[2].CLK
CLOCK_50 => fTap_din1_reg2[3].CLK
CLOCK_50 => fTap_din1_reg2[4].CLK
CLOCK_50 => fTap_din1_reg2[5].CLK
CLOCK_50 => fTap_din1_reg2[6].CLK
CLOCK_50 => fTap_din1_reg2[7].CLK
CLOCK_50 => fTap_addout_reg[0].CLK
CLOCK_50 => fTap_addout_reg[1].CLK
CLOCK_50 => fTap_addout_reg[2].CLK
CLOCK_50 => fTap_addout_reg[3].CLK
CLOCK_50 => fTap_addout_reg[4].CLK
CLOCK_50 => fTap_addout_reg[5].CLK
CLOCK_50 => fTap_addout_reg[6].CLK
CLOCK_50 => fTap_addout_reg[7].CLK
CLOCK_50 => fTap_addout_reg[8].CLK
CLOCK_50 => fTap_addout_reg[9].CLK
CLOCK_50 => fTap_addout_reg[10].CLK
CLOCK_50 => fTap_din1_reg1[0].CLK
CLOCK_50 => fTap_din1_reg1[1].CLK
CLOCK_50 => fTap_din1_reg1[2].CLK
CLOCK_50 => fTap_din1_reg1[3].CLK
CLOCK_50 => fTap_din1_reg1[4].CLK
CLOCK_50 => fTap_din1_reg1[5].CLK
CLOCK_50 => fTap_din1_reg1[6].CLK
CLOCK_50 => fTap_din1_reg1[7].CLK
CLOCK_50 => fTap_din1_reg2[0].CLK
CLOCK_50 => fTap_din1_reg2[1].CLK
CLOCK_50 => fTap_din1_reg2[2].CLK
CLOCK_50 => fTap_din1_reg2[3].CLK
CLOCK_50 => fTap_din1_reg2[4].CLK
CLOCK_50 => fTap_din1_reg2[5].CLK
CLOCK_50 => fTap_din1_reg2[6].CLK
CLOCK_50 => fTap_din1_reg2[7].CLK
CLOCK_50 => fTap_din1_reg2[0].CLK
CLOCK_50 => fTap_din1_reg2[1].CLK
CLOCK_50 => fTap_din1_reg2[2].CLK
CLOCK_50 => fTap_din1_reg2[3].CLK
CLOCK_50 => fTap_din1_reg2[4].CLK
CLOCK_50 => fTap_din1_reg2[5].CLK
CLOCK_50 => fTap_din1_reg2[6].CLK
CLOCK_50 => fTap_din1_reg2[7].CLK
CLOCK_50 => fTap_din1_reg1[0].CLK
CLOCK_50 => fTap_din1_reg1[1].CLK
CLOCK_50 => fTap_din1_reg1[2].CLK
CLOCK_50 => fTap_din1_reg1[3].CLK
CLOCK_50 => fTap_din1_reg1[4].CLK
CLOCK_50 => fTap_din1_reg1[5].CLK
CLOCK_50 => fTap_din1_reg1[6].CLK
CLOCK_50 => fTap_din1_reg1[7].CLK
CLOCK_50 => fTap_din1_reg2[0].CLK
CLOCK_50 => fTap_din1_reg2[1].CLK
CLOCK_50 => fTap_din1_reg2[2].CLK
CLOCK_50 => fTap_din1_reg2[3].CLK
CLOCK_50 => fTap_din1_reg2[4].CLK
CLOCK_50 => fTap_din1_reg2[5].CLK
CLOCK_50 => fTap_din1_reg2[6].CLK
CLOCK_50 => fTap_din1_reg2[7].CLK
CLOCK_50 => fTap_din1_reg1[0].CLK
CLOCK_50 => fTap_din1_reg1[1].CLK
CLOCK_50 => fTap_din1_reg1[2].CLK
CLOCK_50 => fTap_din1_reg1[3].CLK
CLOCK_50 => fTap_din1_reg1[4].CLK
CLOCK_50 => fTap_din1_reg1[5].CLK
CLOCK_50 => fTap_din1_reg1[6].CLK
CLOCK_50 => fTap_din1_reg1[7].CLK
CLOCK_50 => fTap_addout_reg[0].CLK
CLOCK_50 => fTap_addout_reg[1].CLK
CLOCK_50 => fTap_addout_reg[2].CLK
CLOCK_50 => fTap_addout_reg[3].CLK
CLOCK_50 => fTap_addout_reg[4].CLK
CLOCK_50 => fTap_addout_reg[5].CLK
CLOCK_50 => fTap_addout_reg[6].CLK
CLOCK_50 => fTap_addout_reg[7].CLK
CLOCK_50 => fTap_addout_reg[8].CLK
CLOCK_50 => fTap_addout_reg[9].CLK
CLOCK_50 => fTap_addout_reg[10].CLK
CLOCK_50 => fTap_addout_reg[11].CLK
CLOCK_50 => fTap_addout_reg[12].CLK
CLOCK_50 => fTap_addout_reg[13].CLK
CLOCK_50 => fTap_addout_reg[14].CLK
CLOCK_50 => fTap_addout_reg[15].CLK
CLOCK_50 => fTap_din1_reg2[0].CLK
CLOCK_50 => fTap_din1_reg2[1].CLK
CLOCK_50 => fTap_din1_reg2[2].CLK
CLOCK_50 => fTap_din1_reg2[3].CLK
CLOCK_50 => fTap_din1_reg2[4].CLK
CLOCK_50 => fTap_din1_reg2[5].CLK
CLOCK_50 => fTap_din1_reg2[6].CLK
CLOCK_50 => fTap_din1_reg2[7].CLK
CLOCK_50 => fTap_din1_reg1[0].CLK
CLOCK_50 => fTap_din1_reg1[1].CLK
CLOCK_50 => fTap_din1_reg1[2].CLK
CLOCK_50 => fTap_din1_reg1[3].CLK
CLOCK_50 => fTap_din1_reg1[4].CLK
CLOCK_50 => fTap_din1_reg1[5].CLK
CLOCK_50 => fTap_din1_reg1[6].CLK
CLOCK_50 => fTap_din1_reg1[7].CLK
CLOCK_50 => fTap_addout_reg[0].CLK
CLOCK_50 => fTap_din1_reg2[0].CLK
CLOCK_50 => fTap_din1_reg2[1].CLK
CLOCK_50 => fTap_din1_reg2[2].CLK
CLOCK_50 => fTap_din1_reg2[3].CLK
CLOCK_50 => fTap_din1_reg2[4].CLK
CLOCK_50 => fTap_din1_reg2[5].CLK
CLOCK_50 => fTap_din1_reg2[6].CLK
CLOCK_50 => fTap_din1_reg2[7].CLK
CLOCK_50 => fTap_din1_reg1[0].CLK
CLOCK_50 => fTap_din1_reg1[1].CLK
CLOCK_50 => fTap_din1_reg1[2].CLK
CLOCK_50 => fTap_din1_reg1[3].CLK
CLOCK_50 => fTap_din1_reg1[4].CLK
CLOCK_50 => fTap_din1_reg1[5].CLK
CLOCK_50 => fTap_din1_reg1[6].CLK
CLOCK_50 => fTap_din1_reg1[7].CLK
CLOCK_50 => fTap_din1_reg2[0].CLK
CLOCK_50 => fTap_din1_reg2[1].CLK
CLOCK_50 => fTap_din1_reg2[2].CLK
CLOCK_50 => fTap_din1_reg2[3].CLK
CLOCK_50 => fTap_din1_reg2[4].CLK
CLOCK_50 => fTap_din1_reg2[5].CLK
CLOCK_50 => fTap_din1_reg2[6].CLK
CLOCK_50 => fTap_din1_reg2[7].CLK
CLOCK_50 => fTap_din1_reg1[0].CLK
CLOCK_50 => fTap_din1_reg1[1].CLK
CLOCK_50 => fTap_din1_reg1[2].CLK
CLOCK_50 => fTap_din1_reg1[3].CLK
CLOCK_50 => fTap_din1_reg1[4].CLK
CLOCK_50 => fTap_din1_reg1[5].CLK
CLOCK_50 => fTap_din1_reg1[6].CLK
CLOCK_50 => fTap_din1_reg1[7].CLK
CLOCK_50 => fTap_din1_reg2[0].CLK
CLOCK_50 => fTap_din1_reg2[1].CLK
CLOCK_50 => fTap_din1_reg2[2].CLK
CLOCK_50 => fTap_din1_reg2[3].CLK
CLOCK_50 => fTap_din1_reg2[4].CLK
CLOCK_50 => fTap_din1_reg2[5].CLK
CLOCK_50 => fTap_din1_reg2[6].CLK
CLOCK_50 => fTap_din1_reg2[7].CLK
CLOCK_50 => fTap_din1_reg1[0].CLK
CLOCK_50 => fTap_din1_reg1[1].CLK
CLOCK_50 => fTap_din1_reg1[2].CLK
CLOCK_50 => fTap_din1_reg1[3].CLK
CLOCK_50 => fTap_din1_reg1[4].CLK
CLOCK_50 => fTap_din1_reg1[5].CLK
CLOCK_50 => fTap_din1_reg1[6].CLK
CLOCK_50 => fTap_din1_reg1[7].CLK
CLOCK_50 => fTap_din1_reg2[0].CLK
CLOCK_50 => fTap_din1_reg2[1].CLK
CLOCK_50 => fTap_din1_reg2[2].CLK
CLOCK_50 => fTap_din1_reg2[3].CLK
CLOCK_50 => fTap_din1_reg2[4].CLK
CLOCK_50 => fTap_din1_reg2[5].CLK
CLOCK_50 => fTap_din1_reg2[6].CLK
CLOCK_50 => fTap_din1_reg2[7].CLK
CLOCK_50 => fTap_din1_reg1[0].CLK
CLOCK_50 => fTap_din1_reg1[1].CLK
CLOCK_50 => fTap_din1_reg1[2].CLK
CLOCK_50 => fTap_din1_reg1[3].CLK
CLOCK_50 => fTap_din1_reg1[4].CLK
CLOCK_50 => fTap_din1_reg1[5].CLK
CLOCK_50 => fTap_din1_reg1[6].CLK
CLOCK_50 => fTap_din1_reg1[7].CLK
CLOCK_50 => fTap_addout_reg[0].CLK
CLOCK_50 => fTap_addout_reg[1].CLK
CLOCK_50 => fTap_addout_reg[2].CLK
CLOCK_50 => fTap_addout_reg[3].CLK
CLOCK_50 => fTap_addout_reg[4].CLK
CLOCK_50 => fTap_addout_reg[5].CLK
CLOCK_50 => fTap_addout_reg[6].CLK
CLOCK_50 => fTap_addout_reg[7].CLK
CLOCK_50 => fTap_addout_reg[8].CLK
CLOCK_50 => fTap_addout_reg[9].CLK
CLOCK_50 => fTap_addout_reg[10].CLK
CLOCK_50 => fTap_addout_reg[11].CLK
CLOCK_50 => fTap_addout_reg[12].CLK
CLOCK_50 => fTap_addout_reg[13].CLK
CLOCK_50 => fTap_addout_reg[14].CLK
CLOCK_50 => fTap_addout_reg[15].CLK
CLOCK_50 => fTap_addout_reg[16].CLK
CLOCK_50 => fTap_din1_reg1[0].CLK
CLOCK_50 => fTap_din1_reg1[1].CLK
CLOCK_50 => fTap_din1_reg1[2].CLK
CLOCK_50 => fTap_din1_reg1[3].CLK
CLOCK_50 => fTap_din1_reg1[4].CLK
CLOCK_50 => fTap_din1_reg1[5].CLK
CLOCK_50 => fTap_din1_reg1[6].CLK
CLOCK_50 => fTap_din1_reg1[7].CLK
CLOCK_50 => fTap_din1_reg2[0].CLK
CLOCK_50 => fTap_din1_reg2[1].CLK
CLOCK_50 => fTap_din1_reg2[2].CLK
CLOCK_50 => fTap_din1_reg2[3].CLK
CLOCK_50 => fTap_din1_reg2[4].CLK
CLOCK_50 => fTap_din1_reg2[5].CLK
CLOCK_50 => fTap_din1_reg2[6].CLK
CLOCK_50 => fTap_din1_reg2[7].CLK
CLOCK_50 => fTap_din1_reg2[0].CLK
CLOCK_50 => fTap_din1_reg2[1].CLK
CLOCK_50 => fTap_din1_reg2[2].CLK
CLOCK_50 => fTap_din1_reg2[3].CLK
CLOCK_50 => fTap_din1_reg2[4].CLK
CLOCK_50 => fTap_din1_reg2[5].CLK
CLOCK_50 => fTap_din1_reg2[6].CLK
CLOCK_50 => fTap_din1_reg2[7].CLK
CLOCK_50 => fTap_din1_reg1[0].CLK
CLOCK_50 => fTap_din1_reg1[1].CLK
CLOCK_50 => fTap_din1_reg1[2].CLK
CLOCK_50 => fTap_din1_reg1[3].CLK
CLOCK_50 => fTap_din1_reg1[4].CLK
CLOCK_50 => fTap_din1_reg1[5].CLK
CLOCK_50 => fTap_din1_reg1[6].CLK
CLOCK_50 => fTap_din1_reg1[7].CLK
CLOCK_50 => fTap_din1_reg2[0].CLK
CLOCK_50 => fTap_din1_reg2[1].CLK
CLOCK_50 => fTap_din1_reg2[2].CLK
CLOCK_50 => fTap_din1_reg2[3].CLK
CLOCK_50 => fTap_din1_reg2[4].CLK
CLOCK_50 => fTap_din1_reg2[5].CLK
CLOCK_50 => fTap_din1_reg2[6].CLK
CLOCK_50 => fTap_din1_reg2[7].CLK
CLOCK_50 => fTap_din1_reg1[0].CLK
CLOCK_50 => fTap_din1_reg1[1].CLK
CLOCK_50 => fTap_din1_reg1[2].CLK
CLOCK_50 => fTap_din1_reg1[3].CLK
CLOCK_50 => fTap_din1_reg1[4].CLK
CLOCK_50 => fTap_din1_reg1[5].CLK
CLOCK_50 => fTap_din1_reg1[6].CLK
CLOCK_50 => fTap_din1_reg1[7].CLK
CLOCK_50 => fTap_addout_reg[0].CLK
CLOCK_50 => fTap_addout_reg[1].CLK
CLOCK_50 => fTap_addout_reg[2].CLK
CLOCK_50 => fTap_din1_reg2[0].CLK
CLOCK_50 => fTap_din1_reg2[1].CLK
CLOCK_50 => fTap_din1_reg2[2].CLK
CLOCK_50 => fTap_din1_reg2[3].CLK
CLOCK_50 => fTap_din1_reg2[4].CLK
CLOCK_50 => fTap_din1_reg2[5].CLK
CLOCK_50 => fTap_din1_reg2[6].CLK
CLOCK_50 => fTap_din1_reg2[7].CLK
CLOCK_50 => fTap_din1_reg1[0].CLK
CLOCK_50 => fTap_din1_reg1[1].CLK
CLOCK_50 => fTap_din1_reg1[2].CLK
CLOCK_50 => fTap_din1_reg1[3].CLK
CLOCK_50 => fTap_din1_reg1[4].CLK
CLOCK_50 => fTap_din1_reg1[5].CLK
CLOCK_50 => fTap_din1_reg1[6].CLK
CLOCK_50 => fTap_din1_reg1[7].CLK
CLOCK_50 => fTap_din1_reg2[0].CLK
CLOCK_50 => fTap_din1_reg2[1].CLK
CLOCK_50 => fTap_din1_reg2[2].CLK
CLOCK_50 => fTap_din1_reg2[3].CLK
CLOCK_50 => fTap_din1_reg2[4].CLK
CLOCK_50 => fTap_din1_reg2[5].CLK
CLOCK_50 => fTap_din1_reg2[6].CLK
CLOCK_50 => fTap_din1_reg2[7].CLK
CLOCK_50 => fTap_din1_reg1[0].CLK
CLOCK_50 => fTap_din1_reg1[1].CLK
CLOCK_50 => fTap_din1_reg1[2].CLK
CLOCK_50 => fTap_din1_reg1[3].CLK
CLOCK_50 => fTap_din1_reg1[4].CLK
CLOCK_50 => fTap_din1_reg1[5].CLK
CLOCK_50 => fTap_din1_reg1[6].CLK
CLOCK_50 => fTap_din1_reg1[7].CLK
CLOCK_50 => fTap_addout_reg[0].CLK
CLOCK_50 => fTap_din1_reg2[0].CLK
CLOCK_50 => fTap_din1_reg2[1].CLK
CLOCK_50 => fTap_din1_reg2[2].CLK
CLOCK_50 => fTap_din1_reg2[3].CLK
CLOCK_50 => fTap_din1_reg2[4].CLK
CLOCK_50 => fTap_din1_reg2[5].CLK
CLOCK_50 => fTap_din1_reg2[6].CLK
CLOCK_50 => fTap_din1_reg2[7].CLK
CLOCK_50 => fTap_din1_reg1[0].CLK
CLOCK_50 => fTap_din1_reg1[1].CLK
CLOCK_50 => fTap_din1_reg1[2].CLK
CLOCK_50 => fTap_din1_reg1[3].CLK
CLOCK_50 => fTap_din1_reg1[4].CLK
CLOCK_50 => fTap_din1_reg1[5].CLK
CLOCK_50 => fTap_din1_reg1[6].CLK
CLOCK_50 => fTap_din1_reg1[7].CLK
CLOCK_50 => fTap_din1_reg2[0].CLK
CLOCK_50 => fTap_din1_reg2[1].CLK
CLOCK_50 => fTap_din1_reg2[2].CLK
CLOCK_50 => fTap_din1_reg2[3].CLK
CLOCK_50 => fTap_din1_reg2[4].CLK
CLOCK_50 => fTap_din1_reg2[5].CLK
CLOCK_50 => fTap_din1_reg2[6].CLK
CLOCK_50 => fTap_din1_reg2[7].CLK
CLOCK_50 => fTap_din1_reg1[0].CLK
CLOCK_50 => fTap_din1_reg1[1].CLK
CLOCK_50 => fTap_din1_reg1[2].CLK
CLOCK_50 => fTap_din1_reg1[3].CLK
CLOCK_50 => fTap_din1_reg1[4].CLK
CLOCK_50 => fTap_din1_reg1[5].CLK
CLOCK_50 => fTap_din1_reg1[6].CLK
CLOCK_50 => fTap_din1_reg1[7].CLK
CLOCK_50 => fTap_din1_reg2[0].CLK
CLOCK_50 => fTap_din1_reg2[1].CLK
CLOCK_50 => fTap_din1_reg2[2].CLK
CLOCK_50 => fTap_din1_reg2[3].CLK
CLOCK_50 => fTap_din1_reg2[4].CLK
CLOCK_50 => fTap_din1_reg2[5].CLK
CLOCK_50 => fTap_din1_reg2[6].CLK
CLOCK_50 => fTap_din1_reg2[7].CLK
CLOCK_50 => fTap_din1_reg1[0].CLK
CLOCK_50 => fTap_din1_reg1[1].CLK
CLOCK_50 => fTap_din1_reg1[2].CLK
CLOCK_50 => fTap_din1_reg1[3].CLK
CLOCK_50 => fTap_din1_reg1[4].CLK
CLOCK_50 => fTap_din1_reg1[5].CLK
CLOCK_50 => fTap_din1_reg1[6].CLK
CLOCK_50 => fTap_din1_reg1[7].CLK
CLOCK_50 => fTap_din1_reg2[0].CLK
CLOCK_50 => fTap_din1_reg2[1].CLK
CLOCK_50 => fTap_din1_reg2[2].CLK
CLOCK_50 => fTap_din1_reg2[3].CLK
CLOCK_50 => fTap_din1_reg2[4].CLK
CLOCK_50 => fTap_din1_reg2[5].CLK
CLOCK_50 => fTap_din1_reg2[6].CLK
CLOCK_50 => fTap_din1_reg2[7].CLK
CLOCK_50 => fTap_din1_reg1[0].CLK
CLOCK_50 => fTap_din1_reg1[1].CLK
CLOCK_50 => fTap_din1_reg1[2].CLK
CLOCK_50 => fTap_din1_reg1[3].CLK
CLOCK_50 => fTap_din1_reg1[4].CLK
CLOCK_50 => fTap_din1_reg1[5].CLK
CLOCK_50 => fTap_din1_reg1[6].CLK
CLOCK_50 => fTap_din1_reg1[7].CLK
CLOCK_50 => fTap_din1_reg2[0].CLK
CLOCK_50 => fTap_din1_reg2[1].CLK
CLOCK_50 => fTap_din1_reg2[2].CLK
CLOCK_50 => fTap_din1_reg2[3].CLK
CLOCK_50 => fTap_din1_reg2[4].CLK
CLOCK_50 => fTap_din1_reg2[5].CLK
CLOCK_50 => fTap_din1_reg2[6].CLK
CLOCK_50 => fTap_din1_reg2[7].CLK
CLOCK_50 => fTap_din1_reg1[0].CLK
CLOCK_50 => fTap_din1_reg1[1].CLK
CLOCK_50 => fTap_din1_reg1[2].CLK
CLOCK_50 => fTap_din1_reg1[3].CLK
CLOCK_50 => fTap_din1_reg1[4].CLK
CLOCK_50 => fTap_din1_reg1[5].CLK
CLOCK_50 => fTap_din1_reg1[6].CLK
CLOCK_50 => fTap_din1_reg1[7].CLK
CLOCK_50 => fTap_din2_reg2[0].CLK
CLOCK_50 => fTap_din2_reg2[1].CLK
CLOCK_50 => fTap_din2_reg2[2].CLK
CLOCK_50 => fTap_din2_reg2[3].CLK
CLOCK_50 => fTap_din2_reg2[4].CLK
CLOCK_50 => fTap_din2_reg2[5].CLK
CLOCK_50 => fTap_din2_reg2[6].CLK
CLOCK_50 => fTap_din2_reg2[7].CLK
CLOCK_50 => fTap_din1_reg2[0].CLK
CLOCK_50 => fTap_din1_reg2[1].CLK
CLOCK_50 => fTap_din1_reg2[2].CLK
CLOCK_50 => fTap_din1_reg2[3].CLK
CLOCK_50 => fTap_din1_reg2[4].CLK
CLOCK_50 => fTap_din1_reg2[5].CLK
CLOCK_50 => fTap_din1_reg2[6].CLK
CLOCK_50 => fTap_din1_reg2[7].CLK
CLOCK_50 => fTap_din1_reg1[0].CLK
CLOCK_50 => fTap_din1_reg1[1].CLK
CLOCK_50 => fTap_din1_reg1[2].CLK
CLOCK_50 => fTap_din1_reg1[3].CLK
CLOCK_50 => fTap_din1_reg1[4].CLK
CLOCK_50 => fTap_din1_reg1[5].CLK
CLOCK_50 => fTap_din1_reg1[6].CLK
CLOCK_50 => fTap_din1_reg1[7].CLK
CLOCK_50 => fTap_din2_reg1[0].CLK
CLOCK_50 => fTap_din2_reg1[1].CLK
CLOCK_50 => fTap_din2_reg1[2].CLK
CLOCK_50 => fTap_din2_reg1[3].CLK
CLOCK_50 => fTap_din2_reg1[4].CLK
CLOCK_50 => fTap_din2_reg1[5].CLK
CLOCK_50 => fTap_din2_reg1[6].CLK
CLOCK_50 => fTap_din2_reg1[7].CLK
CLOCK_50 => fTap_din1_reg2[0].CLK
CLOCK_50 => fTap_din1_reg2[1].CLK
CLOCK_50 => fTap_din1_reg2[2].CLK
CLOCK_50 => fTap_din1_reg2[3].CLK
CLOCK_50 => fTap_din1_reg2[4].CLK
CLOCK_50 => fTap_din1_reg2[5].CLK
CLOCK_50 => fTap_din1_reg2[6].CLK
CLOCK_50 => fTap_din1_reg2[7].CLK
CLOCK_50 => fTap_din1_reg1[0].CLK
CLOCK_50 => fTap_din1_reg1[1].CLK
CLOCK_50 => fTap_din1_reg1[2].CLK
CLOCK_50 => fTap_din1_reg1[3].CLK
CLOCK_50 => fTap_din1_reg1[4].CLK
CLOCK_50 => fTap_din1_reg1[5].CLK
CLOCK_50 => fTap_din1_reg1[6].CLK
CLOCK_50 => fTap_din1_reg1[7].CLK
CLOCK_50 => pll1.CLK
CLOCK_50 => altshift_taps:sine_1_rtl_0.clock
CLOCK_50 => altshift_taps:fTap_din1_reg2_rtl_0.clock
CLOCK_50 => lutaddrInReg[5].CLK
CLOCK_50 => lutaddrInReg[6].CLK
CLOCK_50 => lutaddrInReg[7].CLK
CLOCK_50 => lutaddrInReg[8].CLK
CLOCK_50 => lutaddrInReg[9].CLK
CLOCK_50 => lutaddrInReg[4].CLK
CLOCK_50 => fTap_addout_reg[16].CLK
CLOCK_50 => fTap_addout_reg[15].CLK
CLOCK_50 => fTap_addout_reg[14].CLK
CLOCK_50 => fTap_addout_reg[13].CLK
CLOCK_50 => fTap_addout_reg[12].CLK
CLOCK_50 => fTap_addout_reg[11].CLK
CLOCK_50 => fTap_addout_reg[10].CLK
CLOCK_50 => fTap_addout_reg[9].CLK
CLOCK_50 => fTap_addout_reg[16].CLK
CLOCK_50 => fTap_addout_reg[15].CLK
CLOCK_50 => fTap_addout_reg[14].CLK
CLOCK_50 => fTap_addout_reg[13].CLK
CLOCK_50 => fTap_addout_reg[12].CLK
CLOCK_50 => fTap_addout_reg[11].CLK
CLOCK_50 => fTap_addout_reg[10].CLK
CLOCK_50 => fTap_addout_reg[9].CLK
CLOCK_50 => fTap_addout_reg[16].CLK
CLOCK_50 => fTap_addout_reg[15].CLK
CLOCK_50 => fTap_addout_reg[14].CLK
CLOCK_50 => fTap_addout_reg[13].CLK
CLOCK_50 => fTap_addout_reg[12].CLK
CLOCK_50 => fTap_addout_reg[11].CLK
CLOCK_50 => fTap_addout_reg[10].CLK
CLOCK_50 => fTap_addout_reg[9].CLK
CLOCK_50 => fTap_addout_reg[8].CLK
CLOCK_50 => accphase_reg[15].CLK
CLOCK_50 => accphase_reg[14].CLK
CLOCK_50 => accphase_reg[13].CLK
CLOCK_50 => accphase_reg[12].CLK
CLOCK_50 => accphase_reg[11].CLK
CLOCK_50 => accphase_reg[10].CLK
CLOCK_50 => accphase_reg[9].CLK
CLOCK_50 => accphase_reg[8].CLK
CLOCK_50 => fTap_addout_reg[16].CLK
CLOCK_50 => fTap_addout_reg[15].CLK
CLOCK_50 => fTap_addout_reg[14].CLK
CLOCK_50 => fTap_addout_reg[13].CLK
CLOCK_50 => fTap_addout_reg[12].CLK
CLOCK_50 => fTap_addout_reg[11].CLK
CLOCK_50 => fTap_addout_reg[10].CLK
CLOCK_50 => fTap_addout_reg[9].CLK
CLOCK_50 => fTap_addout_reg[8].CLK
CLOCK_50 => fTap_addout_reg[7].CLK
CLOCK_50 => fTap_addout_reg[16].CLK
CLOCK_50 => fTap_addout_reg[15].CLK
CLOCK_50 => fTap_addout_reg[14].CLK
CLOCK_50 => fTap_addout_reg[13].CLK
CLOCK_50 => fTap_addout_reg[12].CLK
CLOCK_50 => fTap_addout_reg[11].CLK
CLOCK_50 => fTap_addout_reg[10].CLK
CLOCK_50 => fTap_addout_reg[9].CLK
CLOCK_50 => fTap_addout_reg[8].CLK
CLOCK_50 => fTap_addout_reg[7].CLK
CLOCK_50 => fTap_addout_reg[6].CLK
CLOCK_50 => fTap_addout_reg[16].CLK
CLOCK_50 => fTap_addout_reg[15].CLK
CLOCK_50 => fTap_addout_reg[14].CLK
CLOCK_50 => fTap_addout_reg[13].CLK
CLOCK_50 => fTap_addout_reg[12].CLK
CLOCK_50 => fTap_addout_reg[11].CLK
CLOCK_50 => fTap_addout_reg[10].CLK
CLOCK_50 => fTap_addout_reg[9].CLK
CLOCK_50 => fTap_addout_reg[8].CLK
CLOCK_50 => fTap_addout_reg[7].CLK
CLOCK_50 => fTap_addout_reg[6].CLK
CLOCK_50 => fTap_addout_reg[5].CLK
CLOCK_50 => fTap_addout_reg[16].CLK
CLOCK_50 => fTap_addout_reg[15].CLK
CLOCK_50 => fTap_addout_reg[14].CLK
CLOCK_50 => fTap_addout_reg[13].CLK
CLOCK_50 => fTap_addout_reg[12].CLK
CLOCK_50 => fTap_addout_reg[11].CLK
CLOCK_50 => fTap_addout_reg[10].CLK
CLOCK_50 => fTap_addout_reg[9].CLK
CLOCK_50 => fTap_addout_reg[8].CLK
CLOCK_50 => fTap_addout_reg[7].CLK
CLOCK_50 => fTap_addout_reg[6].CLK
CLOCK_50 => fTap_addout_reg[5].CLK
CLOCK_50 => fTap_addout_reg[4].CLK
CLOCK_50 => fTap_addout_reg[16].CLK
CLOCK_50 => fTap_addout_reg[15].CLK
CLOCK_50 => fTap_addout_reg[14].CLK
CLOCK_50 => fTap_addout_reg[13].CLK
CLOCK_50 => fTap_addout_reg[12].CLK
CLOCK_50 => fTap_addout_reg[11].CLK
CLOCK_50 => fTap_addout_reg[10].CLK
CLOCK_50 => fTap_addout_reg[9].CLK
CLOCK_50 => fTap_addout_reg[8].CLK
CLOCK_50 => fTap_addout_reg[7].CLK
CLOCK_50 => fTap_addout_reg[6].CLK
CLOCK_50 => fTap_addout_reg[5].CLK
CLOCK_50 => fTap_addout_reg[4].CLK
CLOCK_50 => fTap_addout_reg[3].CLK
CLOCK_50 => fTap_addout_reg[16].CLK
CLOCK_50 => fTap_addout_reg[15].CLK
CLOCK_50 => fTap_addout_reg[14].CLK
CLOCK_50 => fTap_addout_reg[13].CLK
CLOCK_50 => fTap_addout_reg[12].CLK
CLOCK_50 => fTap_addout_reg[11].CLK
CLOCK_50 => fTap_addout_reg[10].CLK
CLOCK_50 => fTap_addout_reg[9].CLK
CLOCK_50 => fTap_addout_reg[8].CLK
CLOCK_50 => fTap_addout_reg[7].CLK
CLOCK_50 => fTap_addout_reg[6].CLK
CLOCK_50 => fTap_addout_reg[5].CLK
CLOCK_50 => fTap_addout_reg[4].CLK
CLOCK_50 => fTap_addout_reg[3].CLK
CLOCK_50 => fTap_addout_reg[2].CLK
CLOCK_50 => fTap_addout_reg[16].CLK
CLOCK_50 => fTap_addout_reg[15].CLK
CLOCK_50 => fTap_addout_reg[14].CLK
CLOCK_50 => fTap_addout_reg[13].CLK
CLOCK_50 => fTap_addout_reg[12].CLK
CLOCK_50 => fTap_addout_reg[11].CLK
CLOCK_50 => fTap_addout_reg[10].CLK
CLOCK_50 => fTap_addout_reg[9].CLK
CLOCK_50 => fTap_addout_reg[8].CLK
CLOCK_50 => fTap_addout_reg[7].CLK
CLOCK_50 => fTap_addout_reg[6].CLK
CLOCK_50 => fTap_addout_reg[5].CLK
CLOCK_50 => fTap_addout_reg[4].CLK
CLOCK_50 => fTap_addout_reg[3].CLK
CLOCK_50 => fTap_addout_reg[2].CLK
CLOCK_50 => fTap_addout_reg[1].CLK
CLOCK_50 => fTap_addout_reg[16].CLK
CLOCK_50 => fTap_addout_reg[15].CLK
CLOCK_50 => fTap_addout_reg[14].CLK
CLOCK_50 => fTap_addout_reg[13].CLK
CLOCK_50 => fTap_addout_reg[12].CLK
CLOCK_50 => fTap_addout_reg[11].CLK
CLOCK_50 => fTap_addout_reg[10].CLK
CLOCK_50 => fTap_addout_reg[9].CLK
CLOCK_50 => fTap_addout_reg[8].CLK
CLOCK_50 => fTap_addout_reg[7].CLK
CLOCK_50 => fTap_addout_reg[6].CLK
CLOCK_50 => fTap_addout_reg[5].CLK
CLOCK_50 => fTap_addout_reg[4].CLK
CLOCK_50 => fTap_addout_reg[3].CLK
CLOCK_50 => fTap_addout_reg[2].CLK
CLOCK_50 => fTap_addout_reg[1].CLK
CLOCK_50 => fTap_addout_reg[16].CLK
CLOCK_50 => fTap_addout_reg[15].CLK
CLOCK_50 => fTap_addout_reg[14].CLK
CLOCK_50 => fTap_addout_reg[13].CLK
CLOCK_50 => fTap_addout_reg[12].CLK
CLOCK_50 => fTap_addout_reg[11].CLK
CLOCK_50 => fTap_addout_reg[10].CLK
CLOCK_50 => fTap_addout_reg[9].CLK
CLOCK_50 => fTap_addout_reg[8].CLK
CLOCK_50 => fTap_addout_reg[7].CLK
CLOCK_50 => fTap_addout_reg[6].CLK
CLOCK_50 => fTap_addout_reg[5].CLK
CLOCK_50 => fTap_addout_reg[4].CLK
CLOCK_50 => fTap_addout_reg[3].CLK
CLOCK_50 => fTap_addout_reg[2].CLK
CLOCK_50 => fTap_addout_reg[1].CLK
CLOCK_50 => fTap_addout_reg[0].CLK
CLOCK_50 => fTap_addout_reg[16].CLK
CLOCK_50 => fTap_addout_reg[15].CLK
CLOCK_50 => fTap_addout_reg[14].CLK
CLOCK_50 => fTap_addout_reg[13].CLK
CLOCK_50 => fTap_addout_reg[12].CLK
CLOCK_50 => fTap_addout_reg[11].CLK
CLOCK_50 => fTap_addout_reg[10].CLK
CLOCK_50 => fTap_addout_reg[9].CLK
CLOCK_50 => fTap_addout_reg[8].CLK
CLOCK_50 => fTap_addout_reg[7].CLK
CLOCK_50 => fTap_addout_reg[6].CLK
CLOCK_50 => fTap_addout_reg[5].CLK
CLOCK_50 => fTap_addout_reg[4].CLK
CLOCK_50 => fTap_addout_reg[3].CLK
CLOCK_50 => fTap_addout_reg[2].CLK
CLOCK_50 => fTap_addout_reg[1].CLK
CLOCK_50 => fTap_addout_reg[0].CLK
CLOCK_50 => fTap_addout_reg[8].CLK
CLOCK_50 => fTap_addout_reg[7].CLK
CLOCK_50 => fTap_addout_reg[6].CLK
CLOCK_50 => fTap_addout_reg[5].CLK
CLOCK_50 => fTap_addout_reg[4].CLK
CLOCK_50 => fTap_addout_reg[3].CLK
CLOCK_50 => fTap_addout_reg[2].CLK
CLOCK_50 => fTap_addout_reg[1].CLK
CLOCK_50 => fTap_addout_reg[0].CLK
CLOCK_50 => fTap_addout_reg[16].CLK
CLOCK_50 => fTap_addout_reg[15].CLK
CLOCK_50 => fTap_addout_reg[14].CLK
CLOCK_50 => fTap_addout_reg[13].CLK
CLOCK_50 => fTap_addout_reg[12].CLK
CLOCK_50 => fTap_addout_reg[11].CLK
CLOCK_50 => fTap_addout_reg[10].CLK
CLOCK_50 => fTap_addout_reg[9].CLK
CLOCK_50 => fTap_addout_reg[7].CLK
CLOCK_50 => fTap_addout_reg[6].CLK
CLOCK_50 => fTap_addout_reg[5].CLK
CLOCK_50 => fTap_addout_reg[4].CLK
CLOCK_50 => fTap_addout_reg[3].CLK
CLOCK_50 => fTap_addout_reg[2].CLK
CLOCK_50 => fTap_addout_reg[1].CLK
CLOCK_50 => fTap_addout_reg[0].CLK
CLOCK_50 => fTap_addout_reg[16].CLK
CLOCK_50 => fTap_addout_reg[15].CLK
CLOCK_50 => fTap_addout_reg[14].CLK
CLOCK_50 => fTap_addout_reg[13].CLK
CLOCK_50 => fTap_addout_reg[12].CLK
CLOCK_50 => fTap_addout_reg[11].CLK
CLOCK_50 => fTap_addout_reg[10].CLK
CLOCK_50 => fTap_addout_reg[9].CLK
CLOCK_50 => fTap_addout_reg[8].CLK
CLOCK_50 => fTap_addout_reg[6].CLK
CLOCK_50 => fTap_addout_reg[5].CLK
CLOCK_50 => fTap_addout_reg[4].CLK
CLOCK_50 => fTap_addout_reg[3].CLK
CLOCK_50 => fTap_addout_reg[1].CLK
CLOCK_50 => fTap_addout_reg[16].CLK
CLOCK_50 => fTap_addout_reg[15].CLK
CLOCK_50 => fTap_addout_reg[14].CLK
CLOCK_50 => fTap_addout_reg[13].CLK
CLOCK_50 => fTap_addout_reg[12].CLK
CLOCK_50 => fTap_addout_reg[11].CLK
CLOCK_50 => fTap_addout_reg[10].CLK
CLOCK_50 => fTap_addout_reg[9].CLK
CLOCK_50 => fTap_addout_reg[8].CLK
CLOCK_50 => fTap_addout_reg[7].CLK
CLOCK_50 => fTap_addout_reg[5].CLK
CLOCK_50 => fTap_addout_reg[4].CLK
CLOCK_50 => fTap_addout_reg[3].CLK
CLOCK_50 => fTap_addout_reg[2].CLK
CLOCK_50 => fTap_addout_reg[0].CLK
CLOCK_50 => fTap_addout_reg[16].CLK
CLOCK_50 => fTap_addout_reg[15].CLK
CLOCK_50 => fTap_addout_reg[14].CLK
CLOCK_50 => fTap_addout_reg[13].CLK
CLOCK_50 => fTap_addout_reg[12].CLK
CLOCK_50 => fTap_addout_reg[11].CLK
CLOCK_50 => fTap_addout_reg[10].CLK
CLOCK_50 => fTap_addout_reg[9].CLK
CLOCK_50 => fTap_addout_reg[8].CLK
CLOCK_50 => fTap_addout_reg[7].CLK
CLOCK_50 => fTap_addout_reg[6].CLK
CLOCK_50 => fTap_addout_reg[4].CLK
CLOCK_50 => fTap_addout_reg[3].CLK
CLOCK_50 => fTap_addout_reg[2].CLK
CLOCK_50 => fTap_addout_reg[1].CLK
CLOCK_50 => fTap_addout_reg[8].CLK
CLOCK_50 => fTap_addout_reg[7].CLK
CLOCK_50 => fTap_addout_reg[6].CLK
CLOCK_50 => fTap_addout_reg[5].CLK
CLOCK_50 => fTap_addout_reg[3].CLK
CLOCK_50 => fTap_addout_reg[2].CLK
CLOCK_50 => fTap_addout_reg[1].CLK
CLOCK_50 => fTap_addout_reg[0].CLK
CLOCK_50 => fTap_addout_reg[7].CLK
CLOCK_50 => fTap_addout_reg[6].CLK
CLOCK_50 => fTap_addout_reg[5].CLK
CLOCK_50 => fTap_addout_reg[4].CLK
CLOCK_50 => fTap_addout_reg[2].CLK
CLOCK_50 => fTap_addout_reg[1].CLK
CLOCK_50 => fTap_addout_reg[0].CLK
CLOCK_50 => fTap_addout_reg[14].CLK
CLOCK_50 => fTap_addout_reg[13].CLK
CLOCK_50 => fTap_addout_reg[12].CLK
CLOCK_50 => fTap_addout_reg[11].CLK
CLOCK_50 => fTap_addout_reg[10].CLK
CLOCK_50 => fTap_addout_reg[9].CLK
CLOCK_50 => fTap_addout_reg[6].CLK
CLOCK_50 => fTap_addout_reg[5].CLK
CLOCK_50 => fTap_addout_reg[4].CLK
CLOCK_50 => fTap_addout_reg[3].CLK
CLOCK_50 => fTap_addout_reg[1].CLK
CLOCK_50 => fTap_addout_reg[0].CLK
CLOCK_50 => fTap_addout_reg[13].CLK
CLOCK_50 => fTap_addout_reg[12].CLK
CLOCK_50 => fTap_addout_reg[11].CLK
CLOCK_50 => fTap_addout_reg[10].CLK
CLOCK_50 => fTap_addout_reg[9].CLK
CLOCK_50 => fTap_addout_reg[8].CLK
CLOCK_50 => fTap_addout_reg[5].CLK
CLOCK_50 => fTap_addout_reg[4].CLK
CLOCK_50 => fTap_addout_reg[3].CLK
CLOCK_50 => fTap_addout_reg[2].CLK
CLOCK_50 => fTap_addout_reg[0].CLK
CLOCK_50 => fTap_addout_reg[12].CLK
CLOCK_50 => fTap_addout_reg[11].CLK
CLOCK_50 => fTap_addout_reg[10].CLK
CLOCK_50 => fTap_addout_reg[9].CLK
CLOCK_50 => fTap_addout_reg[8].CLK
CLOCK_50 => fTap_addout_reg[7].CLK
CLOCK_50 => fTap_addout_reg[4].CLK
CLOCK_50 => fTap_addout_reg[3].CLK
CLOCK_50 => fTap_addout_reg[2].CLK
CLOCK_50 => fTap_addout_reg[1].CLK
CLOCK_50 => fTap_addout_reg[11].CLK
CLOCK_50 => fTap_addout_reg[10].CLK
CLOCK_50 => fTap_addout_reg[9].CLK
CLOCK_50 => fTap_addout_reg[8].CLK
CLOCK_50 => fTap_addout_reg[7].CLK
CLOCK_50 => fTap_addout_reg[6].CLK
CLOCK_50 => fTap_addout_reg[3].CLK
CLOCK_50 => fTap_addout_reg[2].CLK
CLOCK_50 => fTap_addout_reg[1].CLK
CLOCK_50 => fTap_addout_reg[0].CLK
CLOCK_50 => fTap_addout_reg[8].CLK
CLOCK_50 => fTap_addout_reg[7].CLK
CLOCK_50 => fTap_addout_reg[6].CLK
CLOCK_50 => fTap_addout_reg[5].CLK
CLOCK_50 => fTap_addout_reg[2].CLK
CLOCK_50 => fTap_addout_reg[1].CLK
CLOCK_50 => fTap_addout_reg[0].CLK
CLOCK_50 => fTap_addout_reg[10].CLK
CLOCK_50 => fTap_addout_reg[9].CLK
CLOCK_50 => fTap_addout_reg[7].CLK
CLOCK_50 => fTap_addout_reg[6].CLK
CLOCK_50 => fTap_addout_reg[5].CLK
CLOCK_50 => fTap_addout_reg[4].CLK
CLOCK_50 => fTap_addout_reg[1].CLK
CLOCK_50 => fTap_addout_reg[0].CLK
CLOCK_50 => fTap_addout_reg[8].CLK
CLOCK_50 => fTap_addout_reg[6].CLK
CLOCK_50 => fTap_addout_reg[5].CLK
CLOCK_50 => fTap_addout_reg[4].CLK
CLOCK_50 => fTap_addout_reg[3].CLK
CLOCK_50 => fTap_addout_reg[7].CLK
CLOCK_50 => fTap_addout_reg[5].CLK
CLOCK_50 => fTap_addout_reg[4].CLK
CLOCK_50 => fTap_addout_reg[3].CLK
CLOCK_50 => fTap_addout_reg[2].CLK
CLOCK_50 => fTap_addout_reg[6].CLK
CLOCK_50 => fTap_addout_reg[4].CLK
CLOCK_50 => fTap_addout_reg[3].CLK
CLOCK_50 => fTap_addout_reg[2].CLK
CLOCK_50 => fTap_addout_reg[1].CLK
CLOCK_50 => fTap_addout_reg[0].CLK
CLOCK_50 => fTap_addout_reg[5].CLK
CLOCK_50 => fTap_addout_reg[3].CLK
CLOCK_50 => fTap_addout_reg[2].CLK
CLOCK_50 => fTap_addout_reg[1].CLK
CLOCK_50 => fTap_addout_reg[0].CLK
CLOCK_50 => fTap_addout_reg[4].CLK
CLOCK_50 => fTap_addout_reg[2].CLK
CLOCK_50 => fTap_addout_reg[1].CLK
CLOCK_50 => fTap_addout_reg[0].CLK
CLOCK_50 => fTap_addout_reg[3].CLK
CLOCK_50 => fTap_addout_reg[1].CLK
CLOCK_50 => fTap_addout_reg[0].CLK
CLOCK_50 => fTap_addout_reg[2].CLK
CLOCK_50 => fTap_addout_reg[1].CLK
CLOCK_50 => fTap_addout_reg[0].CLK
SW[9] => ShiftRight0.OUTPUTSELECT
SW[9] => ShiftRight0.IN0
SW[9] => ShiftRight0.IN0
SW[9] => ShiftRight0.IN0
SW[9] => ShiftRight0.IN0
SW[9] => DAT2DAC[9].SLOAD
SW[9] => DAT2DAC[8].SLOAD
SW[9] => DAT2DAC[7].SLOAD
SW[9] => DAT2DAC[6].SLOAD
SW[9] => DAT2DAC[5].SLOAD
SW[9] => DAT2DAC[4].SLOAD
SW[8] => ShiftRight0.OUTPUTSELECT
SW[8] => ShiftRight0.IN0
SW[8] => ShiftRight0.IN0
SW[8] => ShiftRight0.IN1
SW[8] => ShiftRight0.IN1
SW[8] => DAT2DAC[9]~0.DATAD
SW[8] => DAT2DAC[8]~1.DATAD
SW[8] => DAT2DAC[7]~2.DATAD
SW[8] => DAT2DAC[6]~3.DATAD
SW[8] => DAT2DAC[5]~4.DATAD
SW[8] => DAT2DAC[4]~5.DATAD
SW[7] => accphase_reg[15]~0.DATAB
SW[6] => accphase_reg[14]~1.DATAB
SW[5] => accphase_reg[13]~2.DATAB
SW[4] => accphase_reg[12]~3.DATAB
SW[3] => accphase_reg[11]~4.DATAB
SW[2] => accphase_reg[10]~5.DATAB
SW[1] => accphase_reg[9]~6.DATAB
SW[0] => accphase_reg[8]~7.DATAB
CLK_DAC <= pll1.CLK
DAT_DAC[11] <= DAT2DAC[11].DB_MAX_OUTPUT_PORT_TYPE
DAT_DAC[10] <= DAT2DAC[10].DB_MAX_OUTPUT_PORT_TYPE
DAT_DAC[9] <= DAT2DAC[9].REGOUT
DAT_DAC[8] <= DAT2DAC[8].REGOUT
DAT_DAC[7] <= DAT2DAC[7].REGOUT
DAT_DAC[6] <= DAT2DAC[6].REGOUT
DAT_DAC[5] <= DAT2DAC[5].REGOUT
DAT_DAC[4] <= DAT2DAC[4].REGOUT
DAT_DAC[3] <= DAT2DAC[3].DB_MAX_OUTPUT_PORT_TYPE
DAT_DAC[2] <= DAT2DAC[2].DB_MAX_OUTPUT_PORT_TYPE
DAT_DAC[1] <= DAT2DAC[1].DB_MAX_OUTPUT_PORT_TYPE
DAT_DAC[0] <= <GND>


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0
shiftin[0] => shift_taps_85m:auto_generated.shiftin[0]
shiftin[1] => shift_taps_85m:auto_generated.shiftin[1]
shiftin[2] => shift_taps_85m:auto_generated.shiftin[2]
shiftin[3] => shift_taps_85m:auto_generated.shiftin[3]
shiftin[4] => shift_taps_85m:auto_generated.shiftin[4]
shiftin[5] => shift_taps_85m:auto_generated.shiftin[5]
shiftin[6] => shift_taps_85m:auto_generated.shiftin[6]
shiftin[7] => shift_taps_85m:auto_generated.shiftin[7]
clock => shift_taps_85m:auto_generated.clock
clken => ~NO_FANOUT~
shiftout[0] <= <GND>
shiftout[1] <= <GND>
shiftout[2] <= <GND>
shiftout[3] <= <GND>
shiftout[4] <= <GND>
shiftout[5] <= <GND>
shiftout[6] <= <GND>
shiftout[7] <= <GND>
taps[0] <= shift_taps_85m:auto_generated.taps[0]
taps[1] <= shift_taps_85m:auto_generated.taps[1]
taps[2] <= shift_taps_85m:auto_generated.taps[2]
taps[3] <= shift_taps_85m:auto_generated.taps[3]
taps[4] <= shift_taps_85m:auto_generated.taps[4]
taps[5] <= shift_taps_85m:auto_generated.taps[5]
taps[6] <= shift_taps_85m:auto_generated.taps[6]
taps[7] <= shift_taps_85m:auto_generated.taps[7]
aclr => ~NO_FANOUT~


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_85m:auto_generated
clock => altsyncram_5d81:altsyncram2.clock0
clock => cntr_ipf:cntr1.clock
shiftin[0] => altsyncram_5d81:altsyncram2.data_a[0]
shiftin[1] => altsyncram_5d81:altsyncram2.data_a[1]
shiftin[2] => altsyncram_5d81:altsyncram2.data_a[2]
shiftin[3] => altsyncram_5d81:altsyncram2.data_a[3]
shiftin[4] => altsyncram_5d81:altsyncram2.data_a[4]
shiftin[5] => altsyncram_5d81:altsyncram2.data_a[5]
shiftin[6] => altsyncram_5d81:altsyncram2.data_a[6]
shiftin[7] => altsyncram_5d81:altsyncram2.data_a[7]
shiftout[0] <= altsyncram_5d81:altsyncram2.q_b[0]
shiftout[1] <= altsyncram_5d81:altsyncram2.q_b[1]
shiftout[2] <= altsyncram_5d81:altsyncram2.q_b[2]
shiftout[3] <= altsyncram_5d81:altsyncram2.q_b[3]
shiftout[4] <= altsyncram_5d81:altsyncram2.q_b[4]
shiftout[5] <= altsyncram_5d81:altsyncram2.q_b[5]
shiftout[6] <= altsyncram_5d81:altsyncram2.q_b[6]
shiftout[7] <= altsyncram_5d81:altsyncram2.q_b[7]
taps[0] <= altsyncram_5d81:altsyncram2.q_b[0]
taps[1] <= altsyncram_5d81:altsyncram2.q_b[1]
taps[2] <= altsyncram_5d81:altsyncram2.q_b[2]
taps[3] <= altsyncram_5d81:altsyncram2.q_b[3]
taps[4] <= altsyncram_5d81:altsyncram2.q_b[4]
taps[5] <= altsyncram_5d81:altsyncram2.q_b[5]
taps[6] <= altsyncram_5d81:altsyncram2.q_b[6]
taps[7] <= altsyncram_5d81:altsyncram2.q_b[7]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_85m:auto_generated|altsyncram_5d81:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_85m:auto_generated|cntr_ipf:cntr1
clk_en => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|altshift_taps:fTap_din1_reg2_rtl_0
shiftin[0] => shift_taps_45m:auto_generated.shiftin[0]
shiftin[1] => shift_taps_45m:auto_generated.shiftin[1]
shiftin[2] => shift_taps_45m:auto_generated.shiftin[2]
shiftin[3] => shift_taps_45m:auto_generated.shiftin[3]
shiftin[4] => shift_taps_45m:auto_generated.shiftin[4]
shiftin[5] => shift_taps_45m:auto_generated.shiftin[5]
shiftin[6] => shift_taps_45m:auto_generated.shiftin[6]
shiftin[7] => shift_taps_45m:auto_generated.shiftin[7]
shiftin[8] => shift_taps_45m:auto_generated.shiftin[8]
shiftin[9] => shift_taps_45m:auto_generated.shiftin[9]
shiftin[10] => shift_taps_45m:auto_generated.shiftin[10]
shiftin[11] => shift_taps_45m:auto_generated.shiftin[11]
shiftin[12] => shift_taps_45m:auto_generated.shiftin[12]
shiftin[13] => shift_taps_45m:auto_generated.shiftin[13]
shiftin[14] => shift_taps_45m:auto_generated.shiftin[14]
shiftin[15] => shift_taps_45m:auto_generated.shiftin[15]
clock => shift_taps_45m:auto_generated.clock
clken => ~NO_FANOUT~
shiftout[0] <= <GND>
shiftout[1] <= <GND>
shiftout[2] <= <GND>
shiftout[3] <= <GND>
shiftout[4] <= <GND>
shiftout[5] <= <GND>
shiftout[6] <= <GND>
shiftout[7] <= <GND>
shiftout[8] <= <GND>
shiftout[9] <= <GND>
shiftout[10] <= <GND>
shiftout[11] <= <GND>
shiftout[12] <= <GND>
shiftout[13] <= <GND>
shiftout[14] <= <GND>
shiftout[15] <= <GND>
taps[0] <= shift_taps_45m:auto_generated.taps[0]
taps[1] <= shift_taps_45m:auto_generated.taps[1]
taps[2] <= shift_taps_45m:auto_generated.taps[2]
taps[3] <= shift_taps_45m:auto_generated.taps[3]
taps[4] <= shift_taps_45m:auto_generated.taps[4]
taps[5] <= shift_taps_45m:auto_generated.taps[5]
taps[6] <= shift_taps_45m:auto_generated.taps[6]
taps[7] <= shift_taps_45m:auto_generated.taps[7]
taps[8] <= shift_taps_45m:auto_generated.taps[8]
taps[9] <= shift_taps_45m:auto_generated.taps[9]
taps[10] <= shift_taps_45m:auto_generated.taps[10]
taps[11] <= shift_taps_45m:auto_generated.taps[11]
taps[12] <= shift_taps_45m:auto_generated.taps[12]
taps[13] <= shift_taps_45m:auto_generated.taps[13]
taps[14] <= shift_taps_45m:auto_generated.taps[14]
taps[15] <= shift_taps_45m:auto_generated.taps[15]
aclr => ~NO_FANOUT~


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|altshift_taps:fTap_din1_reg2_rtl_0|shift_taps_45m:auto_generated
clock => altsyncram_lc81:altsyncram2.clock0
clock => cntr_rnf:cntr1.clock
shiftin[0] => altsyncram_lc81:altsyncram2.data_a[0]
shiftin[1] => altsyncram_lc81:altsyncram2.data_a[1]
shiftin[2] => altsyncram_lc81:altsyncram2.data_a[2]
shiftin[3] => altsyncram_lc81:altsyncram2.data_a[3]
shiftin[4] => altsyncram_lc81:altsyncram2.data_a[4]
shiftin[5] => altsyncram_lc81:altsyncram2.data_a[5]
shiftin[6] => altsyncram_lc81:altsyncram2.data_a[6]
shiftin[7] => altsyncram_lc81:altsyncram2.data_a[7]
shiftin[8] => altsyncram_lc81:altsyncram2.data_a[8]
shiftin[9] => altsyncram_lc81:altsyncram2.data_a[9]
shiftin[10] => altsyncram_lc81:altsyncram2.data_a[10]
shiftin[11] => altsyncram_lc81:altsyncram2.data_a[11]
shiftin[12] => altsyncram_lc81:altsyncram2.data_a[12]
shiftin[13] => altsyncram_lc81:altsyncram2.data_a[13]
shiftin[14] => altsyncram_lc81:altsyncram2.data_a[14]
shiftin[15] => altsyncram_lc81:altsyncram2.data_a[15]
shiftout[0] <= altsyncram_lc81:altsyncram2.q_b[0]
shiftout[1] <= altsyncram_lc81:altsyncram2.q_b[1]
shiftout[2] <= altsyncram_lc81:altsyncram2.q_b[2]
shiftout[3] <= altsyncram_lc81:altsyncram2.q_b[3]
shiftout[4] <= altsyncram_lc81:altsyncram2.q_b[4]
shiftout[5] <= altsyncram_lc81:altsyncram2.q_b[5]
shiftout[6] <= altsyncram_lc81:altsyncram2.q_b[6]
shiftout[7] <= altsyncram_lc81:altsyncram2.q_b[7]
shiftout[8] <= altsyncram_lc81:altsyncram2.q_b[8]
shiftout[9] <= altsyncram_lc81:altsyncram2.q_b[9]
shiftout[10] <= altsyncram_lc81:altsyncram2.q_b[10]
shiftout[11] <= altsyncram_lc81:altsyncram2.q_b[11]
shiftout[12] <= altsyncram_lc81:altsyncram2.q_b[12]
shiftout[13] <= altsyncram_lc81:altsyncram2.q_b[13]
shiftout[14] <= altsyncram_lc81:altsyncram2.q_b[14]
shiftout[15] <= altsyncram_lc81:altsyncram2.q_b[15]
taps[0] <= altsyncram_lc81:altsyncram2.q_b[0]
taps[1] <= altsyncram_lc81:altsyncram2.q_b[1]
taps[2] <= altsyncram_lc81:altsyncram2.q_b[2]
taps[3] <= altsyncram_lc81:altsyncram2.q_b[3]
taps[4] <= altsyncram_lc81:altsyncram2.q_b[4]
taps[5] <= altsyncram_lc81:altsyncram2.q_b[5]
taps[6] <= altsyncram_lc81:altsyncram2.q_b[6]
taps[7] <= altsyncram_lc81:altsyncram2.q_b[7]
taps[8] <= altsyncram_lc81:altsyncram2.q_b[8]
taps[9] <= altsyncram_lc81:altsyncram2.q_b[9]
taps[10] <= altsyncram_lc81:altsyncram2.q_b[10]
taps[11] <= altsyncram_lc81:altsyncram2.q_b[11]
taps[12] <= altsyncram_lc81:altsyncram2.q_b[12]
taps[13] <= altsyncram_lc81:altsyncram2.q_b[13]
taps[14] <= altsyncram_lc81:altsyncram2.q_b[14]
taps[15] <= altsyncram_lc81:altsyncram2.q_b[15]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|altshift_taps:fTap_din1_reg2_rtl_0|shift_taps_45m:auto_generated|altsyncram_lc81:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|altshift_taps:fTap_din1_reg2_rtl_0|shift_taps_45m:auto_generated|cntr_rnf:cntr1
clk_en => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|lpm_mult:Mult0
dataa[0] => mult_02t:auto_generated.dataa[0]
dataa[1] => mult_02t:auto_generated.dataa[1]
dataa[2] => mult_02t:auto_generated.dataa[2]
dataa[3] => mult_02t:auto_generated.dataa[3]
dataa[4] => mult_02t:auto_generated.dataa[4]
dataa[5] => mult_02t:auto_generated.dataa[5]
dataa[6] => mult_02t:auto_generated.dataa[6]
dataa[7] => mult_02t:auto_generated.dataa[7]
dataa[8] => mult_02t:auto_generated.dataa[8]
datab[0] => mult_02t:auto_generated.datab[0]
datab[1] => mult_02t:auto_generated.datab[1]
datab[2] => mult_02t:auto_generated.datab[2]
datab[3] => mult_02t:auto_generated.datab[3]
datab[4] => mult_02t:auto_generated.datab[4]
datab[5] => mult_02t:auto_generated.datab[5]
datab[6] => mult_02t:auto_generated.datab[6]
datab[7] => mult_02t:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_02t:auto_generated.result[0]
result[1] <= mult_02t:auto_generated.result[1]
result[2] <= mult_02t:auto_generated.result[2]
result[3] <= mult_02t:auto_generated.result[3]
result[4] <= mult_02t:auto_generated.result[4]
result[5] <= mult_02t:auto_generated.result[5]
result[6] <= mult_02t:auto_generated.result[6]
result[7] <= mult_02t:auto_generated.result[7]
result[8] <= mult_02t:auto_generated.result[8]
result[9] <= mult_02t:auto_generated.result[9]
result[10] <= mult_02t:auto_generated.result[10]
result[11] <= mult_02t:auto_generated.result[11]
result[12] <= mult_02t:auto_generated.result[12]
result[13] <= mult_02t:auto_generated.result[13]
result[14] <= mult_02t:auto_generated.result[14]
result[15] <= mult_02t:auto_generated.result[15]
result[16] <= mult_02t:auto_generated.result[16]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|lpm_mult:Mult0|mult_02t:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|lpm_mult:Mult0
dataa[0] => mult_u1t:auto_generated.dataa[0]
dataa[1] => mult_u1t:auto_generated.dataa[1]
dataa[2] => mult_u1t:auto_generated.dataa[2]
dataa[3] => mult_u1t:auto_generated.dataa[3]
dataa[4] => mult_u1t:auto_generated.dataa[4]
dataa[5] => mult_u1t:auto_generated.dataa[5]
dataa[6] => mult_u1t:auto_generated.dataa[6]
dataa[7] => mult_u1t:auto_generated.dataa[7]
dataa[8] => mult_u1t:auto_generated.dataa[8]
datab[0] => mult_u1t:auto_generated.datab[0]
datab[1] => mult_u1t:auto_generated.datab[1]
datab[2] => mult_u1t:auto_generated.datab[2]
datab[3] => mult_u1t:auto_generated.datab[3]
datab[4] => mult_u1t:auto_generated.datab[4]
datab[5] => mult_u1t:auto_generated.datab[5]
datab[6] => mult_u1t:auto_generated.datab[6]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_u1t:auto_generated.result[0]
result[1] <= mult_u1t:auto_generated.result[1]
result[2] <= mult_u1t:auto_generated.result[2]
result[3] <= mult_u1t:auto_generated.result[3]
result[4] <= mult_u1t:auto_generated.result[4]
result[5] <= mult_u1t:auto_generated.result[5]
result[6] <= mult_u1t:auto_generated.result[6]
result[7] <= mult_u1t:auto_generated.result[7]
result[8] <= mult_u1t:auto_generated.result[8]
result[9] <= mult_u1t:auto_generated.result[9]
result[10] <= mult_u1t:auto_generated.result[10]
result[11] <= mult_u1t:auto_generated.result[11]
result[12] <= mult_u1t:auto_generated.result[12]
result[13] <= mult_u1t:auto_generated.result[13]
result[14] <= mult_u1t:auto_generated.result[14]
result[15] <= mult_u1t:auto_generated.result[15]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|lpm_mult:Mult0|mult_u1t:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|lpm_mult:Mult0
dataa[0] => mult_s1t:auto_generated.dataa[0]
dataa[1] => mult_s1t:auto_generated.dataa[1]
dataa[2] => mult_s1t:auto_generated.dataa[2]
dataa[3] => mult_s1t:auto_generated.dataa[3]
dataa[4] => mult_s1t:auto_generated.dataa[4]
dataa[5] => mult_s1t:auto_generated.dataa[5]
dataa[6] => mult_s1t:auto_generated.dataa[6]
dataa[7] => mult_s1t:auto_generated.dataa[7]
dataa[8] => mult_s1t:auto_generated.dataa[8]
datab[0] => mult_s1t:auto_generated.datab[0]
datab[1] => mult_s1t:auto_generated.datab[1]
datab[2] => mult_s1t:auto_generated.datab[2]
datab[3] => mult_s1t:auto_generated.datab[3]
datab[4] => mult_s1t:auto_generated.datab[4]
datab[5] => mult_s1t:auto_generated.datab[5]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_s1t:auto_generated.result[0]
result[1] <= mult_s1t:auto_generated.result[1]
result[2] <= mult_s1t:auto_generated.result[2]
result[3] <= mult_s1t:auto_generated.result[3]
result[4] <= mult_s1t:auto_generated.result[4]
result[5] <= mult_s1t:auto_generated.result[5]
result[6] <= mult_s1t:auto_generated.result[6]
result[7] <= mult_s1t:auto_generated.result[7]
result[8] <= mult_s1t:auto_generated.result[8]
result[9] <= mult_s1t:auto_generated.result[9]
result[10] <= mult_s1t:auto_generated.result[10]
result[11] <= mult_s1t:auto_generated.result[11]
result[12] <= mult_s1t:auto_generated.result[12]
result[13] <= mult_s1t:auto_generated.result[13]
result[14] <= mult_s1t:auto_generated.result[14]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|lpm_mult:Mult0|mult_s1t:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
dataa[3] => multcore:mult_core.dataa[3]
dataa[4] => multcore:mult_core.dataa[4]
dataa[5] => multcore:mult_core.dataa[5]
dataa[6] => multcore:mult_core.dataa[6]
dataa[7] => multcore:mult_core.dataa[7]
dataa[8] => multcore:mult_core.dataa[8]
datab[0] => multcore:mult_core.datab[0]
datab[1] => multcore:mult_core.datab[1]
datab[2] => multcore:mult_core.datab[2]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]
result[5] <= altshift:external_latency_ffs.result[5]
result[6] <= altshift:external_latency_ffs.result[6]
result[7] <= altshift:external_latency_ffs.result[7]
result[8] <= altshift:external_latency_ffs.result[8]
result[9] <= altshift:external_latency_ffs.result[9]
result[10] <= altshift:external_latency_ffs.result[10]
result[11] <= altshift:external_latency_ffs.result[11]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core
dataa[0] => mul_lfrg:mul_lfrg_first_mod.data[0][0]
dataa[0] => mul_lfrg:mul_lfrg_last_mod.data[0][0]
dataa[0] => mul_lfrg:$00035.data[0][1]
dataa[0] => mul_lfrg:$00031.data[0][1]
dataa[1] => mul_lfrg:mul_lfrg_first_mod.data[0][1]
dataa[1] => mul_lfrg:mul_lfrg_first_mod.data[1][0]
dataa[1] => mul_lfrg:mul_lfrg_last_mod.data[0][1]
dataa[1] => mul_lfrg:mul_lfrg_last_mod.data[1][0]
dataa[2] => mul_lfrg:mul_lfrg_first_mod.data[1][1]
dataa[2] => mul_lfrg:mul_lfrg_first_mod.data[2][0]
dataa[2] => mul_lfrg:mul_lfrg_last_mod.data[1][1]
dataa[2] => mul_lfrg:mul_lfrg_last_mod.data[2][0]
dataa[3] => mul_lfrg:mul_lfrg_first_mod.data[2][1]
dataa[3] => mul_lfrg:mul_lfrg_first_mod.data[3][0]
dataa[3] => mul_lfrg:mul_lfrg_last_mod.data[2][1]
dataa[3] => mul_lfrg:mul_lfrg_last_mod.data[3][0]
dataa[4] => mul_lfrg:mul_lfrg_first_mod.data[3][1]
dataa[4] => mul_lfrg:mul_lfrg_first_mod.data[4][0]
dataa[4] => mul_lfrg:mul_lfrg_last_mod.data[3][1]
dataa[4] => mul_lfrg:mul_lfrg_last_mod.data[4][0]
dataa[5] => mul_lfrg:mul_lfrg_first_mod.data[4][1]
dataa[5] => mul_lfrg:mul_lfrg_first_mod.data[5][0]
dataa[5] => mul_lfrg:mul_lfrg_last_mod.data[4][1]
dataa[5] => mul_lfrg:mul_lfrg_last_mod.data[5][0]
dataa[6] => mul_lfrg:mul_lfrg_first_mod.data[5][1]
dataa[6] => mul_lfrg:mul_lfrg_first_mod.data[6][0]
dataa[6] => mul_lfrg:mul_lfrg_last_mod.data[5][1]
dataa[6] => mul_lfrg:mul_lfrg_last_mod.data[6][0]
dataa[7] => mul_lfrg:mul_lfrg_first_mod.data[6][1]
dataa[7] => mul_lfrg:mul_lfrg_first_mod.data[7][0]
dataa[7] => mul_lfrg:mul_lfrg_last_mod.data[6][1]
dataa[7] => mul_lfrg:mul_lfrg_last_mod.data[7][0]
dataa[8] => mul_lfrg:mul_lfrg_first_mod.data[7][1]
dataa[8] => mul_lfrg:mul_lfrg_last_mod.data[7][1]
dataa[8] => mul_lfrg:$00037.data[0][1]
dataa[8] => mul_lfrg:$00037.data[0][0]
dataa[8] => mul_lfrg:$00033.data[0][1]
dataa[8] => mul_lfrg:$00033.data[0][0]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[7][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[6][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[5][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[4][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[3][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[2][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[1][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[0][1]
datab[0] => mul_lfrg:$00033.select[0][1]
datab[0] => mul_lfrg:$00031.select[0][1]
datab[1] => pp_carry_node[1].IN0
datab[1] => mpar_add:padder.data[1][0]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[7][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[6][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[5][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[4][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[3][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[2][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[1][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[0][2]
datab[1] => mul_lfrg:$00033.select[0][2]
datab[1] => mul_lfrg:$00031.select[0][2]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[7][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[6][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[5][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[4][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[3][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[2][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[1][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[0][0]
datab[1] => mul_lfrg:$00037.select[0][0]
datab[1] => mul_lfrg:$00035.select[0][0]
datab[2] => pp_carry_node[1].IN0
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[7][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[6][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[5][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[4][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[3][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[2][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[1][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[0][1]
datab[2] => mul_lfrg:$00037.select[0][1]
datab[2] => mul_lfrg:$00035.select[0][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[7][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[6][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[5][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[4][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[3][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[2][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[1][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[0][2]
datab[2] => mul_lfrg:$00037.select[0][2]
datab[2] => mul_lfrg:$00035.select[0][2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mpar_add:padder.result[2]
result[1] <= mpar_add:padder.result[3]
result[2] <= mpar_add:padder.result[4]
result[3] <= mpar_add:padder.result[5]
result[4] <= mpar_add:padder.result[6]
result[5] <= mpar_add:padder.result[7]
result[6] <= mpar_add:padder.result[8]
result[7] <= mpar_add:padder.result[9]
result[8] <= mpar_add:padder.result[10]
result[9] <= mpar_add:padder.result[11]
result[10] <= mpar_add:padder.result[12]
result[11] <= mpar_add:padder.result[13]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
data[1][0] => _.IN0
data[1][0] => right_bit[1].IN0
data[1][1] => _.IN0
data[1][1] => left_bit[1].IN0
data[2][0] => _.IN0
data[2][0] => right_bit[2].IN0
data[2][1] => _.IN0
data[2][1] => left_bit[2].IN0
data[3][0] => _.IN0
data[3][0] => right_bit[3].IN0
data[3][1] => _.IN0
data[3][1] => left_bit[3].IN0
data[4][0] => _.IN0
data[4][0] => right_bit[4].IN0
data[4][1] => _.IN0
data[4][1] => left_bit[4].IN0
data[5][0] => _.IN0
data[5][0] => right_bit[5].IN0
data[5][1] => _.IN0
data[5][1] => left_bit[5].IN0
data[6][0] => _.IN0
data[6][0] => right_bit[6].IN0
data[6][1] => _.IN0
data[6][1] => left_bit[6].IN0
data[7][0] => _.IN0
data[7][0] => right_bit[7].IN0
data[7][1] => _.IN0
data[7][1] => left_bit[7].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE
out_bit[1] <= out_bit[1].DB_MAX_OUTPUT_PORT_TYPE
out_bit[2] <= out_bit[2].DB_MAX_OUTPUT_PORT_TYPE
out_bit[3] <= out_bit[3].DB_MAX_OUTPUT_PORT_TYPE
out_bit[4] <= out_bit[4].DB_MAX_OUTPUT_PORT_TYPE
out_bit[5] <= out_bit[5].DB_MAX_OUTPUT_PORT_TYPE
out_bit[6] <= out_bit[6].DB_MAX_OUTPUT_PORT_TYPE
out_bit[7] <= out_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
data[1][0] => _.IN0
data[1][0] => right_bit[1].IN0
data[1][1] => _.IN0
data[1][1] => left_bit[1].IN0
data[2][0] => _.IN0
data[2][0] => right_bit[2].IN0
data[2][1] => _.IN0
data[2][1] => left_bit[2].IN0
data[3][0] => _.IN0
data[3][0] => right_bit[3].IN0
data[3][1] => _.IN0
data[3][1] => left_bit[3].IN0
data[4][0] => _.IN0
data[4][0] => right_bit[4].IN0
data[4][1] => _.IN0
data[4][1] => left_bit[4].IN0
data[5][0] => _.IN0
data[5][0] => right_bit[5].IN0
data[5][1] => _.IN0
data[5][1] => left_bit[5].IN0
data[6][0] => _.IN0
data[6][0] => right_bit[6].IN0
data[6][1] => _.IN0
data[6][1] => left_bit[6].IN0
data[7][0] => _.IN0
data[7][0] => right_bit[7].IN0
data[7][1] => _.IN0
data[7][1] => left_bit[7].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE
out_bit[1] <= out_bit[1].DB_MAX_OUTPUT_PORT_TYPE
out_bit[2] <= out_bit[2].DB_MAX_OUTPUT_PORT_TYPE
out_bit[3] <= out_bit[3].DB_MAX_OUTPUT_PORT_TYPE
out_bit[4] <= out_bit[4].DB_MAX_OUTPUT_PORT_TYPE
out_bit[5] <= out_bit[5].DB_MAX_OUTPUT_PORT_TYPE
out_bit[6] <= out_bit[6].DB_MAX_OUTPUT_PORT_TYPE
out_bit[7] <= out_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
data[0][0] => drop_bits_node[0][1].IN1
data[0][0] => result[0].DATAIN
data[0][1] => drop_bits_node[0][1].IN0
data[0][2] => lpm_add_sub:adder[0].dataa[0]
data[0][3] => lpm_add_sub:adder[0].dataa[1]
data[0][4] => _.IN1
data[0][4] => _.IN1
data[0][4] => _.IN1
data[0][4] => _.IN1
data[0][5] => _.IN0
data[0][5] => _.IN1
data[0][5] => _.IN1
data[0][6] => _.IN0
data[0][6] => _.IN1
data[0][7] => lpm_add_sub:booth_adder_right.datab[0]
data[0][8] => lpm_add_sub:booth_adder_right.datab[1]
data[0][9] => lpm_add_sub:booth_adder_right.datab[2]
data[0][10] => lpm_add_sub:booth_adder_right.datab[3]
data[0][11] => lpm_add_sub:booth_adder_right.datab[4]
data[0][12] => lpm_add_sub:booth_adder_right.datab[5]
data[1][0] => lpm_add_sub:adder[0].datab[0]
data[1][1] => lpm_add_sub:adder[0].datab[1]
data[1][2] => lpm_add_sub:adder[0].datab[2]
data[1][3] => lpm_add_sub:adder[0].datab[3]
data[1][4] => lpm_add_sub:adder[0].datab[4]
data[1][5] => lpm_add_sub:adder[0].datab[5]
data[1][6] => lpm_add_sub:adder[0].datab[6]
data[1][7] => lpm_add_sub:adder[0].datab[7]
data[1][8] => lpm_add_sub:adder[0].datab[8]
data[1][9] => lpm_add_sub:adder[0].datab[9]
data[1][10] => lpm_add_sub:adder[0].datab[10]
data[1][11] => lpm_add_sub:adder[0].datab[11]
data[1][12] => lpm_add_sub:adder[0].datab[12]
cin => _.IN0
cin => _.IN0
cin => _.IN0
cin => _.IN0
clk => clk_out.IN0
aclr => aclr_out.IN0
clken => clken_out.IN0
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= level_result_node[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= level_result_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= level_result_node[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= level_result_node[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= level_result_node[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= level_result_node[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= level_result_node[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= level_result_node[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= level_result_node[0][8].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= level_result_node[0][9].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= level_result_node[0][10].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= level_result_node[0][11].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= level_result_node[0][12].DB_MAX_OUTPUT_PORT_TYPE
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr_out.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken_out.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right
dataa[0] => add_sub_tmf:auto_generated.dataa[0]
dataa[1] => add_sub_tmf:auto_generated.dataa[1]
dataa[2] => add_sub_tmf:auto_generated.dataa[2]
dataa[3] => add_sub_tmf:auto_generated.dataa[3]
dataa[4] => add_sub_tmf:auto_generated.dataa[4]
dataa[5] => add_sub_tmf:auto_generated.dataa[5]
datab[0] => add_sub_tmf:auto_generated.datab[0]
datab[1] => add_sub_tmf:auto_generated.datab[1]
datab[2] => add_sub_tmf:auto_generated.datab[2]
datab[3] => add_sub_tmf:auto_generated.datab[3]
datab[4] => add_sub_tmf:auto_generated.datab[4]
datab[5] => add_sub_tmf:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_tmf:auto_generated.result[0]
result[1] <= add_sub_tmf:auto_generated.result[1]
result[2] <= add_sub_tmf:auto_generated.result[2]
result[3] <= add_sub_tmf:auto_generated.result[3]
result[4] <= add_sub_tmf:auto_generated.result[4]
result[5] <= add_sub_tmf:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_tmf:auto_generated
dataa[0] => op_1.IN10
dataa[1] => op_1.IN8
dataa[2] => op_1.IN6
dataa[3] => op_1.IN4
dataa[4] => op_1.IN2
dataa[5] => op_1.IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
dataa[0] => add_sub_m4h:auto_generated.dataa[0]
dataa[1] => add_sub_m4h:auto_generated.dataa[1]
dataa[2] => add_sub_m4h:auto_generated.dataa[2]
dataa[3] => add_sub_m4h:auto_generated.dataa[3]
dataa[4] => add_sub_m4h:auto_generated.dataa[4]
dataa[5] => add_sub_m4h:auto_generated.dataa[5]
dataa[6] => add_sub_m4h:auto_generated.dataa[6]
dataa[7] => add_sub_m4h:auto_generated.dataa[7]
dataa[8] => add_sub_m4h:auto_generated.dataa[8]
dataa[9] => add_sub_m4h:auto_generated.dataa[9]
dataa[10] => add_sub_m4h:auto_generated.dataa[10]
dataa[11] => add_sub_m4h:auto_generated.dataa[11]
dataa[12] => add_sub_m4h:auto_generated.dataa[12]
datab[0] => add_sub_m4h:auto_generated.datab[0]
datab[1] => add_sub_m4h:auto_generated.datab[1]
datab[2] => add_sub_m4h:auto_generated.datab[2]
datab[3] => add_sub_m4h:auto_generated.datab[3]
datab[4] => add_sub_m4h:auto_generated.datab[4]
datab[5] => add_sub_m4h:auto_generated.datab[5]
datab[6] => add_sub_m4h:auto_generated.datab[6]
datab[7] => add_sub_m4h:auto_generated.datab[7]
datab[8] => add_sub_m4h:auto_generated.datab[8]
datab[9] => add_sub_m4h:auto_generated.datab[9]
datab[10] => add_sub_m4h:auto_generated.datab[10]
datab[11] => add_sub_m4h:auto_generated.datab[11]
datab[12] => add_sub_m4h:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_m4h:auto_generated.result[0]
result[1] <= add_sub_m4h:auto_generated.result[1]
result[2] <= add_sub_m4h:auto_generated.result[2]
result[3] <= add_sub_m4h:auto_generated.result[3]
result[4] <= add_sub_m4h:auto_generated.result[4]
result[5] <= add_sub_m4h:auto_generated.result[5]
result[6] <= add_sub_m4h:auto_generated.result[6]
result[7] <= add_sub_m4h:auto_generated.result[7]
result[8] <= add_sub_m4h:auto_generated.result[8]
result[9] <= add_sub_m4h:auto_generated.result[9]
result[10] <= add_sub_m4h:auto_generated.result[10]
result[11] <= add_sub_m4h:auto_generated.result[11]
result[12] <= add_sub_m4h:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m4h:auto_generated
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => op_1.IN25
datab[1] => op_1.IN23
datab[2] => op_1.IN21
datab[3] => op_1.IN19
datab[4] => op_1.IN17
datab[5] => op_1.IN15
datab[6] => op_1.IN13
datab[7] => op_1.IN11
datab[8] => op_1.IN9
datab[9] => op_1.IN7
datab[10] => op_1.IN5
datab[11] => op_1.IN3
datab[12] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00031
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00033
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00035
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00037
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
data[10] => result[10].DATAIN
data[11] => result[11].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|lpm_mult:Mult0
dataa[0] => mult_q1t:auto_generated.dataa[0]
dataa[1] => mult_q1t:auto_generated.dataa[1]
dataa[2] => mult_q1t:auto_generated.dataa[2]
dataa[3] => mult_q1t:auto_generated.dataa[3]
dataa[4] => mult_q1t:auto_generated.dataa[4]
dataa[5] => mult_q1t:auto_generated.dataa[5]
dataa[6] => mult_q1t:auto_generated.dataa[6]
dataa[7] => mult_q1t:auto_generated.dataa[7]
dataa[8] => mult_q1t:auto_generated.dataa[8]
datab[0] => mult_q1t:auto_generated.datab[0]
datab[1] => mult_q1t:auto_generated.datab[1]
datab[2] => mult_q1t:auto_generated.datab[2]
datab[3] => mult_q1t:auto_generated.datab[3]
datab[4] => mult_q1t:auto_generated.datab[4]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_q1t:auto_generated.result[0]
result[1] <= mult_q1t:auto_generated.result[1]
result[2] <= mult_q1t:auto_generated.result[2]
result[3] <= mult_q1t:auto_generated.result[3]
result[4] <= mult_q1t:auto_generated.result[4]
result[5] <= mult_q1t:auto_generated.result[5]
result[6] <= mult_q1t:auto_generated.result[6]
result[7] <= mult_q1t:auto_generated.result[7]
result[8] <= mult_q1t:auto_generated.result[8]
result[9] <= mult_q1t:auto_generated.result[9]
result[10] <= mult_q1t:auto_generated.result[10]
result[11] <= mult_q1t:auto_generated.result[11]
result[12] <= mult_q1t:auto_generated.result[12]
result[13] <= mult_q1t:auto_generated.result[13]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|lpm_mult:Mult0|mult_q1t:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|lpm_mult:Mult0
dataa[0] => mult_q1t:auto_generated.dataa[0]
dataa[1] => mult_q1t:auto_generated.dataa[1]
dataa[2] => mult_q1t:auto_generated.dataa[2]
dataa[3] => mult_q1t:auto_generated.dataa[3]
dataa[4] => mult_q1t:auto_generated.dataa[4]
dataa[5] => mult_q1t:auto_generated.dataa[5]
dataa[6] => mult_q1t:auto_generated.dataa[6]
dataa[7] => mult_q1t:auto_generated.dataa[7]
dataa[8] => mult_q1t:auto_generated.dataa[8]
datab[0] => mult_q1t:auto_generated.datab[0]
datab[1] => mult_q1t:auto_generated.datab[1]
datab[2] => mult_q1t:auto_generated.datab[2]
datab[3] => mult_q1t:auto_generated.datab[3]
datab[4] => mult_q1t:auto_generated.datab[4]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_q1t:auto_generated.result[0]
result[1] <= mult_q1t:auto_generated.result[1]
result[2] <= mult_q1t:auto_generated.result[2]
result[3] <= mult_q1t:auto_generated.result[3]
result[4] <= mult_q1t:auto_generated.result[4]
result[5] <= mult_q1t:auto_generated.result[5]
result[6] <= mult_q1t:auto_generated.result[6]
result[7] <= mult_q1t:auto_generated.result[7]
result[8] <= mult_q1t:auto_generated.result[8]
result[9] <= mult_q1t:auto_generated.result[9]
result[10] <= mult_q1t:auto_generated.result[10]
result[11] <= mult_q1t:auto_generated.result[11]
result[12] <= mult_q1t:auto_generated.result[12]
result[13] <= mult_q1t:auto_generated.result[13]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|lpm_mult:Mult0|mult_q1t:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|lpm_mult:Mult0
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
dataa[3] => multcore:mult_core.dataa[3]
dataa[4] => multcore:mult_core.dataa[4]
dataa[5] => multcore:mult_core.dataa[5]
dataa[6] => multcore:mult_core.dataa[6]
dataa[7] => multcore:mult_core.dataa[7]
dataa[8] => multcore:mult_core.dataa[8]
datab[0] => multcore:mult_core.datab[0]
datab[1] => multcore:mult_core.datab[1]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]
result[5] <= altshift:external_latency_ffs.result[5]
result[6] <= altshift:external_latency_ffs.result[6]
result[7] <= altshift:external_latency_ffs.result[7]
result[8] <= altshift:external_latency_ffs.result[8]
result[9] <= altshift:external_latency_ffs.result[9]
result[10] <= altshift:external_latency_ffs.result[10]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|lpm_mult:Mult0|multcore:mult_core
dataa[0] => mul_lfrg:mul_lfrg_first_mod.data[0][0]
dataa[0] => mul_lfrg:$00030.data[0][1]
dataa[1] => mul_lfrg:mul_lfrg_first_mod.data[0][1]
dataa[1] => mul_lfrg:mul_lfrg_first_mod.data[1][0]
dataa[2] => mul_lfrg:mul_lfrg_first_mod.data[1][1]
dataa[2] => mul_lfrg:mul_lfrg_first_mod.data[2][0]
dataa[3] => mul_lfrg:mul_lfrg_first_mod.data[2][1]
dataa[3] => mul_lfrg:mul_lfrg_first_mod.data[3][0]
dataa[4] => mul_lfrg:mul_lfrg_first_mod.data[3][1]
dataa[4] => mul_lfrg:mul_lfrg_first_mod.data[4][0]
dataa[5] => mul_lfrg:mul_lfrg_first_mod.data[4][1]
dataa[5] => mul_lfrg:mul_lfrg_first_mod.data[5][0]
dataa[6] => mul_lfrg:mul_lfrg_first_mod.data[5][1]
dataa[6] => mul_lfrg:mul_lfrg_first_mod.data[6][0]
dataa[7] => mul_lfrg:mul_lfrg_first_mod.data[6][1]
dataa[7] => mul_lfrg:mul_lfrg_first_mod.data[7][0]
dataa[8] => mul_lfrg:mul_lfrg_first_mod.data[7][1]
dataa[8] => mul_lfrg:$00032.data[0][1]
dataa[8] => mul_lfrg:$00032.data[0][0]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[7][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[6][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[5][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[4][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[3][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[2][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[1][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[0][1]
datab[0] => mul_lfrg:$00032.select[0][1]
datab[0] => mul_lfrg:$00030.select[0][1]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[7][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[6][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[5][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[4][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[3][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[2][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[1][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[0][2]
datab[1] => mul_lfrg:$00032.select[0][2]
datab[1] => mul_lfrg:$00030.select[0][2]
datab[1] => mpar_add:padder.data[0][2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mpar_add:padder.result[2]
result[1] <= mpar_add:padder.result[3]
result[2] <= mpar_add:padder.result[4]
result[3] <= mpar_add:padder.result[5]
result[4] <= mpar_add:padder.result[6]
result[5] <= mpar_add:padder.result[7]
result[6] <= mpar_add:padder.result[8]
result[7] <= mpar_add:padder.result[9]
result[8] <= mpar_add:padder.result[10]
result[9] <= mpar_add:padder.result[11]
result[10] <= mpar_add:padder.result[12]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
data[1][0] => _.IN0
data[1][0] => right_bit[1].IN0
data[1][1] => _.IN0
data[1][1] => left_bit[1].IN0
data[2][0] => _.IN0
data[2][0] => right_bit[2].IN0
data[2][1] => _.IN0
data[2][1] => left_bit[2].IN0
data[3][0] => _.IN0
data[3][0] => right_bit[3].IN0
data[3][1] => _.IN0
data[3][1] => left_bit[3].IN0
data[4][0] => _.IN0
data[4][0] => right_bit[4].IN0
data[4][1] => _.IN0
data[4][1] => left_bit[4].IN0
data[5][0] => _.IN0
data[5][0] => right_bit[5].IN0
data[5][1] => _.IN0
data[5][1] => left_bit[5].IN0
data[6][0] => _.IN0
data[6][0] => right_bit[6].IN0
data[6][1] => _.IN0
data[6][1] => left_bit[6].IN0
data[7][0] => _.IN0
data[7][0] => right_bit[7].IN0
data[7][1] => _.IN0
data[7][1] => left_bit[7].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE
out_bit[1] <= out_bit[1].DB_MAX_OUTPUT_PORT_TYPE
out_bit[2] <= out_bit[2].DB_MAX_OUTPUT_PORT_TYPE
out_bit[3] <= out_bit[3].DB_MAX_OUTPUT_PORT_TYPE
out_bit[4] <= out_bit[4].DB_MAX_OUTPUT_PORT_TYPE
out_bit[5] <= out_bit[5].DB_MAX_OUTPUT_PORT_TYPE
out_bit[6] <= out_bit[6].DB_MAX_OUTPUT_PORT_TYPE
out_bit[7] <= out_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
data[0][0] => result[0].DATAIN
data[0][1] => result[1].DATAIN
data[0][2] => lpm_add_sub:adder[0].dataa[0]
data[0][3] => lpm_add_sub:adder[0].dataa[1]
data[0][4] => lpm_add_sub:adder[0].dataa[2]
data[0][5] => lpm_add_sub:adder[0].dataa[3]
data[0][6] => lpm_add_sub:adder[0].dataa[4]
data[0][7] => lpm_add_sub:adder[0].dataa[5]
data[0][8] => lpm_add_sub:adder[0].dataa[6]
data[0][9] => lpm_add_sub:adder[0].dataa[7]
data[0][10] => lpm_add_sub:adder[0].dataa[8]
data[0][11] => lpm_add_sub:adder[0].dataa[9]
data[0][11] => lpm_add_sub:adder[0].dataa[11]
data[0][11] => lpm_add_sub:adder[0].dataa[10]
data[1][0] => lpm_add_sub:adder[0].datab[0]
data[1][1] => lpm_add_sub:adder[0].datab[1]
data[1][2] => lpm_add_sub:adder[0].datab[2]
data[1][3] => lpm_add_sub:adder[0].datab[3]
data[1][4] => lpm_add_sub:adder[0].datab[4]
data[1][5] => lpm_add_sub:adder[0].datab[5]
data[1][6] => lpm_add_sub:adder[0].datab[6]
data[1][7] => lpm_add_sub:adder[0].datab[7]
data[1][8] => lpm_add_sub:adder[0].datab[8]
data[1][9] => lpm_add_sub:adder[0].datab[9]
data[1][10] => lpm_add_sub:adder[0].datab[10]
data[1][11] => lpm_add_sub:adder[0].datab[11]
cin => lpm_add_sub:adder[0].cin
clk => clk_out.IN0
aclr => aclr_out.IN0
clken => clken_out.IN0
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= level_result_node[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= level_result_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= level_result_node[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= level_result_node[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= level_result_node[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= level_result_node[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= level_result_node[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= level_result_node[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= level_result_node[0][8].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= level_result_node[0][9].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= level_result_node[0][10].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= level_result_node[0][11].DB_MAX_OUTPUT_PORT_TYPE
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr_out.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken_out.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
dataa[0] => add_sub_ffh:auto_generated.dataa[0]
dataa[1] => add_sub_ffh:auto_generated.dataa[1]
dataa[2] => add_sub_ffh:auto_generated.dataa[2]
dataa[3] => add_sub_ffh:auto_generated.dataa[3]
dataa[4] => add_sub_ffh:auto_generated.dataa[4]
dataa[5] => add_sub_ffh:auto_generated.dataa[5]
dataa[6] => add_sub_ffh:auto_generated.dataa[6]
dataa[7] => add_sub_ffh:auto_generated.dataa[7]
dataa[8] => add_sub_ffh:auto_generated.dataa[8]
dataa[9] => add_sub_ffh:auto_generated.dataa[9]
dataa[10] => add_sub_ffh:auto_generated.dataa[10]
dataa[11] => add_sub_ffh:auto_generated.dataa[11]
datab[0] => add_sub_ffh:auto_generated.datab[0]
datab[1] => add_sub_ffh:auto_generated.datab[1]
datab[2] => add_sub_ffh:auto_generated.datab[2]
datab[3] => add_sub_ffh:auto_generated.datab[3]
datab[4] => add_sub_ffh:auto_generated.datab[4]
datab[5] => add_sub_ffh:auto_generated.datab[5]
datab[6] => add_sub_ffh:auto_generated.datab[6]
datab[7] => add_sub_ffh:auto_generated.datab[7]
datab[8] => add_sub_ffh:auto_generated.datab[8]
datab[9] => add_sub_ffh:auto_generated.datab[9]
datab[10] => add_sub_ffh:auto_generated.datab[10]
datab[11] => add_sub_ffh:auto_generated.datab[11]
cin => add_sub_ffh:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ffh:auto_generated.result[0]
result[1] <= add_sub_ffh:auto_generated.result[1]
result[2] <= add_sub_ffh:auto_generated.result[2]
result[3] <= add_sub_ffh:auto_generated.result[3]
result[4] <= add_sub_ffh:auto_generated.result[4]
result[5] <= add_sub_ffh:auto_generated.result[5]
result[6] <= add_sub_ffh:auto_generated.result[6]
result[7] <= add_sub_ffh:auto_generated.result[7]
result[8] <= add_sub_ffh:auto_generated.result[8]
result[9] <= add_sub_ffh:auto_generated.result[9]
result[10] <= add_sub_ffh:auto_generated.result[10]
result[11] <= add_sub_ffh:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ffh:auto_generated
cin => op_1.IN24
cin => op_1.IN25
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => op_1.IN23
datab[1] => op_1.IN21
datab[2] => op_1.IN19
datab[3] => op_1.IN17
datab[4] => op_1.IN15
datab[5] => op_1.IN13
datab[6] => op_1.IN11
datab[7] => op_1.IN9
datab[8] => op_1.IN7
datab[9] => op_1.IN5
datab[10] => op_1.IN3
datab[11] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00030
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00032
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|lpm_mult:Mult0|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
data[10] => result[10].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|lpm_mult:Mult0
dataa[0] => mult_o1t:auto_generated.dataa[0]
dataa[1] => mult_o1t:auto_generated.dataa[1]
dataa[2] => mult_o1t:auto_generated.dataa[2]
dataa[3] => mult_o1t:auto_generated.dataa[3]
dataa[4] => mult_o1t:auto_generated.dataa[4]
dataa[5] => mult_o1t:auto_generated.dataa[5]
dataa[6] => mult_o1t:auto_generated.dataa[6]
dataa[7] => mult_o1t:auto_generated.dataa[7]
dataa[8] => mult_o1t:auto_generated.dataa[8]
datab[0] => mult_o1t:auto_generated.datab[0]
datab[1] => mult_o1t:auto_generated.datab[1]
datab[2] => mult_o1t:auto_generated.datab[2]
datab[3] => mult_o1t:auto_generated.datab[3]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_o1t:auto_generated.result[0]
result[1] <= mult_o1t:auto_generated.result[1]
result[2] <= mult_o1t:auto_generated.result[2]
result[3] <= mult_o1t:auto_generated.result[3]
result[4] <= mult_o1t:auto_generated.result[4]
result[5] <= mult_o1t:auto_generated.result[5]
result[6] <= mult_o1t:auto_generated.result[6]
result[7] <= mult_o1t:auto_generated.result[7]
result[8] <= mult_o1t:auto_generated.result[8]
result[9] <= mult_o1t:auto_generated.result[9]
result[10] <= mult_o1t:auto_generated.result[10]
result[11] <= mult_o1t:auto_generated.result[11]
result[12] <= mult_o1t:auto_generated.result[12]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|lpm_mult:Mult0|mult_o1t:auto_generated
dataa[0] => _.IN0
dataa[0] => _.IN1
dataa[0] => _.IN1
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN1
dataa[1] => _.IN1
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN1
dataa[3] => _.IN1
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN1
dataa[4] => _.IN1
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN1
dataa[5] => _.IN1
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN1
dataa[7] => _.IN1
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[8] => _.IN0
dataa[8] => _.IN1
dataa[8] => _.IN1
dataa[8] => _.IN1
dataa[8] => _.IN0
dataa[8] => _.IN0
dataa[8] => _.IN0
dataa[8] => _.IN0
dataa[8] => _.IN0
datab[0] => cs3a[0].SUM_IN
datab[1] => cs1a[0].SUM_IN
datab[1] => cs1a[0].CIN
datab[1] => cs3a[0].CIN
datab[2] => cs3a[1].IN0
datab[2] => _.IN0
datab[2] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => sft12a[0].DATAIN
result[0] <= sft9a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sft9a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sft9a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft9a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft9a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft9a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft9a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft9a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft9a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft9a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft9a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft9a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft9a[12].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|lpm_mult:Mult0
dataa[0] => mult_q1t:auto_generated.dataa[0]
dataa[1] => mult_q1t:auto_generated.dataa[1]
dataa[2] => mult_q1t:auto_generated.dataa[2]
dataa[3] => mult_q1t:auto_generated.dataa[3]
dataa[4] => mult_q1t:auto_generated.dataa[4]
dataa[5] => mult_q1t:auto_generated.dataa[5]
dataa[6] => mult_q1t:auto_generated.dataa[6]
dataa[7] => mult_q1t:auto_generated.dataa[7]
dataa[8] => mult_q1t:auto_generated.dataa[8]
datab[0] => mult_q1t:auto_generated.datab[0]
datab[1] => mult_q1t:auto_generated.datab[1]
datab[2] => mult_q1t:auto_generated.datab[2]
datab[3] => mult_q1t:auto_generated.datab[3]
datab[4] => mult_q1t:auto_generated.datab[4]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_q1t:auto_generated.result[0]
result[1] <= mult_q1t:auto_generated.result[1]
result[2] <= mult_q1t:auto_generated.result[2]
result[3] <= mult_q1t:auto_generated.result[3]
result[4] <= mult_q1t:auto_generated.result[4]
result[5] <= mult_q1t:auto_generated.result[5]
result[6] <= mult_q1t:auto_generated.result[6]
result[7] <= mult_q1t:auto_generated.result[7]
result[8] <= mult_q1t:auto_generated.result[8]
result[9] <= mult_q1t:auto_generated.result[9]
result[10] <= mult_q1t:auto_generated.result[10]
result[11] <= mult_q1t:auto_generated.result[11]
result[12] <= mult_q1t:auto_generated.result[12]
result[13] <= mult_q1t:auto_generated.result[13]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|lpm_mult:Mult0|mult_q1t:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
dataa[3] => multcore:mult_core.dataa[3]
dataa[4] => multcore:mult_core.dataa[4]
dataa[5] => multcore:mult_core.dataa[5]
dataa[6] => multcore:mult_core.dataa[6]
dataa[7] => multcore:mult_core.dataa[7]
dataa[8] => multcore:mult_core.dataa[8]
datab[0] => multcore:mult_core.datab[0]
datab[1] => multcore:mult_core.datab[1]
datab[2] => multcore:mult_core.datab[2]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]
result[5] <= altshift:external_latency_ffs.result[5]
result[6] <= altshift:external_latency_ffs.result[6]
result[7] <= altshift:external_latency_ffs.result[7]
result[8] <= altshift:external_latency_ffs.result[8]
result[9] <= altshift:external_latency_ffs.result[9]
result[10] <= altshift:external_latency_ffs.result[10]
result[11] <= altshift:external_latency_ffs.result[11]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core
dataa[0] => mul_lfrg:mul_lfrg_first_mod.data[0][0]
dataa[0] => mul_lfrg:mul_lfrg_last_mod.data[0][0]
dataa[0] => mul_lfrg:$00035.data[0][1]
dataa[0] => mul_lfrg:$00031.data[0][1]
dataa[1] => mul_lfrg:mul_lfrg_first_mod.data[0][1]
dataa[1] => mul_lfrg:mul_lfrg_first_mod.data[1][0]
dataa[1] => mul_lfrg:mul_lfrg_last_mod.data[0][1]
dataa[1] => mul_lfrg:mul_lfrg_last_mod.data[1][0]
dataa[2] => mul_lfrg:mul_lfrg_first_mod.data[1][1]
dataa[2] => mul_lfrg:mul_lfrg_first_mod.data[2][0]
dataa[2] => mul_lfrg:mul_lfrg_last_mod.data[1][1]
dataa[2] => mul_lfrg:mul_lfrg_last_mod.data[2][0]
dataa[3] => mul_lfrg:mul_lfrg_first_mod.data[2][1]
dataa[3] => mul_lfrg:mul_lfrg_first_mod.data[3][0]
dataa[3] => mul_lfrg:mul_lfrg_last_mod.data[2][1]
dataa[3] => mul_lfrg:mul_lfrg_last_mod.data[3][0]
dataa[4] => mul_lfrg:mul_lfrg_first_mod.data[3][1]
dataa[4] => mul_lfrg:mul_lfrg_first_mod.data[4][0]
dataa[4] => mul_lfrg:mul_lfrg_last_mod.data[3][1]
dataa[4] => mul_lfrg:mul_lfrg_last_mod.data[4][0]
dataa[5] => mul_lfrg:mul_lfrg_first_mod.data[4][1]
dataa[5] => mul_lfrg:mul_lfrg_first_mod.data[5][0]
dataa[5] => mul_lfrg:mul_lfrg_last_mod.data[4][1]
dataa[5] => mul_lfrg:mul_lfrg_last_mod.data[5][0]
dataa[6] => mul_lfrg:mul_lfrg_first_mod.data[5][1]
dataa[6] => mul_lfrg:mul_lfrg_first_mod.data[6][0]
dataa[6] => mul_lfrg:mul_lfrg_last_mod.data[5][1]
dataa[6] => mul_lfrg:mul_lfrg_last_mod.data[6][0]
dataa[7] => mul_lfrg:mul_lfrg_first_mod.data[6][1]
dataa[7] => mul_lfrg:mul_lfrg_first_mod.data[7][0]
dataa[7] => mul_lfrg:mul_lfrg_last_mod.data[6][1]
dataa[7] => mul_lfrg:mul_lfrg_last_mod.data[7][0]
dataa[8] => mul_lfrg:mul_lfrg_first_mod.data[7][1]
dataa[8] => mul_lfrg:mul_lfrg_last_mod.data[7][1]
dataa[8] => mul_lfrg:$00037.data[0][1]
dataa[8] => mul_lfrg:$00037.data[0][0]
dataa[8] => mul_lfrg:$00033.data[0][1]
dataa[8] => mul_lfrg:$00033.data[0][0]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[7][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[6][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[5][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[4][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[3][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[2][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[1][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[0][1]
datab[0] => mul_lfrg:$00033.select[0][1]
datab[0] => mul_lfrg:$00031.select[0][1]
datab[1] => pp_carry_node[1].IN0
datab[1] => mpar_add:padder.data[1][0]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[7][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[6][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[5][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[4][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[3][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[2][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[1][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[0][2]
datab[1] => mul_lfrg:$00033.select[0][2]
datab[1] => mul_lfrg:$00031.select[0][2]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[7][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[6][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[5][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[4][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[3][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[2][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[1][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[0][0]
datab[1] => mul_lfrg:$00037.select[0][0]
datab[1] => mul_lfrg:$00035.select[0][0]
datab[2] => pp_carry_node[1].IN0
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[7][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[6][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[5][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[4][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[3][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[2][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[1][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[0][1]
datab[2] => mul_lfrg:$00037.select[0][1]
datab[2] => mul_lfrg:$00035.select[0][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[7][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[6][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[5][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[4][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[3][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[2][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[1][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[0][2]
datab[2] => mul_lfrg:$00037.select[0][2]
datab[2] => mul_lfrg:$00035.select[0][2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mpar_add:padder.result[2]
result[1] <= mpar_add:padder.result[3]
result[2] <= mpar_add:padder.result[4]
result[3] <= mpar_add:padder.result[5]
result[4] <= mpar_add:padder.result[6]
result[5] <= mpar_add:padder.result[7]
result[6] <= mpar_add:padder.result[8]
result[7] <= mpar_add:padder.result[9]
result[8] <= mpar_add:padder.result[10]
result[9] <= mpar_add:padder.result[11]
result[10] <= mpar_add:padder.result[12]
result[11] <= mpar_add:padder.result[13]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
data[1][0] => _.IN0
data[1][0] => right_bit[1].IN0
data[1][1] => _.IN0
data[1][1] => left_bit[1].IN0
data[2][0] => _.IN0
data[2][0] => right_bit[2].IN0
data[2][1] => _.IN0
data[2][1] => left_bit[2].IN0
data[3][0] => _.IN0
data[3][0] => right_bit[3].IN0
data[3][1] => _.IN0
data[3][1] => left_bit[3].IN0
data[4][0] => _.IN0
data[4][0] => right_bit[4].IN0
data[4][1] => _.IN0
data[4][1] => left_bit[4].IN0
data[5][0] => _.IN0
data[5][0] => right_bit[5].IN0
data[5][1] => _.IN0
data[5][1] => left_bit[5].IN0
data[6][0] => _.IN0
data[6][0] => right_bit[6].IN0
data[6][1] => _.IN0
data[6][1] => left_bit[6].IN0
data[7][0] => _.IN0
data[7][0] => right_bit[7].IN0
data[7][1] => _.IN0
data[7][1] => left_bit[7].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE
out_bit[1] <= out_bit[1].DB_MAX_OUTPUT_PORT_TYPE
out_bit[2] <= out_bit[2].DB_MAX_OUTPUT_PORT_TYPE
out_bit[3] <= out_bit[3].DB_MAX_OUTPUT_PORT_TYPE
out_bit[4] <= out_bit[4].DB_MAX_OUTPUT_PORT_TYPE
out_bit[5] <= out_bit[5].DB_MAX_OUTPUT_PORT_TYPE
out_bit[6] <= out_bit[6].DB_MAX_OUTPUT_PORT_TYPE
out_bit[7] <= out_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
data[1][0] => _.IN0
data[1][0] => right_bit[1].IN0
data[1][1] => _.IN0
data[1][1] => left_bit[1].IN0
data[2][0] => _.IN0
data[2][0] => right_bit[2].IN0
data[2][1] => _.IN0
data[2][1] => left_bit[2].IN0
data[3][0] => _.IN0
data[3][0] => right_bit[3].IN0
data[3][1] => _.IN0
data[3][1] => left_bit[3].IN0
data[4][0] => _.IN0
data[4][0] => right_bit[4].IN0
data[4][1] => _.IN0
data[4][1] => left_bit[4].IN0
data[5][0] => _.IN0
data[5][0] => right_bit[5].IN0
data[5][1] => _.IN0
data[5][1] => left_bit[5].IN0
data[6][0] => _.IN0
data[6][0] => right_bit[6].IN0
data[6][1] => _.IN0
data[6][1] => left_bit[6].IN0
data[7][0] => _.IN0
data[7][0] => right_bit[7].IN0
data[7][1] => _.IN0
data[7][1] => left_bit[7].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE
out_bit[1] <= out_bit[1].DB_MAX_OUTPUT_PORT_TYPE
out_bit[2] <= out_bit[2].DB_MAX_OUTPUT_PORT_TYPE
out_bit[3] <= out_bit[3].DB_MAX_OUTPUT_PORT_TYPE
out_bit[4] <= out_bit[4].DB_MAX_OUTPUT_PORT_TYPE
out_bit[5] <= out_bit[5].DB_MAX_OUTPUT_PORT_TYPE
out_bit[6] <= out_bit[6].DB_MAX_OUTPUT_PORT_TYPE
out_bit[7] <= out_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
data[0][0] => drop_bits_node[0][1].IN1
data[0][0] => result[0].DATAIN
data[0][1] => drop_bits_node[0][1].IN0
data[0][2] => lpm_add_sub:adder[0].dataa[0]
data[0][3] => lpm_add_sub:adder[0].dataa[1]
data[0][4] => _.IN1
data[0][4] => _.IN1
data[0][4] => _.IN1
data[0][4] => _.IN1
data[0][5] => _.IN0
data[0][5] => _.IN1
data[0][5] => _.IN1
data[0][6] => _.IN0
data[0][6] => _.IN1
data[0][7] => lpm_add_sub:booth_adder_right.datab[0]
data[0][8] => lpm_add_sub:booth_adder_right.datab[1]
data[0][9] => lpm_add_sub:booth_adder_right.datab[2]
data[0][10] => lpm_add_sub:booth_adder_right.datab[3]
data[0][11] => lpm_add_sub:booth_adder_right.datab[4]
data[0][12] => lpm_add_sub:booth_adder_right.datab[5]
data[1][0] => lpm_add_sub:adder[0].datab[0]
data[1][1] => lpm_add_sub:adder[0].datab[1]
data[1][2] => lpm_add_sub:adder[0].datab[2]
data[1][3] => lpm_add_sub:adder[0].datab[3]
data[1][4] => lpm_add_sub:adder[0].datab[4]
data[1][5] => lpm_add_sub:adder[0].datab[5]
data[1][6] => lpm_add_sub:adder[0].datab[6]
data[1][7] => lpm_add_sub:adder[0].datab[7]
data[1][8] => lpm_add_sub:adder[0].datab[8]
data[1][9] => lpm_add_sub:adder[0].datab[9]
data[1][10] => lpm_add_sub:adder[0].datab[10]
data[1][11] => lpm_add_sub:adder[0].datab[11]
data[1][12] => lpm_add_sub:adder[0].datab[12]
cin => _.IN0
cin => _.IN0
cin => _.IN0
cin => _.IN0
clk => clk_out.IN0
aclr => aclr_out.IN0
clken => clken_out.IN0
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= level_result_node[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= level_result_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= level_result_node[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= level_result_node[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= level_result_node[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= level_result_node[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= level_result_node[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= level_result_node[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= level_result_node[0][8].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= level_result_node[0][9].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= level_result_node[0][10].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= level_result_node[0][11].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= level_result_node[0][12].DB_MAX_OUTPUT_PORT_TYPE
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr_out.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken_out.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right
dataa[0] => add_sub_tmf:auto_generated.dataa[0]
dataa[1] => add_sub_tmf:auto_generated.dataa[1]
dataa[2] => add_sub_tmf:auto_generated.dataa[2]
dataa[3] => add_sub_tmf:auto_generated.dataa[3]
dataa[4] => add_sub_tmf:auto_generated.dataa[4]
dataa[5] => add_sub_tmf:auto_generated.dataa[5]
datab[0] => add_sub_tmf:auto_generated.datab[0]
datab[1] => add_sub_tmf:auto_generated.datab[1]
datab[2] => add_sub_tmf:auto_generated.datab[2]
datab[3] => add_sub_tmf:auto_generated.datab[3]
datab[4] => add_sub_tmf:auto_generated.datab[4]
datab[5] => add_sub_tmf:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_tmf:auto_generated.result[0]
result[1] <= add_sub_tmf:auto_generated.result[1]
result[2] <= add_sub_tmf:auto_generated.result[2]
result[3] <= add_sub_tmf:auto_generated.result[3]
result[4] <= add_sub_tmf:auto_generated.result[4]
result[5] <= add_sub_tmf:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_tmf:auto_generated
dataa[0] => op_1.IN10
dataa[1] => op_1.IN8
dataa[2] => op_1.IN6
dataa[3] => op_1.IN4
dataa[4] => op_1.IN2
dataa[5] => op_1.IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
dataa[0] => add_sub_m4h:auto_generated.dataa[0]
dataa[1] => add_sub_m4h:auto_generated.dataa[1]
dataa[2] => add_sub_m4h:auto_generated.dataa[2]
dataa[3] => add_sub_m4h:auto_generated.dataa[3]
dataa[4] => add_sub_m4h:auto_generated.dataa[4]
dataa[5] => add_sub_m4h:auto_generated.dataa[5]
dataa[6] => add_sub_m4h:auto_generated.dataa[6]
dataa[7] => add_sub_m4h:auto_generated.dataa[7]
dataa[8] => add_sub_m4h:auto_generated.dataa[8]
dataa[9] => add_sub_m4h:auto_generated.dataa[9]
dataa[10] => add_sub_m4h:auto_generated.dataa[10]
dataa[11] => add_sub_m4h:auto_generated.dataa[11]
dataa[12] => add_sub_m4h:auto_generated.dataa[12]
datab[0] => add_sub_m4h:auto_generated.datab[0]
datab[1] => add_sub_m4h:auto_generated.datab[1]
datab[2] => add_sub_m4h:auto_generated.datab[2]
datab[3] => add_sub_m4h:auto_generated.datab[3]
datab[4] => add_sub_m4h:auto_generated.datab[4]
datab[5] => add_sub_m4h:auto_generated.datab[5]
datab[6] => add_sub_m4h:auto_generated.datab[6]
datab[7] => add_sub_m4h:auto_generated.datab[7]
datab[8] => add_sub_m4h:auto_generated.datab[8]
datab[9] => add_sub_m4h:auto_generated.datab[9]
datab[10] => add_sub_m4h:auto_generated.datab[10]
datab[11] => add_sub_m4h:auto_generated.datab[11]
datab[12] => add_sub_m4h:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_m4h:auto_generated.result[0]
result[1] <= add_sub_m4h:auto_generated.result[1]
result[2] <= add_sub_m4h:auto_generated.result[2]
result[3] <= add_sub_m4h:auto_generated.result[3]
result[4] <= add_sub_m4h:auto_generated.result[4]
result[5] <= add_sub_m4h:auto_generated.result[5]
result[6] <= add_sub_m4h:auto_generated.result[6]
result[7] <= add_sub_m4h:auto_generated.result[7]
result[8] <= add_sub_m4h:auto_generated.result[8]
result[9] <= add_sub_m4h:auto_generated.result[9]
result[10] <= add_sub_m4h:auto_generated.result[10]
result[11] <= add_sub_m4h:auto_generated.result[11]
result[12] <= add_sub_m4h:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m4h:auto_generated
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => op_1.IN25
datab[1] => op_1.IN23
datab[2] => op_1.IN21
datab[3] => op_1.IN19
datab[4] => op_1.IN17
datab[5] => op_1.IN15
datab[6] => op_1.IN13
datab[7] => op_1.IN11
datab[8] => op_1.IN9
datab[9] => op_1.IN7
datab[10] => op_1.IN5
datab[11] => op_1.IN3
datab[12] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00031
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00033
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00035
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00037
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
data[10] => result[10].DATAIN
data[11] => result[11].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
dataa[3] => multcore:mult_core.dataa[3]
dataa[4] => multcore:mult_core.dataa[4]
dataa[5] => multcore:mult_core.dataa[5]
dataa[6] => multcore:mult_core.dataa[6]
dataa[7] => multcore:mult_core.dataa[7]
dataa[8] => multcore:mult_core.dataa[8]
datab[0] => multcore:mult_core.datab[0]
datab[1] => multcore:mult_core.datab[1]
datab[2] => multcore:mult_core.datab[2]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]
result[5] <= altshift:external_latency_ffs.result[5]
result[6] <= altshift:external_latency_ffs.result[6]
result[7] <= altshift:external_latency_ffs.result[7]
result[8] <= altshift:external_latency_ffs.result[8]
result[9] <= altshift:external_latency_ffs.result[9]
result[10] <= altshift:external_latency_ffs.result[10]
result[11] <= altshift:external_latency_ffs.result[11]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core
dataa[0] => mul_lfrg:mul_lfrg_first_mod.data[0][0]
dataa[0] => mul_lfrg:mul_lfrg_last_mod.data[0][0]
dataa[0] => mul_lfrg:$00035.data[0][1]
dataa[0] => mul_lfrg:$00031.data[0][1]
dataa[1] => mul_lfrg:mul_lfrg_first_mod.data[0][1]
dataa[1] => mul_lfrg:mul_lfrg_first_mod.data[1][0]
dataa[1] => mul_lfrg:mul_lfrg_last_mod.data[0][1]
dataa[1] => mul_lfrg:mul_lfrg_last_mod.data[1][0]
dataa[2] => mul_lfrg:mul_lfrg_first_mod.data[1][1]
dataa[2] => mul_lfrg:mul_lfrg_first_mod.data[2][0]
dataa[2] => mul_lfrg:mul_lfrg_last_mod.data[1][1]
dataa[2] => mul_lfrg:mul_lfrg_last_mod.data[2][0]
dataa[3] => mul_lfrg:mul_lfrg_first_mod.data[2][1]
dataa[3] => mul_lfrg:mul_lfrg_first_mod.data[3][0]
dataa[3] => mul_lfrg:mul_lfrg_last_mod.data[2][1]
dataa[3] => mul_lfrg:mul_lfrg_last_mod.data[3][0]
dataa[4] => mul_lfrg:mul_lfrg_first_mod.data[3][1]
dataa[4] => mul_lfrg:mul_lfrg_first_mod.data[4][0]
dataa[4] => mul_lfrg:mul_lfrg_last_mod.data[3][1]
dataa[4] => mul_lfrg:mul_lfrg_last_mod.data[4][0]
dataa[5] => mul_lfrg:mul_lfrg_first_mod.data[4][1]
dataa[5] => mul_lfrg:mul_lfrg_first_mod.data[5][0]
dataa[5] => mul_lfrg:mul_lfrg_last_mod.data[4][1]
dataa[5] => mul_lfrg:mul_lfrg_last_mod.data[5][0]
dataa[6] => mul_lfrg:mul_lfrg_first_mod.data[5][1]
dataa[6] => mul_lfrg:mul_lfrg_first_mod.data[6][0]
dataa[6] => mul_lfrg:mul_lfrg_last_mod.data[5][1]
dataa[6] => mul_lfrg:mul_lfrg_last_mod.data[6][0]
dataa[7] => mul_lfrg:mul_lfrg_first_mod.data[6][1]
dataa[7] => mul_lfrg:mul_lfrg_first_mod.data[7][0]
dataa[7] => mul_lfrg:mul_lfrg_last_mod.data[6][1]
dataa[7] => mul_lfrg:mul_lfrg_last_mod.data[7][0]
dataa[8] => mul_lfrg:mul_lfrg_first_mod.data[7][1]
dataa[8] => mul_lfrg:mul_lfrg_last_mod.data[7][1]
dataa[8] => mul_lfrg:$00037.data[0][1]
dataa[8] => mul_lfrg:$00037.data[0][0]
dataa[8] => mul_lfrg:$00033.data[0][1]
dataa[8] => mul_lfrg:$00033.data[0][0]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[7][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[6][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[5][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[4][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[3][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[2][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[1][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[0][1]
datab[0] => mul_lfrg:$00033.select[0][1]
datab[0] => mul_lfrg:$00031.select[0][1]
datab[1] => pp_carry_node[1].IN0
datab[1] => mpar_add:padder.data[1][0]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[7][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[6][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[5][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[4][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[3][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[2][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[1][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[0][2]
datab[1] => mul_lfrg:$00033.select[0][2]
datab[1] => mul_lfrg:$00031.select[0][2]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[7][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[6][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[5][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[4][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[3][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[2][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[1][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[0][0]
datab[1] => mul_lfrg:$00037.select[0][0]
datab[1] => mul_lfrg:$00035.select[0][0]
datab[2] => pp_carry_node[1].IN0
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[7][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[6][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[5][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[4][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[3][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[2][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[1][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[0][1]
datab[2] => mul_lfrg:$00037.select[0][1]
datab[2] => mul_lfrg:$00035.select[0][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[7][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[6][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[5][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[4][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[3][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[2][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[1][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[0][2]
datab[2] => mul_lfrg:$00037.select[0][2]
datab[2] => mul_lfrg:$00035.select[0][2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mpar_add:padder.result[2]
result[1] <= mpar_add:padder.result[3]
result[2] <= mpar_add:padder.result[4]
result[3] <= mpar_add:padder.result[5]
result[4] <= mpar_add:padder.result[6]
result[5] <= mpar_add:padder.result[7]
result[6] <= mpar_add:padder.result[8]
result[7] <= mpar_add:padder.result[9]
result[8] <= mpar_add:padder.result[10]
result[9] <= mpar_add:padder.result[11]
result[10] <= mpar_add:padder.result[12]
result[11] <= mpar_add:padder.result[13]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
data[1][0] => _.IN0
data[1][0] => right_bit[1].IN0
data[1][1] => _.IN0
data[1][1] => left_bit[1].IN0
data[2][0] => _.IN0
data[2][0] => right_bit[2].IN0
data[2][1] => _.IN0
data[2][1] => left_bit[2].IN0
data[3][0] => _.IN0
data[3][0] => right_bit[3].IN0
data[3][1] => _.IN0
data[3][1] => left_bit[3].IN0
data[4][0] => _.IN0
data[4][0] => right_bit[4].IN0
data[4][1] => _.IN0
data[4][1] => left_bit[4].IN0
data[5][0] => _.IN0
data[5][0] => right_bit[5].IN0
data[5][1] => _.IN0
data[5][1] => left_bit[5].IN0
data[6][0] => _.IN0
data[6][0] => right_bit[6].IN0
data[6][1] => _.IN0
data[6][1] => left_bit[6].IN0
data[7][0] => _.IN0
data[7][0] => right_bit[7].IN0
data[7][1] => _.IN0
data[7][1] => left_bit[7].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE
out_bit[1] <= out_bit[1].DB_MAX_OUTPUT_PORT_TYPE
out_bit[2] <= out_bit[2].DB_MAX_OUTPUT_PORT_TYPE
out_bit[3] <= out_bit[3].DB_MAX_OUTPUT_PORT_TYPE
out_bit[4] <= out_bit[4].DB_MAX_OUTPUT_PORT_TYPE
out_bit[5] <= out_bit[5].DB_MAX_OUTPUT_PORT_TYPE
out_bit[6] <= out_bit[6].DB_MAX_OUTPUT_PORT_TYPE
out_bit[7] <= out_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
data[1][0] => _.IN0
data[1][0] => right_bit[1].IN0
data[1][1] => _.IN0
data[1][1] => left_bit[1].IN0
data[2][0] => _.IN0
data[2][0] => right_bit[2].IN0
data[2][1] => _.IN0
data[2][1] => left_bit[2].IN0
data[3][0] => _.IN0
data[3][0] => right_bit[3].IN0
data[3][1] => _.IN0
data[3][1] => left_bit[3].IN0
data[4][0] => _.IN0
data[4][0] => right_bit[4].IN0
data[4][1] => _.IN0
data[4][1] => left_bit[4].IN0
data[5][0] => _.IN0
data[5][0] => right_bit[5].IN0
data[5][1] => _.IN0
data[5][1] => left_bit[5].IN0
data[6][0] => _.IN0
data[6][0] => right_bit[6].IN0
data[6][1] => _.IN0
data[6][1] => left_bit[6].IN0
data[7][0] => _.IN0
data[7][0] => right_bit[7].IN0
data[7][1] => _.IN0
data[7][1] => left_bit[7].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE
out_bit[1] <= out_bit[1].DB_MAX_OUTPUT_PORT_TYPE
out_bit[2] <= out_bit[2].DB_MAX_OUTPUT_PORT_TYPE
out_bit[3] <= out_bit[3].DB_MAX_OUTPUT_PORT_TYPE
out_bit[4] <= out_bit[4].DB_MAX_OUTPUT_PORT_TYPE
out_bit[5] <= out_bit[5].DB_MAX_OUTPUT_PORT_TYPE
out_bit[6] <= out_bit[6].DB_MAX_OUTPUT_PORT_TYPE
out_bit[7] <= out_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
data[0][0] => drop_bits_node[0][1].IN1
data[0][0] => result[0].DATAIN
data[0][1] => drop_bits_node[0][1].IN0
data[0][2] => lpm_add_sub:adder[0].dataa[0]
data[0][3] => lpm_add_sub:adder[0].dataa[1]
data[0][4] => _.IN1
data[0][4] => _.IN1
data[0][4] => _.IN1
data[0][4] => _.IN1
data[0][5] => _.IN0
data[0][5] => _.IN1
data[0][5] => _.IN1
data[0][6] => _.IN0
data[0][6] => _.IN1
data[0][7] => lpm_add_sub:booth_adder_right.datab[0]
data[0][8] => lpm_add_sub:booth_adder_right.datab[1]
data[0][9] => lpm_add_sub:booth_adder_right.datab[2]
data[0][10] => lpm_add_sub:booth_adder_right.datab[3]
data[0][11] => lpm_add_sub:booth_adder_right.datab[4]
data[0][12] => lpm_add_sub:booth_adder_right.datab[5]
data[1][0] => lpm_add_sub:adder[0].datab[0]
data[1][1] => lpm_add_sub:adder[0].datab[1]
data[1][2] => lpm_add_sub:adder[0].datab[2]
data[1][3] => lpm_add_sub:adder[0].datab[3]
data[1][4] => lpm_add_sub:adder[0].datab[4]
data[1][5] => lpm_add_sub:adder[0].datab[5]
data[1][6] => lpm_add_sub:adder[0].datab[6]
data[1][7] => lpm_add_sub:adder[0].datab[7]
data[1][8] => lpm_add_sub:adder[0].datab[8]
data[1][9] => lpm_add_sub:adder[0].datab[9]
data[1][10] => lpm_add_sub:adder[0].datab[10]
data[1][11] => lpm_add_sub:adder[0].datab[11]
data[1][12] => lpm_add_sub:adder[0].datab[12]
cin => _.IN0
cin => _.IN0
cin => _.IN0
cin => _.IN0
clk => clk_out.IN0
aclr => aclr_out.IN0
clken => clken_out.IN0
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= level_result_node[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= level_result_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= level_result_node[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= level_result_node[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= level_result_node[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= level_result_node[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= level_result_node[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= level_result_node[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= level_result_node[0][8].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= level_result_node[0][9].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= level_result_node[0][10].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= level_result_node[0][11].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= level_result_node[0][12].DB_MAX_OUTPUT_PORT_TYPE
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr_out.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken_out.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right
dataa[0] => add_sub_tmf:auto_generated.dataa[0]
dataa[1] => add_sub_tmf:auto_generated.dataa[1]
dataa[2] => add_sub_tmf:auto_generated.dataa[2]
dataa[3] => add_sub_tmf:auto_generated.dataa[3]
dataa[4] => add_sub_tmf:auto_generated.dataa[4]
dataa[5] => add_sub_tmf:auto_generated.dataa[5]
datab[0] => add_sub_tmf:auto_generated.datab[0]
datab[1] => add_sub_tmf:auto_generated.datab[1]
datab[2] => add_sub_tmf:auto_generated.datab[2]
datab[3] => add_sub_tmf:auto_generated.datab[3]
datab[4] => add_sub_tmf:auto_generated.datab[4]
datab[5] => add_sub_tmf:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_tmf:auto_generated.result[0]
result[1] <= add_sub_tmf:auto_generated.result[1]
result[2] <= add_sub_tmf:auto_generated.result[2]
result[3] <= add_sub_tmf:auto_generated.result[3]
result[4] <= add_sub_tmf:auto_generated.result[4]
result[5] <= add_sub_tmf:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_tmf:auto_generated
dataa[0] => op_1.IN10
dataa[1] => op_1.IN8
dataa[2] => op_1.IN6
dataa[3] => op_1.IN4
dataa[4] => op_1.IN2
dataa[5] => op_1.IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
dataa[0] => add_sub_m4h:auto_generated.dataa[0]
dataa[1] => add_sub_m4h:auto_generated.dataa[1]
dataa[2] => add_sub_m4h:auto_generated.dataa[2]
dataa[3] => add_sub_m4h:auto_generated.dataa[3]
dataa[4] => add_sub_m4h:auto_generated.dataa[4]
dataa[5] => add_sub_m4h:auto_generated.dataa[5]
dataa[6] => add_sub_m4h:auto_generated.dataa[6]
dataa[7] => add_sub_m4h:auto_generated.dataa[7]
dataa[8] => add_sub_m4h:auto_generated.dataa[8]
dataa[9] => add_sub_m4h:auto_generated.dataa[9]
dataa[10] => add_sub_m4h:auto_generated.dataa[10]
dataa[11] => add_sub_m4h:auto_generated.dataa[11]
dataa[12] => add_sub_m4h:auto_generated.dataa[12]
datab[0] => add_sub_m4h:auto_generated.datab[0]
datab[1] => add_sub_m4h:auto_generated.datab[1]
datab[2] => add_sub_m4h:auto_generated.datab[2]
datab[3] => add_sub_m4h:auto_generated.datab[3]
datab[4] => add_sub_m4h:auto_generated.datab[4]
datab[5] => add_sub_m4h:auto_generated.datab[5]
datab[6] => add_sub_m4h:auto_generated.datab[6]
datab[7] => add_sub_m4h:auto_generated.datab[7]
datab[8] => add_sub_m4h:auto_generated.datab[8]
datab[9] => add_sub_m4h:auto_generated.datab[9]
datab[10] => add_sub_m4h:auto_generated.datab[10]
datab[11] => add_sub_m4h:auto_generated.datab[11]
datab[12] => add_sub_m4h:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_m4h:auto_generated.result[0]
result[1] <= add_sub_m4h:auto_generated.result[1]
result[2] <= add_sub_m4h:auto_generated.result[2]
result[3] <= add_sub_m4h:auto_generated.result[3]
result[4] <= add_sub_m4h:auto_generated.result[4]
result[5] <= add_sub_m4h:auto_generated.result[5]
result[6] <= add_sub_m4h:auto_generated.result[6]
result[7] <= add_sub_m4h:auto_generated.result[7]
result[8] <= add_sub_m4h:auto_generated.result[8]
result[9] <= add_sub_m4h:auto_generated.result[9]
result[10] <= add_sub_m4h:auto_generated.result[10]
result[11] <= add_sub_m4h:auto_generated.result[11]
result[12] <= add_sub_m4h:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m4h:auto_generated
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => op_1.IN25
datab[1] => op_1.IN23
datab[2] => op_1.IN21
datab[3] => op_1.IN19
datab[4] => op_1.IN17
datab[5] => op_1.IN15
datab[6] => op_1.IN13
datab[7] => op_1.IN11
datab[8] => op_1.IN9
datab[9] => op_1.IN7
datab[10] => op_1.IN5
datab[11] => op_1.IN3
datab[12] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00031
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00033
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00035
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00037
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
data[10] => result[10].DATAIN
data[11] => result[11].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|lpm_mult:Mult0
dataa[0] => mult_o1t:auto_generated.dataa[0]
dataa[1] => mult_o1t:auto_generated.dataa[1]
dataa[2] => mult_o1t:auto_generated.dataa[2]
dataa[3] => mult_o1t:auto_generated.dataa[3]
dataa[4] => mult_o1t:auto_generated.dataa[4]
dataa[5] => mult_o1t:auto_generated.dataa[5]
dataa[6] => mult_o1t:auto_generated.dataa[6]
dataa[7] => mult_o1t:auto_generated.dataa[7]
dataa[8] => mult_o1t:auto_generated.dataa[8]
datab[0] => mult_o1t:auto_generated.datab[0]
datab[1] => mult_o1t:auto_generated.datab[1]
datab[2] => mult_o1t:auto_generated.datab[2]
datab[3] => mult_o1t:auto_generated.datab[3]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_o1t:auto_generated.result[0]
result[1] <= mult_o1t:auto_generated.result[1]
result[2] <= mult_o1t:auto_generated.result[2]
result[3] <= mult_o1t:auto_generated.result[3]
result[4] <= mult_o1t:auto_generated.result[4]
result[5] <= mult_o1t:auto_generated.result[5]
result[6] <= mult_o1t:auto_generated.result[6]
result[7] <= mult_o1t:auto_generated.result[7]
result[8] <= mult_o1t:auto_generated.result[8]
result[9] <= mult_o1t:auto_generated.result[9]
result[10] <= mult_o1t:auto_generated.result[10]
result[11] <= mult_o1t:auto_generated.result[11]
result[12] <= mult_o1t:auto_generated.result[12]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|lpm_mult:Mult0|mult_o1t:auto_generated
dataa[0] => _.IN0
dataa[0] => _.IN1
dataa[0] => _.IN1
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN1
dataa[1] => _.IN1
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN1
dataa[3] => _.IN1
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN1
dataa[4] => _.IN1
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN1
dataa[5] => _.IN1
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN1
dataa[7] => _.IN1
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[8] => _.IN0
dataa[8] => _.IN1
dataa[8] => _.IN1
dataa[8] => _.IN1
dataa[8] => _.IN0
dataa[8] => _.IN0
dataa[8] => _.IN0
dataa[8] => _.IN0
dataa[8] => _.IN0
datab[0] => cs3a[0].SUM_IN
datab[1] => cs1a[0].SUM_IN
datab[1] => cs1a[0].CIN
datab[1] => cs3a[0].CIN
datab[2] => cs3a[1].IN0
datab[2] => _.IN0
datab[2] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => sft12a[0].DATAIN
result[0] <= sft9a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sft9a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sft9a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft9a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft9a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft9a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft9a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft9a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft9a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft9a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft9a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft9a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft9a[12].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
dataa[3] => multcore:mult_core.dataa[3]
dataa[4] => multcore:mult_core.dataa[4]
dataa[5] => multcore:mult_core.dataa[5]
dataa[6] => multcore:mult_core.dataa[6]
dataa[7] => multcore:mult_core.dataa[7]
dataa[8] => multcore:mult_core.dataa[8]
datab[0] => multcore:mult_core.datab[0]
datab[1] => multcore:mult_core.datab[1]
datab[2] => multcore:mult_core.datab[2]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]
result[5] <= altshift:external_latency_ffs.result[5]
result[6] <= altshift:external_latency_ffs.result[6]
result[7] <= altshift:external_latency_ffs.result[7]
result[8] <= altshift:external_latency_ffs.result[8]
result[9] <= altshift:external_latency_ffs.result[9]
result[10] <= altshift:external_latency_ffs.result[10]
result[11] <= altshift:external_latency_ffs.result[11]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core
dataa[0] => mul_lfrg:mul_lfrg_first_mod.data[0][0]
dataa[0] => mul_lfrg:mul_lfrg_last_mod.data[0][0]
dataa[0] => mul_lfrg:$00035.data[0][1]
dataa[0] => mul_lfrg:$00031.data[0][1]
dataa[1] => mul_lfrg:mul_lfrg_first_mod.data[0][1]
dataa[1] => mul_lfrg:mul_lfrg_first_mod.data[1][0]
dataa[1] => mul_lfrg:mul_lfrg_last_mod.data[0][1]
dataa[1] => mul_lfrg:mul_lfrg_last_mod.data[1][0]
dataa[2] => mul_lfrg:mul_lfrg_first_mod.data[1][1]
dataa[2] => mul_lfrg:mul_lfrg_first_mod.data[2][0]
dataa[2] => mul_lfrg:mul_lfrg_last_mod.data[1][1]
dataa[2] => mul_lfrg:mul_lfrg_last_mod.data[2][0]
dataa[3] => mul_lfrg:mul_lfrg_first_mod.data[2][1]
dataa[3] => mul_lfrg:mul_lfrg_first_mod.data[3][0]
dataa[3] => mul_lfrg:mul_lfrg_last_mod.data[2][1]
dataa[3] => mul_lfrg:mul_lfrg_last_mod.data[3][0]
dataa[4] => mul_lfrg:mul_lfrg_first_mod.data[3][1]
dataa[4] => mul_lfrg:mul_lfrg_first_mod.data[4][0]
dataa[4] => mul_lfrg:mul_lfrg_last_mod.data[3][1]
dataa[4] => mul_lfrg:mul_lfrg_last_mod.data[4][0]
dataa[5] => mul_lfrg:mul_lfrg_first_mod.data[4][1]
dataa[5] => mul_lfrg:mul_lfrg_first_mod.data[5][0]
dataa[5] => mul_lfrg:mul_lfrg_last_mod.data[4][1]
dataa[5] => mul_lfrg:mul_lfrg_last_mod.data[5][0]
dataa[6] => mul_lfrg:mul_lfrg_first_mod.data[5][1]
dataa[6] => mul_lfrg:mul_lfrg_first_mod.data[6][0]
dataa[6] => mul_lfrg:mul_lfrg_last_mod.data[5][1]
dataa[6] => mul_lfrg:mul_lfrg_last_mod.data[6][0]
dataa[7] => mul_lfrg:mul_lfrg_first_mod.data[6][1]
dataa[7] => mul_lfrg:mul_lfrg_first_mod.data[7][0]
dataa[7] => mul_lfrg:mul_lfrg_last_mod.data[6][1]
dataa[7] => mul_lfrg:mul_lfrg_last_mod.data[7][0]
dataa[8] => mul_lfrg:mul_lfrg_first_mod.data[7][1]
dataa[8] => mul_lfrg:mul_lfrg_last_mod.data[7][1]
dataa[8] => mul_lfrg:$00037.data[0][1]
dataa[8] => mul_lfrg:$00037.data[0][0]
dataa[8] => mul_lfrg:$00033.data[0][1]
dataa[8] => mul_lfrg:$00033.data[0][0]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[7][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[6][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[5][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[4][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[3][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[2][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[1][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[0][1]
datab[0] => mul_lfrg:$00033.select[0][1]
datab[0] => mul_lfrg:$00031.select[0][1]
datab[1] => pp_carry_node[1].IN0
datab[1] => mpar_add:padder.data[1][0]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[7][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[6][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[5][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[4][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[3][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[2][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[1][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[0][2]
datab[1] => mul_lfrg:$00033.select[0][2]
datab[1] => mul_lfrg:$00031.select[0][2]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[7][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[6][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[5][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[4][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[3][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[2][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[1][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[0][0]
datab[1] => mul_lfrg:$00037.select[0][0]
datab[1] => mul_lfrg:$00035.select[0][0]
datab[2] => pp_carry_node[1].IN0
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[7][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[6][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[5][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[4][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[3][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[2][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[1][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[0][1]
datab[2] => mul_lfrg:$00037.select[0][1]
datab[2] => mul_lfrg:$00035.select[0][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[7][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[6][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[5][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[4][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[3][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[2][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[1][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[0][2]
datab[2] => mul_lfrg:$00037.select[0][2]
datab[2] => mul_lfrg:$00035.select[0][2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mpar_add:padder.result[2]
result[1] <= mpar_add:padder.result[3]
result[2] <= mpar_add:padder.result[4]
result[3] <= mpar_add:padder.result[5]
result[4] <= mpar_add:padder.result[6]
result[5] <= mpar_add:padder.result[7]
result[6] <= mpar_add:padder.result[8]
result[7] <= mpar_add:padder.result[9]
result[8] <= mpar_add:padder.result[10]
result[9] <= mpar_add:padder.result[11]
result[10] <= mpar_add:padder.result[12]
result[11] <= mpar_add:padder.result[13]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
data[1][0] => _.IN0
data[1][0] => right_bit[1].IN0
data[1][1] => _.IN0
data[1][1] => left_bit[1].IN0
data[2][0] => _.IN0
data[2][0] => right_bit[2].IN0
data[2][1] => _.IN0
data[2][1] => left_bit[2].IN0
data[3][0] => _.IN0
data[3][0] => right_bit[3].IN0
data[3][1] => _.IN0
data[3][1] => left_bit[3].IN0
data[4][0] => _.IN0
data[4][0] => right_bit[4].IN0
data[4][1] => _.IN0
data[4][1] => left_bit[4].IN0
data[5][0] => _.IN0
data[5][0] => right_bit[5].IN0
data[5][1] => _.IN0
data[5][1] => left_bit[5].IN0
data[6][0] => _.IN0
data[6][0] => right_bit[6].IN0
data[6][1] => _.IN0
data[6][1] => left_bit[6].IN0
data[7][0] => _.IN0
data[7][0] => right_bit[7].IN0
data[7][1] => _.IN0
data[7][1] => left_bit[7].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE
out_bit[1] <= out_bit[1].DB_MAX_OUTPUT_PORT_TYPE
out_bit[2] <= out_bit[2].DB_MAX_OUTPUT_PORT_TYPE
out_bit[3] <= out_bit[3].DB_MAX_OUTPUT_PORT_TYPE
out_bit[4] <= out_bit[4].DB_MAX_OUTPUT_PORT_TYPE
out_bit[5] <= out_bit[5].DB_MAX_OUTPUT_PORT_TYPE
out_bit[6] <= out_bit[6].DB_MAX_OUTPUT_PORT_TYPE
out_bit[7] <= out_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
data[1][0] => _.IN0
data[1][0] => right_bit[1].IN0
data[1][1] => _.IN0
data[1][1] => left_bit[1].IN0
data[2][0] => _.IN0
data[2][0] => right_bit[2].IN0
data[2][1] => _.IN0
data[2][1] => left_bit[2].IN0
data[3][0] => _.IN0
data[3][0] => right_bit[3].IN0
data[3][1] => _.IN0
data[3][1] => left_bit[3].IN0
data[4][0] => _.IN0
data[4][0] => right_bit[4].IN0
data[4][1] => _.IN0
data[4][1] => left_bit[4].IN0
data[5][0] => _.IN0
data[5][0] => right_bit[5].IN0
data[5][1] => _.IN0
data[5][1] => left_bit[5].IN0
data[6][0] => _.IN0
data[6][0] => right_bit[6].IN0
data[6][1] => _.IN0
data[6][1] => left_bit[6].IN0
data[7][0] => _.IN0
data[7][0] => right_bit[7].IN0
data[7][1] => _.IN0
data[7][1] => left_bit[7].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE
out_bit[1] <= out_bit[1].DB_MAX_OUTPUT_PORT_TYPE
out_bit[2] <= out_bit[2].DB_MAX_OUTPUT_PORT_TYPE
out_bit[3] <= out_bit[3].DB_MAX_OUTPUT_PORT_TYPE
out_bit[4] <= out_bit[4].DB_MAX_OUTPUT_PORT_TYPE
out_bit[5] <= out_bit[5].DB_MAX_OUTPUT_PORT_TYPE
out_bit[6] <= out_bit[6].DB_MAX_OUTPUT_PORT_TYPE
out_bit[7] <= out_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
data[0][0] => drop_bits_node[0][1].IN1
data[0][0] => result[0].DATAIN
data[0][1] => drop_bits_node[0][1].IN0
data[0][2] => lpm_add_sub:adder[0].dataa[0]
data[0][3] => lpm_add_sub:adder[0].dataa[1]
data[0][4] => _.IN1
data[0][4] => _.IN1
data[0][4] => _.IN1
data[0][4] => _.IN1
data[0][5] => _.IN0
data[0][5] => _.IN1
data[0][5] => _.IN1
data[0][6] => _.IN0
data[0][6] => _.IN1
data[0][7] => lpm_add_sub:booth_adder_right.datab[0]
data[0][8] => lpm_add_sub:booth_adder_right.datab[1]
data[0][9] => lpm_add_sub:booth_adder_right.datab[2]
data[0][10] => lpm_add_sub:booth_adder_right.datab[3]
data[0][11] => lpm_add_sub:booth_adder_right.datab[4]
data[0][12] => lpm_add_sub:booth_adder_right.datab[5]
data[1][0] => lpm_add_sub:adder[0].datab[0]
data[1][1] => lpm_add_sub:adder[0].datab[1]
data[1][2] => lpm_add_sub:adder[0].datab[2]
data[1][3] => lpm_add_sub:adder[0].datab[3]
data[1][4] => lpm_add_sub:adder[0].datab[4]
data[1][5] => lpm_add_sub:adder[0].datab[5]
data[1][6] => lpm_add_sub:adder[0].datab[6]
data[1][7] => lpm_add_sub:adder[0].datab[7]
data[1][8] => lpm_add_sub:adder[0].datab[8]
data[1][9] => lpm_add_sub:adder[0].datab[9]
data[1][10] => lpm_add_sub:adder[0].datab[10]
data[1][11] => lpm_add_sub:adder[0].datab[11]
data[1][12] => lpm_add_sub:adder[0].datab[12]
cin => _.IN0
cin => _.IN0
cin => _.IN0
cin => _.IN0
clk => clk_out.IN0
aclr => aclr_out.IN0
clken => clken_out.IN0
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= level_result_node[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= level_result_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= level_result_node[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= level_result_node[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= level_result_node[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= level_result_node[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= level_result_node[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= level_result_node[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= level_result_node[0][8].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= level_result_node[0][9].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= level_result_node[0][10].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= level_result_node[0][11].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= level_result_node[0][12].DB_MAX_OUTPUT_PORT_TYPE
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr_out.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken_out.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right
dataa[0] => add_sub_tmf:auto_generated.dataa[0]
dataa[1] => add_sub_tmf:auto_generated.dataa[1]
dataa[2] => add_sub_tmf:auto_generated.dataa[2]
dataa[3] => add_sub_tmf:auto_generated.dataa[3]
dataa[4] => add_sub_tmf:auto_generated.dataa[4]
dataa[5] => add_sub_tmf:auto_generated.dataa[5]
datab[0] => add_sub_tmf:auto_generated.datab[0]
datab[1] => add_sub_tmf:auto_generated.datab[1]
datab[2] => add_sub_tmf:auto_generated.datab[2]
datab[3] => add_sub_tmf:auto_generated.datab[3]
datab[4] => add_sub_tmf:auto_generated.datab[4]
datab[5] => add_sub_tmf:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_tmf:auto_generated.result[0]
result[1] <= add_sub_tmf:auto_generated.result[1]
result[2] <= add_sub_tmf:auto_generated.result[2]
result[3] <= add_sub_tmf:auto_generated.result[3]
result[4] <= add_sub_tmf:auto_generated.result[4]
result[5] <= add_sub_tmf:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_tmf:auto_generated
dataa[0] => op_1.IN10
dataa[1] => op_1.IN8
dataa[2] => op_1.IN6
dataa[3] => op_1.IN4
dataa[4] => op_1.IN2
dataa[5] => op_1.IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
dataa[0] => add_sub_m4h:auto_generated.dataa[0]
dataa[1] => add_sub_m4h:auto_generated.dataa[1]
dataa[2] => add_sub_m4h:auto_generated.dataa[2]
dataa[3] => add_sub_m4h:auto_generated.dataa[3]
dataa[4] => add_sub_m4h:auto_generated.dataa[4]
dataa[5] => add_sub_m4h:auto_generated.dataa[5]
dataa[6] => add_sub_m4h:auto_generated.dataa[6]
dataa[7] => add_sub_m4h:auto_generated.dataa[7]
dataa[8] => add_sub_m4h:auto_generated.dataa[8]
dataa[9] => add_sub_m4h:auto_generated.dataa[9]
dataa[10] => add_sub_m4h:auto_generated.dataa[10]
dataa[11] => add_sub_m4h:auto_generated.dataa[11]
dataa[12] => add_sub_m4h:auto_generated.dataa[12]
datab[0] => add_sub_m4h:auto_generated.datab[0]
datab[1] => add_sub_m4h:auto_generated.datab[1]
datab[2] => add_sub_m4h:auto_generated.datab[2]
datab[3] => add_sub_m4h:auto_generated.datab[3]
datab[4] => add_sub_m4h:auto_generated.datab[4]
datab[5] => add_sub_m4h:auto_generated.datab[5]
datab[6] => add_sub_m4h:auto_generated.datab[6]
datab[7] => add_sub_m4h:auto_generated.datab[7]
datab[8] => add_sub_m4h:auto_generated.datab[8]
datab[9] => add_sub_m4h:auto_generated.datab[9]
datab[10] => add_sub_m4h:auto_generated.datab[10]
datab[11] => add_sub_m4h:auto_generated.datab[11]
datab[12] => add_sub_m4h:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_m4h:auto_generated.result[0]
result[1] <= add_sub_m4h:auto_generated.result[1]
result[2] <= add_sub_m4h:auto_generated.result[2]
result[3] <= add_sub_m4h:auto_generated.result[3]
result[4] <= add_sub_m4h:auto_generated.result[4]
result[5] <= add_sub_m4h:auto_generated.result[5]
result[6] <= add_sub_m4h:auto_generated.result[6]
result[7] <= add_sub_m4h:auto_generated.result[7]
result[8] <= add_sub_m4h:auto_generated.result[8]
result[9] <= add_sub_m4h:auto_generated.result[9]
result[10] <= add_sub_m4h:auto_generated.result[10]
result[11] <= add_sub_m4h:auto_generated.result[11]
result[12] <= add_sub_m4h:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m4h:auto_generated
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => op_1.IN25
datab[1] => op_1.IN23
datab[2] => op_1.IN21
datab[3] => op_1.IN19
datab[4] => op_1.IN17
datab[5] => op_1.IN15
datab[6] => op_1.IN13
datab[7] => op_1.IN11
datab[8] => op_1.IN9
datab[9] => op_1.IN7
datab[10] => op_1.IN5
datab[11] => op_1.IN3
datab[12] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00031
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00033
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00035
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00037
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
data[10] => result[10].DATAIN
data[11] => result[11].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
dataa[3] => multcore:mult_core.dataa[3]
dataa[4] => multcore:mult_core.dataa[4]
dataa[5] => multcore:mult_core.dataa[5]
dataa[6] => multcore:mult_core.dataa[6]
dataa[7] => multcore:mult_core.dataa[7]
dataa[8] => multcore:mult_core.dataa[8]
datab[0] => multcore:mult_core.datab[0]
datab[1] => multcore:mult_core.datab[1]
datab[2] => multcore:mult_core.datab[2]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]
result[5] <= altshift:external_latency_ffs.result[5]
result[6] <= altshift:external_latency_ffs.result[6]
result[7] <= altshift:external_latency_ffs.result[7]
result[8] <= altshift:external_latency_ffs.result[8]
result[9] <= altshift:external_latency_ffs.result[9]
result[10] <= altshift:external_latency_ffs.result[10]
result[11] <= altshift:external_latency_ffs.result[11]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core
dataa[0] => mul_lfrg:mul_lfrg_first_mod.data[0][0]
dataa[0] => mul_lfrg:mul_lfrg_last_mod.data[0][0]
dataa[0] => mul_lfrg:$00035.data[0][1]
dataa[0] => mul_lfrg:$00031.data[0][1]
dataa[1] => mul_lfrg:mul_lfrg_first_mod.data[0][1]
dataa[1] => mul_lfrg:mul_lfrg_first_mod.data[1][0]
dataa[1] => mul_lfrg:mul_lfrg_last_mod.data[0][1]
dataa[1] => mul_lfrg:mul_lfrg_last_mod.data[1][0]
dataa[2] => mul_lfrg:mul_lfrg_first_mod.data[1][1]
dataa[2] => mul_lfrg:mul_lfrg_first_mod.data[2][0]
dataa[2] => mul_lfrg:mul_lfrg_last_mod.data[1][1]
dataa[2] => mul_lfrg:mul_lfrg_last_mod.data[2][0]
dataa[3] => mul_lfrg:mul_lfrg_first_mod.data[2][1]
dataa[3] => mul_lfrg:mul_lfrg_first_mod.data[3][0]
dataa[3] => mul_lfrg:mul_lfrg_last_mod.data[2][1]
dataa[3] => mul_lfrg:mul_lfrg_last_mod.data[3][0]
dataa[4] => mul_lfrg:mul_lfrg_first_mod.data[3][1]
dataa[4] => mul_lfrg:mul_lfrg_first_mod.data[4][0]
dataa[4] => mul_lfrg:mul_lfrg_last_mod.data[3][1]
dataa[4] => mul_lfrg:mul_lfrg_last_mod.data[4][0]
dataa[5] => mul_lfrg:mul_lfrg_first_mod.data[4][1]
dataa[5] => mul_lfrg:mul_lfrg_first_mod.data[5][0]
dataa[5] => mul_lfrg:mul_lfrg_last_mod.data[4][1]
dataa[5] => mul_lfrg:mul_lfrg_last_mod.data[5][0]
dataa[6] => mul_lfrg:mul_lfrg_first_mod.data[5][1]
dataa[6] => mul_lfrg:mul_lfrg_first_mod.data[6][0]
dataa[6] => mul_lfrg:mul_lfrg_last_mod.data[5][1]
dataa[6] => mul_lfrg:mul_lfrg_last_mod.data[6][0]
dataa[7] => mul_lfrg:mul_lfrg_first_mod.data[6][1]
dataa[7] => mul_lfrg:mul_lfrg_first_mod.data[7][0]
dataa[7] => mul_lfrg:mul_lfrg_last_mod.data[6][1]
dataa[7] => mul_lfrg:mul_lfrg_last_mod.data[7][0]
dataa[8] => mul_lfrg:mul_lfrg_first_mod.data[7][1]
dataa[8] => mul_lfrg:mul_lfrg_last_mod.data[7][1]
dataa[8] => mul_lfrg:$00037.data[0][1]
dataa[8] => mul_lfrg:$00037.data[0][0]
dataa[8] => mul_lfrg:$00033.data[0][1]
dataa[8] => mul_lfrg:$00033.data[0][0]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[7][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[6][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[5][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[4][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[3][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[2][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[1][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[0][1]
datab[0] => mul_lfrg:$00033.select[0][1]
datab[0] => mul_lfrg:$00031.select[0][1]
datab[1] => pp_carry_node[1].IN0
datab[1] => mpar_add:padder.data[1][0]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[7][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[6][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[5][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[4][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[3][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[2][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[1][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[0][2]
datab[1] => mul_lfrg:$00033.select[0][2]
datab[1] => mul_lfrg:$00031.select[0][2]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[7][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[6][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[5][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[4][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[3][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[2][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[1][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[0][0]
datab[1] => mul_lfrg:$00037.select[0][0]
datab[1] => mul_lfrg:$00035.select[0][0]
datab[2] => pp_carry_node[1].IN0
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[7][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[6][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[5][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[4][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[3][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[2][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[1][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[0][1]
datab[2] => mul_lfrg:$00037.select[0][1]
datab[2] => mul_lfrg:$00035.select[0][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[7][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[6][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[5][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[4][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[3][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[2][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[1][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[0][2]
datab[2] => mul_lfrg:$00037.select[0][2]
datab[2] => mul_lfrg:$00035.select[0][2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mpar_add:padder.result[2]
result[1] <= mpar_add:padder.result[3]
result[2] <= mpar_add:padder.result[4]
result[3] <= mpar_add:padder.result[5]
result[4] <= mpar_add:padder.result[6]
result[5] <= mpar_add:padder.result[7]
result[6] <= mpar_add:padder.result[8]
result[7] <= mpar_add:padder.result[9]
result[8] <= mpar_add:padder.result[10]
result[9] <= mpar_add:padder.result[11]
result[10] <= mpar_add:padder.result[12]
result[11] <= mpar_add:padder.result[13]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
data[1][0] => _.IN0
data[1][0] => right_bit[1].IN0
data[1][1] => _.IN0
data[1][1] => left_bit[1].IN0
data[2][0] => _.IN0
data[2][0] => right_bit[2].IN0
data[2][1] => _.IN0
data[2][1] => left_bit[2].IN0
data[3][0] => _.IN0
data[3][0] => right_bit[3].IN0
data[3][1] => _.IN0
data[3][1] => left_bit[3].IN0
data[4][0] => _.IN0
data[4][0] => right_bit[4].IN0
data[4][1] => _.IN0
data[4][1] => left_bit[4].IN0
data[5][0] => _.IN0
data[5][0] => right_bit[5].IN0
data[5][1] => _.IN0
data[5][1] => left_bit[5].IN0
data[6][0] => _.IN0
data[6][0] => right_bit[6].IN0
data[6][1] => _.IN0
data[6][1] => left_bit[6].IN0
data[7][0] => _.IN0
data[7][0] => right_bit[7].IN0
data[7][1] => _.IN0
data[7][1] => left_bit[7].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE
out_bit[1] <= out_bit[1].DB_MAX_OUTPUT_PORT_TYPE
out_bit[2] <= out_bit[2].DB_MAX_OUTPUT_PORT_TYPE
out_bit[3] <= out_bit[3].DB_MAX_OUTPUT_PORT_TYPE
out_bit[4] <= out_bit[4].DB_MAX_OUTPUT_PORT_TYPE
out_bit[5] <= out_bit[5].DB_MAX_OUTPUT_PORT_TYPE
out_bit[6] <= out_bit[6].DB_MAX_OUTPUT_PORT_TYPE
out_bit[7] <= out_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
data[1][0] => _.IN0
data[1][0] => right_bit[1].IN0
data[1][1] => _.IN0
data[1][1] => left_bit[1].IN0
data[2][0] => _.IN0
data[2][0] => right_bit[2].IN0
data[2][1] => _.IN0
data[2][1] => left_bit[2].IN0
data[3][0] => _.IN0
data[3][0] => right_bit[3].IN0
data[3][1] => _.IN0
data[3][1] => left_bit[3].IN0
data[4][0] => _.IN0
data[4][0] => right_bit[4].IN0
data[4][1] => _.IN0
data[4][1] => left_bit[4].IN0
data[5][0] => _.IN0
data[5][0] => right_bit[5].IN0
data[5][1] => _.IN0
data[5][1] => left_bit[5].IN0
data[6][0] => _.IN0
data[6][0] => right_bit[6].IN0
data[6][1] => _.IN0
data[6][1] => left_bit[6].IN0
data[7][0] => _.IN0
data[7][0] => right_bit[7].IN0
data[7][1] => _.IN0
data[7][1] => left_bit[7].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE
out_bit[1] <= out_bit[1].DB_MAX_OUTPUT_PORT_TYPE
out_bit[2] <= out_bit[2].DB_MAX_OUTPUT_PORT_TYPE
out_bit[3] <= out_bit[3].DB_MAX_OUTPUT_PORT_TYPE
out_bit[4] <= out_bit[4].DB_MAX_OUTPUT_PORT_TYPE
out_bit[5] <= out_bit[5].DB_MAX_OUTPUT_PORT_TYPE
out_bit[6] <= out_bit[6].DB_MAX_OUTPUT_PORT_TYPE
out_bit[7] <= out_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
data[0][0] => drop_bits_node[0][1].IN1
data[0][0] => result[0].DATAIN
data[0][1] => drop_bits_node[0][1].IN0
data[0][2] => lpm_add_sub:adder[0].dataa[0]
data[0][3] => lpm_add_sub:adder[0].dataa[1]
data[0][4] => _.IN1
data[0][4] => _.IN1
data[0][4] => _.IN1
data[0][4] => _.IN1
data[0][5] => _.IN0
data[0][5] => _.IN1
data[0][5] => _.IN1
data[0][6] => _.IN0
data[0][6] => _.IN1
data[0][7] => lpm_add_sub:booth_adder_right.datab[0]
data[0][8] => lpm_add_sub:booth_adder_right.datab[1]
data[0][9] => lpm_add_sub:booth_adder_right.datab[2]
data[0][10] => lpm_add_sub:booth_adder_right.datab[3]
data[0][11] => lpm_add_sub:booth_adder_right.datab[4]
data[0][12] => lpm_add_sub:booth_adder_right.datab[5]
data[1][0] => lpm_add_sub:adder[0].datab[0]
data[1][1] => lpm_add_sub:adder[0].datab[1]
data[1][2] => lpm_add_sub:adder[0].datab[2]
data[1][3] => lpm_add_sub:adder[0].datab[3]
data[1][4] => lpm_add_sub:adder[0].datab[4]
data[1][5] => lpm_add_sub:adder[0].datab[5]
data[1][6] => lpm_add_sub:adder[0].datab[6]
data[1][7] => lpm_add_sub:adder[0].datab[7]
data[1][8] => lpm_add_sub:adder[0].datab[8]
data[1][9] => lpm_add_sub:adder[0].datab[9]
data[1][10] => lpm_add_sub:adder[0].datab[10]
data[1][11] => lpm_add_sub:adder[0].datab[11]
data[1][12] => lpm_add_sub:adder[0].datab[12]
cin => _.IN0
cin => _.IN0
cin => _.IN0
cin => _.IN0
clk => clk_out.IN0
aclr => aclr_out.IN0
clken => clken_out.IN0
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= level_result_node[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= level_result_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= level_result_node[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= level_result_node[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= level_result_node[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= level_result_node[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= level_result_node[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= level_result_node[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= level_result_node[0][8].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= level_result_node[0][9].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= level_result_node[0][10].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= level_result_node[0][11].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= level_result_node[0][12].DB_MAX_OUTPUT_PORT_TYPE
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr_out.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken_out.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right
dataa[0] => add_sub_tmf:auto_generated.dataa[0]
dataa[1] => add_sub_tmf:auto_generated.dataa[1]
dataa[2] => add_sub_tmf:auto_generated.dataa[2]
dataa[3] => add_sub_tmf:auto_generated.dataa[3]
dataa[4] => add_sub_tmf:auto_generated.dataa[4]
dataa[5] => add_sub_tmf:auto_generated.dataa[5]
datab[0] => add_sub_tmf:auto_generated.datab[0]
datab[1] => add_sub_tmf:auto_generated.datab[1]
datab[2] => add_sub_tmf:auto_generated.datab[2]
datab[3] => add_sub_tmf:auto_generated.datab[3]
datab[4] => add_sub_tmf:auto_generated.datab[4]
datab[5] => add_sub_tmf:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_tmf:auto_generated.result[0]
result[1] <= add_sub_tmf:auto_generated.result[1]
result[2] <= add_sub_tmf:auto_generated.result[2]
result[3] <= add_sub_tmf:auto_generated.result[3]
result[4] <= add_sub_tmf:auto_generated.result[4]
result[5] <= add_sub_tmf:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_tmf:auto_generated
dataa[0] => op_1.IN10
dataa[1] => op_1.IN8
dataa[2] => op_1.IN6
dataa[3] => op_1.IN4
dataa[4] => op_1.IN2
dataa[5] => op_1.IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
dataa[0] => add_sub_m4h:auto_generated.dataa[0]
dataa[1] => add_sub_m4h:auto_generated.dataa[1]
dataa[2] => add_sub_m4h:auto_generated.dataa[2]
dataa[3] => add_sub_m4h:auto_generated.dataa[3]
dataa[4] => add_sub_m4h:auto_generated.dataa[4]
dataa[5] => add_sub_m4h:auto_generated.dataa[5]
dataa[6] => add_sub_m4h:auto_generated.dataa[6]
dataa[7] => add_sub_m4h:auto_generated.dataa[7]
dataa[8] => add_sub_m4h:auto_generated.dataa[8]
dataa[9] => add_sub_m4h:auto_generated.dataa[9]
dataa[10] => add_sub_m4h:auto_generated.dataa[10]
dataa[11] => add_sub_m4h:auto_generated.dataa[11]
dataa[12] => add_sub_m4h:auto_generated.dataa[12]
datab[0] => add_sub_m4h:auto_generated.datab[0]
datab[1] => add_sub_m4h:auto_generated.datab[1]
datab[2] => add_sub_m4h:auto_generated.datab[2]
datab[3] => add_sub_m4h:auto_generated.datab[3]
datab[4] => add_sub_m4h:auto_generated.datab[4]
datab[5] => add_sub_m4h:auto_generated.datab[5]
datab[6] => add_sub_m4h:auto_generated.datab[6]
datab[7] => add_sub_m4h:auto_generated.datab[7]
datab[8] => add_sub_m4h:auto_generated.datab[8]
datab[9] => add_sub_m4h:auto_generated.datab[9]
datab[10] => add_sub_m4h:auto_generated.datab[10]
datab[11] => add_sub_m4h:auto_generated.datab[11]
datab[12] => add_sub_m4h:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_m4h:auto_generated.result[0]
result[1] <= add_sub_m4h:auto_generated.result[1]
result[2] <= add_sub_m4h:auto_generated.result[2]
result[3] <= add_sub_m4h:auto_generated.result[3]
result[4] <= add_sub_m4h:auto_generated.result[4]
result[5] <= add_sub_m4h:auto_generated.result[5]
result[6] <= add_sub_m4h:auto_generated.result[6]
result[7] <= add_sub_m4h:auto_generated.result[7]
result[8] <= add_sub_m4h:auto_generated.result[8]
result[9] <= add_sub_m4h:auto_generated.result[9]
result[10] <= add_sub_m4h:auto_generated.result[10]
result[11] <= add_sub_m4h:auto_generated.result[11]
result[12] <= add_sub_m4h:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m4h:auto_generated
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => op_1.IN25
datab[1] => op_1.IN23
datab[2] => op_1.IN21
datab[3] => op_1.IN19
datab[4] => op_1.IN17
datab[5] => op_1.IN15
datab[6] => op_1.IN13
datab[7] => op_1.IN11
datab[8] => op_1.IN9
datab[9] => op_1.IN7
datab[10] => op_1.IN5
datab[11] => op_1.IN3
datab[12] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00031
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00033
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00035
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00037
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
data[10] => result[10].DATAIN
data[11] => result[11].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
dataa[3] => multcore:mult_core.dataa[3]
dataa[4] => multcore:mult_core.dataa[4]
dataa[5] => multcore:mult_core.dataa[5]
dataa[6] => multcore:mult_core.dataa[6]
dataa[7] => multcore:mult_core.dataa[7]
dataa[8] => multcore:mult_core.dataa[8]
datab[0] => multcore:mult_core.datab[0]
datab[1] => multcore:mult_core.datab[1]
datab[2] => multcore:mult_core.datab[2]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]
result[5] <= altshift:external_latency_ffs.result[5]
result[6] <= altshift:external_latency_ffs.result[6]
result[7] <= altshift:external_latency_ffs.result[7]
result[8] <= altshift:external_latency_ffs.result[8]
result[9] <= altshift:external_latency_ffs.result[9]
result[10] <= altshift:external_latency_ffs.result[10]
result[11] <= altshift:external_latency_ffs.result[11]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core
dataa[0] => mul_lfrg:mul_lfrg_first_mod.data[0][0]
dataa[0] => mul_lfrg:mul_lfrg_last_mod.data[0][0]
dataa[0] => mul_lfrg:$00035.data[0][1]
dataa[0] => mul_lfrg:$00031.data[0][1]
dataa[1] => mul_lfrg:mul_lfrg_first_mod.data[0][1]
dataa[1] => mul_lfrg:mul_lfrg_first_mod.data[1][0]
dataa[1] => mul_lfrg:mul_lfrg_last_mod.data[0][1]
dataa[1] => mul_lfrg:mul_lfrg_last_mod.data[1][0]
dataa[2] => mul_lfrg:mul_lfrg_first_mod.data[1][1]
dataa[2] => mul_lfrg:mul_lfrg_first_mod.data[2][0]
dataa[2] => mul_lfrg:mul_lfrg_last_mod.data[1][1]
dataa[2] => mul_lfrg:mul_lfrg_last_mod.data[2][0]
dataa[3] => mul_lfrg:mul_lfrg_first_mod.data[2][1]
dataa[3] => mul_lfrg:mul_lfrg_first_mod.data[3][0]
dataa[3] => mul_lfrg:mul_lfrg_last_mod.data[2][1]
dataa[3] => mul_lfrg:mul_lfrg_last_mod.data[3][0]
dataa[4] => mul_lfrg:mul_lfrg_first_mod.data[3][1]
dataa[4] => mul_lfrg:mul_lfrg_first_mod.data[4][0]
dataa[4] => mul_lfrg:mul_lfrg_last_mod.data[3][1]
dataa[4] => mul_lfrg:mul_lfrg_last_mod.data[4][0]
dataa[5] => mul_lfrg:mul_lfrg_first_mod.data[4][1]
dataa[5] => mul_lfrg:mul_lfrg_first_mod.data[5][0]
dataa[5] => mul_lfrg:mul_lfrg_last_mod.data[4][1]
dataa[5] => mul_lfrg:mul_lfrg_last_mod.data[5][0]
dataa[6] => mul_lfrg:mul_lfrg_first_mod.data[5][1]
dataa[6] => mul_lfrg:mul_lfrg_first_mod.data[6][0]
dataa[6] => mul_lfrg:mul_lfrg_last_mod.data[5][1]
dataa[6] => mul_lfrg:mul_lfrg_last_mod.data[6][0]
dataa[7] => mul_lfrg:mul_lfrg_first_mod.data[6][1]
dataa[7] => mul_lfrg:mul_lfrg_first_mod.data[7][0]
dataa[7] => mul_lfrg:mul_lfrg_last_mod.data[6][1]
dataa[7] => mul_lfrg:mul_lfrg_last_mod.data[7][0]
dataa[8] => mul_lfrg:mul_lfrg_first_mod.data[7][1]
dataa[8] => mul_lfrg:mul_lfrg_last_mod.data[7][1]
dataa[8] => mul_lfrg:$00037.data[0][1]
dataa[8] => mul_lfrg:$00037.data[0][0]
dataa[8] => mul_lfrg:$00033.data[0][1]
dataa[8] => mul_lfrg:$00033.data[0][0]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[7][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[6][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[5][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[4][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[3][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[2][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[1][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[0][1]
datab[0] => mul_lfrg:$00033.select[0][1]
datab[0] => mul_lfrg:$00031.select[0][1]
datab[1] => pp_carry_node[1].IN0
datab[1] => mpar_add:padder.data[1][0]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[7][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[6][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[5][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[4][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[3][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[2][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[1][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[0][2]
datab[1] => mul_lfrg:$00033.select[0][2]
datab[1] => mul_lfrg:$00031.select[0][2]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[7][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[6][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[5][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[4][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[3][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[2][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[1][0]
datab[1] => mul_lfrg:mul_lfrg_last_mod.select[0][0]
datab[1] => mul_lfrg:$00037.select[0][0]
datab[1] => mul_lfrg:$00035.select[0][0]
datab[2] => pp_carry_node[1].IN0
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[7][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[6][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[5][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[4][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[3][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[2][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[1][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[0][1]
datab[2] => mul_lfrg:$00037.select[0][1]
datab[2] => mul_lfrg:$00035.select[0][1]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[7][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[6][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[5][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[4][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[3][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[2][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[1][2]
datab[2] => mul_lfrg:mul_lfrg_last_mod.select[0][2]
datab[2] => mul_lfrg:$00037.select[0][2]
datab[2] => mul_lfrg:$00035.select[0][2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mpar_add:padder.result[2]
result[1] <= mpar_add:padder.result[3]
result[2] <= mpar_add:padder.result[4]
result[3] <= mpar_add:padder.result[5]
result[4] <= mpar_add:padder.result[6]
result[5] <= mpar_add:padder.result[7]
result[6] <= mpar_add:padder.result[8]
result[7] <= mpar_add:padder.result[9]
result[8] <= mpar_add:padder.result[10]
result[9] <= mpar_add:padder.result[11]
result[10] <= mpar_add:padder.result[12]
result[11] <= mpar_add:padder.result[13]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
data[1][0] => _.IN0
data[1][0] => right_bit[1].IN0
data[1][1] => _.IN0
data[1][1] => left_bit[1].IN0
data[2][0] => _.IN0
data[2][0] => right_bit[2].IN0
data[2][1] => _.IN0
data[2][1] => left_bit[2].IN0
data[3][0] => _.IN0
data[3][0] => right_bit[3].IN0
data[3][1] => _.IN0
data[3][1] => left_bit[3].IN0
data[4][0] => _.IN0
data[4][0] => right_bit[4].IN0
data[4][1] => _.IN0
data[4][1] => left_bit[4].IN0
data[5][0] => _.IN0
data[5][0] => right_bit[5].IN0
data[5][1] => _.IN0
data[5][1] => left_bit[5].IN0
data[6][0] => _.IN0
data[6][0] => right_bit[6].IN0
data[6][1] => _.IN0
data[6][1] => left_bit[6].IN0
data[7][0] => _.IN0
data[7][0] => right_bit[7].IN0
data[7][1] => _.IN0
data[7][1] => left_bit[7].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE
out_bit[1] <= out_bit[1].DB_MAX_OUTPUT_PORT_TYPE
out_bit[2] <= out_bit[2].DB_MAX_OUTPUT_PORT_TYPE
out_bit[3] <= out_bit[3].DB_MAX_OUTPUT_PORT_TYPE
out_bit[4] <= out_bit[4].DB_MAX_OUTPUT_PORT_TYPE
out_bit[5] <= out_bit[5].DB_MAX_OUTPUT_PORT_TYPE
out_bit[6] <= out_bit[6].DB_MAX_OUTPUT_PORT_TYPE
out_bit[7] <= out_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
data[1][0] => _.IN0
data[1][0] => right_bit[1].IN0
data[1][1] => _.IN0
data[1][1] => left_bit[1].IN0
data[2][0] => _.IN0
data[2][0] => right_bit[2].IN0
data[2][1] => _.IN0
data[2][1] => left_bit[2].IN0
data[3][0] => _.IN0
data[3][0] => right_bit[3].IN0
data[3][1] => _.IN0
data[3][1] => left_bit[3].IN0
data[4][0] => _.IN0
data[4][0] => right_bit[4].IN0
data[4][1] => _.IN0
data[4][1] => left_bit[4].IN0
data[5][0] => _.IN0
data[5][0] => right_bit[5].IN0
data[5][1] => _.IN0
data[5][1] => left_bit[5].IN0
data[6][0] => _.IN0
data[6][0] => right_bit[6].IN0
data[6][1] => _.IN0
data[6][1] => left_bit[6].IN0
data[7][0] => _.IN0
data[7][0] => right_bit[7].IN0
data[7][1] => _.IN0
data[7][1] => left_bit[7].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE
out_bit[1] <= out_bit[1].DB_MAX_OUTPUT_PORT_TYPE
out_bit[2] <= out_bit[2].DB_MAX_OUTPUT_PORT_TYPE
out_bit[3] <= out_bit[3].DB_MAX_OUTPUT_PORT_TYPE
out_bit[4] <= out_bit[4].DB_MAX_OUTPUT_PORT_TYPE
out_bit[5] <= out_bit[5].DB_MAX_OUTPUT_PORT_TYPE
out_bit[6] <= out_bit[6].DB_MAX_OUTPUT_PORT_TYPE
out_bit[7] <= out_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
data[0][0] => drop_bits_node[0][1].IN1
data[0][0] => result[0].DATAIN
data[0][1] => drop_bits_node[0][1].IN0
data[0][2] => lpm_add_sub:adder[0].dataa[0]
data[0][3] => lpm_add_sub:adder[0].dataa[1]
data[0][4] => _.IN1
data[0][4] => _.IN1
data[0][4] => _.IN1
data[0][4] => _.IN1
data[0][5] => _.IN0
data[0][5] => _.IN1
data[0][5] => _.IN1
data[0][6] => _.IN0
data[0][6] => _.IN1
data[0][7] => lpm_add_sub:booth_adder_right.datab[0]
data[0][8] => lpm_add_sub:booth_adder_right.datab[1]
data[0][9] => lpm_add_sub:booth_adder_right.datab[2]
data[0][10] => lpm_add_sub:booth_adder_right.datab[3]
data[0][11] => lpm_add_sub:booth_adder_right.datab[4]
data[0][12] => lpm_add_sub:booth_adder_right.datab[5]
data[1][0] => lpm_add_sub:adder[0].datab[0]
data[1][1] => lpm_add_sub:adder[0].datab[1]
data[1][2] => lpm_add_sub:adder[0].datab[2]
data[1][3] => lpm_add_sub:adder[0].datab[3]
data[1][4] => lpm_add_sub:adder[0].datab[4]
data[1][5] => lpm_add_sub:adder[0].datab[5]
data[1][6] => lpm_add_sub:adder[0].datab[6]
data[1][7] => lpm_add_sub:adder[0].datab[7]
data[1][8] => lpm_add_sub:adder[0].datab[8]
data[1][9] => lpm_add_sub:adder[0].datab[9]
data[1][10] => lpm_add_sub:adder[0].datab[10]
data[1][11] => lpm_add_sub:adder[0].datab[11]
data[1][12] => lpm_add_sub:adder[0].datab[12]
cin => _.IN0
cin => _.IN0
cin => _.IN0
cin => _.IN0
clk => clk_out.IN0
aclr => aclr_out.IN0
clken => clken_out.IN0
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= level_result_node[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= level_result_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= level_result_node[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= level_result_node[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= level_result_node[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= level_result_node[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= level_result_node[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= level_result_node[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= level_result_node[0][8].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= level_result_node[0][9].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= level_result_node[0][10].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= level_result_node[0][11].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= level_result_node[0][12].DB_MAX_OUTPUT_PORT_TYPE
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr_out.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken_out.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right
dataa[0] => add_sub_tmf:auto_generated.dataa[0]
dataa[1] => add_sub_tmf:auto_generated.dataa[1]
dataa[2] => add_sub_tmf:auto_generated.dataa[2]
dataa[3] => add_sub_tmf:auto_generated.dataa[3]
dataa[4] => add_sub_tmf:auto_generated.dataa[4]
dataa[5] => add_sub_tmf:auto_generated.dataa[5]
datab[0] => add_sub_tmf:auto_generated.datab[0]
datab[1] => add_sub_tmf:auto_generated.datab[1]
datab[2] => add_sub_tmf:auto_generated.datab[2]
datab[3] => add_sub_tmf:auto_generated.datab[3]
datab[4] => add_sub_tmf:auto_generated.datab[4]
datab[5] => add_sub_tmf:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_tmf:auto_generated.result[0]
result[1] <= add_sub_tmf:auto_generated.result[1]
result[2] <= add_sub_tmf:auto_generated.result[2]
result[3] <= add_sub_tmf:auto_generated.result[3]
result[4] <= add_sub_tmf:auto_generated.result[4]
result[5] <= add_sub_tmf:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_tmf:auto_generated
dataa[0] => op_1.IN10
dataa[1] => op_1.IN8
dataa[2] => op_1.IN6
dataa[3] => op_1.IN4
dataa[4] => op_1.IN2
dataa[5] => op_1.IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
dataa[0] => add_sub_m4h:auto_generated.dataa[0]
dataa[1] => add_sub_m4h:auto_generated.dataa[1]
dataa[2] => add_sub_m4h:auto_generated.dataa[2]
dataa[3] => add_sub_m4h:auto_generated.dataa[3]
dataa[4] => add_sub_m4h:auto_generated.dataa[4]
dataa[5] => add_sub_m4h:auto_generated.dataa[5]
dataa[6] => add_sub_m4h:auto_generated.dataa[6]
dataa[7] => add_sub_m4h:auto_generated.dataa[7]
dataa[8] => add_sub_m4h:auto_generated.dataa[8]
dataa[9] => add_sub_m4h:auto_generated.dataa[9]
dataa[10] => add_sub_m4h:auto_generated.dataa[10]
dataa[11] => add_sub_m4h:auto_generated.dataa[11]
dataa[12] => add_sub_m4h:auto_generated.dataa[12]
datab[0] => add_sub_m4h:auto_generated.datab[0]
datab[1] => add_sub_m4h:auto_generated.datab[1]
datab[2] => add_sub_m4h:auto_generated.datab[2]
datab[3] => add_sub_m4h:auto_generated.datab[3]
datab[4] => add_sub_m4h:auto_generated.datab[4]
datab[5] => add_sub_m4h:auto_generated.datab[5]
datab[6] => add_sub_m4h:auto_generated.datab[6]
datab[7] => add_sub_m4h:auto_generated.datab[7]
datab[8] => add_sub_m4h:auto_generated.datab[8]
datab[9] => add_sub_m4h:auto_generated.datab[9]
datab[10] => add_sub_m4h:auto_generated.datab[10]
datab[11] => add_sub_m4h:auto_generated.datab[11]
datab[12] => add_sub_m4h:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_m4h:auto_generated.result[0]
result[1] <= add_sub_m4h:auto_generated.result[1]
result[2] <= add_sub_m4h:auto_generated.result[2]
result[3] <= add_sub_m4h:auto_generated.result[3]
result[4] <= add_sub_m4h:auto_generated.result[4]
result[5] <= add_sub_m4h:auto_generated.result[5]
result[6] <= add_sub_m4h:auto_generated.result[6]
result[7] <= add_sub_m4h:auto_generated.result[7]
result[8] <= add_sub_m4h:auto_generated.result[8]
result[9] <= add_sub_m4h:auto_generated.result[9]
result[10] <= add_sub_m4h:auto_generated.result[10]
result[11] <= add_sub_m4h:auto_generated.result[11]
result[12] <= add_sub_m4h:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m4h:auto_generated
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => op_1.IN25
datab[1] => op_1.IN23
datab[2] => op_1.IN21
datab[3] => op_1.IN19
datab[4] => op_1.IN17
datab[5] => op_1.IN15
datab[6] => op_1.IN13
datab[7] => op_1.IN11
datab[8] => op_1.IN9
datab[9] => op_1.IN7
datab[10] => op_1.IN5
datab[11] => op_1.IN3
datab[12] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00031
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00033
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00035
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00037
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
data[10] => result[10].DATAIN
data[11] => result[11].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|lpm_mult:Mult0
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
dataa[3] => multcore:mult_core.dataa[3]
dataa[4] => multcore:mult_core.dataa[4]
dataa[5] => multcore:mult_core.dataa[5]
dataa[6] => multcore:mult_core.dataa[6]
dataa[7] => multcore:mult_core.dataa[7]
dataa[8] => multcore:mult_core.dataa[8]
datab[0] => multcore:mult_core.datab[0]
datab[1] => multcore:mult_core.datab[1]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]
result[5] <= altshift:external_latency_ffs.result[5]
result[6] <= altshift:external_latency_ffs.result[6]
result[7] <= altshift:external_latency_ffs.result[7]
result[8] <= altshift:external_latency_ffs.result[8]
result[9] <= altshift:external_latency_ffs.result[9]
result[10] <= altshift:external_latency_ffs.result[10]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|lpm_mult:Mult0|multcore:mult_core
dataa[0] => mul_lfrg:mul_lfrg_first_mod.data[0][0]
dataa[0] => mul_lfrg:$00030.data[0][1]
dataa[1] => mul_lfrg:mul_lfrg_first_mod.data[0][1]
dataa[1] => mul_lfrg:mul_lfrg_first_mod.data[1][0]
dataa[2] => mul_lfrg:mul_lfrg_first_mod.data[1][1]
dataa[2] => mul_lfrg:mul_lfrg_first_mod.data[2][0]
dataa[3] => mul_lfrg:mul_lfrg_first_mod.data[2][1]
dataa[3] => mul_lfrg:mul_lfrg_first_mod.data[3][0]
dataa[4] => mul_lfrg:mul_lfrg_first_mod.data[3][1]
dataa[4] => mul_lfrg:mul_lfrg_first_mod.data[4][0]
dataa[5] => mul_lfrg:mul_lfrg_first_mod.data[4][1]
dataa[5] => mul_lfrg:mul_lfrg_first_mod.data[5][0]
dataa[6] => mul_lfrg:mul_lfrg_first_mod.data[5][1]
dataa[6] => mul_lfrg:mul_lfrg_first_mod.data[6][0]
dataa[7] => mul_lfrg:mul_lfrg_first_mod.data[6][1]
dataa[7] => mul_lfrg:mul_lfrg_first_mod.data[7][0]
dataa[8] => mul_lfrg:mul_lfrg_first_mod.data[7][1]
dataa[8] => mul_lfrg:$00032.data[0][1]
dataa[8] => mul_lfrg:$00032.data[0][0]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[7][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[6][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[5][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[4][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[3][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[2][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[1][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[0][1]
datab[0] => mul_lfrg:$00032.select[0][1]
datab[0] => mul_lfrg:$00030.select[0][1]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[7][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[6][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[5][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[4][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[3][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[2][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[1][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[0][2]
datab[1] => mul_lfrg:$00032.select[0][2]
datab[1] => mul_lfrg:$00030.select[0][2]
datab[1] => mpar_add:padder.data[0][2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mpar_add:padder.result[2]
result[1] <= mpar_add:padder.result[3]
result[2] <= mpar_add:padder.result[4]
result[3] <= mpar_add:padder.result[5]
result[4] <= mpar_add:padder.result[6]
result[5] <= mpar_add:padder.result[7]
result[6] <= mpar_add:padder.result[8]
result[7] <= mpar_add:padder.result[9]
result[8] <= mpar_add:padder.result[10]
result[9] <= mpar_add:padder.result[11]
result[10] <= mpar_add:padder.result[12]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
data[1][0] => _.IN0
data[1][0] => right_bit[1].IN0
data[1][1] => _.IN0
data[1][1] => left_bit[1].IN0
data[2][0] => _.IN0
data[2][0] => right_bit[2].IN0
data[2][1] => _.IN0
data[2][1] => left_bit[2].IN0
data[3][0] => _.IN0
data[3][0] => right_bit[3].IN0
data[3][1] => _.IN0
data[3][1] => left_bit[3].IN0
data[4][0] => _.IN0
data[4][0] => right_bit[4].IN0
data[4][1] => _.IN0
data[4][1] => left_bit[4].IN0
data[5][0] => _.IN0
data[5][0] => right_bit[5].IN0
data[5][1] => _.IN0
data[5][1] => left_bit[5].IN0
data[6][0] => _.IN0
data[6][0] => right_bit[6].IN0
data[6][1] => _.IN0
data[6][1] => left_bit[6].IN0
data[7][0] => _.IN0
data[7][0] => right_bit[7].IN0
data[7][1] => _.IN0
data[7][1] => left_bit[7].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE
out_bit[1] <= out_bit[1].DB_MAX_OUTPUT_PORT_TYPE
out_bit[2] <= out_bit[2].DB_MAX_OUTPUT_PORT_TYPE
out_bit[3] <= out_bit[3].DB_MAX_OUTPUT_PORT_TYPE
out_bit[4] <= out_bit[4].DB_MAX_OUTPUT_PORT_TYPE
out_bit[5] <= out_bit[5].DB_MAX_OUTPUT_PORT_TYPE
out_bit[6] <= out_bit[6].DB_MAX_OUTPUT_PORT_TYPE
out_bit[7] <= out_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
data[0][0] => result[0].DATAIN
data[0][1] => result[1].DATAIN
data[0][2] => lpm_add_sub:adder[0].dataa[0]
data[0][3] => lpm_add_sub:adder[0].dataa[1]
data[0][4] => lpm_add_sub:adder[0].dataa[2]
data[0][5] => lpm_add_sub:adder[0].dataa[3]
data[0][6] => lpm_add_sub:adder[0].dataa[4]
data[0][7] => lpm_add_sub:adder[0].dataa[5]
data[0][8] => lpm_add_sub:adder[0].dataa[6]
data[0][9] => lpm_add_sub:adder[0].dataa[7]
data[0][10] => lpm_add_sub:adder[0].dataa[8]
data[0][11] => lpm_add_sub:adder[0].dataa[9]
data[0][11] => lpm_add_sub:adder[0].dataa[11]
data[0][11] => lpm_add_sub:adder[0].dataa[10]
data[1][0] => lpm_add_sub:adder[0].datab[0]
data[1][1] => lpm_add_sub:adder[0].datab[1]
data[1][2] => lpm_add_sub:adder[0].datab[2]
data[1][3] => lpm_add_sub:adder[0].datab[3]
data[1][4] => lpm_add_sub:adder[0].datab[4]
data[1][5] => lpm_add_sub:adder[0].datab[5]
data[1][6] => lpm_add_sub:adder[0].datab[6]
data[1][7] => lpm_add_sub:adder[0].datab[7]
data[1][8] => lpm_add_sub:adder[0].datab[8]
data[1][9] => lpm_add_sub:adder[0].datab[9]
data[1][10] => lpm_add_sub:adder[0].datab[10]
data[1][11] => lpm_add_sub:adder[0].datab[11]
cin => lpm_add_sub:adder[0].cin
clk => clk_out.IN0
aclr => aclr_out.IN0
clken => clken_out.IN0
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= level_result_node[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= level_result_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= level_result_node[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= level_result_node[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= level_result_node[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= level_result_node[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= level_result_node[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= level_result_node[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= level_result_node[0][8].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= level_result_node[0][9].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= level_result_node[0][10].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= level_result_node[0][11].DB_MAX_OUTPUT_PORT_TYPE
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr_out.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken_out.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
dataa[0] => add_sub_ffh:auto_generated.dataa[0]
dataa[1] => add_sub_ffh:auto_generated.dataa[1]
dataa[2] => add_sub_ffh:auto_generated.dataa[2]
dataa[3] => add_sub_ffh:auto_generated.dataa[3]
dataa[4] => add_sub_ffh:auto_generated.dataa[4]
dataa[5] => add_sub_ffh:auto_generated.dataa[5]
dataa[6] => add_sub_ffh:auto_generated.dataa[6]
dataa[7] => add_sub_ffh:auto_generated.dataa[7]
dataa[8] => add_sub_ffh:auto_generated.dataa[8]
dataa[9] => add_sub_ffh:auto_generated.dataa[9]
dataa[10] => add_sub_ffh:auto_generated.dataa[10]
dataa[11] => add_sub_ffh:auto_generated.dataa[11]
datab[0] => add_sub_ffh:auto_generated.datab[0]
datab[1] => add_sub_ffh:auto_generated.datab[1]
datab[2] => add_sub_ffh:auto_generated.datab[2]
datab[3] => add_sub_ffh:auto_generated.datab[3]
datab[4] => add_sub_ffh:auto_generated.datab[4]
datab[5] => add_sub_ffh:auto_generated.datab[5]
datab[6] => add_sub_ffh:auto_generated.datab[6]
datab[7] => add_sub_ffh:auto_generated.datab[7]
datab[8] => add_sub_ffh:auto_generated.datab[8]
datab[9] => add_sub_ffh:auto_generated.datab[9]
datab[10] => add_sub_ffh:auto_generated.datab[10]
datab[11] => add_sub_ffh:auto_generated.datab[11]
cin => add_sub_ffh:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ffh:auto_generated.result[0]
result[1] <= add_sub_ffh:auto_generated.result[1]
result[2] <= add_sub_ffh:auto_generated.result[2]
result[3] <= add_sub_ffh:auto_generated.result[3]
result[4] <= add_sub_ffh:auto_generated.result[4]
result[5] <= add_sub_ffh:auto_generated.result[5]
result[6] <= add_sub_ffh:auto_generated.result[6]
result[7] <= add_sub_ffh:auto_generated.result[7]
result[8] <= add_sub_ffh:auto_generated.result[8]
result[9] <= add_sub_ffh:auto_generated.result[9]
result[10] <= add_sub_ffh:auto_generated.result[10]
result[11] <= add_sub_ffh:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ffh:auto_generated
cin => op_1.IN24
cin => op_1.IN25
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => op_1.IN23
datab[1] => op_1.IN21
datab[2] => op_1.IN19
datab[3] => op_1.IN17
datab[4] => op_1.IN15
datab[5] => op_1.IN13
datab[6] => op_1.IN11
datab[7] => op_1.IN9
datab[8] => op_1.IN7
datab[9] => op_1.IN5
datab[10] => op_1.IN3
datab[11] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00030
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00032
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|lpm_mult:Mult0|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
data[10] => result[10].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|lpm_mult:Mult0
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
dataa[3] => multcore:mult_core.dataa[3]
dataa[4] => multcore:mult_core.dataa[4]
dataa[5] => multcore:mult_core.dataa[5]
dataa[6] => multcore:mult_core.dataa[6]
dataa[7] => multcore:mult_core.dataa[7]
dataa[8] => multcore:mult_core.dataa[8]
datab[0] => multcore:mult_core.datab[0]
datab[1] => multcore:mult_core.datab[1]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]
result[5] <= altshift:external_latency_ffs.result[5]
result[6] <= altshift:external_latency_ffs.result[6]
result[7] <= altshift:external_latency_ffs.result[7]
result[8] <= altshift:external_latency_ffs.result[8]
result[9] <= altshift:external_latency_ffs.result[9]
result[10] <= altshift:external_latency_ffs.result[10]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|lpm_mult:Mult0|multcore:mult_core
dataa[0] => mul_lfrg:mul_lfrg_first_mod.data[0][0]
dataa[0] => mul_lfrg:$00030.data[0][1]
dataa[1] => mul_lfrg:mul_lfrg_first_mod.data[0][1]
dataa[1] => mul_lfrg:mul_lfrg_first_mod.data[1][0]
dataa[2] => mul_lfrg:mul_lfrg_first_mod.data[1][1]
dataa[2] => mul_lfrg:mul_lfrg_first_mod.data[2][0]
dataa[3] => mul_lfrg:mul_lfrg_first_mod.data[2][1]
dataa[3] => mul_lfrg:mul_lfrg_first_mod.data[3][0]
dataa[4] => mul_lfrg:mul_lfrg_first_mod.data[3][1]
dataa[4] => mul_lfrg:mul_lfrg_first_mod.data[4][0]
dataa[5] => mul_lfrg:mul_lfrg_first_mod.data[4][1]
dataa[5] => mul_lfrg:mul_lfrg_first_mod.data[5][0]
dataa[6] => mul_lfrg:mul_lfrg_first_mod.data[5][1]
dataa[6] => mul_lfrg:mul_lfrg_first_mod.data[6][0]
dataa[7] => mul_lfrg:mul_lfrg_first_mod.data[6][1]
dataa[7] => mul_lfrg:mul_lfrg_first_mod.data[7][0]
dataa[8] => mul_lfrg:mul_lfrg_first_mod.data[7][1]
dataa[8] => mul_lfrg:$00032.data[0][1]
dataa[8] => mul_lfrg:$00032.data[0][0]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[7][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[6][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[5][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[4][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[3][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[2][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[1][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[0][1]
datab[0] => mul_lfrg:$00032.select[0][1]
datab[0] => mul_lfrg:$00030.select[0][1]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[7][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[6][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[5][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[4][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[3][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[2][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[1][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[0][2]
datab[1] => mul_lfrg:$00032.select[0][2]
datab[1] => mul_lfrg:$00030.select[0][2]
datab[1] => mpar_add:padder.data[0][2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mpar_add:padder.result[2]
result[1] <= mpar_add:padder.result[3]
result[2] <= mpar_add:padder.result[4]
result[3] <= mpar_add:padder.result[5]
result[4] <= mpar_add:padder.result[6]
result[5] <= mpar_add:padder.result[7]
result[6] <= mpar_add:padder.result[8]
result[7] <= mpar_add:padder.result[9]
result[8] <= mpar_add:padder.result[10]
result[9] <= mpar_add:padder.result[11]
result[10] <= mpar_add:padder.result[12]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
data[1][0] => _.IN0
data[1][0] => right_bit[1].IN0
data[1][1] => _.IN0
data[1][1] => left_bit[1].IN0
data[2][0] => _.IN0
data[2][0] => right_bit[2].IN0
data[2][1] => _.IN0
data[2][1] => left_bit[2].IN0
data[3][0] => _.IN0
data[3][0] => right_bit[3].IN0
data[3][1] => _.IN0
data[3][1] => left_bit[3].IN0
data[4][0] => _.IN0
data[4][0] => right_bit[4].IN0
data[4][1] => _.IN0
data[4][1] => left_bit[4].IN0
data[5][0] => _.IN0
data[5][0] => right_bit[5].IN0
data[5][1] => _.IN0
data[5][1] => left_bit[5].IN0
data[6][0] => _.IN0
data[6][0] => right_bit[6].IN0
data[6][1] => _.IN0
data[6][1] => left_bit[6].IN0
data[7][0] => _.IN0
data[7][0] => right_bit[7].IN0
data[7][1] => _.IN0
data[7][1] => left_bit[7].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE
out_bit[1] <= out_bit[1].DB_MAX_OUTPUT_PORT_TYPE
out_bit[2] <= out_bit[2].DB_MAX_OUTPUT_PORT_TYPE
out_bit[3] <= out_bit[3].DB_MAX_OUTPUT_PORT_TYPE
out_bit[4] <= out_bit[4].DB_MAX_OUTPUT_PORT_TYPE
out_bit[5] <= out_bit[5].DB_MAX_OUTPUT_PORT_TYPE
out_bit[6] <= out_bit[6].DB_MAX_OUTPUT_PORT_TYPE
out_bit[7] <= out_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
data[0][0] => result[0].DATAIN
data[0][1] => result[1].DATAIN
data[0][2] => lpm_add_sub:adder[0].dataa[0]
data[0][3] => lpm_add_sub:adder[0].dataa[1]
data[0][4] => lpm_add_sub:adder[0].dataa[2]
data[0][5] => lpm_add_sub:adder[0].dataa[3]
data[0][6] => lpm_add_sub:adder[0].dataa[4]
data[0][7] => lpm_add_sub:adder[0].dataa[5]
data[0][8] => lpm_add_sub:adder[0].dataa[6]
data[0][9] => lpm_add_sub:adder[0].dataa[7]
data[0][10] => lpm_add_sub:adder[0].dataa[8]
data[0][11] => lpm_add_sub:adder[0].dataa[9]
data[0][11] => lpm_add_sub:adder[0].dataa[11]
data[0][11] => lpm_add_sub:adder[0].dataa[10]
data[1][0] => lpm_add_sub:adder[0].datab[0]
data[1][1] => lpm_add_sub:adder[0].datab[1]
data[1][2] => lpm_add_sub:adder[0].datab[2]
data[1][3] => lpm_add_sub:adder[0].datab[3]
data[1][4] => lpm_add_sub:adder[0].datab[4]
data[1][5] => lpm_add_sub:adder[0].datab[5]
data[1][6] => lpm_add_sub:adder[0].datab[6]
data[1][7] => lpm_add_sub:adder[0].datab[7]
data[1][8] => lpm_add_sub:adder[0].datab[8]
data[1][9] => lpm_add_sub:adder[0].datab[9]
data[1][10] => lpm_add_sub:adder[0].datab[10]
data[1][11] => lpm_add_sub:adder[0].datab[11]
cin => lpm_add_sub:adder[0].cin
clk => clk_out.IN0
aclr => aclr_out.IN0
clken => clken_out.IN0
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= level_result_node[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= level_result_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= level_result_node[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= level_result_node[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= level_result_node[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= level_result_node[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= level_result_node[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= level_result_node[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= level_result_node[0][8].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= level_result_node[0][9].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= level_result_node[0][10].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= level_result_node[0][11].DB_MAX_OUTPUT_PORT_TYPE
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr_out.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken_out.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
dataa[0] => add_sub_ffh:auto_generated.dataa[0]
dataa[1] => add_sub_ffh:auto_generated.dataa[1]
dataa[2] => add_sub_ffh:auto_generated.dataa[2]
dataa[3] => add_sub_ffh:auto_generated.dataa[3]
dataa[4] => add_sub_ffh:auto_generated.dataa[4]
dataa[5] => add_sub_ffh:auto_generated.dataa[5]
dataa[6] => add_sub_ffh:auto_generated.dataa[6]
dataa[7] => add_sub_ffh:auto_generated.dataa[7]
dataa[8] => add_sub_ffh:auto_generated.dataa[8]
dataa[9] => add_sub_ffh:auto_generated.dataa[9]
dataa[10] => add_sub_ffh:auto_generated.dataa[10]
dataa[11] => add_sub_ffh:auto_generated.dataa[11]
datab[0] => add_sub_ffh:auto_generated.datab[0]
datab[1] => add_sub_ffh:auto_generated.datab[1]
datab[2] => add_sub_ffh:auto_generated.datab[2]
datab[3] => add_sub_ffh:auto_generated.datab[3]
datab[4] => add_sub_ffh:auto_generated.datab[4]
datab[5] => add_sub_ffh:auto_generated.datab[5]
datab[6] => add_sub_ffh:auto_generated.datab[6]
datab[7] => add_sub_ffh:auto_generated.datab[7]
datab[8] => add_sub_ffh:auto_generated.datab[8]
datab[9] => add_sub_ffh:auto_generated.datab[9]
datab[10] => add_sub_ffh:auto_generated.datab[10]
datab[11] => add_sub_ffh:auto_generated.datab[11]
cin => add_sub_ffh:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ffh:auto_generated.result[0]
result[1] <= add_sub_ffh:auto_generated.result[1]
result[2] <= add_sub_ffh:auto_generated.result[2]
result[3] <= add_sub_ffh:auto_generated.result[3]
result[4] <= add_sub_ffh:auto_generated.result[4]
result[5] <= add_sub_ffh:auto_generated.result[5]
result[6] <= add_sub_ffh:auto_generated.result[6]
result[7] <= add_sub_ffh:auto_generated.result[7]
result[8] <= add_sub_ffh:auto_generated.result[8]
result[9] <= add_sub_ffh:auto_generated.result[9]
result[10] <= add_sub_ffh:auto_generated.result[10]
result[11] <= add_sub_ffh:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ffh:auto_generated
cin => op_1.IN24
cin => op_1.IN25
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => op_1.IN23
datab[1] => op_1.IN21
datab[2] => op_1.IN19
datab[3] => op_1.IN17
datab[4] => op_1.IN15
datab[5] => op_1.IN13
datab[6] => op_1.IN11
datab[7] => op_1.IN9
datab[8] => op_1.IN7
datab[9] => op_1.IN5
datab[10] => op_1.IN3
datab[11] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00030
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00032
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|lpm_mult:Mult0|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
data[10] => result[10].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|lpm_mult:Mult0
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
dataa[3] => multcore:mult_core.dataa[3]
dataa[4] => multcore:mult_core.dataa[4]
dataa[5] => multcore:mult_core.dataa[5]
dataa[6] => multcore:mult_core.dataa[6]
dataa[7] => multcore:mult_core.dataa[7]
dataa[8] => multcore:mult_core.dataa[8]
datab[0] => multcore:mult_core.datab[0]
datab[1] => multcore:mult_core.datab[1]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]
result[5] <= altshift:external_latency_ffs.result[5]
result[6] <= altshift:external_latency_ffs.result[6]
result[7] <= altshift:external_latency_ffs.result[7]
result[8] <= altshift:external_latency_ffs.result[8]
result[9] <= altshift:external_latency_ffs.result[9]
result[10] <= altshift:external_latency_ffs.result[10]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|lpm_mult:Mult0|multcore:mult_core
dataa[0] => mul_lfrg:mul_lfrg_first_mod.data[0][0]
dataa[0] => mul_lfrg:$00030.data[0][1]
dataa[1] => mul_lfrg:mul_lfrg_first_mod.data[0][1]
dataa[1] => mul_lfrg:mul_lfrg_first_mod.data[1][0]
dataa[2] => mul_lfrg:mul_lfrg_first_mod.data[1][1]
dataa[2] => mul_lfrg:mul_lfrg_first_mod.data[2][0]
dataa[3] => mul_lfrg:mul_lfrg_first_mod.data[2][1]
dataa[3] => mul_lfrg:mul_lfrg_first_mod.data[3][0]
dataa[4] => mul_lfrg:mul_lfrg_first_mod.data[3][1]
dataa[4] => mul_lfrg:mul_lfrg_first_mod.data[4][0]
dataa[5] => mul_lfrg:mul_lfrg_first_mod.data[4][1]
dataa[5] => mul_lfrg:mul_lfrg_first_mod.data[5][0]
dataa[6] => mul_lfrg:mul_lfrg_first_mod.data[5][1]
dataa[6] => mul_lfrg:mul_lfrg_first_mod.data[6][0]
dataa[7] => mul_lfrg:mul_lfrg_first_mod.data[6][1]
dataa[7] => mul_lfrg:mul_lfrg_first_mod.data[7][0]
dataa[8] => mul_lfrg:mul_lfrg_first_mod.data[7][1]
dataa[8] => mul_lfrg:$00032.data[0][1]
dataa[8] => mul_lfrg:$00032.data[0][0]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[7][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[6][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[5][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[4][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[3][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[2][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[1][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[0][1]
datab[0] => mul_lfrg:$00032.select[0][1]
datab[0] => mul_lfrg:$00030.select[0][1]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[7][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[6][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[5][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[4][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[3][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[2][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[1][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[0][2]
datab[1] => mul_lfrg:$00032.select[0][2]
datab[1] => mul_lfrg:$00030.select[0][2]
datab[1] => mpar_add:padder.data[0][2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mpar_add:padder.result[2]
result[1] <= mpar_add:padder.result[3]
result[2] <= mpar_add:padder.result[4]
result[3] <= mpar_add:padder.result[5]
result[4] <= mpar_add:padder.result[6]
result[5] <= mpar_add:padder.result[7]
result[6] <= mpar_add:padder.result[8]
result[7] <= mpar_add:padder.result[9]
result[8] <= mpar_add:padder.result[10]
result[9] <= mpar_add:padder.result[11]
result[10] <= mpar_add:padder.result[12]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
data[1][0] => _.IN0
data[1][0] => right_bit[1].IN0
data[1][1] => _.IN0
data[1][1] => left_bit[1].IN0
data[2][0] => _.IN0
data[2][0] => right_bit[2].IN0
data[2][1] => _.IN0
data[2][1] => left_bit[2].IN0
data[3][0] => _.IN0
data[3][0] => right_bit[3].IN0
data[3][1] => _.IN0
data[3][1] => left_bit[3].IN0
data[4][0] => _.IN0
data[4][0] => right_bit[4].IN0
data[4][1] => _.IN0
data[4][1] => left_bit[4].IN0
data[5][0] => _.IN0
data[5][0] => right_bit[5].IN0
data[5][1] => _.IN0
data[5][1] => left_bit[5].IN0
data[6][0] => _.IN0
data[6][0] => right_bit[6].IN0
data[6][1] => _.IN0
data[6][1] => left_bit[6].IN0
data[7][0] => _.IN0
data[7][0] => right_bit[7].IN0
data[7][1] => _.IN0
data[7][1] => left_bit[7].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE
out_bit[1] <= out_bit[1].DB_MAX_OUTPUT_PORT_TYPE
out_bit[2] <= out_bit[2].DB_MAX_OUTPUT_PORT_TYPE
out_bit[3] <= out_bit[3].DB_MAX_OUTPUT_PORT_TYPE
out_bit[4] <= out_bit[4].DB_MAX_OUTPUT_PORT_TYPE
out_bit[5] <= out_bit[5].DB_MAX_OUTPUT_PORT_TYPE
out_bit[6] <= out_bit[6].DB_MAX_OUTPUT_PORT_TYPE
out_bit[7] <= out_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
data[0][0] => result[0].DATAIN
data[0][1] => result[1].DATAIN
data[0][2] => lpm_add_sub:adder[0].dataa[0]
data[0][3] => lpm_add_sub:adder[0].dataa[1]
data[0][4] => lpm_add_sub:adder[0].dataa[2]
data[0][5] => lpm_add_sub:adder[0].dataa[3]
data[0][6] => lpm_add_sub:adder[0].dataa[4]
data[0][7] => lpm_add_sub:adder[0].dataa[5]
data[0][8] => lpm_add_sub:adder[0].dataa[6]
data[0][9] => lpm_add_sub:adder[0].dataa[7]
data[0][10] => lpm_add_sub:adder[0].dataa[8]
data[0][11] => lpm_add_sub:adder[0].dataa[9]
data[0][11] => lpm_add_sub:adder[0].dataa[11]
data[0][11] => lpm_add_sub:adder[0].dataa[10]
data[1][0] => lpm_add_sub:adder[0].datab[0]
data[1][1] => lpm_add_sub:adder[0].datab[1]
data[1][2] => lpm_add_sub:adder[0].datab[2]
data[1][3] => lpm_add_sub:adder[0].datab[3]
data[1][4] => lpm_add_sub:adder[0].datab[4]
data[1][5] => lpm_add_sub:adder[0].datab[5]
data[1][6] => lpm_add_sub:adder[0].datab[6]
data[1][7] => lpm_add_sub:adder[0].datab[7]
data[1][8] => lpm_add_sub:adder[0].datab[8]
data[1][9] => lpm_add_sub:adder[0].datab[9]
data[1][10] => lpm_add_sub:adder[0].datab[10]
data[1][11] => lpm_add_sub:adder[0].datab[11]
cin => lpm_add_sub:adder[0].cin
clk => clk_out.IN0
aclr => aclr_out.IN0
clken => clken_out.IN0
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= level_result_node[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= level_result_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= level_result_node[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= level_result_node[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= level_result_node[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= level_result_node[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= level_result_node[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= level_result_node[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= level_result_node[0][8].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= level_result_node[0][9].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= level_result_node[0][10].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= level_result_node[0][11].DB_MAX_OUTPUT_PORT_TYPE
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr_out.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken_out.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
dataa[0] => add_sub_ffh:auto_generated.dataa[0]
dataa[1] => add_sub_ffh:auto_generated.dataa[1]
dataa[2] => add_sub_ffh:auto_generated.dataa[2]
dataa[3] => add_sub_ffh:auto_generated.dataa[3]
dataa[4] => add_sub_ffh:auto_generated.dataa[4]
dataa[5] => add_sub_ffh:auto_generated.dataa[5]
dataa[6] => add_sub_ffh:auto_generated.dataa[6]
dataa[7] => add_sub_ffh:auto_generated.dataa[7]
dataa[8] => add_sub_ffh:auto_generated.dataa[8]
dataa[9] => add_sub_ffh:auto_generated.dataa[9]
dataa[10] => add_sub_ffh:auto_generated.dataa[10]
dataa[11] => add_sub_ffh:auto_generated.dataa[11]
datab[0] => add_sub_ffh:auto_generated.datab[0]
datab[1] => add_sub_ffh:auto_generated.datab[1]
datab[2] => add_sub_ffh:auto_generated.datab[2]
datab[3] => add_sub_ffh:auto_generated.datab[3]
datab[4] => add_sub_ffh:auto_generated.datab[4]
datab[5] => add_sub_ffh:auto_generated.datab[5]
datab[6] => add_sub_ffh:auto_generated.datab[6]
datab[7] => add_sub_ffh:auto_generated.datab[7]
datab[8] => add_sub_ffh:auto_generated.datab[8]
datab[9] => add_sub_ffh:auto_generated.datab[9]
datab[10] => add_sub_ffh:auto_generated.datab[10]
datab[11] => add_sub_ffh:auto_generated.datab[11]
cin => add_sub_ffh:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ffh:auto_generated.result[0]
result[1] <= add_sub_ffh:auto_generated.result[1]
result[2] <= add_sub_ffh:auto_generated.result[2]
result[3] <= add_sub_ffh:auto_generated.result[3]
result[4] <= add_sub_ffh:auto_generated.result[4]
result[5] <= add_sub_ffh:auto_generated.result[5]
result[6] <= add_sub_ffh:auto_generated.result[6]
result[7] <= add_sub_ffh:auto_generated.result[7]
result[8] <= add_sub_ffh:auto_generated.result[8]
result[9] <= add_sub_ffh:auto_generated.result[9]
result[10] <= add_sub_ffh:auto_generated.result[10]
result[11] <= add_sub_ffh:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ffh:auto_generated
cin => op_1.IN24
cin => op_1.IN25
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => op_1.IN23
datab[1] => op_1.IN21
datab[2] => op_1.IN19
datab[3] => op_1.IN17
datab[4] => op_1.IN15
datab[5] => op_1.IN13
datab[6] => op_1.IN11
datab[7] => op_1.IN9
datab[8] => op_1.IN7
datab[9] => op_1.IN5
datab[10] => op_1.IN3
datab[11] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00030
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00032
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|lpm_mult:Mult0|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
data[10] => result[10].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|lpm_mult:Mult0
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
dataa[3] => multcore:mult_core.dataa[3]
dataa[4] => multcore:mult_core.dataa[4]
dataa[5] => multcore:mult_core.dataa[5]
dataa[6] => multcore:mult_core.dataa[6]
dataa[7] => multcore:mult_core.dataa[7]
dataa[8] => multcore:mult_core.dataa[8]
datab[0] => multcore:mult_core.datab[0]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]
result[5] <= altshift:external_latency_ffs.result[5]
result[6] <= altshift:external_latency_ffs.result[6]
result[7] <= altshift:external_latency_ffs.result[7]
result[8] <= altshift:external_latency_ffs.result[8]
result[9] <= altshift:external_latency_ffs.result[9]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|lpm_mult:Mult0|multcore:mult_core
dataa[0] => _.IN0
dataa[1] => _.IN0
dataa[2] => _.IN0
dataa[3] => _.IN0
dataa[4] => _.IN0
dataa[5] => _.IN0
dataa[6] => _.IN0
dataa[7] => _.IN0
dataa[8] => _.IN0
dataa[8] => _.IN0
datab[0] => _.IN1
datab[0] => _.IN1
datab[0] => _.IN1
datab[0] => _.IN1
datab[0] => _.IN1
datab[0] => _.IN1
datab[0] => _.IN1
datab[0] => _.IN1
datab[0] => _.IN1
datab[0] => _.IN1
datab[0] => lpm_add_sub:adder.datab[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= lpm_add_sub:adder.result[0]
result[1] <= lpm_add_sub:adder.result[1]
result[2] <= lpm_add_sub:adder.result[2]
result[3] <= lpm_add_sub:adder.result[3]
result[4] <= lpm_add_sub:adder.result[4]
result[5] <= lpm_add_sub:adder.result[5]
result[6] <= lpm_add_sub:adder.result[6]
result[7] <= lpm_add_sub:adder.result[7]
result[8] <= lpm_add_sub:adder.result[8]
result[9] <= lpm_add_sub:adder.result[9]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder
dataa[0] => add_sub_j4h:auto_generated.dataa[0]
dataa[1] => add_sub_j4h:auto_generated.dataa[1]
dataa[2] => add_sub_j4h:auto_generated.dataa[2]
dataa[3] => add_sub_j4h:auto_generated.dataa[3]
dataa[4] => add_sub_j4h:auto_generated.dataa[4]
dataa[5] => add_sub_j4h:auto_generated.dataa[5]
dataa[6] => add_sub_j4h:auto_generated.dataa[6]
dataa[7] => add_sub_j4h:auto_generated.dataa[7]
dataa[8] => add_sub_j4h:auto_generated.dataa[8]
dataa[9] => add_sub_j4h:auto_generated.dataa[9]
datab[0] => add_sub_j4h:auto_generated.datab[0]
datab[1] => add_sub_j4h:auto_generated.datab[1]
datab[2] => add_sub_j4h:auto_generated.datab[2]
datab[3] => add_sub_j4h:auto_generated.datab[3]
datab[4] => add_sub_j4h:auto_generated.datab[4]
datab[5] => add_sub_j4h:auto_generated.datab[5]
datab[6] => add_sub_j4h:auto_generated.datab[6]
datab[7] => add_sub_j4h:auto_generated.datab[7]
datab[8] => add_sub_j4h:auto_generated.datab[8]
datab[9] => add_sub_j4h:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_j4h:auto_generated.result[0]
result[1] <= add_sub_j4h:auto_generated.result[1]
result[2] <= add_sub_j4h:auto_generated.result[2]
result[3] <= add_sub_j4h:auto_generated.result[3]
result[4] <= add_sub_j4h:auto_generated.result[4]
result[5] <= add_sub_j4h:auto_generated.result[5]
result[6] <= add_sub_j4h:auto_generated.result[6]
result[7] <= add_sub_j4h:auto_generated.result[7]
result[8] <= add_sub_j4h:auto_generated.result[8]
result[9] <= add_sub_j4h:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|add_sub_j4h:auto_generated
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|lpm_mult:Mult0|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|lpm_mult:Mult0
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
dataa[3] => multcore:mult_core.dataa[3]
dataa[4] => multcore:mult_core.dataa[4]
dataa[5] => multcore:mult_core.dataa[5]
dataa[6] => multcore:mult_core.dataa[6]
dataa[7] => multcore:mult_core.dataa[7]
dataa[8] => multcore:mult_core.dataa[8]
datab[0] => multcore:mult_core.datab[0]
datab[1] => multcore:mult_core.datab[1]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]
result[5] <= altshift:external_latency_ffs.result[5]
result[6] <= altshift:external_latency_ffs.result[6]
result[7] <= altshift:external_latency_ffs.result[7]
result[8] <= altshift:external_latency_ffs.result[8]
result[9] <= altshift:external_latency_ffs.result[9]
result[10] <= altshift:external_latency_ffs.result[10]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|lpm_mult:Mult0|multcore:mult_core
dataa[0] => mul_lfrg:mul_lfrg_first_mod.data[0][0]
dataa[0] => mul_lfrg:$00030.data[0][1]
dataa[1] => mul_lfrg:mul_lfrg_first_mod.data[0][1]
dataa[1] => mul_lfrg:mul_lfrg_first_mod.data[1][0]
dataa[2] => mul_lfrg:mul_lfrg_first_mod.data[1][1]
dataa[2] => mul_lfrg:mul_lfrg_first_mod.data[2][0]
dataa[3] => mul_lfrg:mul_lfrg_first_mod.data[2][1]
dataa[3] => mul_lfrg:mul_lfrg_first_mod.data[3][0]
dataa[4] => mul_lfrg:mul_lfrg_first_mod.data[3][1]
dataa[4] => mul_lfrg:mul_lfrg_first_mod.data[4][0]
dataa[5] => mul_lfrg:mul_lfrg_first_mod.data[4][1]
dataa[5] => mul_lfrg:mul_lfrg_first_mod.data[5][0]
dataa[6] => mul_lfrg:mul_lfrg_first_mod.data[5][1]
dataa[6] => mul_lfrg:mul_lfrg_first_mod.data[6][0]
dataa[7] => mul_lfrg:mul_lfrg_first_mod.data[6][1]
dataa[7] => mul_lfrg:mul_lfrg_first_mod.data[7][0]
dataa[8] => mul_lfrg:mul_lfrg_first_mod.data[7][1]
dataa[8] => mul_lfrg:$00032.data[0][1]
dataa[8] => mul_lfrg:$00032.data[0][0]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[7][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[6][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[5][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[4][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[3][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[2][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[1][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[0][1]
datab[0] => mul_lfrg:$00032.select[0][1]
datab[0] => mul_lfrg:$00030.select[0][1]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[7][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[6][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[5][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[4][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[3][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[2][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[1][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[0][2]
datab[1] => mul_lfrg:$00032.select[0][2]
datab[1] => mul_lfrg:$00030.select[0][2]
datab[1] => mpar_add:padder.data[0][2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mpar_add:padder.result[2]
result[1] <= mpar_add:padder.result[3]
result[2] <= mpar_add:padder.result[4]
result[3] <= mpar_add:padder.result[5]
result[4] <= mpar_add:padder.result[6]
result[5] <= mpar_add:padder.result[7]
result[6] <= mpar_add:padder.result[8]
result[7] <= mpar_add:padder.result[9]
result[8] <= mpar_add:padder.result[10]
result[9] <= mpar_add:padder.result[11]
result[10] <= mpar_add:padder.result[12]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
data[1][0] => _.IN0
data[1][0] => right_bit[1].IN0
data[1][1] => _.IN0
data[1][1] => left_bit[1].IN0
data[2][0] => _.IN0
data[2][0] => right_bit[2].IN0
data[2][1] => _.IN0
data[2][1] => left_bit[2].IN0
data[3][0] => _.IN0
data[3][0] => right_bit[3].IN0
data[3][1] => _.IN0
data[3][1] => left_bit[3].IN0
data[4][0] => _.IN0
data[4][0] => right_bit[4].IN0
data[4][1] => _.IN0
data[4][1] => left_bit[4].IN0
data[5][0] => _.IN0
data[5][0] => right_bit[5].IN0
data[5][1] => _.IN0
data[5][1] => left_bit[5].IN0
data[6][0] => _.IN0
data[6][0] => right_bit[6].IN0
data[6][1] => _.IN0
data[6][1] => left_bit[6].IN0
data[7][0] => _.IN0
data[7][0] => right_bit[7].IN0
data[7][1] => _.IN0
data[7][1] => left_bit[7].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE
out_bit[1] <= out_bit[1].DB_MAX_OUTPUT_PORT_TYPE
out_bit[2] <= out_bit[2].DB_MAX_OUTPUT_PORT_TYPE
out_bit[3] <= out_bit[3].DB_MAX_OUTPUT_PORT_TYPE
out_bit[4] <= out_bit[4].DB_MAX_OUTPUT_PORT_TYPE
out_bit[5] <= out_bit[5].DB_MAX_OUTPUT_PORT_TYPE
out_bit[6] <= out_bit[6].DB_MAX_OUTPUT_PORT_TYPE
out_bit[7] <= out_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
data[0][0] => result[0].DATAIN
data[0][1] => result[1].DATAIN
data[0][2] => lpm_add_sub:adder[0].dataa[0]
data[0][3] => lpm_add_sub:adder[0].dataa[1]
data[0][4] => lpm_add_sub:adder[0].dataa[2]
data[0][5] => lpm_add_sub:adder[0].dataa[3]
data[0][6] => lpm_add_sub:adder[0].dataa[4]
data[0][7] => lpm_add_sub:adder[0].dataa[5]
data[0][8] => lpm_add_sub:adder[0].dataa[6]
data[0][9] => lpm_add_sub:adder[0].dataa[7]
data[0][10] => lpm_add_sub:adder[0].dataa[8]
data[0][11] => lpm_add_sub:adder[0].dataa[9]
data[0][11] => lpm_add_sub:adder[0].dataa[11]
data[0][11] => lpm_add_sub:adder[0].dataa[10]
data[1][0] => lpm_add_sub:adder[0].datab[0]
data[1][1] => lpm_add_sub:adder[0].datab[1]
data[1][2] => lpm_add_sub:adder[0].datab[2]
data[1][3] => lpm_add_sub:adder[0].datab[3]
data[1][4] => lpm_add_sub:adder[0].datab[4]
data[1][5] => lpm_add_sub:adder[0].datab[5]
data[1][6] => lpm_add_sub:adder[0].datab[6]
data[1][7] => lpm_add_sub:adder[0].datab[7]
data[1][8] => lpm_add_sub:adder[0].datab[8]
data[1][9] => lpm_add_sub:adder[0].datab[9]
data[1][10] => lpm_add_sub:adder[0].datab[10]
data[1][11] => lpm_add_sub:adder[0].datab[11]
cin => lpm_add_sub:adder[0].cin
clk => clk_out.IN0
aclr => aclr_out.IN0
clken => clken_out.IN0
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= level_result_node[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= level_result_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= level_result_node[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= level_result_node[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= level_result_node[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= level_result_node[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= level_result_node[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= level_result_node[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= level_result_node[0][8].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= level_result_node[0][9].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= level_result_node[0][10].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= level_result_node[0][11].DB_MAX_OUTPUT_PORT_TYPE
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr_out.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken_out.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
dataa[0] => add_sub_ffh:auto_generated.dataa[0]
dataa[1] => add_sub_ffh:auto_generated.dataa[1]
dataa[2] => add_sub_ffh:auto_generated.dataa[2]
dataa[3] => add_sub_ffh:auto_generated.dataa[3]
dataa[4] => add_sub_ffh:auto_generated.dataa[4]
dataa[5] => add_sub_ffh:auto_generated.dataa[5]
dataa[6] => add_sub_ffh:auto_generated.dataa[6]
dataa[7] => add_sub_ffh:auto_generated.dataa[7]
dataa[8] => add_sub_ffh:auto_generated.dataa[8]
dataa[9] => add_sub_ffh:auto_generated.dataa[9]
dataa[10] => add_sub_ffh:auto_generated.dataa[10]
dataa[11] => add_sub_ffh:auto_generated.dataa[11]
datab[0] => add_sub_ffh:auto_generated.datab[0]
datab[1] => add_sub_ffh:auto_generated.datab[1]
datab[2] => add_sub_ffh:auto_generated.datab[2]
datab[3] => add_sub_ffh:auto_generated.datab[3]
datab[4] => add_sub_ffh:auto_generated.datab[4]
datab[5] => add_sub_ffh:auto_generated.datab[5]
datab[6] => add_sub_ffh:auto_generated.datab[6]
datab[7] => add_sub_ffh:auto_generated.datab[7]
datab[8] => add_sub_ffh:auto_generated.datab[8]
datab[9] => add_sub_ffh:auto_generated.datab[9]
datab[10] => add_sub_ffh:auto_generated.datab[10]
datab[11] => add_sub_ffh:auto_generated.datab[11]
cin => add_sub_ffh:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ffh:auto_generated.result[0]
result[1] <= add_sub_ffh:auto_generated.result[1]
result[2] <= add_sub_ffh:auto_generated.result[2]
result[3] <= add_sub_ffh:auto_generated.result[3]
result[4] <= add_sub_ffh:auto_generated.result[4]
result[5] <= add_sub_ffh:auto_generated.result[5]
result[6] <= add_sub_ffh:auto_generated.result[6]
result[7] <= add_sub_ffh:auto_generated.result[7]
result[8] <= add_sub_ffh:auto_generated.result[8]
result[9] <= add_sub_ffh:auto_generated.result[9]
result[10] <= add_sub_ffh:auto_generated.result[10]
result[11] <= add_sub_ffh:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ffh:auto_generated
cin => op_1.IN24
cin => op_1.IN25
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => op_1.IN23
datab[1] => op_1.IN21
datab[2] => op_1.IN19
datab[3] => op_1.IN17
datab[4] => op_1.IN15
datab[5] => op_1.IN13
datab[6] => op_1.IN11
datab[7] => op_1.IN9
datab[8] => op_1.IN7
datab[9] => op_1.IN5
datab[10] => op_1.IN3
datab[11] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00030
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00032
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|lpm_mult:Mult0|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
data[10] => result[10].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|lpm_mult:Mult0
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
dataa[3] => multcore:mult_core.dataa[3]
dataa[4] => multcore:mult_core.dataa[4]
dataa[5] => multcore:mult_core.dataa[5]
dataa[6] => multcore:mult_core.dataa[6]
dataa[7] => multcore:mult_core.dataa[7]
dataa[8] => multcore:mult_core.dataa[8]
datab[0] => multcore:mult_core.datab[0]
datab[1] => multcore:mult_core.datab[1]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]
result[5] <= altshift:external_latency_ffs.result[5]
result[6] <= altshift:external_latency_ffs.result[6]
result[7] <= altshift:external_latency_ffs.result[7]
result[8] <= altshift:external_latency_ffs.result[8]
result[9] <= altshift:external_latency_ffs.result[9]
result[10] <= altshift:external_latency_ffs.result[10]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|lpm_mult:Mult0|multcore:mult_core
dataa[0] => mul_lfrg:mul_lfrg_first_mod.data[0][0]
dataa[0] => mul_lfrg:$00030.data[0][1]
dataa[1] => mul_lfrg:mul_lfrg_first_mod.data[0][1]
dataa[1] => mul_lfrg:mul_lfrg_first_mod.data[1][0]
dataa[2] => mul_lfrg:mul_lfrg_first_mod.data[1][1]
dataa[2] => mul_lfrg:mul_lfrg_first_mod.data[2][0]
dataa[3] => mul_lfrg:mul_lfrg_first_mod.data[2][1]
dataa[3] => mul_lfrg:mul_lfrg_first_mod.data[3][0]
dataa[4] => mul_lfrg:mul_lfrg_first_mod.data[3][1]
dataa[4] => mul_lfrg:mul_lfrg_first_mod.data[4][0]
dataa[5] => mul_lfrg:mul_lfrg_first_mod.data[4][1]
dataa[5] => mul_lfrg:mul_lfrg_first_mod.data[5][0]
dataa[6] => mul_lfrg:mul_lfrg_first_mod.data[5][1]
dataa[6] => mul_lfrg:mul_lfrg_first_mod.data[6][0]
dataa[7] => mul_lfrg:mul_lfrg_first_mod.data[6][1]
dataa[7] => mul_lfrg:mul_lfrg_first_mod.data[7][0]
dataa[8] => mul_lfrg:mul_lfrg_first_mod.data[7][1]
dataa[8] => mul_lfrg:$00032.data[0][1]
dataa[8] => mul_lfrg:$00032.data[0][0]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[7][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[6][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[5][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[4][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[3][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[2][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[1][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[0][1]
datab[0] => mul_lfrg:$00032.select[0][1]
datab[0] => mul_lfrg:$00030.select[0][1]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[7][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[6][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[5][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[4][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[3][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[2][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[1][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[0][2]
datab[1] => mul_lfrg:$00032.select[0][2]
datab[1] => mul_lfrg:$00030.select[0][2]
datab[1] => mpar_add:padder.data[0][2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mpar_add:padder.result[2]
result[1] <= mpar_add:padder.result[3]
result[2] <= mpar_add:padder.result[4]
result[3] <= mpar_add:padder.result[5]
result[4] <= mpar_add:padder.result[6]
result[5] <= mpar_add:padder.result[7]
result[6] <= mpar_add:padder.result[8]
result[7] <= mpar_add:padder.result[9]
result[8] <= mpar_add:padder.result[10]
result[9] <= mpar_add:padder.result[11]
result[10] <= mpar_add:padder.result[12]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
data[1][0] => _.IN0
data[1][0] => right_bit[1].IN0
data[1][1] => _.IN0
data[1][1] => left_bit[1].IN0
data[2][0] => _.IN0
data[2][0] => right_bit[2].IN0
data[2][1] => _.IN0
data[2][1] => left_bit[2].IN0
data[3][0] => _.IN0
data[3][0] => right_bit[3].IN0
data[3][1] => _.IN0
data[3][1] => left_bit[3].IN0
data[4][0] => _.IN0
data[4][0] => right_bit[4].IN0
data[4][1] => _.IN0
data[4][1] => left_bit[4].IN0
data[5][0] => _.IN0
data[5][0] => right_bit[5].IN0
data[5][1] => _.IN0
data[5][1] => left_bit[5].IN0
data[6][0] => _.IN0
data[6][0] => right_bit[6].IN0
data[6][1] => _.IN0
data[6][1] => left_bit[6].IN0
data[7][0] => _.IN0
data[7][0] => right_bit[7].IN0
data[7][1] => _.IN0
data[7][1] => left_bit[7].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE
out_bit[1] <= out_bit[1].DB_MAX_OUTPUT_PORT_TYPE
out_bit[2] <= out_bit[2].DB_MAX_OUTPUT_PORT_TYPE
out_bit[3] <= out_bit[3].DB_MAX_OUTPUT_PORT_TYPE
out_bit[4] <= out_bit[4].DB_MAX_OUTPUT_PORT_TYPE
out_bit[5] <= out_bit[5].DB_MAX_OUTPUT_PORT_TYPE
out_bit[6] <= out_bit[6].DB_MAX_OUTPUT_PORT_TYPE
out_bit[7] <= out_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
data[0][0] => result[0].DATAIN
data[0][1] => result[1].DATAIN
data[0][2] => lpm_add_sub:adder[0].dataa[0]
data[0][3] => lpm_add_sub:adder[0].dataa[1]
data[0][4] => lpm_add_sub:adder[0].dataa[2]
data[0][5] => lpm_add_sub:adder[0].dataa[3]
data[0][6] => lpm_add_sub:adder[0].dataa[4]
data[0][7] => lpm_add_sub:adder[0].dataa[5]
data[0][8] => lpm_add_sub:adder[0].dataa[6]
data[0][9] => lpm_add_sub:adder[0].dataa[7]
data[0][10] => lpm_add_sub:adder[0].dataa[8]
data[0][11] => lpm_add_sub:adder[0].dataa[9]
data[0][11] => lpm_add_sub:adder[0].dataa[11]
data[0][11] => lpm_add_sub:adder[0].dataa[10]
data[1][0] => lpm_add_sub:adder[0].datab[0]
data[1][1] => lpm_add_sub:adder[0].datab[1]
data[1][2] => lpm_add_sub:adder[0].datab[2]
data[1][3] => lpm_add_sub:adder[0].datab[3]
data[1][4] => lpm_add_sub:adder[0].datab[4]
data[1][5] => lpm_add_sub:adder[0].datab[5]
data[1][6] => lpm_add_sub:adder[0].datab[6]
data[1][7] => lpm_add_sub:adder[0].datab[7]
data[1][8] => lpm_add_sub:adder[0].datab[8]
data[1][9] => lpm_add_sub:adder[0].datab[9]
data[1][10] => lpm_add_sub:adder[0].datab[10]
data[1][11] => lpm_add_sub:adder[0].datab[11]
cin => lpm_add_sub:adder[0].cin
clk => clk_out.IN0
aclr => aclr_out.IN0
clken => clken_out.IN0
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= level_result_node[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= level_result_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= level_result_node[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= level_result_node[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= level_result_node[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= level_result_node[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= level_result_node[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= level_result_node[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= level_result_node[0][8].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= level_result_node[0][9].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= level_result_node[0][10].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= level_result_node[0][11].DB_MAX_OUTPUT_PORT_TYPE
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr_out.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken_out.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
dataa[0] => add_sub_ffh:auto_generated.dataa[0]
dataa[1] => add_sub_ffh:auto_generated.dataa[1]
dataa[2] => add_sub_ffh:auto_generated.dataa[2]
dataa[3] => add_sub_ffh:auto_generated.dataa[3]
dataa[4] => add_sub_ffh:auto_generated.dataa[4]
dataa[5] => add_sub_ffh:auto_generated.dataa[5]
dataa[6] => add_sub_ffh:auto_generated.dataa[6]
dataa[7] => add_sub_ffh:auto_generated.dataa[7]
dataa[8] => add_sub_ffh:auto_generated.dataa[8]
dataa[9] => add_sub_ffh:auto_generated.dataa[9]
dataa[10] => add_sub_ffh:auto_generated.dataa[10]
dataa[11] => add_sub_ffh:auto_generated.dataa[11]
datab[0] => add_sub_ffh:auto_generated.datab[0]
datab[1] => add_sub_ffh:auto_generated.datab[1]
datab[2] => add_sub_ffh:auto_generated.datab[2]
datab[3] => add_sub_ffh:auto_generated.datab[3]
datab[4] => add_sub_ffh:auto_generated.datab[4]
datab[5] => add_sub_ffh:auto_generated.datab[5]
datab[6] => add_sub_ffh:auto_generated.datab[6]
datab[7] => add_sub_ffh:auto_generated.datab[7]
datab[8] => add_sub_ffh:auto_generated.datab[8]
datab[9] => add_sub_ffh:auto_generated.datab[9]
datab[10] => add_sub_ffh:auto_generated.datab[10]
datab[11] => add_sub_ffh:auto_generated.datab[11]
cin => add_sub_ffh:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ffh:auto_generated.result[0]
result[1] <= add_sub_ffh:auto_generated.result[1]
result[2] <= add_sub_ffh:auto_generated.result[2]
result[3] <= add_sub_ffh:auto_generated.result[3]
result[4] <= add_sub_ffh:auto_generated.result[4]
result[5] <= add_sub_ffh:auto_generated.result[5]
result[6] <= add_sub_ffh:auto_generated.result[6]
result[7] <= add_sub_ffh:auto_generated.result[7]
result[8] <= add_sub_ffh:auto_generated.result[8]
result[9] <= add_sub_ffh:auto_generated.result[9]
result[10] <= add_sub_ffh:auto_generated.result[10]
result[11] <= add_sub_ffh:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ffh:auto_generated
cin => op_1.IN24
cin => op_1.IN25
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => op_1.IN23
datab[1] => op_1.IN21
datab[2] => op_1.IN19
datab[3] => op_1.IN17
datab[4] => op_1.IN15
datab[5] => op_1.IN13
datab[6] => op_1.IN11
datab[7] => op_1.IN9
datab[8] => op_1.IN7
datab[9] => op_1.IN5
datab[10] => op_1.IN3
datab[11] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00030
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00032
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|lpm_mult:Mult0|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
data[10] => result[10].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|lpm_mult:Mult0
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
dataa[3] => multcore:mult_core.dataa[3]
dataa[4] => multcore:mult_core.dataa[4]
dataa[5] => multcore:mult_core.dataa[5]
dataa[6] => multcore:mult_core.dataa[6]
dataa[7] => multcore:mult_core.dataa[7]
dataa[8] => multcore:mult_core.dataa[8]
datab[0] => multcore:mult_core.datab[0]
datab[1] => multcore:mult_core.datab[1]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]
result[5] <= altshift:external_latency_ffs.result[5]
result[6] <= altshift:external_latency_ffs.result[6]
result[7] <= altshift:external_latency_ffs.result[7]
result[8] <= altshift:external_latency_ffs.result[8]
result[9] <= altshift:external_latency_ffs.result[9]
result[10] <= altshift:external_latency_ffs.result[10]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|lpm_mult:Mult0|multcore:mult_core
dataa[0] => mul_lfrg:mul_lfrg_first_mod.data[0][0]
dataa[0] => mul_lfrg:$00030.data[0][1]
dataa[1] => mul_lfrg:mul_lfrg_first_mod.data[0][1]
dataa[1] => mul_lfrg:mul_lfrg_first_mod.data[1][0]
dataa[2] => mul_lfrg:mul_lfrg_first_mod.data[1][1]
dataa[2] => mul_lfrg:mul_lfrg_first_mod.data[2][0]
dataa[3] => mul_lfrg:mul_lfrg_first_mod.data[2][1]
dataa[3] => mul_lfrg:mul_lfrg_first_mod.data[3][0]
dataa[4] => mul_lfrg:mul_lfrg_first_mod.data[3][1]
dataa[4] => mul_lfrg:mul_lfrg_first_mod.data[4][0]
dataa[5] => mul_lfrg:mul_lfrg_first_mod.data[4][1]
dataa[5] => mul_lfrg:mul_lfrg_first_mod.data[5][0]
dataa[6] => mul_lfrg:mul_lfrg_first_mod.data[5][1]
dataa[6] => mul_lfrg:mul_lfrg_first_mod.data[6][0]
dataa[7] => mul_lfrg:mul_lfrg_first_mod.data[6][1]
dataa[7] => mul_lfrg:mul_lfrg_first_mod.data[7][0]
dataa[8] => mul_lfrg:mul_lfrg_first_mod.data[7][1]
dataa[8] => mul_lfrg:$00032.data[0][1]
dataa[8] => mul_lfrg:$00032.data[0][0]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[7][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[6][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[5][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[4][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[3][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[2][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[1][1]
datab[0] => mul_lfrg:mul_lfrg_first_mod.select[0][1]
datab[0] => mul_lfrg:$00032.select[0][1]
datab[0] => mul_lfrg:$00030.select[0][1]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[7][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[6][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[5][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[4][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[3][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[2][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[1][2]
datab[1] => mul_lfrg:mul_lfrg_first_mod.select[0][2]
datab[1] => mul_lfrg:$00032.select[0][2]
datab[1] => mul_lfrg:$00030.select[0][2]
datab[1] => mpar_add:padder.data[0][2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mpar_add:padder.result[2]
result[1] <= mpar_add:padder.result[3]
result[2] <= mpar_add:padder.result[4]
result[3] <= mpar_add:padder.result[5]
result[4] <= mpar_add:padder.result[6]
result[5] <= mpar_add:padder.result[7]
result[6] <= mpar_add:padder.result[8]
result[7] <= mpar_add:padder.result[9]
result[8] <= mpar_add:padder.result[10]
result[9] <= mpar_add:padder.result[11]
result[10] <= mpar_add:padder.result[12]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
data[1][0] => _.IN0
data[1][0] => right_bit[1].IN0
data[1][1] => _.IN0
data[1][1] => left_bit[1].IN0
data[2][0] => _.IN0
data[2][0] => right_bit[2].IN0
data[2][1] => _.IN0
data[2][1] => left_bit[2].IN0
data[3][0] => _.IN0
data[3][0] => right_bit[3].IN0
data[3][1] => _.IN0
data[3][1] => left_bit[3].IN0
data[4][0] => _.IN0
data[4][0] => right_bit[4].IN0
data[4][1] => _.IN0
data[4][1] => left_bit[4].IN0
data[5][0] => _.IN0
data[5][0] => right_bit[5].IN0
data[5][1] => _.IN0
data[5][1] => left_bit[5].IN0
data[6][0] => _.IN0
data[6][0] => right_bit[6].IN0
data[6][1] => _.IN0
data[6][1] => left_bit[6].IN0
data[7][0] => _.IN0
data[7][0] => right_bit[7].IN0
data[7][1] => _.IN0
data[7][1] => left_bit[7].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][0] => _.IN2
select[1][0] => _.IN0
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][1] => _.IN0
select[1][1] => _.IN1
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[1][2] => _.IN0
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][0] => _.IN2
select[2][0] => _.IN0
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][1] => _.IN0
select[2][1] => _.IN1
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[2][2] => _.IN0
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][0] => _.IN2
select[3][0] => _.IN0
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][1] => _.IN0
select[3][1] => _.IN1
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[3][2] => _.IN0
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][0] => _.IN2
select[4][0] => _.IN0
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][1] => _.IN0
select[4][1] => _.IN1
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[4][2] => _.IN0
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][0] => _.IN2
select[5][0] => _.IN0
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][1] => _.IN0
select[5][1] => _.IN1
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[5][2] => _.IN0
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][0] => _.IN2
select[6][0] => _.IN0
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][1] => _.IN0
select[6][1] => _.IN1
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[6][2] => _.IN0
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][0] => _.IN2
select[7][0] => _.IN0
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][1] => _.IN0
select[7][1] => _.IN1
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
select[7][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE
out_bit[1] <= out_bit[1].DB_MAX_OUTPUT_PORT_TYPE
out_bit[2] <= out_bit[2].DB_MAX_OUTPUT_PORT_TYPE
out_bit[3] <= out_bit[3].DB_MAX_OUTPUT_PORT_TYPE
out_bit[4] <= out_bit[4].DB_MAX_OUTPUT_PORT_TYPE
out_bit[5] <= out_bit[5].DB_MAX_OUTPUT_PORT_TYPE
out_bit[6] <= out_bit[6].DB_MAX_OUTPUT_PORT_TYPE
out_bit[7] <= out_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
data[0][0] => result[0].DATAIN
data[0][1] => result[1].DATAIN
data[0][2] => lpm_add_sub:adder[0].dataa[0]
data[0][3] => lpm_add_sub:adder[0].dataa[1]
data[0][4] => lpm_add_sub:adder[0].dataa[2]
data[0][5] => lpm_add_sub:adder[0].dataa[3]
data[0][6] => lpm_add_sub:adder[0].dataa[4]
data[0][7] => lpm_add_sub:adder[0].dataa[5]
data[0][8] => lpm_add_sub:adder[0].dataa[6]
data[0][9] => lpm_add_sub:adder[0].dataa[7]
data[0][10] => lpm_add_sub:adder[0].dataa[8]
data[0][11] => lpm_add_sub:adder[0].dataa[9]
data[0][11] => lpm_add_sub:adder[0].dataa[11]
data[0][11] => lpm_add_sub:adder[0].dataa[10]
data[1][0] => lpm_add_sub:adder[0].datab[0]
data[1][1] => lpm_add_sub:adder[0].datab[1]
data[1][2] => lpm_add_sub:adder[0].datab[2]
data[1][3] => lpm_add_sub:adder[0].datab[3]
data[1][4] => lpm_add_sub:adder[0].datab[4]
data[1][5] => lpm_add_sub:adder[0].datab[5]
data[1][6] => lpm_add_sub:adder[0].datab[6]
data[1][7] => lpm_add_sub:adder[0].datab[7]
data[1][8] => lpm_add_sub:adder[0].datab[8]
data[1][9] => lpm_add_sub:adder[0].datab[9]
data[1][10] => lpm_add_sub:adder[0].datab[10]
data[1][11] => lpm_add_sub:adder[0].datab[11]
cin => lpm_add_sub:adder[0].cin
clk => clk_out.IN0
aclr => aclr_out.IN0
clken => clken_out.IN0
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= level_result_node[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= level_result_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= level_result_node[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= level_result_node[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= level_result_node[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= level_result_node[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= level_result_node[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= level_result_node[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= level_result_node[0][8].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= level_result_node[0][9].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= level_result_node[0][10].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= level_result_node[0][11].DB_MAX_OUTPUT_PORT_TYPE
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr_out.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken_out.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
dataa[0] => add_sub_ffh:auto_generated.dataa[0]
dataa[1] => add_sub_ffh:auto_generated.dataa[1]
dataa[2] => add_sub_ffh:auto_generated.dataa[2]
dataa[3] => add_sub_ffh:auto_generated.dataa[3]
dataa[4] => add_sub_ffh:auto_generated.dataa[4]
dataa[5] => add_sub_ffh:auto_generated.dataa[5]
dataa[6] => add_sub_ffh:auto_generated.dataa[6]
dataa[7] => add_sub_ffh:auto_generated.dataa[7]
dataa[8] => add_sub_ffh:auto_generated.dataa[8]
dataa[9] => add_sub_ffh:auto_generated.dataa[9]
dataa[10] => add_sub_ffh:auto_generated.dataa[10]
dataa[11] => add_sub_ffh:auto_generated.dataa[11]
datab[0] => add_sub_ffh:auto_generated.datab[0]
datab[1] => add_sub_ffh:auto_generated.datab[1]
datab[2] => add_sub_ffh:auto_generated.datab[2]
datab[3] => add_sub_ffh:auto_generated.datab[3]
datab[4] => add_sub_ffh:auto_generated.datab[4]
datab[5] => add_sub_ffh:auto_generated.datab[5]
datab[6] => add_sub_ffh:auto_generated.datab[6]
datab[7] => add_sub_ffh:auto_generated.datab[7]
datab[8] => add_sub_ffh:auto_generated.datab[8]
datab[9] => add_sub_ffh:auto_generated.datab[9]
datab[10] => add_sub_ffh:auto_generated.datab[10]
datab[11] => add_sub_ffh:auto_generated.datab[11]
cin => add_sub_ffh:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ffh:auto_generated.result[0]
result[1] <= add_sub_ffh:auto_generated.result[1]
result[2] <= add_sub_ffh:auto_generated.result[2]
result[3] <= add_sub_ffh:auto_generated.result[3]
result[4] <= add_sub_ffh:auto_generated.result[4]
result[5] <= add_sub_ffh:auto_generated.result[5]
result[6] <= add_sub_ffh:auto_generated.result[6]
result[7] <= add_sub_ffh:auto_generated.result[7]
result[8] <= add_sub_ffh:auto_generated.result[8]
result[9] <= add_sub_ffh:auto_generated.result[9]
result[10] <= add_sub_ffh:auto_generated.result[10]
result[11] <= add_sub_ffh:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ffh:auto_generated
cin => op_1.IN24
cin => op_1.IN25
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => op_1.IN23
datab[1] => op_1.IN21
datab[2] => op_1.IN19
datab[3] => op_1.IN17
datab[4] => op_1.IN15
datab[5] => op_1.IN13
datab[6] => op_1.IN11
datab[7] => op_1.IN9
datab[8] => op_1.IN7
datab[9] => op_1.IN5
datab[10] => op_1.IN3
datab[11] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00030
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00032
data[0][0] => _.IN0
data[0][0] => right_bit[0].IN0
data[0][1] => _.IN0
data[0][1] => left_bit[0].IN0
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][0] => _.IN2
select[0][0] => _.IN0
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][1] => _.IN0
select[0][1] => _.IN1
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
select[0][2] => _.IN0
out_bit[0] <= out_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|lpm_mult:Mult0|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
data[10] => result[10].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|lpm_mult:Mult0
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
dataa[3] => multcore:mult_core.dataa[3]
dataa[4] => multcore:mult_core.dataa[4]
dataa[5] => multcore:mult_core.dataa[5]
dataa[6] => multcore:mult_core.dataa[6]
dataa[7] => multcore:mult_core.dataa[7]
dataa[8] => multcore:mult_core.dataa[8]
datab[0] => multcore:mult_core.datab[0]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]
result[5] <= altshift:external_latency_ffs.result[5]
result[6] <= altshift:external_latency_ffs.result[6]
result[7] <= altshift:external_latency_ffs.result[7]
result[8] <= altshift:external_latency_ffs.result[8]
result[9] <= altshift:external_latency_ffs.result[9]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|lpm_mult:Mult0|multcore:mult_core
dataa[0] => _.IN0
dataa[1] => _.IN0
dataa[2] => _.IN0
dataa[3] => _.IN0
dataa[4] => _.IN0
dataa[5] => _.IN0
dataa[6] => _.IN0
dataa[7] => _.IN0
dataa[8] => _.IN0
dataa[8] => _.IN0
datab[0] => _.IN1
datab[0] => _.IN1
datab[0] => _.IN1
datab[0] => _.IN1
datab[0] => _.IN1
datab[0] => _.IN1
datab[0] => _.IN1
datab[0] => _.IN1
datab[0] => _.IN1
datab[0] => _.IN1
datab[0] => lpm_add_sub:adder.datab[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= lpm_add_sub:adder.result[0]
result[1] <= lpm_add_sub:adder.result[1]
result[2] <= lpm_add_sub:adder.result[2]
result[3] <= lpm_add_sub:adder.result[3]
result[4] <= lpm_add_sub:adder.result[4]
result[5] <= lpm_add_sub:adder.result[5]
result[6] <= lpm_add_sub:adder.result[6]
result[7] <= lpm_add_sub:adder.result[7]
result[8] <= lpm_add_sub:adder.result[8]
result[9] <= lpm_add_sub:adder.result[9]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder
dataa[0] => add_sub_j4h:auto_generated.dataa[0]
dataa[1] => add_sub_j4h:auto_generated.dataa[1]
dataa[2] => add_sub_j4h:auto_generated.dataa[2]
dataa[3] => add_sub_j4h:auto_generated.dataa[3]
dataa[4] => add_sub_j4h:auto_generated.dataa[4]
dataa[5] => add_sub_j4h:auto_generated.dataa[5]
dataa[6] => add_sub_j4h:auto_generated.dataa[6]
dataa[7] => add_sub_j4h:auto_generated.dataa[7]
dataa[8] => add_sub_j4h:auto_generated.dataa[8]
dataa[9] => add_sub_j4h:auto_generated.dataa[9]
datab[0] => add_sub_j4h:auto_generated.datab[0]
datab[1] => add_sub_j4h:auto_generated.datab[1]
datab[2] => add_sub_j4h:auto_generated.datab[2]
datab[3] => add_sub_j4h:auto_generated.datab[3]
datab[4] => add_sub_j4h:auto_generated.datab[4]
datab[5] => add_sub_j4h:auto_generated.datab[5]
datab[6] => add_sub_j4h:auto_generated.datab[6]
datab[7] => add_sub_j4h:auto_generated.datab[7]
datab[8] => add_sub_j4h:auto_generated.datab[8]
datab[9] => add_sub_j4h:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_j4h:auto_generated.result[0]
result[1] <= add_sub_j4h:auto_generated.result[1]
result[2] <= add_sub_j4h:auto_generated.result[2]
result[3] <= add_sub_j4h:auto_generated.result[3]
result[4] <= add_sub_j4h:auto_generated.result[4]
result[5] <= add_sub_j4h:auto_generated.result[5]
result[6] <= add_sub_j4h:auto_generated.result[6]
result[7] <= add_sub_j4h:auto_generated.result[7]
result[8] <= add_sub_j4h:auto_generated.result[8]
result[9] <= add_sub_j4h:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|add_sub_j4h:auto_generated
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|lpm_mult:Mult0|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|lpm_mult:Mult0
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
dataa[3] => multcore:mult_core.dataa[3]
dataa[4] => multcore:mult_core.dataa[4]
dataa[5] => multcore:mult_core.dataa[5]
dataa[6] => multcore:mult_core.dataa[6]
dataa[7] => multcore:mult_core.dataa[7]
dataa[8] => multcore:mult_core.dataa[8]
datab[0] => multcore:mult_core.datab[0]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]
result[5] <= altshift:external_latency_ffs.result[5]
result[6] <= altshift:external_latency_ffs.result[6]
result[7] <= altshift:external_latency_ffs.result[7]
result[8] <= altshift:external_latency_ffs.result[8]
result[9] <= altshift:external_latency_ffs.result[9]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|lpm_mult:Mult0|multcore:mult_core
dataa[0] => _.IN0
dataa[1] => _.IN0
dataa[2] => _.IN0
dataa[3] => _.IN0
dataa[4] => _.IN0
dataa[5] => _.IN0
dataa[6] => _.IN0
dataa[7] => _.IN0
dataa[8] => _.IN0
dataa[8] => _.IN0
datab[0] => _.IN1
datab[0] => _.IN1
datab[0] => _.IN1
datab[0] => _.IN1
datab[0] => _.IN1
datab[0] => _.IN1
datab[0] => _.IN1
datab[0] => _.IN1
datab[0] => _.IN1
datab[0] => _.IN1
datab[0] => lpm_add_sub:adder.datab[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= lpm_add_sub:adder.result[0]
result[1] <= lpm_add_sub:adder.result[1]
result[2] <= lpm_add_sub:adder.result[2]
result[3] <= lpm_add_sub:adder.result[3]
result[4] <= lpm_add_sub:adder.result[4]
result[5] <= lpm_add_sub:adder.result[5]
result[6] <= lpm_add_sub:adder.result[6]
result[7] <= lpm_add_sub:adder.result[7]
result[8] <= lpm_add_sub:adder.result[8]
result[9] <= lpm_add_sub:adder.result[9]


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder
dataa[0] => add_sub_j4h:auto_generated.dataa[0]
dataa[1] => add_sub_j4h:auto_generated.dataa[1]
dataa[2] => add_sub_j4h:auto_generated.dataa[2]
dataa[3] => add_sub_j4h:auto_generated.dataa[3]
dataa[4] => add_sub_j4h:auto_generated.dataa[4]
dataa[5] => add_sub_j4h:auto_generated.dataa[5]
dataa[6] => add_sub_j4h:auto_generated.dataa[6]
dataa[7] => add_sub_j4h:auto_generated.dataa[7]
dataa[8] => add_sub_j4h:auto_generated.dataa[8]
dataa[9] => add_sub_j4h:auto_generated.dataa[9]
datab[0] => add_sub_j4h:auto_generated.datab[0]
datab[1] => add_sub_j4h:auto_generated.datab[1]
datab[2] => add_sub_j4h:auto_generated.datab[2]
datab[3] => add_sub_j4h:auto_generated.datab[3]
datab[4] => add_sub_j4h:auto_generated.datab[4]
datab[5] => add_sub_j4h:auto_generated.datab[5]
datab[6] => add_sub_j4h:auto_generated.datab[6]
datab[7] => add_sub_j4h:auto_generated.datab[7]
datab[8] => add_sub_j4h:auto_generated.datab[8]
datab[9] => add_sub_j4h:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_j4h:auto_generated.result[0]
result[1] <= add_sub_j4h:auto_generated.result[1]
result[2] <= add_sub_j4h:auto_generated.result[2]
result[3] <= add_sub_j4h:auto_generated.result[3]
result[4] <= add_sub_j4h:auto_generated.result[4]
result[5] <= add_sub_j4h:auto_generated.result[5]
result[6] <= add_sub_j4h:auto_generated.result[6]
result[7] <= add_sub_j4h:auto_generated.result[7]
result[8] <= add_sub_j4h:auto_generated.result[8]
result[9] <= add_sub_j4h:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|add_sub_j4h:auto_generated
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|lpm_mult:Mult0|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE


