{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09208,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09669,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00791762,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0230974,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00883872,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0230974,
	"finish__design__instance__count__class:buffer": 40,
	"finish__design__instance__area__class:buffer": 47.082,
	"finish__design__instance__count__class:clock_buffer": 19,
	"finish__design__instance__area__class:clock_buffer": 24.206,
	"finish__design__instance__count__class:timing_repair_buffer": 30,
	"finish__design__instance__area__class:timing_repair_buffer": 27.398,
	"finish__design__instance__count__class:inverter": 38,
	"finish__design__instance__area__class:inverter": 21.014,
	"finish__design__instance__count__class:clock_inverter": 13,
	"finish__design__instance__area__class:clock_inverter": 14.63,
	"finish__design__instance__count__class:sequential_cell": 131,
	"finish__design__instance__area__class:sequential_cell": 618.982,
	"finish__design__instance__count__class:multi_input_combinational_cell": 391,
	"finish__design__instance__area__class:multi_input_combinational_cell": 616.322,
	"finish__design__instance__count": 662,
	"finish__design__instance__area": 1369.63,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.0297079,
	"finish__clock__skew__setup": 0.00247625,
	"finish__clock__skew__hold": 0.00247625,
	"finish__timing__drv__max_slew_limit": 0.690462,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.883766,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00462276,
	"finish__power__switching__total": 0.00224017,
	"finish__power__leakage__total": 2.73205e-05,
	"finish__power__total": 0.00689025,
	"finish__design__io": 28,
	"finish__design__die__area": 4374.5,
	"finish__design__core__area": 3049.96,
	"finish__design__instance__count": 740,
	"finish__design__instance__area": 1390.38,
	"finish__design__instance__count__stdcell": 740,
	"finish__design__instance__area__stdcell": 1390.38,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.45587,
	"finish__design__instance__utilization__stdcell": 0.45587,
	"finish__design__rows": 39,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 39,
	"finish__design__sites": 11466,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 11466,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}