Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 19fcf5150a16499bb597f87ebc41d4c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RISC_V_behav xil_defaultlib.tb_RISC_V xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ALUOp' [D:/uni/OneDrive - Habib University/Sem 4/CA/RISC_V_Processor/RISC_V_Processor.srcs/sim_1/new/tb_RISC_V.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'b' [D:/uni/OneDrive - Habib University/Sem 4/CA/RISC_V_Processor/RISC_V_Processor.srcs/sources_1/new/RISC_V_Processor.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'funct3' [D:/uni/OneDrive - Habib University/Sem 4/CA/RISC_V_Processor/RISC_V_Processor.srcs/sources_1/new/RISC_V_Processor.v:56]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'Funct' [D:/uni/OneDrive - Habib University/Sem 4/CA/RISC_V_Processor/RISC_V_Processor.srcs/sources_1/new/RISC_V_Processor.v:64]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'Write_Data' [D:/uni/OneDrive - Habib University/Sem 4/CA/RISC_V_Processor/RISC_V_Processor.srcs/sources_1/new/RISC_V_Processor.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'out' [D:/uni/OneDrive - Habib University/Sem 4/CA/RISC_V_Processor/RISC_V_Processor.srcs/sources_1/new/RISC_V_Processor.v:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'b' [D:/uni/OneDrive - Habib University/Sem 4/CA/RISC_V_Processor/RISC_V_Processor.srcs/sources_1/new/RISC_V_Processor.v:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.InsParser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.tb_RISC_V
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RISC_V_behav
