==27742== Cachegrind, a cache and branch-prediction profiler
==27742== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27742== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27742== Command: ./mser .
==27742== 
--27742-- warning: L3 cache found, using its data for the LL simulation.
--27742-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27742-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LIP cache replacement will be used
==27742== 
==27742== Process terminating with default action of signal 15 (SIGTERM)
==27742==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27742==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27742== 
==27742== I   refs:      2,080,987,789
==27742== I1  misses:            1,216
==27742== LLi misses:            1,204
==27742== I1  miss rate:          0.00%
==27742== LLi miss rate:          0.00%
==27742== 
==27742== D   refs:        848,150,664  (573,872,635 rd   + 274,278,029 wr)
==27742== D1  misses:        4,273,354  (  2,975,635 rd   +   1,297,719 wr)
==27742== LLd misses:        1,895,714  (    684,776 rd   +   1,210,938 wr)
==27742== D1  miss rate:           0.5% (        0.5%     +         0.5%  )
==27742== LLd miss rate:           0.2% (        0.1%     +         0.4%  )
==27742== 
==27742== LL refs:           4,274,570  (  2,976,851 rd   +   1,297,719 wr)
==27742== LL misses:         1,896,918  (    685,980 rd   +   1,210,938 wr)
==27742== LL miss rate:            0.1% (        0.0%     +         0.4%  )
