INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.sim/sim_1/impl/timing/xsim/tb_16_to_4_tree_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module improved_16_to_4_priority_encoder
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.srcs/sim_1/new/tb_16_to_4_tree.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_16_to_4_tree'
