// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1933\sampleModel1933_1_sub\Mysubsystem_34.v
// Created: 2024-07-02 14:31:16
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_34
// Source Path: sampleModel1933_1_sub/Subsystem/Mysubsystem_34
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_34
          (In1,
           In2,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  output  [7:0] Out1;  // uint8


  wire [7:0] dtc_out;  // ufix8
  wire [7:0] cfblk18_out1;  // uint8
  wire [7:0] cfblk7_const_val_1;  // uint8
  wire [7:0] cfblk7_out1;  // uint8
  wire [7:0] cfblk87_out1;  // uint8


  assign dtc_out = In2;



  assign cfblk18_out1 = dtc_out;



  assign cfblk7_const_val_1 = 8'b00000000;



  assign cfblk7_out1 = cfblk18_out1 + cfblk7_const_val_1;



  assign cfblk87_out1 = cfblk7_out1 + In1;



  assign Out1 = cfblk87_out1;

endmodule  // Mysubsystem_34

