<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1767177749" />
    <testcase name="test_uart_tx_reset" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="133" time="0.0004153251647949219" sim_time_ns="50.0" ratio_time="120387.60045924225" />
    <testcase name="test_uart_tx_single_byte" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="143" time="0.019840002059936523" sim_time_ns="82540.0" ratio_time="4160281.8261130806" />
    <testcase name="test_uart_tx_multiple_bytes" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="154" time="0.08880996704101562" sim_time_ns="364690.0" ratio_time="4106408.4601176926" />
    <testcase name="test_uart_tx_edge_cases" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="172" time="0.04346799850463867" sim_time_ns="169360.0" ratio_time="3896199.6371175637" />
    <testcase name="test_uart_tx_timing" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="184" time="0.027338027954101562" sim_time_ns="86880.0" ratio_time="3177990.7514128233" />
    <testcase name="test_uart_rx_reset" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="201" time="0.00010585784912109375" sim_time_ns="0.0" ratio_time="0.0" />
    <testcase name="test_uart_rx_single_byte" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="211" time="2.574920654296875e-05" sim_time_ns="0.0" ratio_time="0.0" />
    <testcase name="test_uart_rx_multiple_bytes" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="226" time="2.3126602172851562e-05" sim_time_ns="0.0" ratio_time="0.0" />
    <testcase name="test_uart_rx_edge_cases" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="242" time="2.09808349609375e-05" sim_time_ns="0.0" ratio_time="0.0" />
    <testcase name="test_uart_rx_false_start" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="256" time="2.193450927734375e-05" sim_time_ns="0.0" ratio_time="0.0" />
    <testcase name="test_uart_rx_framing_error" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="272" time="2.09808349609375e-05" sim_time_ns="0.0" ratio_time="0.0" />
    <testcase name="test_uart_loopback_single" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="288" time="0.02059316635131836" sim_time_ns="82530.0" ratio_time="4007640.1361520826" />
    <testcase name="test_uart_loopback_multiple" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="307" time="0.06898784637451172" sim_time_ns="256170.0" ratio_time="3713262.747895326" />
  </testsuite>
</testsuites>