-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ViT_act_dataflow_in_loop_ln171_for_block_y is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    m_axi_inout1_AWVALID : OUT STD_LOGIC;
    m_axi_inout1_AWREADY : IN STD_LOGIC;
    m_axi_inout1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_WVALID : OUT STD_LOGIC;
    m_axi_inout1_WREADY : IN STD_LOGIC;
    m_axi_inout1_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout1_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout1_WLAST : OUT STD_LOGIC;
    m_axi_inout1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_ARVALID : OUT STD_LOGIC;
    m_axi_inout1_ARREADY : IN STD_LOGIC;
    m_axi_inout1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_RVALID : IN STD_LOGIC;
    m_axi_inout1_RREADY : OUT STD_LOGIC;
    m_axi_inout1_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout1_RLAST : IN STD_LOGIC;
    m_axi_inout1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_inout1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_BVALID : IN STD_LOGIC;
    m_axi_inout1_BREADY : OUT STD_LOGIC;
    m_axi_inout1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    x : IN STD_LOGIC_VECTOR (63 downto 0);
    y_block : IN STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWVALID : OUT STD_LOGIC;
    m_axi_inout2_AWREADY : IN STD_LOGIC;
    m_axi_inout2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_WVALID : OUT STD_LOGIC;
    m_axi_inout2_WREADY : IN STD_LOGIC;
    m_axi_inout2_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout2_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout2_WLAST : OUT STD_LOGIC;
    m_axi_inout2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_ARVALID : OUT STD_LOGIC;
    m_axi_inout2_ARREADY : IN STD_LOGIC;
    m_axi_inout2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_RVALID : IN STD_LOGIC;
    m_axi_inout2_RREADY : OUT STD_LOGIC;
    m_axi_inout2_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout2_RLAST : IN STD_LOGIC;
    m_axi_inout2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_inout2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_BVALID : IN STD_LOGIC;
    m_axi_inout2_BREADY : OUT STD_LOGIC;
    m_axi_inout2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    out_r : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_weights_AWVALID : OUT STD_LOGIC;
    m_axi_weights_AWREADY : IN STD_LOGIC;
    m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_WVALID : OUT STD_LOGIC;
    m_axi_weights_WREADY : IN STD_LOGIC;
    m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_WLAST : OUT STD_LOGIC;
    m_axi_weights_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_ARVALID : OUT STD_LOGIC;
    m_axi_weights_ARREADY : IN STD_LOGIC;
    m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RVALID : IN STD_LOGIC;
    m_axi_weights_RREADY : OUT STD_LOGIC;
    m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_weights_RLAST : IN STD_LOGIC;
    m_axi_weights_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_BVALID : IN STD_LOGIC;
    m_axi_weights_BREADY : OUT STD_LOGIC;
    m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    pos_embed : IN STD_LOGIC_VECTOR (63 downto 0);
    patch_embed_bias_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    patch_embed_bias_ce0 : OUT STD_LOGIC;
    patch_embed_bias_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
    patch_embed_bias_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
    patch_embed_bias_we0 : OUT STD_LOGIC;
    patch_embed_bias_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    patch_embed_bias_ce1 : OUT STD_LOGIC;
    patch_embed_bias_d1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    patch_embed_bias_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
    patch_embed_bias_we1 : OUT STD_LOGIC;
    patch_embed_weights_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    patch_embed_weights_ce0 : OUT STD_LOGIC;
    patch_embed_weights_d0 : OUT STD_LOGIC_VECTOR (2047 downto 0);
    patch_embed_weights_q0 : IN STD_LOGIC_VECTOR (2047 downto 0);
    patch_embed_weights_we0 : OUT STD_LOGIC;
    patch_embed_weights_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    patch_embed_weights_ce1 : OUT STD_LOGIC;
    patch_embed_weights_d1 : OUT STD_LOGIC_VECTOR (2047 downto 0);
    patch_embed_weights_q1 : IN STD_LOGIC_VECTOR (2047 downto 0);
    patch_embed_weights_we1 : OUT STD_LOGIC;
    x_ap_vld : IN STD_LOGIC;
    y_block_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    out_r_ap_vld : IN STD_LOGIC;
    pos_embed_ap_vld : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of ViT_act_dataflow_in_loop_ln171_for_block_y is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv2048_lc_1 : STD_LOGIC_VECTOR (2047 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal patches31_i_q0 : STD_LOGIC_VECTOR (511 downto 0);
    signal patches31_t_q0 : STD_LOGIC_VECTOR (511 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_AWVALID : STD_LOGIC;
    signal patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_WVALID : STD_LOGIC;
    signal patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_WLAST : STD_LOGIC;
    signal patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARVALID : STD_LOGIC;
    signal patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_RREADY : STD_LOGIC;
    signal patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_BREADY : STD_LOGIC;
    signal patch_embed_accumulate_16u_128u_8u_U0_patches31_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_patches31_ce0 : STD_LOGIC;
    signal patch_embed_accumulate_16u_128u_8u_U0_patches31_d0 : STD_LOGIC_VECTOR (511 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_patches31_we0 : STD_LOGIC;
    signal patch_embed_accumulate_16u_128u_8u_U0_patches31_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_patches31_ce1 : STD_LOGIC;
    signal patch_embed_accumulate_16u_128u_8u_U0_patches31_d1 : STD_LOGIC_VECTOR (511 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_patches31_we1 : STD_LOGIC;
    signal patch_embed_accumulate_16u_128u_8u_U0_y_block : STD_LOGIC_VECTOR (2 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_patch_embed_bias_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_patch_embed_bias_ce0 : STD_LOGIC;
    signal patch_embed_accumulate_16u_128u_8u_U0_patch_embed_bias_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_patch_embed_bias_we0 : STD_LOGIC;
    signal patch_embed_accumulate_16u_128u_8u_U0_patch_embed_bias_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_patch_embed_bias_ce1 : STD_LOGIC;
    signal patch_embed_accumulate_16u_128u_8u_U0_patch_embed_bias_d1 : STD_LOGIC_VECTOR (127 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_patch_embed_bias_we1 : STD_LOGIC;
    signal patch_embed_accumulate_16u_128u_8u_U0_patch_embed_weights_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_patch_embed_weights_ce0 : STD_LOGIC;
    signal patch_embed_accumulate_16u_128u_8u_U0_patch_embed_weights_d0 : STD_LOGIC_VECTOR (2047 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_patch_embed_weights_we0 : STD_LOGIC;
    signal patch_embed_accumulate_16u_128u_8u_U0_patch_embed_weights_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_patch_embed_weights_ce1 : STD_LOGIC;
    signal patch_embed_accumulate_16u_128u_8u_U0_patch_embed_weights_d1 : STD_LOGIC_VECTOR (2047 downto 0);
    signal patch_embed_accumulate_16u_128u_8u_U0_patch_embed_weights_we1 : STD_LOGIC;
    signal patch_embed_accumulate_16u_128u_8u_U0_ap_start : STD_LOGIC;
    signal patch_embed_accumulate_16u_128u_8u_U0_patches31_full_n : STD_LOGIC;
    signal patch_embed_accumulate_16u_128u_8u_U0_patches31_write : STD_LOGIC;
    signal patch_embed_accumulate_16u_128u_8u_U0_ap_done : STD_LOGIC;
    signal patch_embed_accumulate_16u_128u_8u_U0_ap_ready : STD_LOGIC;
    signal patch_embed_accumulate_16u_128u_8u_U0_ap_idle : STD_LOGIC;
    signal patch_embed_accumulate_16u_128u_8u_U0_ap_continue : STD_LOGIC;
    signal patch_embed_output_U0_ap_start : STD_LOGIC;
    signal patch_embed_output_U0_ap_done : STD_LOGIC;
    signal patch_embed_output_U0_ap_continue : STD_LOGIC;
    signal patch_embed_output_U0_ap_idle : STD_LOGIC;
    signal patch_embed_output_U0_ap_ready : STD_LOGIC;
    signal patch_embed_output_U0_patches31_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal patch_embed_output_U0_patches31_ce0 : STD_LOGIC;
    signal patch_embed_output_U0_m_axi_inout2_AWVALID : STD_LOGIC;
    signal patch_embed_output_U0_m_axi_inout2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal patch_embed_output_U0_m_axi_inout2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal patch_embed_output_U0_m_axi_inout2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal patch_embed_output_U0_m_axi_inout2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal patch_embed_output_U0_m_axi_inout2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal patch_embed_output_U0_m_axi_inout2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal patch_embed_output_U0_m_axi_inout2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal patch_embed_output_U0_m_axi_inout2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal patch_embed_output_U0_m_axi_inout2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal patch_embed_output_U0_m_axi_inout2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal patch_embed_output_U0_m_axi_inout2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal patch_embed_output_U0_m_axi_inout2_WVALID : STD_LOGIC;
    signal patch_embed_output_U0_m_axi_inout2_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal patch_embed_output_U0_m_axi_inout2_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal patch_embed_output_U0_m_axi_inout2_WLAST : STD_LOGIC;
    signal patch_embed_output_U0_m_axi_inout2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal patch_embed_output_U0_m_axi_inout2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal patch_embed_output_U0_m_axi_inout2_ARVALID : STD_LOGIC;
    signal patch_embed_output_U0_m_axi_inout2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal patch_embed_output_U0_m_axi_inout2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal patch_embed_output_U0_m_axi_inout2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal patch_embed_output_U0_m_axi_inout2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal patch_embed_output_U0_m_axi_inout2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal patch_embed_output_U0_m_axi_inout2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal patch_embed_output_U0_m_axi_inout2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal patch_embed_output_U0_m_axi_inout2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal patch_embed_output_U0_m_axi_inout2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal patch_embed_output_U0_m_axi_inout2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal patch_embed_output_U0_m_axi_inout2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal patch_embed_output_U0_m_axi_inout2_RREADY : STD_LOGIC;
    signal patch_embed_output_U0_m_axi_inout2_BREADY : STD_LOGIC;
    signal patch_embed_output_U0_m_axi_weights_AWVALID : STD_LOGIC;
    signal patch_embed_output_U0_m_axi_weights_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal patch_embed_output_U0_m_axi_weights_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal patch_embed_output_U0_m_axi_weights_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal patch_embed_output_U0_m_axi_weights_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal patch_embed_output_U0_m_axi_weights_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal patch_embed_output_U0_m_axi_weights_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal patch_embed_output_U0_m_axi_weights_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal patch_embed_output_U0_m_axi_weights_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal patch_embed_output_U0_m_axi_weights_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal patch_embed_output_U0_m_axi_weights_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal patch_embed_output_U0_m_axi_weights_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal patch_embed_output_U0_m_axi_weights_WVALID : STD_LOGIC;
    signal patch_embed_output_U0_m_axi_weights_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal patch_embed_output_U0_m_axi_weights_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal patch_embed_output_U0_m_axi_weights_WLAST : STD_LOGIC;
    signal patch_embed_output_U0_m_axi_weights_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal patch_embed_output_U0_m_axi_weights_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal patch_embed_output_U0_m_axi_weights_ARVALID : STD_LOGIC;
    signal patch_embed_output_U0_m_axi_weights_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal patch_embed_output_U0_m_axi_weights_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal patch_embed_output_U0_m_axi_weights_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal patch_embed_output_U0_m_axi_weights_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal patch_embed_output_U0_m_axi_weights_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal patch_embed_output_U0_m_axi_weights_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal patch_embed_output_U0_m_axi_weights_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal patch_embed_output_U0_m_axi_weights_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal patch_embed_output_U0_m_axi_weights_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal patch_embed_output_U0_m_axi_weights_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal patch_embed_output_U0_m_axi_weights_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal patch_embed_output_U0_m_axi_weights_RREADY : STD_LOGIC;
    signal patch_embed_output_U0_m_axi_weights_BREADY : STD_LOGIC;
    signal patch_embed_output_U0_y_block : STD_LOGIC_VECTOR (2 downto 0);
    signal patches31_i_full_n : STD_LOGIC;
    signal patches31_t_empty_n : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_patch_embed_accumulate_16u_128u_8u_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_patch_embed_accumulate_16u_128u_8u_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_patch_embed_output_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_patch_embed_output_U0_ap_ready : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ViT_act_patch_embed_accumulate_16u_128u_8u_s IS
    port (
        m_axi_inout1_AWVALID : OUT STD_LOGIC;
        m_axi_inout1_AWREADY : IN STD_LOGIC;
        m_axi_inout1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_WVALID : OUT STD_LOGIC;
        m_axi_inout1_WREADY : IN STD_LOGIC;
        m_axi_inout1_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout1_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_WLAST : OUT STD_LOGIC;
        m_axi_inout1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_ARVALID : OUT STD_LOGIC;
        m_axi_inout1_ARREADY : IN STD_LOGIC;
        m_axi_inout1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RVALID : IN STD_LOGIC;
        m_axi_inout1_RREADY : OUT STD_LOGIC;
        m_axi_inout1_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout1_RLAST : IN STD_LOGIC;
        m_axi_inout1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_inout1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_BVALID : IN STD_LOGIC;
        m_axi_inout1_BREADY : OUT STD_LOGIC;
        m_axi_inout1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        x : IN STD_LOGIC_VECTOR (63 downto 0);
        patches31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches31_ce0 : OUT STD_LOGIC;
        patches31_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
        patches31_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
        patches31_we0 : OUT STD_LOGIC;
        patches31_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches31_ce1 : OUT STD_LOGIC;
        patches31_d1 : OUT STD_LOGIC_VECTOR (511 downto 0);
        patches31_q1 : IN STD_LOGIC_VECTOR (511 downto 0);
        patches31_we1 : OUT STD_LOGIC;
        y_block : IN STD_LOGIC_VECTOR (2 downto 0);
        patch_embed_bias_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        patch_embed_bias_ce0 : OUT STD_LOGIC;
        patch_embed_bias_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        patch_embed_bias_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        patch_embed_bias_we0 : OUT STD_LOGIC;
        patch_embed_bias_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        patch_embed_bias_ce1 : OUT STD_LOGIC;
        patch_embed_bias_d1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        patch_embed_bias_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
        patch_embed_bias_we1 : OUT STD_LOGIC;
        patch_embed_weights_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        patch_embed_weights_ce0 : OUT STD_LOGIC;
        patch_embed_weights_d0 : OUT STD_LOGIC_VECTOR (2047 downto 0);
        patch_embed_weights_q0 : IN STD_LOGIC_VECTOR (2047 downto 0);
        patch_embed_weights_we0 : OUT STD_LOGIC;
        patch_embed_weights_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        patch_embed_weights_ce1 : OUT STD_LOGIC;
        patch_embed_weights_d1 : OUT STD_LOGIC_VECTOR (2047 downto 0);
        patch_embed_weights_q1 : IN STD_LOGIC_VECTOR (2047 downto 0);
        patch_embed_weights_we1 : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        y_block_ap_vld : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        x_ap_vld : IN STD_LOGIC;
        patches31_full_n : IN STD_LOGIC;
        patches31_write : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component ViT_act_patch_embed_output IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        patches31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches31_ce0 : OUT STD_LOGIC;
        patches31_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_inout2_AWVALID : OUT STD_LOGIC;
        m_axi_inout2_AWREADY : IN STD_LOGIC;
        m_axi_inout2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_WVALID : OUT STD_LOGIC;
        m_axi_inout2_WREADY : IN STD_LOGIC;
        m_axi_inout2_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout2_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_WLAST : OUT STD_LOGIC;
        m_axi_inout2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_ARVALID : OUT STD_LOGIC;
        m_axi_inout2_ARREADY : IN STD_LOGIC;
        m_axi_inout2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RVALID : IN STD_LOGIC;
        m_axi_inout2_RREADY : OUT STD_LOGIC;
        m_axi_inout2_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout2_RLAST : IN STD_LOGIC;
        m_axi_inout2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_inout2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_BVALID : IN STD_LOGIC;
        m_axi_inout2_BREADY : OUT STD_LOGIC;
        m_axi_inout2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        out_r : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_weights_AWVALID : OUT STD_LOGIC;
        m_axi_weights_AWREADY : IN STD_LOGIC;
        m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WVALID : OUT STD_LOGIC;
        m_axi_weights_WREADY : IN STD_LOGIC;
        m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_WLAST : OUT STD_LOGIC;
        m_axi_weights_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARVALID : OUT STD_LOGIC;
        m_axi_weights_ARREADY : IN STD_LOGIC;
        m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RVALID : IN STD_LOGIC;
        m_axi_weights_RREADY : OUT STD_LOGIC;
        m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_weights_RLAST : IN STD_LOGIC;
        m_axi_weights_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BVALID : IN STD_LOGIC;
        m_axi_weights_BREADY : OUT STD_LOGIC;
        m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        pos_embed : IN STD_LOGIC_VECTOR (63 downto 0);
        y_block : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component ViT_act_dataflow_in_loop_ln171_for_block_y_patches31_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (511 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (511 downto 0);
        i_address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        i_ce1 : IN STD_LOGIC;
        i_we1 : IN STD_LOGIC;
        i_d1 : IN STD_LOGIC_VECTOR (511 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (511 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (511 downto 0);
        t_address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        t_ce1 : IN STD_LOGIC;
        t_we1 : IN STD_LOGIC;
        t_d1 : IN STD_LOGIC_VECTOR (511 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;



begin
    patches31_U : component ViT_act_dataflow_in_loop_ln171_for_block_y_patches31_RAM_AUTO_1R1W
    generic map (
        DataWidth => 512,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => patch_embed_accumulate_16u_128u_8u_U0_patches31_address0,
        i_ce0 => patch_embed_accumulate_16u_128u_8u_U0_patches31_ce0,
        i_we0 => patch_embed_accumulate_16u_128u_8u_U0_patches31_we0,
        i_d0 => patch_embed_accumulate_16u_128u_8u_U0_patches31_d0,
        i_q0 => patches31_i_q0,
        i_address1 => patch_embed_accumulate_16u_128u_8u_U0_patches31_address1,
        i_ce1 => patch_embed_accumulate_16u_128u_8u_U0_patches31_ce1,
        i_we1 => patch_embed_accumulate_16u_128u_8u_U0_patches31_we1,
        i_d1 => patch_embed_accumulate_16u_128u_8u_U0_patches31_d1,
        t_address0 => patch_embed_output_U0_patches31_address0,
        t_ce0 => patch_embed_output_U0_patches31_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv512_lc_1,
        t_q0 => patches31_t_q0,
        t_address1 => ap_const_lv8_0,
        t_ce1 => ap_const_logic_0,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv512_lc_1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => patches31_i_full_n,
        i_write => patch_embed_accumulate_16u_128u_8u_U0_ap_done,
        t_empty_n => patches31_t_empty_n,
        t_read => patch_embed_output_U0_ap_ready);

    patch_embed_accumulate_16u_128u_8u_U0 : component ViT_act_patch_embed_accumulate_16u_128u_8u_s
    port map (
        m_axi_inout1_AWVALID => patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_AWVALID,
        m_axi_inout1_AWREADY => ap_const_logic_0,
        m_axi_inout1_AWADDR => patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_AWADDR,
        m_axi_inout1_AWID => patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_AWID,
        m_axi_inout1_AWLEN => patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_AWLEN,
        m_axi_inout1_AWSIZE => patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_AWSIZE,
        m_axi_inout1_AWBURST => patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_AWBURST,
        m_axi_inout1_AWLOCK => patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_AWLOCK,
        m_axi_inout1_AWCACHE => patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_AWCACHE,
        m_axi_inout1_AWPROT => patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_AWPROT,
        m_axi_inout1_AWQOS => patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_AWQOS,
        m_axi_inout1_AWREGION => patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_AWREGION,
        m_axi_inout1_AWUSER => patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_AWUSER,
        m_axi_inout1_WVALID => patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_WVALID,
        m_axi_inout1_WREADY => ap_const_logic_0,
        m_axi_inout1_WDATA => patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_WDATA,
        m_axi_inout1_WSTRB => patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_WSTRB,
        m_axi_inout1_WLAST => patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_WLAST,
        m_axi_inout1_WID => patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_WID,
        m_axi_inout1_WUSER => patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_WUSER,
        m_axi_inout1_ARVALID => patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARVALID,
        m_axi_inout1_ARREADY => m_axi_inout1_ARREADY,
        m_axi_inout1_ARADDR => patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARADDR,
        m_axi_inout1_ARID => patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARID,
        m_axi_inout1_ARLEN => patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARLEN,
        m_axi_inout1_ARSIZE => patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARSIZE,
        m_axi_inout1_ARBURST => patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARBURST,
        m_axi_inout1_ARLOCK => patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARLOCK,
        m_axi_inout1_ARCACHE => patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARCACHE,
        m_axi_inout1_ARPROT => patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARPROT,
        m_axi_inout1_ARQOS => patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARQOS,
        m_axi_inout1_ARREGION => patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARREGION,
        m_axi_inout1_ARUSER => patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARUSER,
        m_axi_inout1_RVALID => m_axi_inout1_RVALID,
        m_axi_inout1_RREADY => patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_RREADY,
        m_axi_inout1_RDATA => m_axi_inout1_RDATA,
        m_axi_inout1_RLAST => m_axi_inout1_RLAST,
        m_axi_inout1_RID => m_axi_inout1_RID,
        m_axi_inout1_RFIFONUM => m_axi_inout1_RFIFONUM,
        m_axi_inout1_RUSER => m_axi_inout1_RUSER,
        m_axi_inout1_RRESP => m_axi_inout1_RRESP,
        m_axi_inout1_BVALID => ap_const_logic_0,
        m_axi_inout1_BREADY => patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_BREADY,
        m_axi_inout1_BRESP => ap_const_lv2_0,
        m_axi_inout1_BID => ap_const_lv1_0,
        m_axi_inout1_BUSER => ap_const_lv1_0,
        x => x,
        patches31_address0 => patch_embed_accumulate_16u_128u_8u_U0_patches31_address0,
        patches31_ce0 => patch_embed_accumulate_16u_128u_8u_U0_patches31_ce0,
        patches31_d0 => patch_embed_accumulate_16u_128u_8u_U0_patches31_d0,
        patches31_q0 => patches31_i_q0,
        patches31_we0 => patch_embed_accumulate_16u_128u_8u_U0_patches31_we0,
        patches31_address1 => patch_embed_accumulate_16u_128u_8u_U0_patches31_address1,
        patches31_ce1 => patch_embed_accumulate_16u_128u_8u_U0_patches31_ce1,
        patches31_d1 => patch_embed_accumulate_16u_128u_8u_U0_patches31_d1,
        patches31_q1 => ap_const_lv512_lc_1,
        patches31_we1 => patch_embed_accumulate_16u_128u_8u_U0_patches31_we1,
        y_block => patch_embed_accumulate_16u_128u_8u_U0_y_block,
        patch_embed_bias_address0 => patch_embed_accumulate_16u_128u_8u_U0_patch_embed_bias_address0,
        patch_embed_bias_ce0 => patch_embed_accumulate_16u_128u_8u_U0_patch_embed_bias_ce0,
        patch_embed_bias_d0 => patch_embed_accumulate_16u_128u_8u_U0_patch_embed_bias_d0,
        patch_embed_bias_q0 => patch_embed_bias_q0,
        patch_embed_bias_we0 => patch_embed_accumulate_16u_128u_8u_U0_patch_embed_bias_we0,
        patch_embed_bias_address1 => patch_embed_accumulate_16u_128u_8u_U0_patch_embed_bias_address1,
        patch_embed_bias_ce1 => patch_embed_accumulate_16u_128u_8u_U0_patch_embed_bias_ce1,
        patch_embed_bias_d1 => patch_embed_accumulate_16u_128u_8u_U0_patch_embed_bias_d1,
        patch_embed_bias_q1 => ap_const_lv128_lc_1,
        patch_embed_bias_we1 => patch_embed_accumulate_16u_128u_8u_U0_patch_embed_bias_we1,
        patch_embed_weights_address0 => patch_embed_accumulate_16u_128u_8u_U0_patch_embed_weights_address0,
        patch_embed_weights_ce0 => patch_embed_accumulate_16u_128u_8u_U0_patch_embed_weights_ce0,
        patch_embed_weights_d0 => patch_embed_accumulate_16u_128u_8u_U0_patch_embed_weights_d0,
        patch_embed_weights_q0 => patch_embed_weights_q0,
        patch_embed_weights_we0 => patch_embed_accumulate_16u_128u_8u_U0_patch_embed_weights_we0,
        patch_embed_weights_address1 => patch_embed_accumulate_16u_128u_8u_U0_patch_embed_weights_address1,
        patch_embed_weights_ce1 => patch_embed_accumulate_16u_128u_8u_U0_patch_embed_weights_ce1,
        patch_embed_weights_d1 => patch_embed_accumulate_16u_128u_8u_U0_patch_embed_weights_d1,
        patch_embed_weights_q1 => ap_const_lv2048_lc_1,
        patch_embed_weights_we1 => patch_embed_accumulate_16u_128u_8u_U0_patch_embed_weights_we1,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        y_block_ap_vld => y_block_ap_vld,
        ap_start => patch_embed_accumulate_16u_128u_8u_U0_ap_start,
        x_ap_vld => x_ap_vld,
        patches31_full_n => patches31_i_full_n,
        patches31_write => patch_embed_accumulate_16u_128u_8u_U0_patches31_write,
        ap_done => patch_embed_accumulate_16u_128u_8u_U0_ap_done,
        ap_ready => patch_embed_accumulate_16u_128u_8u_U0_ap_ready,
        ap_idle => patch_embed_accumulate_16u_128u_8u_U0_ap_idle,
        ap_continue => patch_embed_accumulate_16u_128u_8u_U0_ap_continue);

    patch_embed_output_U0 : component ViT_act_patch_embed_output
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => patch_embed_output_U0_ap_start,
        ap_done => patch_embed_output_U0_ap_done,
        ap_continue => patch_embed_output_U0_ap_continue,
        ap_idle => patch_embed_output_U0_ap_idle,
        ap_ready => patch_embed_output_U0_ap_ready,
        patches31_address0 => patch_embed_output_U0_patches31_address0,
        patches31_ce0 => patch_embed_output_U0_patches31_ce0,
        patches31_q0 => patches31_t_q0,
        m_axi_inout2_AWVALID => patch_embed_output_U0_m_axi_inout2_AWVALID,
        m_axi_inout2_AWREADY => m_axi_inout2_AWREADY,
        m_axi_inout2_AWADDR => patch_embed_output_U0_m_axi_inout2_AWADDR,
        m_axi_inout2_AWID => patch_embed_output_U0_m_axi_inout2_AWID,
        m_axi_inout2_AWLEN => patch_embed_output_U0_m_axi_inout2_AWLEN,
        m_axi_inout2_AWSIZE => patch_embed_output_U0_m_axi_inout2_AWSIZE,
        m_axi_inout2_AWBURST => patch_embed_output_U0_m_axi_inout2_AWBURST,
        m_axi_inout2_AWLOCK => patch_embed_output_U0_m_axi_inout2_AWLOCK,
        m_axi_inout2_AWCACHE => patch_embed_output_U0_m_axi_inout2_AWCACHE,
        m_axi_inout2_AWPROT => patch_embed_output_U0_m_axi_inout2_AWPROT,
        m_axi_inout2_AWQOS => patch_embed_output_U0_m_axi_inout2_AWQOS,
        m_axi_inout2_AWREGION => patch_embed_output_U0_m_axi_inout2_AWREGION,
        m_axi_inout2_AWUSER => patch_embed_output_U0_m_axi_inout2_AWUSER,
        m_axi_inout2_WVALID => patch_embed_output_U0_m_axi_inout2_WVALID,
        m_axi_inout2_WREADY => m_axi_inout2_WREADY,
        m_axi_inout2_WDATA => patch_embed_output_U0_m_axi_inout2_WDATA,
        m_axi_inout2_WSTRB => patch_embed_output_U0_m_axi_inout2_WSTRB,
        m_axi_inout2_WLAST => patch_embed_output_U0_m_axi_inout2_WLAST,
        m_axi_inout2_WID => patch_embed_output_U0_m_axi_inout2_WID,
        m_axi_inout2_WUSER => patch_embed_output_U0_m_axi_inout2_WUSER,
        m_axi_inout2_ARVALID => patch_embed_output_U0_m_axi_inout2_ARVALID,
        m_axi_inout2_ARREADY => ap_const_logic_0,
        m_axi_inout2_ARADDR => patch_embed_output_U0_m_axi_inout2_ARADDR,
        m_axi_inout2_ARID => patch_embed_output_U0_m_axi_inout2_ARID,
        m_axi_inout2_ARLEN => patch_embed_output_U0_m_axi_inout2_ARLEN,
        m_axi_inout2_ARSIZE => patch_embed_output_U0_m_axi_inout2_ARSIZE,
        m_axi_inout2_ARBURST => patch_embed_output_U0_m_axi_inout2_ARBURST,
        m_axi_inout2_ARLOCK => patch_embed_output_U0_m_axi_inout2_ARLOCK,
        m_axi_inout2_ARCACHE => patch_embed_output_U0_m_axi_inout2_ARCACHE,
        m_axi_inout2_ARPROT => patch_embed_output_U0_m_axi_inout2_ARPROT,
        m_axi_inout2_ARQOS => patch_embed_output_U0_m_axi_inout2_ARQOS,
        m_axi_inout2_ARREGION => patch_embed_output_U0_m_axi_inout2_ARREGION,
        m_axi_inout2_ARUSER => patch_embed_output_U0_m_axi_inout2_ARUSER,
        m_axi_inout2_RVALID => ap_const_logic_0,
        m_axi_inout2_RREADY => patch_embed_output_U0_m_axi_inout2_RREADY,
        m_axi_inout2_RDATA => ap_const_lv256_lc_1,
        m_axi_inout2_RLAST => ap_const_logic_0,
        m_axi_inout2_RID => ap_const_lv1_0,
        m_axi_inout2_RFIFONUM => ap_const_lv9_0,
        m_axi_inout2_RUSER => ap_const_lv1_0,
        m_axi_inout2_RRESP => ap_const_lv2_0,
        m_axi_inout2_BVALID => m_axi_inout2_BVALID,
        m_axi_inout2_BREADY => patch_embed_output_U0_m_axi_inout2_BREADY,
        m_axi_inout2_BRESP => m_axi_inout2_BRESP,
        m_axi_inout2_BID => m_axi_inout2_BID,
        m_axi_inout2_BUSER => m_axi_inout2_BUSER,
        out_r => out_r,
        m_axi_weights_AWVALID => patch_embed_output_U0_m_axi_weights_AWVALID,
        m_axi_weights_AWREADY => ap_const_logic_0,
        m_axi_weights_AWADDR => patch_embed_output_U0_m_axi_weights_AWADDR,
        m_axi_weights_AWID => patch_embed_output_U0_m_axi_weights_AWID,
        m_axi_weights_AWLEN => patch_embed_output_U0_m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE => patch_embed_output_U0_m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST => patch_embed_output_U0_m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK => patch_embed_output_U0_m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE => patch_embed_output_U0_m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT => patch_embed_output_U0_m_axi_weights_AWPROT,
        m_axi_weights_AWQOS => patch_embed_output_U0_m_axi_weights_AWQOS,
        m_axi_weights_AWREGION => patch_embed_output_U0_m_axi_weights_AWREGION,
        m_axi_weights_AWUSER => patch_embed_output_U0_m_axi_weights_AWUSER,
        m_axi_weights_WVALID => patch_embed_output_U0_m_axi_weights_WVALID,
        m_axi_weights_WREADY => ap_const_logic_0,
        m_axi_weights_WDATA => patch_embed_output_U0_m_axi_weights_WDATA,
        m_axi_weights_WSTRB => patch_embed_output_U0_m_axi_weights_WSTRB,
        m_axi_weights_WLAST => patch_embed_output_U0_m_axi_weights_WLAST,
        m_axi_weights_WID => patch_embed_output_U0_m_axi_weights_WID,
        m_axi_weights_WUSER => patch_embed_output_U0_m_axi_weights_WUSER,
        m_axi_weights_ARVALID => patch_embed_output_U0_m_axi_weights_ARVALID,
        m_axi_weights_ARREADY => m_axi_weights_ARREADY,
        m_axi_weights_ARADDR => patch_embed_output_U0_m_axi_weights_ARADDR,
        m_axi_weights_ARID => patch_embed_output_U0_m_axi_weights_ARID,
        m_axi_weights_ARLEN => patch_embed_output_U0_m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE => patch_embed_output_U0_m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST => patch_embed_output_U0_m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK => patch_embed_output_U0_m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE => patch_embed_output_U0_m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT => patch_embed_output_U0_m_axi_weights_ARPROT,
        m_axi_weights_ARQOS => patch_embed_output_U0_m_axi_weights_ARQOS,
        m_axi_weights_ARREGION => patch_embed_output_U0_m_axi_weights_ARREGION,
        m_axi_weights_ARUSER => patch_embed_output_U0_m_axi_weights_ARUSER,
        m_axi_weights_RVALID => m_axi_weights_RVALID,
        m_axi_weights_RREADY => patch_embed_output_U0_m_axi_weights_RREADY,
        m_axi_weights_RDATA => m_axi_weights_RDATA,
        m_axi_weights_RLAST => m_axi_weights_RLAST,
        m_axi_weights_RID => m_axi_weights_RID,
        m_axi_weights_RFIFONUM => m_axi_weights_RFIFONUM,
        m_axi_weights_RUSER => m_axi_weights_RUSER,
        m_axi_weights_RRESP => m_axi_weights_RRESP,
        m_axi_weights_BVALID => ap_const_logic_0,
        m_axi_weights_BREADY => patch_embed_output_U0_m_axi_weights_BREADY,
        m_axi_weights_BRESP => ap_const_lv2_0,
        m_axi_weights_BID => ap_const_lv1_0,
        m_axi_weights_BUSER => ap_const_lv1_0,
        pos_embed => pos_embed,
        y_block => patch_embed_output_U0_y_block);





    ap_sync_reg_patch_embed_accumulate_16u_128u_8u_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_patch_embed_accumulate_16u_128u_8u_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_patch_embed_accumulate_16u_128u_8u_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_patch_embed_accumulate_16u_128u_8u_U0_ap_ready <= ap_sync_patch_embed_accumulate_16u_128u_8u_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_patch_embed_output_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_patch_embed_output_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_patch_embed_output_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_patch_embed_output_U0_ap_ready <= ap_sync_patch_embed_output_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;

    ap_done <= patch_embed_output_U0_ap_done;
    ap_idle <= (patch_embed_output_U0_ap_idle and patch_embed_accumulate_16u_128u_8u_U0_ap_idle and (patches31_t_empty_n xor ap_const_logic_1));
    ap_ready <= ap_sync_ready;
    ap_sync_patch_embed_accumulate_16u_128u_8u_U0_ap_ready <= (patch_embed_accumulate_16u_128u_8u_U0_ap_ready or ap_sync_reg_patch_embed_accumulate_16u_128u_8u_U0_ap_ready);
    ap_sync_patch_embed_output_U0_ap_ready <= (patch_embed_output_U0_ap_ready or ap_sync_reg_patch_embed_output_U0_ap_ready);
    ap_sync_ready <= (ap_sync_patch_embed_output_U0_ap_ready and ap_sync_patch_embed_accumulate_16u_128u_8u_U0_ap_ready);
    m_axi_inout1_ARADDR <= patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARADDR;
    m_axi_inout1_ARBURST <= patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARBURST;
    m_axi_inout1_ARCACHE <= patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARCACHE;
    m_axi_inout1_ARID <= patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARID;
    m_axi_inout1_ARLEN <= patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARLEN;
    m_axi_inout1_ARLOCK <= patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARLOCK;
    m_axi_inout1_ARPROT <= patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARPROT;
    m_axi_inout1_ARQOS <= patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARQOS;
    m_axi_inout1_ARREGION <= patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARREGION;
    m_axi_inout1_ARSIZE <= patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARSIZE;
    m_axi_inout1_ARUSER <= patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARUSER;
    m_axi_inout1_ARVALID <= patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_ARVALID;
    m_axi_inout1_AWADDR <= ap_const_lv64_0;
    m_axi_inout1_AWBURST <= ap_const_lv2_0;
    m_axi_inout1_AWCACHE <= ap_const_lv4_0;
    m_axi_inout1_AWID <= ap_const_lv1_0;
    m_axi_inout1_AWLEN <= ap_const_lv32_0;
    m_axi_inout1_AWLOCK <= ap_const_lv2_0;
    m_axi_inout1_AWPROT <= ap_const_lv3_0;
    m_axi_inout1_AWQOS <= ap_const_lv4_0;
    m_axi_inout1_AWREGION <= ap_const_lv4_0;
    m_axi_inout1_AWSIZE <= ap_const_lv3_0;
    m_axi_inout1_AWUSER <= ap_const_lv1_0;
    m_axi_inout1_AWVALID <= ap_const_logic_0;
    m_axi_inout1_BREADY <= ap_const_logic_0;
    m_axi_inout1_RREADY <= patch_embed_accumulate_16u_128u_8u_U0_m_axi_inout1_RREADY;
    m_axi_inout1_WDATA <= ap_const_lv256_lc_1;
    m_axi_inout1_WID <= ap_const_lv1_0;
    m_axi_inout1_WLAST <= ap_const_logic_0;
    m_axi_inout1_WSTRB <= ap_const_lv32_0;
    m_axi_inout1_WUSER <= ap_const_lv1_0;
    m_axi_inout1_WVALID <= ap_const_logic_0;
    m_axi_inout2_ARADDR <= ap_const_lv64_0;
    m_axi_inout2_ARBURST <= ap_const_lv2_0;
    m_axi_inout2_ARCACHE <= ap_const_lv4_0;
    m_axi_inout2_ARID <= ap_const_lv1_0;
    m_axi_inout2_ARLEN <= ap_const_lv32_0;
    m_axi_inout2_ARLOCK <= ap_const_lv2_0;
    m_axi_inout2_ARPROT <= ap_const_lv3_0;
    m_axi_inout2_ARQOS <= ap_const_lv4_0;
    m_axi_inout2_ARREGION <= ap_const_lv4_0;
    m_axi_inout2_ARSIZE <= ap_const_lv3_0;
    m_axi_inout2_ARUSER <= ap_const_lv1_0;
    m_axi_inout2_ARVALID <= ap_const_logic_0;
    m_axi_inout2_AWADDR <= patch_embed_output_U0_m_axi_inout2_AWADDR;
    m_axi_inout2_AWBURST <= patch_embed_output_U0_m_axi_inout2_AWBURST;
    m_axi_inout2_AWCACHE <= patch_embed_output_U0_m_axi_inout2_AWCACHE;
    m_axi_inout2_AWID <= patch_embed_output_U0_m_axi_inout2_AWID;
    m_axi_inout2_AWLEN <= patch_embed_output_U0_m_axi_inout2_AWLEN;
    m_axi_inout2_AWLOCK <= patch_embed_output_U0_m_axi_inout2_AWLOCK;
    m_axi_inout2_AWPROT <= patch_embed_output_U0_m_axi_inout2_AWPROT;
    m_axi_inout2_AWQOS <= patch_embed_output_U0_m_axi_inout2_AWQOS;
    m_axi_inout2_AWREGION <= patch_embed_output_U0_m_axi_inout2_AWREGION;
    m_axi_inout2_AWSIZE <= patch_embed_output_U0_m_axi_inout2_AWSIZE;
    m_axi_inout2_AWUSER <= patch_embed_output_U0_m_axi_inout2_AWUSER;
    m_axi_inout2_AWVALID <= patch_embed_output_U0_m_axi_inout2_AWVALID;
    m_axi_inout2_BREADY <= patch_embed_output_U0_m_axi_inout2_BREADY;
    m_axi_inout2_RREADY <= ap_const_logic_0;
    m_axi_inout2_WDATA <= patch_embed_output_U0_m_axi_inout2_WDATA;
    m_axi_inout2_WID <= patch_embed_output_U0_m_axi_inout2_WID;
    m_axi_inout2_WLAST <= patch_embed_output_U0_m_axi_inout2_WLAST;
    m_axi_inout2_WSTRB <= patch_embed_output_U0_m_axi_inout2_WSTRB;
    m_axi_inout2_WUSER <= patch_embed_output_U0_m_axi_inout2_WUSER;
    m_axi_inout2_WVALID <= patch_embed_output_U0_m_axi_inout2_WVALID;
    m_axi_weights_ARADDR <= patch_embed_output_U0_m_axi_weights_ARADDR;
    m_axi_weights_ARBURST <= patch_embed_output_U0_m_axi_weights_ARBURST;
    m_axi_weights_ARCACHE <= patch_embed_output_U0_m_axi_weights_ARCACHE;
    m_axi_weights_ARID <= patch_embed_output_U0_m_axi_weights_ARID;
    m_axi_weights_ARLEN <= patch_embed_output_U0_m_axi_weights_ARLEN;
    m_axi_weights_ARLOCK <= patch_embed_output_U0_m_axi_weights_ARLOCK;
    m_axi_weights_ARPROT <= patch_embed_output_U0_m_axi_weights_ARPROT;
    m_axi_weights_ARQOS <= patch_embed_output_U0_m_axi_weights_ARQOS;
    m_axi_weights_ARREGION <= patch_embed_output_U0_m_axi_weights_ARREGION;
    m_axi_weights_ARSIZE <= patch_embed_output_U0_m_axi_weights_ARSIZE;
    m_axi_weights_ARUSER <= patch_embed_output_U0_m_axi_weights_ARUSER;
    m_axi_weights_ARVALID <= patch_embed_output_U0_m_axi_weights_ARVALID;
    m_axi_weights_AWADDR <= ap_const_lv64_0;
    m_axi_weights_AWBURST <= ap_const_lv2_0;
    m_axi_weights_AWCACHE <= ap_const_lv4_0;
    m_axi_weights_AWID <= ap_const_lv1_0;
    m_axi_weights_AWLEN <= ap_const_lv32_0;
    m_axi_weights_AWLOCK <= ap_const_lv2_0;
    m_axi_weights_AWPROT <= ap_const_lv3_0;
    m_axi_weights_AWQOS <= ap_const_lv4_0;
    m_axi_weights_AWREGION <= ap_const_lv4_0;
    m_axi_weights_AWSIZE <= ap_const_lv3_0;
    m_axi_weights_AWUSER <= ap_const_lv1_0;
    m_axi_weights_AWVALID <= ap_const_logic_0;
    m_axi_weights_BREADY <= ap_const_logic_0;
    m_axi_weights_RREADY <= patch_embed_output_U0_m_axi_weights_RREADY;
    m_axi_weights_WDATA <= ap_const_lv256_lc_1;
    m_axi_weights_WID <= ap_const_lv1_0;
    m_axi_weights_WLAST <= ap_const_logic_0;
    m_axi_weights_WSTRB <= ap_const_lv32_0;
    m_axi_weights_WUSER <= ap_const_lv1_0;
    m_axi_weights_WVALID <= ap_const_logic_0;
    patch_embed_accumulate_16u_128u_8u_U0_ap_continue <= patch_embed_accumulate_16u_128u_8u_U0_patches31_full_n;
    patch_embed_accumulate_16u_128u_8u_U0_ap_start <= ((ap_sync_reg_patch_embed_accumulate_16u_128u_8u_U0_ap_ready xor ap_const_logic_1) and ap_start);
    patch_embed_accumulate_16u_128u_8u_U0_patches31_full_n <= patches31_i_full_n;
    
    patch_embed_accumulate_16u_128u_8u_U0_y_block_proc : process(y_block)
    variable vlo_cpy : STD_LOGIC_VECTOR(4+4 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(4+4 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(4 - 1 downto 0);
    variable patch_embed_accumulate_16u_128u_8u_U0_y_block_i : integer;
    variable section : STD_LOGIC_VECTOR(4 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(4 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(4 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(2 - 1 downto 0) := ap_const_lv4_0(2 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(2 - 1 downto 0) := ap_const_lv4_3(2 - 1 downto 0);
        v0_cpy := y_block;
        if (vlo_cpy(2 - 1 downto 0) > vhi_cpy(2 - 1 downto 0)) then
            vhi_cpy(2-1 downto 0) := std_logic_vector(4-1-unsigned(ap_const_lv4_3(2-1 downto 0)));
            vlo_cpy(2-1 downto 0) := std_logic_vector(4-1-unsigned(ap_const_lv4_0(2-1 downto 0)));
            for patch_embed_accumulate_16u_128u_8u_U0_y_block_i in 0 to 4-1 loop
                v0_cpy(patch_embed_accumulate_16u_128u_8u_U0_y_block_i) := y_block(4-1-patch_embed_accumulate_16u_128u_8u_U0_y_block_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(2-1 downto 0)))));

        section := (others=>'0');
        section(2-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(2-1 downto 0)) - unsigned(vlo_cpy(2-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(4-1 downto 0)))));
        res_mask := res_mask(4-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        patch_embed_accumulate_16u_128u_8u_U0_y_block <= resvalue(3-1 downto 0);
    end process;

    patch_embed_bias_address0 <= patch_embed_accumulate_16u_128u_8u_U0_patch_embed_bias_address0;
    patch_embed_bias_address1 <= ap_const_lv5_0;
    patch_embed_bias_ce0 <= patch_embed_accumulate_16u_128u_8u_U0_patch_embed_bias_ce0;
    patch_embed_bias_ce1 <= ap_const_logic_0;
    patch_embed_bias_d0 <= ap_const_lv128_lc_1;
    patch_embed_bias_d1 <= ap_const_lv128_lc_1;
    patch_embed_bias_we0 <= ap_const_logic_0;
    patch_embed_bias_we1 <= ap_const_logic_0;
    patch_embed_output_U0_ap_continue <= ap_continue;
    patch_embed_output_U0_ap_start <= (patches31_t_empty_n and (ap_sync_reg_patch_embed_output_U0_ap_ready xor ap_const_logic_1) and ap_start);
    
    patch_embed_output_U0_y_block_proc : process(y_block)
    variable vlo_cpy : STD_LOGIC_VECTOR(4+4 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(4+4 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(4 - 1 downto 0);
    variable patch_embed_output_U0_y_block_i : integer;
    variable section : STD_LOGIC_VECTOR(4 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(4 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(4 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(2 - 1 downto 0) := ap_const_lv4_0(2 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(2 - 1 downto 0) := ap_const_lv4_3(2 - 1 downto 0);
        v0_cpy := y_block;
        if (vlo_cpy(2 - 1 downto 0) > vhi_cpy(2 - 1 downto 0)) then
            vhi_cpy(2-1 downto 0) := std_logic_vector(4-1-unsigned(ap_const_lv4_3(2-1 downto 0)));
            vlo_cpy(2-1 downto 0) := std_logic_vector(4-1-unsigned(ap_const_lv4_0(2-1 downto 0)));
            for patch_embed_output_U0_y_block_i in 0 to 4-1 loop
                v0_cpy(patch_embed_output_U0_y_block_i) := y_block(4-1-patch_embed_output_U0_y_block_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(2-1 downto 0)))));

        section := (others=>'0');
        section(2-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(2-1 downto 0)) - unsigned(vlo_cpy(2-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(4-1 downto 0)))));
        res_mask := res_mask(4-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        patch_embed_output_U0_y_block <= resvalue(3-1 downto 0);
    end process;

    patch_embed_weights_address0 <= patch_embed_accumulate_16u_128u_8u_U0_patch_embed_weights_address0;
    patch_embed_weights_address1 <= ap_const_lv11_0;
    patch_embed_weights_ce0 <= patch_embed_accumulate_16u_128u_8u_U0_patch_embed_weights_ce0;
    patch_embed_weights_ce1 <= ap_const_logic_0;
    patch_embed_weights_d0 <= ap_const_lv2048_lc_1;
    patch_embed_weights_d1 <= ap_const_lv2048_lc_1;
    patch_embed_weights_we0 <= ap_const_logic_0;
    patch_embed_weights_we1 <= ap_const_logic_0;
end behav;
