{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560307575685 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560307575686 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 23:46:15 2019 " "Processing started: Tue Jun 11 23:46:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560307575686 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307575686 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Jogo -c Jogo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Jogo -c Jogo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307575686 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560307576051 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560307576051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decod7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Decod7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decod7seg-decod " "Found design unit 1: Decod7seg-decod" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307593319 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decod7seg " "Found entity 1: Decod7seg" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307593319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Topo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Topo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Topo-tp " "Found design unit 1: Topo-tp" {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307593320 ""} { "Info" "ISGN_ENTITY_NAME" "1 Topo " "Found entity 1: Topo" {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307593320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ButtonSync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ButtonSync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ButtonSync-ButtonSyncImpl " "Found design unit 1: ButtonSync-ButtonSyncImpl" {  } { { "ButtonSync.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/ButtonSync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307593321 ""} { "Info" "ISGN_ENTITY_NAME" "1 ButtonSync " "Found entity 1: ButtonSync" {  } { { "ButtonSync.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/ButtonSync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307593321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-path " "Found design unit 1: Datapath-path" {  } { { "Datapath.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307593322 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307593322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FSM_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_clock-topo_beh " "Found design unit 1: FSM_clock-topo_beh" {  } { { "FSM_clock.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/FSM_clock.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307593322 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_clock " "Found entity 1: FSM_clock" {  } { { "FSM_clock.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/FSM_clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307593322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controle-control " "Found design unit 1: Controle-control" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307593323 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307593323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Led-led " "Found design unit 1: Led-led" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307593324 ""} { "Info" "ISGN_ENTITY_NAME" "1 Led " "Found entity 1: Led" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307593324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecodBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DecodBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodBCD-decodB " "Found design unit 1: DecodBCD-decodB" {  } { { "DecodBCD.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307593325 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecodBCD " "Found entity 1: DecodBCD" {  } { { "DecodBCD.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307593325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sequencer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Sequencer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sequencer-seq " "Found design unit 1: Sequencer-seq" {  } { { "Sequencer.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Sequencer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307593325 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sequencer " "Found entity 1: Sequencer" {  } { { "Sequencer.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Sequencer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307593325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter_round.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Counter_round.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_round-countR " "Found design unit 1: Counter_round-countR" {  } { { "Counter_round.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Counter_round.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307593326 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_round " "Found entity 1: Counter_round" {  } { { "Counter_round.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Counter_round.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307593326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Counter_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_time-countT " "Found design unit 1: Counter_time-countT" {  } { { "Counter_time.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Counter_time.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307593326 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_time " "Found entity 1: Counter_time" {  } { { "Counter_time.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Counter_time.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307593326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593326 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Counter_point0.vhd " "Can't analyze file -- file Counter_point0.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1560307593327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter_point.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Counter_point.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_point-countP " "Found design unit 1: Counter_point-countP" {  } { { "Counter_point.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Counter_point.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307593328 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_point " "Found entity 1: Counter_point" {  } { { "Counter_point.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Counter_point.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307593328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593328 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Topo " "Elaborating entity \"Topo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560307593410 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bt3 Topo.vhd(26) " "Verilog HDL or VHDL warning at Topo.vhd(26): object \"bt3\" assigned a value but never read" {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560307593411 "|Topo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonSync ButtonSync:BT " "Elaborating entity \"ButtonSync\" for hierarchy \"ButtonSync:BT\"" {  } { { "Topo.vhd" "BT" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560307593412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:CONTROL " "Elaborating entity \"Controle\" for hierarchy \"Controle:CONTROL\"" {  } { { "Topo.vhd" "CONTROL" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560307593414 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop Controle.vhd(77) " "VHDL Process Statement warning at Controle.vhd(77): signal \"Stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560307593415 "|Topo|Controle:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "end_time Controle.vhd(77) " "VHDL Process Statement warning at Controle.vhd(77): signal \"end_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560307593415 "|Topo|Controle:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "end_time Controle.vhd(79) " "VHDL Process Statement warning at Controle.vhd(79): signal \"end_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560307593415 "|Topo|Controle:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "overflow Controle.vhd(92) " "VHDL Process Statement warning at Controle.vhd(92): signal \"overflow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560307593415 "|Topo|Controle:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "end_game Controle.vhd(92) " "VHDL Process Statement warning at Controle.vhd(92): signal \"end_game\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560307593415 "|Topo|Controle:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "win0 Controle.vhd(92) " "VHDL Process Statement warning at Controle.vhd(92): signal \"win0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560307593415 "|Topo|Controle:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "win1 Controle.vhd(92) " "VHDL Process Statement warning at Controle.vhd(92): signal \"win1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560307593415 "|Topo|Controle:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "overflow Controle.vhd(94) " "VHDL Process Statement warning at Controle.vhd(94): signal \"overflow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560307593415 "|Topo|Controle:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "end_game Controle.vhd(94) " "VHDL Process Statement warning at Controle.vhd(94): signal \"end_game\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560307593415 "|Topo|Controle:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "win0 Controle.vhd(94) " "VHDL Process Statement warning at Controle.vhd(94): signal \"win0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560307593415 "|Topo|Controle:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "win1 Controle.vhd(94) " "VHDL Process Statement warning at Controle.vhd(94): signal \"win1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560307593415 "|Topo|Controle:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ProximoEstado Controle.vhd(39) " "VHDL Process Statement warning at Controle.vhd(39): inferring latch(es) for signal or variable \"ProximoEstado\", which holds its previous value in one or more paths through the process" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1560307593415 "|Topo|Controle:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ProximoEstado.Wait_C Controle.vhd(39) " "Inferred latch for \"ProximoEstado.Wait_C\" at Controle.vhd(39)" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593415 "|Topo|Controle:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ProximoEstado.Next_Round Controle.vhd(39) " "Inferred latch for \"ProximoEstado.Next_Round\" at Controle.vhd(39)" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593416 "|Topo|Controle:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ProximoEstado.Result Controle.vhd(39) " "Inferred latch for \"ProximoEstado.Result\" at Controle.vhd(39)" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593416 "|Topo|Controle:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ProximoEstado.Check Controle.vhd(39) " "Inferred latch for \"ProximoEstado.Check\" at Controle.vhd(39)" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593416 "|Topo|Controle:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ProximoEstado.Play Controle.vhd(39) " "Inferred latch for \"ProximoEstado.Play\" at Controle.vhd(39)" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593416 "|Topo|Controle:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ProximoEstado.Setup Controle.vhd(39) " "Inferred latch for \"ProximoEstado.Setup\" at Controle.vhd(39)" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593416 "|Topo|Controle:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ProximoEstado.Start Controle.vhd(39) " "Inferred latch for \"ProximoEstado.Start\" at Controle.vhd(39)" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593416 "|Topo|Controle:CONTROL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:DTPATH " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:DTPATH\"" {  } { { "Topo.vhd" "DTPATH" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560307593417 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "User Datapath.vhd(39) " "Verilog HDL or VHDL warning at Datapath.vhd(39): object \"User\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560307593419 "|Topo|Datapath:DTPATH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLKHZ Datapath.vhd(139) " "Inferred latch for \"CLKHZ\" at Datapath.vhd(139)" {  } { { "Datapath.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593419 "|Topo|Datapath:DTPATH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_clock Datapath:DTPATH\|FSM_clock:C1 " "Elaborating entity \"FSM_clock\" for hierarchy \"Datapath:DTPATH\|FSM_clock:C1\"" {  } { { "Datapath.vhd" "C1" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560307593420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sequencer Datapath:DTPATH\|Sequencer:S1 " "Elaborating entity \"Sequencer\" for hierarchy \"Datapath:DTPATH\|Sequencer:S1\"" {  } { { "Datapath.vhd" "S1" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560307593423 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox\[0\] Sequencer.vhd(36) " "Inferred latch for \"prox\[0\]\" at Sequencer.vhd(36)" {  } { { "Sequencer.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Sequencer.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593423 "|Topo|Datapath:DTPATH|Sequencer:S1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox\[1\] Sequencer.vhd(36) " "Inferred latch for \"prox\[1\]\" at Sequencer.vhd(36)" {  } { { "Sequencer.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Sequencer.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593423 "|Topo|Datapath:DTPATH|Sequencer:S1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox\[2\] Sequencer.vhd(36) " "Inferred latch for \"prox\[2\]\" at Sequencer.vhd(36)" {  } { { "Sequencer.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Sequencer.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593423 "|Topo|Datapath:DTPATH|Sequencer:S1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox\[3\] Sequencer.vhd(36) " "Inferred latch for \"prox\[3\]\" at Sequencer.vhd(36)" {  } { { "Sequencer.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Sequencer.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593423 "|Topo|Datapath:DTPATH|Sequencer:S1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_round Datapath:DTPATH\|Counter_round:CR1 " "Elaborating entity \"Counter_round\" for hierarchy \"Datapath:DTPATH\|Counter_round:CR1\"" {  } { { "Datapath.vhd" "CR1" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560307593424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_time Datapath:DTPATH\|Counter_time:CT1 " "Elaborating entity \"Counter_time\" for hierarchy \"Datapath:DTPATH\|Counter_time:CT1\"" {  } { { "Datapath.vhd" "CT1" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560307593425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_point Datapath:DTPATH\|Counter_point:CP0 " "Elaborating entity \"Counter_point\" for hierarchy \"Datapath:DTPATH\|Counter_point:CP0\"" {  } { { "Datapath.vhd" "CP0" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560307593426 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HexSeq Counter_point.vhd(27) " "VHDL Process Statement warning at Counter_point.vhd(27): signal \"HexSeq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter_point.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Counter_point.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560307593426 "|Topo|Datapath:DTPATH|Counter_point:CP0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Led Datapath:DTPATH\|Led:L1 " "Elaborating entity \"Led\" for hierarchy \"Datapath:DTPATH\|Led:L1\"" {  } { { "Datapath.vhd" "L1" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560307593428 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] Led.vhd(74) " "Inferred latch for \"HEX4\[0\]\" at Led.vhd(74)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593433 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] Led.vhd(74) " "Inferred latch for \"HEX4\[1\]\" at Led.vhd(74)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593433 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] Led.vhd(74) " "Inferred latch for \"HEX4\[2\]\" at Led.vhd(74)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593433 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] Led.vhd(74) " "Inferred latch for \"HEX4\[3\]\" at Led.vhd(74)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593433 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] Led.vhd(74) " "Inferred latch for \"HEX4\[4\]\" at Led.vhd(74)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593433 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] Led.vhd(74) " "Inferred latch for \"HEX4\[5\]\" at Led.vhd(74)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593433 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] Led.vhd(74) " "Inferred latch for \"HEX4\[6\]\" at Led.vhd(74)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593433 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] Led.vhd(69) " "Inferred latch for \"HEX5\[0\]\" at Led.vhd(69)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593434 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] Led.vhd(69) " "Inferred latch for \"HEX5\[1\]\" at Led.vhd(69)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593434 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] Led.vhd(69) " "Inferred latch for \"HEX5\[2\]\" at Led.vhd(69)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593434 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] Led.vhd(69) " "Inferred latch for \"HEX5\[3\]\" at Led.vhd(69)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593434 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] Led.vhd(69) " "Inferred latch for \"HEX5\[4\]\" at Led.vhd(69)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593434 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] Led.vhd(69) " "Inferred latch for \"HEX5\[5\]\" at Led.vhd(69)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593434 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] Led.vhd(69) " "Inferred latch for \"HEX5\[6\]\" at Led.vhd(69)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593434 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodBCD Datapath:DTPATH\|Led:L1\|DecodBCD:U1BCD " "Elaborating entity \"DecodBCD\" for hierarchy \"Datapath:DTPATH\|Led:L1\|DecodBCD:U1BCD\"" {  } { { "Led.vhd" "U1BCD" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560307593441 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaMS\[0\] DecodBCD.vhd(52) " "Inferred latch for \"saidaMS\[0\]\" at DecodBCD.vhd(52)" {  } { { "DecodBCD.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593447 "|Topo|Datapath:DTPATH|Led:L1|DecodBCD:U1BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaMS\[1\] DecodBCD.vhd(52) " "Inferred latch for \"saidaMS\[1\]\" at DecodBCD.vhd(52)" {  } { { "DecodBCD.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593448 "|Topo|Datapath:DTPATH|Led:L1|DecodBCD:U1BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaMS\[2\] DecodBCD.vhd(52) " "Inferred latch for \"saidaMS\[2\]\" at DecodBCD.vhd(52)" {  } { { "DecodBCD.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593448 "|Topo|Datapath:DTPATH|Led:L1|DecodBCD:U1BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaMS\[3\] DecodBCD.vhd(52) " "Inferred latch for \"saidaMS\[3\]\" at DecodBCD.vhd(52)" {  } { { "DecodBCD.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593448 "|Topo|Datapath:DTPATH|Led:L1|DecodBCD:U1BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLS\[0\] DecodBCD.vhd(16) " "Inferred latch for \"saidaLS\[0\]\" at DecodBCD.vhd(16)" {  } { { "DecodBCD.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593449 "|Topo|Datapath:DTPATH|Led:L1|DecodBCD:U1BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLS\[1\] DecodBCD.vhd(16) " "Inferred latch for \"saidaLS\[1\]\" at DecodBCD.vhd(16)" {  } { { "DecodBCD.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593449 "|Topo|Datapath:DTPATH|Led:L1|DecodBCD:U1BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLS\[2\] DecodBCD.vhd(16) " "Inferred latch for \"saidaLS\[2\]\" at DecodBCD.vhd(16)" {  } { { "DecodBCD.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593449 "|Topo|Datapath:DTPATH|Led:L1|DecodBCD:U1BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLS\[3\] DecodBCD.vhd(16) " "Inferred latch for \"saidaLS\[3\]\" at DecodBCD.vhd(16)" {  } { { "DecodBCD.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593450 "|Topo|Datapath:DTPATH|Led:L1|DecodBCD:U1BCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decod7seg Datapath:DTPATH\|Led:L1\|Decod7seg:H1 " "Elaborating entity \"Decod7seg\" for hierarchy \"Datapath:DTPATH\|Led:L1\|Decod7seg:H1\"" {  } { { "Led.vhd" "H1" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560307593460 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] Decod7seg.vhd(12) " "Inferred latch for \"saida\[0\]\" at Decod7seg.vhd(12)" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593462 "|Topo|Datapath:DTPATH|Led:L1|Decod7seg:H1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] Decod7seg.vhd(12) " "Inferred latch for \"saida\[1\]\" at Decod7seg.vhd(12)" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593462 "|Topo|Datapath:DTPATH|Led:L1|Decod7seg:H1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] Decod7seg.vhd(12) " "Inferred latch for \"saida\[2\]\" at Decod7seg.vhd(12)" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593462 "|Topo|Datapath:DTPATH|Led:L1|Decod7seg:H1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] Decod7seg.vhd(12) " "Inferred latch for \"saida\[3\]\" at Decod7seg.vhd(12)" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593462 "|Topo|Datapath:DTPATH|Led:L1|Decod7seg:H1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] Decod7seg.vhd(12) " "Inferred latch for \"saida\[4\]\" at Decod7seg.vhd(12)" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593463 "|Topo|Datapath:DTPATH|Led:L1|Decod7seg:H1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] Decod7seg.vhd(12) " "Inferred latch for \"saida\[5\]\" at Decod7seg.vhd(12)" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593463 "|Topo|Datapath:DTPATH|Led:L1|Decod7seg:H1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] Decod7seg.vhd(12) " "Inferred latch for \"saida\[6\]\" at Decod7seg.vhd(12)" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307593463 "|Topo|Datapath:DTPATH|Led:L1|Decod7seg:H1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:W1\|saida\[3\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:W1\|saida\[3\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:U2L2\|saida\[5\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:U2L2\|saida\[5\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:U2L2\|saida\[6\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:U2L2\|saida\[6\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:U1L2\|saida\[5\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:U1L2\|saida\[5\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:U1L2\|saida\[6\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:U1L2\|saida\[6\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:U2L2\|saida\[2\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:U2L2\|saida\[2\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:U2L2\|saida\[3\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:U2L2\|saida\[3\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:U2L2\|saida\[4\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:U2L2\|saida\[4\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:U2L1\|saida\[3\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:U2L1\|saida\[3\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:U2L1\|saida\[5\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:U2L1\|saida\[5\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:U2L1\|saida\[6\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:U2L1\|saida\[6\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:U1L2\|saida\[2\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:U1L2\|saida\[2\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:U1L2\|saida\[3\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:U1L2\|saida\[3\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:U1L2\|saida\[4\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:U1L2\|saida\[4\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:U1L1\|saida\[3\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:U1L1\|saida\[3\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:U1L1\|saida\[5\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:U1L1\|saida\[5\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:U1L1\|saida\[6\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:U1L1\|saida\[6\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:U2L2\|saida\[0\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:U2L2\|saida\[0\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:U2L2\|saida\[1\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:U2L2\|saida\[1\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:U2L1\|saida\[0\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:U2L1\|saida\[0\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:U2L1\|saida\[1\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:U2L1\|saida\[1\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:U2L1\|saida\[2\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:U2L1\|saida\[2\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:U2L1\|saida\[4\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:U2L1\|saida\[4\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:U1L2\|saida\[0\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:U1L2\|saida\[0\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:U1L2\|saida\[1\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:U1L2\|saida\[1\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:U1L1\|saida\[0\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:U1L1\|saida\[0\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:U1L1\|saida\[1\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:U1L1\|saida\[1\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:U1L1\|saida\[2\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:U1L1\|saida\[2\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:U1L1\|saida\[4\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:U1L1\|saida\[4\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:W1\|saida\[0\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:W1\|saida\[0\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:W1\|saida\[5\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:W1\|saida\[5\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:W1\|saida\[6\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:W1\|saida\[6\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:W1\|saida\[2\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:W1\|saida\[2\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:W1\|saida\[4\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:W1\|saida\[4\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:DTPATH\|CLKHZ " "LATCH primitive \"Datapath:DTPATH\|CLKHZ\" is permanently enabled" {  } { { "Datapath.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1560307593970 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Datapath:DTPATH\|CLKHZ~0 " "Found clock multiplexer Datapath:DTPATH\|CLKHZ~0" {  } { { "Datapath.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 37 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560307593975 "|Topo|Datapath:DTPATH|CLKHZ~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Datapath:DTPATH\|CLKHZ~1 " "Found clock multiplexer Datapath:DTPATH\|CLKHZ~1" {  } { { "Datapath.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 37 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560307593975 "|Topo|Datapath:DTPATH|CLKHZ~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Datapath:DTPATH\|CLKHZ~2 " "Found clock multiplexer Datapath:DTPATH\|CLKHZ~2" {  } { { "Datapath.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 37 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560307593975 "|Topo|Datapath:DTPATH|CLKHZ~2"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1560307593975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DTPATH\|Led:L1\|HEX5\[3\] " "Latch Datapath:DTPATH\|Led:L1\|HEX5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE SW\[1\] " "Ports ENA and PRE on the latch are fed by the same signal SW\[1\]" {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560307594397 ""}  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560307594397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DTPATH\|Led:L1\|HEX5\[4\] " "Latch Datapath:DTPATH\|Led:L1\|HEX5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE SW\[1\] " "Ports ENA and PRE on the latch are fed by the same signal SW\[1\]" {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560307594397 ""}  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560307594397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DTPATH\|Led:L1\|HEX5\[5\] " "Latch Datapath:DTPATH\|Led:L1\|HEX5\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE SW\[1\] " "Ports ENA and PRE on the latch are fed by the same signal SW\[1\]" {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560307594397 ""}  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560307594397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DTPATH\|Led:L1\|HEX4\[2\] " "Latch Datapath:DTPATH\|Led:L1\|HEX4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE SW\[1\] " "Ports ENA and PRE on the latch are fed by the same signal SW\[1\]" {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560307594397 ""}  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560307594397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:DTPATH\|Led:L1\|HEX4\[4\] " "Latch Datapath:DTPATH\|Led:L1\|HEX4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE SW\[1\] " "Ports ENA and PRE on the latch are fed by the same signal SW\[1\]" {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560307594398 ""}  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560307594398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controle:CONTROL\|ProximoEstado.Result_228 " "Latch Controle:CONTROL\|ProximoEstado.Result_228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:CONTROL\|EstadoAtual.Play " "Ports D and ENA on the latch are fed by the same signal Controle:CONTROL\|EstadoAtual.Play" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560307594398 ""}  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560307594398 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560307594486 "|Topo|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560307594486 "|Topo|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560307594486 "|Topo|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560307594486 "|Topo|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560307594486 "|Topo|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560307594486 "|Topo|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560307594486 "|Topo|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560307594486 "|Topo|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560307594486 "|Topo|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560307594486 "|Topo|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560307594486 "|Topo|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560307594486 "|Topo|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560307594486 "|Topo|HEX0[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1560307594486 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1560307594622 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1560307594953 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560307595130 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560307595130 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560307595209 "|Topo|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1560307595209 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "263 " "Implemented 263 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560307595210 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560307595210 ""} { "Info" "ICUT_CUT_TM_LCELLS" "204 " "Implemented 204 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1560307595210 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560307595210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1013 " "Peak virtual memory: 1013 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560307595222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 23:46:35 2019 " "Processing ended: Tue Jun 11 23:46:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560307595222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560307595222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560307595222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307595222 ""}
