// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VTestHarness__Syms.h"


void VTestHarness::traceInitThis__693(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+24525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul_io_fromPreMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+24526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul_io_fromPreMul_isInfA", false,-1);
        vcdp->declBit(c+24527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul_io_fromPreMul_isZeroA", false,-1);
        vcdp->declBit(c+24528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul_io_fromPreMul_isInfB", false,-1);
        vcdp->declBit(c+24529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul_io_fromPreMul_isZeroB", false,-1);
        vcdp->declBit(c+24530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul_io_fromPreMul_signProd", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul_io_fromPreMul_isNaNC", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul_io_fromPreMul_isInfC", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul_io_fromPreMul_isZeroC", false,-1);
        vcdp->declBus(c+24531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul_io_fromPreMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+24532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul_io_fromPreMul_doSubMags", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul_io_fromPreMul_CIsDominant", false,-1);
        vcdp->declBus(c+24533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul_io_fromPreMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+24534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul_io_fromPreMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+24535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul_io_fromPreMul_bit0AlignedSigC", false,-1);
        vcdp->declQuad(c+24536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul_io_mulAddResult", false,-1, 48,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul_io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+24538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul_io_invalidExc", false,-1);
        vcdp->declBit(c+24525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul_io_rawOut_isNaN", false,-1);
        vcdp->declBit(c+24539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul_io_rawOut_isInf", false,-1);
        vcdp->declBit(c+24540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul_io_rawOut_isZero", false,-1);
        vcdp->declBit(c+24541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul_io_rawOut_sign", false,-1);
        vcdp->declBus(c+24542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul_io_rawOut_sExp", false,-1, 9,0);
        vcdp->declBus(c+24543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul_io_rawOut_sig", false,-1, 26,0);
        vcdp->declBit(c+24538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN_io_invalidExc", false,-1);
        vcdp->declBit(c+24525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN_io_in_isNaN", false,-1);
        vcdp->declBit(c+24539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN_io_in_isInf", false,-1);
        vcdp->declBit(c+24540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+24541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+24542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN_io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+24543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN_io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN_io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+16061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN_io_out", false,-1, 32,0);
        vcdp->declBus(c+24544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN_io_exceptionFlags", false,-1, 4,0);
        vcdp->declQuad(c+16057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul io_a", false,-1, 32,0);
        vcdp->declQuad(c+16059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul io_b", false,-1, 32,0);
        vcdp->declBus(c+24520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul io_mulAddA", false,-1, 23,0);
        vcdp->declBus(c+24521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul io_mulAddB", false,-1, 23,0);
        vcdp->declQuad(c+24522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul io_mulAddC", false,-1, 47,0);
        vcdp->declBit(c+24524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul io_toPostMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+24525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul io_toPostMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+24526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul io_toPostMul_isInfA", false,-1);
        vcdp->declBit(c+24527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul io_toPostMul_isZeroA", false,-1);
        vcdp->declBit(c+24528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul io_toPostMul_isInfB", false,-1);
        vcdp->declBit(c+24529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul io_toPostMul_isZeroB", false,-1);
        vcdp->declBit(c+24530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul io_toPostMul_signProd", false,-1);
        vcdp->declBus(c+24531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul io_toPostMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+24532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul io_toPostMul_doSubMags", false,-1);
        vcdp->declBus(c+24533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul io_toPostMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+24534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul io_toPostMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+24535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul io_toPostMul_bit0AlignedSigC", false,-1);
        vcdp->declBus(c+24545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul rawA_exp", false,-1, 8,0);
        vcdp->declBit(c+24527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul rawA_isZero", false,-1);
        vcdp->declBit(c+24546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul rawA_isSpecial", false,-1);
        vcdp->declBit(c+24547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul rawA__isNaN", false,-1);
        vcdp->declBit(c+24548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul rawA__sign", false,-1);
        vcdp->declBus(c+24549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul rawA__sExp", false,-1, 9,0);
        vcdp->declBus(c+24550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul rawA__sig", false,-1, 24,0);
        vcdp->declBus(c+24551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul rawB_exp", false,-1, 8,0);
        vcdp->declBit(c+24529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul rawB_isZero", false,-1);
        vcdp->declBit(c+24552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul rawB_isSpecial", false,-1);
        vcdp->declBit(c+24553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul rawB__isNaN", false,-1);
        vcdp->declBit(c+24554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul rawB__sign", false,-1);
        vcdp->declBus(c+24555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul rawB__sExp", false,-1, 9,0);
        vcdp->declBus(c+24556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul rawB__sig", false,-1, 24,0);
        vcdp->declBus(c+70330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul rawC__sExp", false,-1, 9,0);
        vcdp->declBit(c+24557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul signProd", false,-1);
        vcdp->declBus(c+24558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul sExpAlignedProd", false,-1, 10,0);
        vcdp->declBus(c+24558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul sNatCAlignDist", false,-1, 10,0);
        vcdp->declBus(c+24559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul posNatCAlignDist", false,-1, 9,0);
        vcdp->declBit(c+24560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul isMinCAlign", false,-1);
        vcdp->declBus(c+24561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul CAlignDist", false,-1, 6,0);
        vcdp->declArray(c+24562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul mainAlignedSigC", false,-1, 77,0);
        vcdp->declArray(c+24565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul alignedSigC_hi", false,-1, 74,0);
        vcdp->declArray(c+24568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_preMul alignedSigC", false,-1, 75,0);
        vcdp->declBit(c+24524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul io_fromPreMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+24525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul io_fromPreMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+24526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul io_fromPreMul_isInfA", false,-1);
        vcdp->declBit(c+24527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul io_fromPreMul_isZeroA", false,-1);
        vcdp->declBit(c+24528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul io_fromPreMul_isInfB", false,-1);
        vcdp->declBit(c+24529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul io_fromPreMul_isZeroB", false,-1);
        vcdp->declBit(c+24530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul io_fromPreMul_signProd", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul io_fromPreMul_isNaNC", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul io_fromPreMul_isInfC", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul io_fromPreMul_isZeroC", false,-1);
        vcdp->declBus(c+24531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul io_fromPreMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+24532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul io_fromPreMul_doSubMags", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul io_fromPreMul_CIsDominant", false,-1);
        vcdp->declBus(c+24533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul io_fromPreMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+24534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul io_fromPreMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+24535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul io_fromPreMul_bit0AlignedSigC", false,-1);
        vcdp->declQuad(c+24536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul io_mulAddResult", false,-1, 48,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+24538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul io_invalidExc", false,-1);
        vcdp->declBit(c+24525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul io_rawOut_isNaN", false,-1);
        vcdp->declBit(c+24539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul io_rawOut_isInf", false,-1);
        vcdp->declBit(c+24540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul io_rawOut_isZero", false,-1);
        vcdp->declBit(c+24541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul io_rawOut_sign", false,-1);
        vcdp->declBus(c+24542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul io_rawOut_sExp", false,-1, 9,0);
        vcdp->declBus(c+24543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul io_rawOut_sig", false,-1, 26,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul roundingMode_min", false,-1);
    }
}

void VTestHarness::traceInitThis__694(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+24571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul CDom_sign", false,-1);
        vcdp->declArray(c+24572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul sigSum", false,-1, 74,0);
        vcdp->declBus(c+24575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul CDom_sExp", false,-1, 9,0);
        vcdp->declQuad(c+24576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul CDom_absSigSum", false,-1, 49,0);
        vcdp->declBit(c+24578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul CDom_absSigSumExtra", false,-1);
        vcdp->declBus(c+24579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul CDom_mainSig", false,-1, 28,0);
        vcdp->declBit(c+24580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_0", false,-1);
        vcdp->declBit(c+24581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_1", false,-1);
        vcdp->declBit(c+24582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_2", false,-1);
        vcdp->declBit(c+24583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_3", false,-1);
        vcdp->declBit(c+24584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_4", false,-1);
        vcdp->declBit(c+24585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_5", false,-1);
        vcdp->declBit(c+24586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_6", false,-1);
        vcdp->declBus(c+24587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_shift", false,-1, 8,0);
        vcdp->declBit(c+24588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra", false,-1);
        vcdp->declBus(c+24589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul CDom_sig", false,-1, 26,0);
        vcdp->declBit(c+24590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_signSigSum", false,-1);
        vcdp->declQuad(c+24591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_absSigSum", false,-1, 50,0);
        vcdp->declBit(c+24593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_0", false,-1);
        vcdp->declBit(c+24594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_1", false,-1);
        vcdp->declBit(c+24595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_2", false,-1);
        vcdp->declBit(c+24596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_3", false,-1);
        vcdp->declBit(c+24597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_4", false,-1);
        vcdp->declBit(c+24598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_5", false,-1);
        vcdp->declBit(c+24599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_6", false,-1);
        vcdp->declBit(c+24600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_7", false,-1);
        vcdp->declBit(c+24601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_8", false,-1);
        vcdp->declBit(c+24602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_9", false,-1);
        vcdp->declBit(c+24603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_10", false,-1);
        vcdp->declBit(c+24604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_11", false,-1);
        vcdp->declBit(c+24605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_12", false,-1);
        vcdp->declBit(c+24606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_13", false,-1);
        vcdp->declBit(c+24607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_14", false,-1);
        vcdp->declBit(c+24608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_15", false,-1);
        vcdp->declBit(c+24609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_16", false,-1);
        vcdp->declBit(c+24610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_17", false,-1);
        vcdp->declBit(c+24611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_18", false,-1);
        vcdp->declBit(c+24612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_19", false,-1);
        vcdp->declBit(c+24613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_20", false,-1);
        vcdp->declBit(c+24614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_21", false,-1);
        vcdp->declBit(c+24615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_22", false,-1);
        vcdp->declBit(c+24616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_23", false,-1);
        vcdp->declBit(c+24617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_24", false,-1);
        vcdp->declBit(c+24618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_25", false,-1);
        vcdp->declBus(c+24619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_lo_lo", false,-1, 5,0);
        vcdp->declBus(c+24620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_lo", false,-1, 12,0);
        vcdp->declBus(c+24621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_hi_lo", false,-1, 5,0);
        vcdp->declBus(c+24622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum", false,-1, 25,0);
        vcdp->declBus(c+24623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_normDistReduced2", false,-1, 4,0);
        vcdp->declBus(c+24624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_nearNormDist", false,-1, 5,0);
        vcdp->declBus(c+24625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_sExp", false,-1, 9,0);
        vcdp->declBus(c+24626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_mainSig", false,-1, 28,0);
        vcdp->declBit(c+24627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_0", false,-1);
        vcdp->declBit(c+24628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_1", false,-1);
        vcdp->declBit(c+24629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_2", false,-1);
        vcdp->declBit(c+24630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_3", false,-1);
        vcdp->declBit(c+24631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_4", false,-1);
        vcdp->declBit(c+24632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_5", false,-1);
        vcdp->declBit(c+24633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_6", false,-1);
        vcdp->declBus(c+24634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_shift", false,-1, 16,0);
        vcdp->declBit(c+24635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra", false,-1);
        vcdp->declBus(c+24543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_sig", false,-1, 26,0);
        vcdp->declBit(c+24636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_completeCancellation", false,-1);
        vcdp->declBit(c+24637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notCDom_sign", false,-1);
        vcdp->declBit(c+24539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notNaN_isInfProd", false,-1);
        vcdp->declBit(c+24539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notNaN_isInfOut", false,-1);
        vcdp->declBit(c+24638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 mulAddRecFNToRaw_postMul notNaN_addZeros", false,-1);
        vcdp->declBit(c+24538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN io_invalidExc", false,-1);
        vcdp->declBit(c+24525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN io_in_isNaN", false,-1);
        vcdp->declBit(c+24539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN io_in_isInf", false,-1);
        vcdp->declBit(c+24540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+24541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+24542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+24543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+16061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN io_out", false,-1, 32,0);
        vcdp->declBus(c+24544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+24538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN_io_invalidExc", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN_io_infiniteExc", false,-1);
        vcdp->declBit(c+24525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isNaN", false,-1);
        vcdp->declBit(c+24539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isInf", false,-1);
        vcdp->declBit(c+24540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+24541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+24542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+24543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN_io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+16061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN_io_out", false,-1, 32,0);
        vcdp->declBus(c+24544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN_io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+24538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN io_invalidExc", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN io_infiniteExc", false,-1);
        vcdp->declBit(c+24525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isNaN", false,-1);
        vcdp->declBit(c+24539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isInf", false,-1);
        vcdp->declBit(c+24540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+24541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+24542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+24543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+16061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN io_out", false,-1, 32,0);
        vcdp->declBus(c+24544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_near_even", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_min", false,-1);
    }
}

void VTestHarness::traceInitThis__695(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_max", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_near_maxMag", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_odd", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN roundMagUp", false,-1);
        vcdp->declBit(c+24639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN doShiftSigDown1", false,-1);
        vcdp->declBit(c+24640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb", false,-1);
        vcdp->declBus(c+24641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs", false,-1, 7,0);
        vcdp->declBit(c+24642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb_1", false,-1);
        vcdp->declBus(c+24643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs_1", false,-1, 6,0);
        vcdp->declBit(c+24644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb_2", false,-1);
        vcdp->declBus(c+24645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs_2", false,-1, 5,0);
        vcdp->declArray(c+24646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_shift", false,-1, 64,0);
        vcdp->declBus(c+24649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask", false,-1, 26,0);
        vcdp->declBus(c+24650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN shiftedRoundMask", false,-1, 26,0);
        vcdp->declBus(c+24651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN roundPosMask", false,-1, 26,0);
        vcdp->declBit(c+24652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN roundPosBit", false,-1);
        vcdp->declBit(c+24653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN anyRoundExtra", false,-1);
        vcdp->declBit(c+24654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN anyRound", false,-1);
        vcdp->declBit(c+24652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN roundIncr", false,-1);
        vcdp->declBus(c+24655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN roundedSig", false,-1, 25,0);
        vcdp->declBus(c+24656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN sRoundedExp", false,-1, 10,0);
        vcdp->declBus(c+24657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN common_expOut", false,-1, 8,0);
        vcdp->declBus(c+24658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN common_fractOut", false,-1, 22,0);
        vcdp->declBit(c+24659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN common_overflow", false,-1);
        vcdp->declBit(c+24660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN common_totalUnderflow", false,-1);
        vcdp->declBit(c+24661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_roundPosBit", false,-1);
        vcdp->declBit(c+24662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_anyRound", false,-1);
        vcdp->declBit(c+24661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_roundIncr", false,-1);
        vcdp->declBit(c+24663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN roundCarry", false,-1);
        vcdp->declBit(c+24664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN common_underflow", false,-1);
        vcdp->declBit(c+24665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN common_inexact", false,-1);
        vcdp->declBit(c+24666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN isNaNOut", false,-1);
        vcdp->declBit(c+24539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN notNaN_isSpecialInfOut", false,-1);
        vcdp->declBit(c+24667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN commonCase", false,-1);
        vcdp->declBit(c+24668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN overflow", false,-1);
        vcdp->declBit(c+24669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN underflow", false,-1);
        vcdp->declBit(c+24670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN inexact", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN overflow_roundMagUp", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN pegMinNonzeroMagOut", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN pegMaxFiniteMagOut", false,-1);
        vcdp->declBit(c+24671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN notNaN_isInfOut", false,-1);
        vcdp->declBit(c+24672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN signOut", false,-1);
        vcdp->declBus(c+24673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN expOut", false,-1, 8,0);
        vcdp->declBus(c+24674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN fractOut", false,-1, 22,0);
        vcdp->declBus(c+24675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN io_out_hi", false,-1, 9,0);
        vcdp->declBus(c+24676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags_lo", false,-1, 1,0);
        vcdp->declBus(c+24677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_14 roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags_hi", false,-1, 2,0);
        vcdp->declQuad(c+16061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 io_in", false,-1, 32,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 io_roundingMode", false,-1, 2,0);
        vcdp->declBus(c+16063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 io_out", false,-1, 31,0);
        vcdp->declBus(c+16064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 io_intExceptionFlags", false,-1, 2,0);
        vcdp->declBus(c+24678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 rawIn_exp", false,-1, 8,0);
        vcdp->declBit(c+24679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 rawIn_isZero", false,-1);
        vcdp->declBit(c+24680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 rawIn_isSpecial", false,-1);
        vcdp->declBit(c+24681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 rawIn__isNaN", false,-1);
        vcdp->declBit(c+24682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 rawIn__isInf", false,-1);
        vcdp->declBit(c+16234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 rawIn__sign", false,-1);
        vcdp->declBus(c+24683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 rawIn__sExp", false,-1, 9,0);
        vcdp->declBus(c+24684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 rawIn__sig", false,-1, 24,0);
        vcdp->declBit(c+24685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 magGeOne", false,-1);
        vcdp->declBus(c+24686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 posExp", false,-1, 7,0);
        vcdp->declBit(c+24687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 magJustBelowOne", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 roundingMode_near_even", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 roundingMode_min", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 roundingMode_max", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 roundingMode_near_maxMag", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 roundingMode_odd", false,-1);
        vcdp->declQuad(c+24688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 shiftedSig", false,-1, 54,0);
        vcdp->declQuad(c+24690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 alignedSig", false,-1, 33,0);
        vcdp->declBus(c+24692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 unroundedInt", false,-1, 31,0);
        vcdp->declBit(c+24693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 common_inexact", false,-1);
        vcdp->declBit(c+24694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 roundIncr_near_even", false,-1);
        vcdp->declBit(c+24695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 roundIncr_near_maxMag", false,-1);
        vcdp->declBit(c+24694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 roundIncr", false,-1);
        vcdp->declBus(c+24696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 complUnroundedInt", false,-1, 31,0);
        vcdp->declBus(c+24697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 roundedInt", false,-1, 31,0);
        vcdp->declBit(c+24698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 magGeOne_atOverflowEdge", false,-1);
        vcdp->declBit(c+24699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 roundCarryBut2", false,-1);
        vcdp->declBit(c+24700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 common_overflow", false,-1);
        vcdp->declBit(c+24701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 invalidExc", false,-1);
        vcdp->declBit(c+16233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 overflow", false,-1);
        vcdp->declBit(c+24702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 inexact", false,-1);
        vcdp->declBit(c+24703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 excSign", false,-1);
        vcdp->declBus(c+24704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 excOut", false,-1, 31,0);
        vcdp->declBus(c+24705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_14 io_intExceptionFlags_hi", false,-1, 1,0);
        vcdp->declBus(c+12782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_self_rec_in_to_rec_fn_15 io_in", false,-1, 31,0);
        vcdp->declQuad(c+16065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_self_rec_in_to_rec_fn_15 io_out", false,-1, 32,0);
        vcdp->declBit(c+24706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_self_rec_in_to_rec_fn_15 roundAnyRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+24707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_self_rec_in_to_rec_fn_15 roundAnyRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+24708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_self_rec_in_to_rec_fn_15 roundAnyRawFNToRecFN_io_in_sExp", false,-1, 7,0);
        vcdp->declQuad(c+24709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_self_rec_in_to_rec_fn_15 roundAnyRawFNToRecFN_io_in_sig", false,-1, 32,0);
        vcdp->declQuad(c+16065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_self_rec_in_to_rec_fn_15 roundAnyRawFNToRecFN_io_out", false,-1, 32,0);
        vcdp->declBit(c+24707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_self_rec_in_to_rec_fn_15 intAsRawFloat_sign", false,-1);
        vcdp->declBus(c+24711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_self_rec_in_to_rec_fn_15 intAsRawFloat_absIn", false,-1, 31,0);
        vcdp->declBus(c+24711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_self_rec_in_to_rec_fn_15 intAsRawFloat_extAbsIn", false,-1, 31,0);
        vcdp->declBus(c+24712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_self_rec_in_to_rec_fn_15 intAsRawFloat_adjustedNormDist", false,-1, 4,0);
        vcdp->declBus(c+24713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_self_rec_in_to_rec_fn_15 intAsRawFloat_sig", false,-1, 31,0);
        vcdp->declBit(c+24706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_self_rec_in_to_rec_fn_15 roundAnyRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+24707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_self_rec_in_to_rec_fn_15 roundAnyRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+24708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_self_rec_in_to_rec_fn_15 roundAnyRawFNToRecFN io_in_sExp", false,-1, 7,0);
        vcdp->declQuad(c+24709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_self_rec_in_to_rec_fn_15 roundAnyRawFNToRecFN io_in_sig", false,-1, 32,0);
    }
}

void VTestHarness::traceInitThis__696(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declQuad(c+16065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_self_rec_in_to_rec_fn_15 roundAnyRawFNToRecFN io_out", false,-1, 32,0);
        vcdp->declBus(c+24714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_self_rec_in_to_rec_fn_15 roundAnyRawFNToRecFN sAdjustedExp", false,-1, 9,0);
        vcdp->declBus(c+24715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_self_rec_in_to_rec_fn_15 roundAnyRawFNToRecFN adjustedSig", false,-1, 26,0);
        vcdp->declBit(c+24716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_self_rec_in_to_rec_fn_15 roundAnyRawFNToRecFN roundPosBit", false,-1);
        vcdp->declBit(c+24717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_self_rec_in_to_rec_fn_15 roundAnyRawFNToRecFN anyRoundExtra", false,-1);
        vcdp->declBus(c+24718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_self_rec_in_to_rec_fn_15 roundAnyRawFNToRecFN roundedSig", false,-1, 25,0);
        vcdp->declBus(c+24719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_self_rec_in_to_rec_fn_15 roundAnyRawFNToRecFN sRoundedExp", false,-1, 10,0);
        vcdp->declBus(c+24720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_self_rec_in_to_rec_fn_15 roundAnyRawFNToRecFN common_expOut", false,-1, 8,0);
        vcdp->declBus(c+24721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_self_rec_in_to_rec_fn_15 roundAnyRawFNToRecFN common_fractOut", false,-1, 22,0);
        vcdp->declBus(c+24722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_self_rec_in_to_rec_fn_15 roundAnyRawFNToRecFN expOut", false,-1, 8,0);
        vcdp->declBus(c+24723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_self_rec_in_to_rec_fn_15 roundAnyRawFNToRecFN fractOut", false,-1, 22,0);
        vcdp->declBus(c+24724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_self_rec_in_to_rec_fn_15 roundAnyRawFNToRecFN io_out_hi", false,-1, 9,0);
        vcdp->declQuad(c+16065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 io_a", false,-1, 32,0);
        vcdp->declQuad(c+70331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 io_b", false,-1, 32,0);
        vcdp->declQuad(c+16067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 io_out", false,-1, 32,0);
        vcdp->declQuad(c+16065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul_io_a", false,-1, 32,0);
        vcdp->declQuad(c+70331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul_io_b", false,-1, 32,0);
        vcdp->declBus(c+24725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul_io_mulAddA", false,-1, 23,0);
        vcdp->declBus(c+70335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul_io_mulAddB", false,-1, 23,0);
        vcdp->declQuad(c+24726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul_io_mulAddC", false,-1, 47,0);
        vcdp->declBit(c+24728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul_io_toPostMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+24729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul_io_toPostMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+24730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul_io_toPostMul_isInfA", false,-1);
        vcdp->declBit(c+24731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul_io_toPostMul_isZeroA", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul_io_toPostMul_isInfB", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul_io_toPostMul_isZeroB", false,-1);
        vcdp->declBit(c+24732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul_io_toPostMul_signProd", false,-1);
        vcdp->declBus(c+24733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul_io_toPostMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+24732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul_io_toPostMul_doSubMags", false,-1);
        vcdp->declBus(c+70284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul_io_toPostMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+24734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul_io_toPostMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+24735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul_io_toPostMul_bit0AlignedSigC", false,-1);
        vcdp->declBit(c+24728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul_io_fromPreMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+24729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul_io_fromPreMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+24730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul_io_fromPreMul_isInfA", false,-1);
        vcdp->declBit(c+24731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul_io_fromPreMul_isZeroA", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul_io_fromPreMul_isInfB", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul_io_fromPreMul_isZeroB", false,-1);
        vcdp->declBit(c+24732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul_io_fromPreMul_signProd", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul_io_fromPreMul_isNaNC", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul_io_fromPreMul_isInfC", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul_io_fromPreMul_isZeroC", false,-1);
        vcdp->declBus(c+24733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul_io_fromPreMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+24732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul_io_fromPreMul_doSubMags", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul_io_fromPreMul_CIsDominant", false,-1);
        vcdp->declBus(c+70284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul_io_fromPreMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+24734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul_io_fromPreMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+24735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul_io_fromPreMul_bit0AlignedSigC", false,-1);
        vcdp->declQuad(c+24736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul_io_mulAddResult", false,-1, 48,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul_io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+24738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul_io_invalidExc", false,-1);
        vcdp->declBit(c+24729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul_io_rawOut_isNaN", false,-1);
        vcdp->declBit(c+24730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul_io_rawOut_isInf", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul_io_rawOut_isZero", false,-1);
        vcdp->declBit(c+24739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul_io_rawOut_sign", false,-1);
        vcdp->declBus(c+24740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul_io_rawOut_sExp", false,-1, 9,0);
        vcdp->declBus(c+24741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul_io_rawOut_sig", false,-1, 26,0);
        vcdp->declBit(c+24738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN_io_invalidExc", false,-1);
        vcdp->declBit(c+24729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN_io_in_isNaN", false,-1);
        vcdp->declBit(c+24730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN_io_in_isInf", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+24739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+24740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN_io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+24741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN_io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN_io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+16067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN_io_out", false,-1, 32,0);
        vcdp->declBus(c+24742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN_io_exceptionFlags", false,-1, 4,0);
        vcdp->declQuad(c+16065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul io_a", false,-1, 32,0);
        vcdp->declQuad(c+70331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul io_b", false,-1, 32,0);
        vcdp->declBus(c+24725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul io_mulAddA", false,-1, 23,0);
        vcdp->declBus(c+70335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul io_mulAddB", false,-1, 23,0);
        vcdp->declQuad(c+24726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul io_mulAddC", false,-1, 47,0);
        vcdp->declBit(c+24728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul io_toPostMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+24729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul io_toPostMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+24730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul io_toPostMul_isInfA", false,-1);
        vcdp->declBit(c+24731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul io_toPostMul_isZeroA", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul io_toPostMul_isInfB", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul io_toPostMul_isZeroB", false,-1);
        vcdp->declBit(c+24732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul io_toPostMul_signProd", false,-1);
        vcdp->declBus(c+24733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul io_toPostMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+24732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul io_toPostMul_doSubMags", false,-1);
        vcdp->declBus(c+70284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul io_toPostMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+24734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul io_toPostMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+24735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul io_toPostMul_bit0AlignedSigC", false,-1);
        vcdp->declBus(c+24743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul rawA_exp", false,-1, 8,0);
        vcdp->declBit(c+24731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul rawA_isZero", false,-1);
        vcdp->declBit(c+24744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul rawA_isSpecial", false,-1);
        vcdp->declBit(c+24729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul rawA__isNaN", false,-1);
        vcdp->declBit(c+24732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul rawA__sign", false,-1);
        vcdp->declBus(c+24745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul rawA__sExp", false,-1, 9,0);
        vcdp->declBus(c+24746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul rawA__sig", false,-1, 24,0);
        vcdp->declBus(c+70336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul rawB_exp", false,-1, 8,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul rawB_isZero", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul rawB_isSpecial", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul rawB__isNaN", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul rawB__sign", false,-1);
        vcdp->declBus(c+70337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul rawB__sExp", false,-1, 9,0);
        vcdp->declBus(c+70338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul rawB__sig", false,-1, 24,0);
        vcdp->declBus(c+70330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul rawC__sExp", false,-1, 9,0);
        vcdp->declBit(c+24732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul signProd", false,-1);
        vcdp->declBus(c+24747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul sExpAlignedProd", false,-1, 10,0);
    }
}

void VTestHarness::traceInitThis__697(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+24747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul sNatCAlignDist", false,-1, 10,0);
        vcdp->declBus(c+24748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul posNatCAlignDist", false,-1, 9,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul isMinCAlign", false,-1);
        vcdp->declBus(c+70339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul CAlignDist", false,-1, 6,0);
        vcdp->declArray(c+24749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul mainAlignedSigC", false,-1, 77,0);
        vcdp->declArray(c+24752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul alignedSigC_hi", false,-1, 74,0);
        vcdp->declArray(c+24755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_preMul alignedSigC", false,-1, 75,0);
        vcdp->declBit(c+24728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul io_fromPreMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+24729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul io_fromPreMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+24730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul io_fromPreMul_isInfA", false,-1);
        vcdp->declBit(c+24731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul io_fromPreMul_isZeroA", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul io_fromPreMul_isInfB", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul io_fromPreMul_isZeroB", false,-1);
        vcdp->declBit(c+24732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul io_fromPreMul_signProd", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul io_fromPreMul_isNaNC", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul io_fromPreMul_isInfC", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul io_fromPreMul_isZeroC", false,-1);
        vcdp->declBus(c+24733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul io_fromPreMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+24732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul io_fromPreMul_doSubMags", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul io_fromPreMul_CIsDominant", false,-1);
        vcdp->declBus(c+70284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul io_fromPreMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+24734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul io_fromPreMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+24735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul io_fromPreMul_bit0AlignedSigC", false,-1);
        vcdp->declQuad(c+24736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul io_mulAddResult", false,-1, 48,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+24738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul io_invalidExc", false,-1);
        vcdp->declBit(c+24729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul io_rawOut_isNaN", false,-1);
        vcdp->declBit(c+24730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul io_rawOut_isInf", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul io_rawOut_isZero", false,-1);
        vcdp->declBit(c+24739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul io_rawOut_sign", false,-1);
        vcdp->declBus(c+24740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul io_rawOut_sExp", false,-1, 9,0);
        vcdp->declBus(c+24741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul io_rawOut_sig", false,-1, 26,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul roundingMode_min", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul CDom_sign", false,-1);
        vcdp->declArray(c+24758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul sigSum", false,-1, 74,0);
        vcdp->declBus(c+24761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul CDom_sExp", false,-1, 9,0);
        vcdp->declQuad(c+24762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul CDom_absSigSum", false,-1, 49,0);
        vcdp->declBit(c+24764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul CDom_absSigSumExtra", false,-1);
        vcdp->declBus(c+24765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul CDom_mainSig", false,-1, 28,0);
        vcdp->declBit(c+24766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_0", false,-1);
        vcdp->declBit(c+24767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_1", false,-1);
        vcdp->declBit(c+24768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_2", false,-1);
        vcdp->declBit(c+24769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_3", false,-1);
        vcdp->declBit(c+24770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_4", false,-1);
        vcdp->declBit(c+24771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_5", false,-1);
        vcdp->declBit(c+24772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_6", false,-1);
        vcdp->declBus(c+70340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_shift", false,-1, 8,0);
        vcdp->declBit(c+24773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra", false,-1);
        vcdp->declBus(c+24774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul CDom_sig", false,-1, 26,0);
        vcdp->declBit(c+24775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_signSigSum", false,-1);
        vcdp->declQuad(c+24776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_absSigSum", false,-1, 50,0);
        vcdp->declBit(c+24778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_0", false,-1);
        vcdp->declBit(c+24779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_1", false,-1);
        vcdp->declBit(c+24780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_2", false,-1);
        vcdp->declBit(c+24781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_3", false,-1);
        vcdp->declBit(c+24782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_4", false,-1);
        vcdp->declBit(c+24783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_5", false,-1);
        vcdp->declBit(c+24784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_6", false,-1);
        vcdp->declBit(c+24785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_7", false,-1);
        vcdp->declBit(c+24786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_8", false,-1);
        vcdp->declBit(c+24787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_9", false,-1);
        vcdp->declBit(c+24788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_10", false,-1);
        vcdp->declBit(c+24789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_11", false,-1);
        vcdp->declBit(c+24790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_12", false,-1);
        vcdp->declBit(c+24791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_13", false,-1);
        vcdp->declBit(c+24792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_14", false,-1);
        vcdp->declBit(c+24793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_15", false,-1);
        vcdp->declBit(c+24794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_16", false,-1);
        vcdp->declBit(c+24795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_17", false,-1);
        vcdp->declBit(c+24796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_18", false,-1);
        vcdp->declBit(c+24797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_19", false,-1);
        vcdp->declBit(c+24798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_20", false,-1);
        vcdp->declBit(c+24799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_21", false,-1);
        vcdp->declBit(c+24800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_22", false,-1);
        vcdp->declBit(c+24801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_23", false,-1);
        vcdp->declBit(c+24802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_24", false,-1);
        vcdp->declBit(c+24803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_25", false,-1);
        vcdp->declBus(c+24804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_lo_lo", false,-1, 5,0);
        vcdp->declBus(c+24805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_lo", false,-1, 12,0);
        vcdp->declBus(c+24806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_hi_lo", false,-1, 5,0);
        vcdp->declBus(c+24807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum", false,-1, 25,0);
        vcdp->declBus(c+24808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_normDistReduced2", false,-1, 4,0);
        vcdp->declBus(c+24809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_nearNormDist", false,-1, 5,0);
        vcdp->declBus(c+24810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_sExp", false,-1, 9,0);
        vcdp->declBus(c+24811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_mainSig", false,-1, 28,0);
        vcdp->declBit(c+24812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_0", false,-1);
        vcdp->declBit(c+24813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_1", false,-1);
        vcdp->declBit(c+24814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_2", false,-1);
        vcdp->declBit(c+24815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_3", false,-1);
        vcdp->declBit(c+24816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_4", false,-1);
        vcdp->declBit(c+24817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_5", false,-1);
        vcdp->declBit(c+24818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_6", false,-1);
        vcdp->declBus(c+24819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_shift", false,-1, 16,0);
        vcdp->declBit(c+24820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra", false,-1);
        vcdp->declBus(c+24741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_sig", false,-1, 26,0);
        vcdp->declBit(c+24821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_completeCancellation", false,-1);
        vcdp->declBit(c+24822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notCDom_sign", false,-1);
        vcdp->declBit(c+24730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notNaN_isInfProd", false,-1);
        vcdp->declBit(c+24730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notNaN_isInfOut", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 mulAddRecFNToRaw_postMul notNaN_addZeros", false,-1);
        vcdp->declBit(c+24738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN io_invalidExc", false,-1);
    }
}

void VTestHarness::traceInitThis__698(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+24729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN io_in_isNaN", false,-1);
        vcdp->declBit(c+24730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN io_in_isInf", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+24739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+24740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+24741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+16067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN io_out", false,-1, 32,0);
        vcdp->declBus(c+24742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+24738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN_io_invalidExc", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN_io_infiniteExc", false,-1);
        vcdp->declBit(c+24729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isNaN", false,-1);
        vcdp->declBit(c+24730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isInf", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+24739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+24740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+24741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN_io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+16067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN_io_out", false,-1, 32,0);
        vcdp->declBus(c+24742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN_io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+24738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN io_invalidExc", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN io_infiniteExc", false,-1);
        vcdp->declBit(c+24729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isNaN", false,-1);
        vcdp->declBit(c+24730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isInf", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+24739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+24740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+24741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+16067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN io_out", false,-1, 32,0);
        vcdp->declBus(c+24742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_near_even", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_min", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_max", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_near_maxMag", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_odd", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN roundMagUp", false,-1);
        vcdp->declBit(c+24823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN doShiftSigDown1", false,-1);
        vcdp->declBit(c+24824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb", false,-1);
        vcdp->declBus(c+24825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs", false,-1, 7,0);
        vcdp->declBit(c+24826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb_1", false,-1);
        vcdp->declBus(c+24827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs_1", false,-1, 6,0);
        vcdp->declBit(c+24828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb_2", false,-1);
        vcdp->declBus(c+24829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs_2", false,-1, 5,0);
        vcdp->declArray(c+24830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_shift", false,-1, 64,0);
        vcdp->declBus(c+24833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask", false,-1, 26,0);
        vcdp->declBus(c+24834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN shiftedRoundMask", false,-1, 26,0);
        vcdp->declBus(c+24835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN roundPosMask", false,-1, 26,0);
        vcdp->declBit(c+24836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN roundPosBit", false,-1);
        vcdp->declBit(c+24837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN anyRoundExtra", false,-1);
        vcdp->declBit(c+24838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN anyRound", false,-1);
        vcdp->declBit(c+24836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN roundIncr", false,-1);
        vcdp->declBus(c+24839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN roundedSig", false,-1, 25,0);
        vcdp->declBus(c+24840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN sRoundedExp", false,-1, 10,0);
        vcdp->declBus(c+24841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN common_expOut", false,-1, 8,0);
        vcdp->declBus(c+24842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN common_fractOut", false,-1, 22,0);
        vcdp->declBit(c+24843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN common_overflow", false,-1);
        vcdp->declBit(c+24844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN common_totalUnderflow", false,-1);
        vcdp->declBit(c+24845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_roundPosBit", false,-1);
        vcdp->declBit(c+24846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_anyRound", false,-1);
        vcdp->declBit(c+24845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_roundIncr", false,-1);
        vcdp->declBit(c+24847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN roundCarry", false,-1);
        vcdp->declBit(c+24848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN common_underflow", false,-1);
        vcdp->declBit(c+24849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN common_inexact", false,-1);
        vcdp->declBit(c+24850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN isNaNOut", false,-1);
        vcdp->declBit(c+24730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN notNaN_isSpecialInfOut", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN commonCase", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN overflow", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN underflow", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN inexact", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN overflow_roundMagUp", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN pegMinNonzeroMagOut", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN pegMaxFiniteMagOut", false,-1);
        vcdp->declBit(c+24730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN notNaN_isInfOut", false,-1);
        vcdp->declBit(c+24851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN signOut", false,-1);
        vcdp->declBus(c+24852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN expOut", false,-1, 8,0);
        vcdp->declBus(c+24853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN fractOut", false,-1, 22,0);
        vcdp->declBus(c+24854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN io_out_hi", false,-1, 9,0);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags_lo", false,-1, 1,0);
        vcdp->declBus(c+24855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_30 roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags_hi", false,-1, 2,0);
        vcdp->declQuad(c+16067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 io_in", false,-1, 32,0);
        vcdp->declBus(c+69916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 io_roundingMode", false,-1, 2,0);
        vcdp->declBus(c+16069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 io_out", false,-1, 31,0);
        vcdp->declBus(c+16070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 io_intExceptionFlags", false,-1, 2,0);
        vcdp->declBus(c+24856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 rawIn_exp", false,-1, 8,0);
        vcdp->declBit(c+24857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 rawIn_isZero", false,-1);
        vcdp->declBit(c+24858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 rawIn_isSpecial", false,-1);
        vcdp->declBit(c+24859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 rawIn__isNaN", false,-1);
        vcdp->declBit(c+24860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 rawIn__isInf", false,-1);
        vcdp->declBit(c+24861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 rawIn__sign", false,-1);
        vcdp->declBus(c+24862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 rawIn__sExp", false,-1, 9,0);
        vcdp->declBus(c+24863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 rawIn__sig", false,-1, 24,0);
        vcdp->declBit(c+24864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 magGeOne", false,-1);
        vcdp->declBus(c+24865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 posExp", false,-1, 7,0);
        vcdp->declBit(c+24866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 magJustBelowOne", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 roundingMode_near_even", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 roundingMode_min", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 roundingMode_max", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 roundingMode_near_maxMag", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 roundingMode_odd", false,-1);
        vcdp->declQuad(c+24867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 shiftedSig", false,-1, 54,0);
    }
}

void VTestHarness::traceInitThis__699(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declQuad(c+24869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 alignedSig", false,-1, 33,0);
        vcdp->declBus(c+24871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 unroundedInt", false,-1, 31,0);
        vcdp->declBit(c+24872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 common_inexact", false,-1);
        vcdp->declBit(c+24873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 roundIncr_near_even", false,-1);
        vcdp->declBit(c+24874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 roundIncr_near_maxMag", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 roundIncr", false,-1);
        vcdp->declBus(c+24875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 complUnroundedInt", false,-1, 31,0);
        vcdp->declBus(c+24876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 roundedInt", false,-1, 31,0);
        vcdp->declBit(c+24877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 magGeOne_atOverflowEdge", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 roundCarryBut2", false,-1);
        vcdp->declBit(c+24878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 common_overflow", false,-1);
        vcdp->declBit(c+24879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 invalidExc", false,-1);
        vcdp->declBit(c+24880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 overflow", false,-1);
        vcdp->declBit(c+24881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 inexact", false,-1);
        vcdp->declBit(c+24882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 excSign", false,-1);
        vcdp->declBus(c+24883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 excOut", false,-1, 31,0);
        vcdp->declBus(c+24884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_30 io_intExceptionFlags_hi", false,-1, 1,0);
        vcdp->declBus(c+16071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_in_to_rec_fn_15 io_in", false,-1, 31,0);
        vcdp->declQuad(c+16072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_in_to_rec_fn_15 io_out", false,-1, 32,0);
        vcdp->declBit(c+24885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_in_to_rec_fn_15 roundAnyRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+24886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_in_to_rec_fn_15 roundAnyRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+24887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_in_to_rec_fn_15 roundAnyRawFNToRecFN_io_in_sExp", false,-1, 7,0);
        vcdp->declQuad(c+24888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_in_to_rec_fn_15 roundAnyRawFNToRecFN_io_in_sig", false,-1, 32,0);
        vcdp->declQuad(c+16072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_in_to_rec_fn_15 roundAnyRawFNToRecFN_io_out", false,-1, 32,0);
        vcdp->declBit(c+24886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_in_to_rec_fn_15 intAsRawFloat_sign", false,-1);
        vcdp->declBus(c+24890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_in_to_rec_fn_15 intAsRawFloat_absIn", false,-1, 31,0);
        vcdp->declBus(c+24890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_in_to_rec_fn_15 intAsRawFloat_extAbsIn", false,-1, 31,0);
        vcdp->declBus(c+24891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_in_to_rec_fn_15 intAsRawFloat_adjustedNormDist", false,-1, 4,0);
        vcdp->declBus(c+24892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_in_to_rec_fn_15 intAsRawFloat_sig", false,-1, 31,0);
        vcdp->declBit(c+24885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_in_to_rec_fn_15 roundAnyRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+24886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_in_to_rec_fn_15 roundAnyRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+24887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_in_to_rec_fn_15 roundAnyRawFNToRecFN io_in_sExp", false,-1, 7,0);
        vcdp->declQuad(c+24888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_in_to_rec_fn_15 roundAnyRawFNToRecFN io_in_sig", false,-1, 32,0);
        vcdp->declQuad(c+16072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_in_to_rec_fn_15 roundAnyRawFNToRecFN io_out", false,-1, 32,0);
        vcdp->declBus(c+24893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_in_to_rec_fn_15 roundAnyRawFNToRecFN sAdjustedExp", false,-1, 9,0);
        vcdp->declBus(c+24894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_in_to_rec_fn_15 roundAnyRawFNToRecFN adjustedSig", false,-1, 26,0);
        vcdp->declBit(c+24895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_in_to_rec_fn_15 roundAnyRawFNToRecFN roundPosBit", false,-1);
        vcdp->declBit(c+24896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_in_to_rec_fn_15 roundAnyRawFNToRecFN anyRoundExtra", false,-1);
        vcdp->declBus(c+24897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_in_to_rec_fn_15 roundAnyRawFNToRecFN roundedSig", false,-1, 25,0);
        vcdp->declBus(c+24898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_in_to_rec_fn_15 roundAnyRawFNToRecFN sRoundedExp", false,-1, 10,0);
        vcdp->declBus(c+24899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_in_to_rec_fn_15 roundAnyRawFNToRecFN common_expOut", false,-1, 8,0);
        vcdp->declBus(c+24900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_in_to_rec_fn_15 roundAnyRawFNToRecFN common_fractOut", false,-1, 22,0);
        vcdp->declBus(c+24901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_in_to_rec_fn_15 roundAnyRawFNToRecFN expOut", false,-1, 8,0);
        vcdp->declBus(c+24902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_in_to_rec_fn_15 roundAnyRawFNToRecFN fractOut", false,-1, 22,0);
        vcdp->declBus(c+24903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_in_to_rec_fn_15 roundAnyRawFNToRecFN io_out_hi", false,-1, 9,0);
        vcdp->declQuad(c+16072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 io_a", false,-1, 32,0);
        vcdp->declQuad(c+70331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 io_b", false,-1, 32,0);
        vcdp->declQuad(c+16074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 io_out", false,-1, 32,0);
        vcdp->declQuad(c+16072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul_io_a", false,-1, 32,0);
        vcdp->declQuad(c+70331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul_io_b", false,-1, 32,0);
        vcdp->declBus(c+24904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul_io_mulAddA", false,-1, 23,0);
        vcdp->declBus(c+70335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul_io_mulAddB", false,-1, 23,0);
        vcdp->declQuad(c+24905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul_io_mulAddC", false,-1, 47,0);
        vcdp->declBit(c+24907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul_io_toPostMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+24908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul_io_toPostMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+24909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul_io_toPostMul_isInfA", false,-1);
        vcdp->declBit(c+24910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul_io_toPostMul_isZeroA", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul_io_toPostMul_isInfB", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul_io_toPostMul_isZeroB", false,-1);
        vcdp->declBit(c+24911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul_io_toPostMul_signProd", false,-1);
        vcdp->declBus(c+24912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul_io_toPostMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+24911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul_io_toPostMul_doSubMags", false,-1);
        vcdp->declBus(c+70284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul_io_toPostMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+24913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul_io_toPostMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+24914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul_io_toPostMul_bit0AlignedSigC", false,-1);
        vcdp->declBit(c+24907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul_io_fromPreMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+24908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul_io_fromPreMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+24909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul_io_fromPreMul_isInfA", false,-1);
        vcdp->declBit(c+24910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul_io_fromPreMul_isZeroA", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul_io_fromPreMul_isInfB", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul_io_fromPreMul_isZeroB", false,-1);
        vcdp->declBit(c+24911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul_io_fromPreMul_signProd", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul_io_fromPreMul_isNaNC", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul_io_fromPreMul_isInfC", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul_io_fromPreMul_isZeroC", false,-1);
        vcdp->declBus(c+24912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul_io_fromPreMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+24911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul_io_fromPreMul_doSubMags", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul_io_fromPreMul_CIsDominant", false,-1);
        vcdp->declBus(c+70284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul_io_fromPreMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+24913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul_io_fromPreMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+24914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul_io_fromPreMul_bit0AlignedSigC", false,-1);
        vcdp->declQuad(c+24915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul_io_mulAddResult", false,-1, 48,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul_io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+24917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul_io_invalidExc", false,-1);
        vcdp->declBit(c+24908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul_io_rawOut_isNaN", false,-1);
        vcdp->declBit(c+24909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul_io_rawOut_isInf", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul_io_rawOut_isZero", false,-1);
        vcdp->declBit(c+24918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul_io_rawOut_sign", false,-1);
        vcdp->declBus(c+24919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul_io_rawOut_sExp", false,-1, 9,0);
        vcdp->declBus(c+24920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul_io_rawOut_sig", false,-1, 26,0);
        vcdp->declBit(c+24917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN_io_invalidExc", false,-1);
        vcdp->declBit(c+24908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN_io_in_isNaN", false,-1);
        vcdp->declBit(c+24909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN_io_in_isInf", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+24918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+24919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN_io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+24920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN_io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN_io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+16074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN_io_out", false,-1, 32,0);
        vcdp->declBus(c+24921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN_io_exceptionFlags", false,-1, 4,0);
        vcdp->declQuad(c+16072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul io_a", false,-1, 32,0);
    }
}

void VTestHarness::traceInitThis__700(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declQuad(c+70331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul io_b", false,-1, 32,0);
        vcdp->declBus(c+24904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul io_mulAddA", false,-1, 23,0);
        vcdp->declBus(c+70335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul io_mulAddB", false,-1, 23,0);
        vcdp->declQuad(c+24905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul io_mulAddC", false,-1, 47,0);
        vcdp->declBit(c+24907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul io_toPostMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+24908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul io_toPostMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+24909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul io_toPostMul_isInfA", false,-1);
        vcdp->declBit(c+24910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul io_toPostMul_isZeroA", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul io_toPostMul_isInfB", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul io_toPostMul_isZeroB", false,-1);
        vcdp->declBit(c+24911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul io_toPostMul_signProd", false,-1);
        vcdp->declBus(c+24912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul io_toPostMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+24911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul io_toPostMul_doSubMags", false,-1);
        vcdp->declBus(c+70284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul io_toPostMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+24913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul io_toPostMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+24914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul io_toPostMul_bit0AlignedSigC", false,-1);
        vcdp->declBus(c+24922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul rawA_exp", false,-1, 8,0);
        vcdp->declBit(c+24910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul rawA_isZero", false,-1);
        vcdp->declBit(c+24923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul rawA_isSpecial", false,-1);
        vcdp->declBit(c+24908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul rawA__isNaN", false,-1);
        vcdp->declBit(c+24911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul rawA__sign", false,-1);
        vcdp->declBus(c+24924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul rawA__sExp", false,-1, 9,0);
        vcdp->declBus(c+24925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul rawA__sig", false,-1, 24,0);
        vcdp->declBus(c+70336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul rawB_exp", false,-1, 8,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul rawB_isZero", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul rawB_isSpecial", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul rawB__isNaN", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul rawB__sign", false,-1);
        vcdp->declBus(c+70337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul rawB__sExp", false,-1, 9,0);
        vcdp->declBus(c+70338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul rawB__sig", false,-1, 24,0);
        vcdp->declBus(c+70330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul rawC__sExp", false,-1, 9,0);
        vcdp->declBit(c+24911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul signProd", false,-1);
        vcdp->declBus(c+24926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul sExpAlignedProd", false,-1, 10,0);
        vcdp->declBus(c+24926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul sNatCAlignDist", false,-1, 10,0);
        vcdp->declBus(c+24927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul posNatCAlignDist", false,-1, 9,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul isMinCAlign", false,-1);
        vcdp->declBus(c+70339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul CAlignDist", false,-1, 6,0);
        vcdp->declArray(c+24928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul mainAlignedSigC", false,-1, 77,0);
        vcdp->declArray(c+24931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul alignedSigC_hi", false,-1, 74,0);
        vcdp->declArray(c+24934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_preMul alignedSigC", false,-1, 75,0);
        vcdp->declBit(c+24907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul io_fromPreMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+24908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul io_fromPreMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+24909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul io_fromPreMul_isInfA", false,-1);
        vcdp->declBit(c+24910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul io_fromPreMul_isZeroA", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul io_fromPreMul_isInfB", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul io_fromPreMul_isZeroB", false,-1);
        vcdp->declBit(c+24911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul io_fromPreMul_signProd", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul io_fromPreMul_isNaNC", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul io_fromPreMul_isInfC", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul io_fromPreMul_isZeroC", false,-1);
        vcdp->declBus(c+24912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul io_fromPreMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+24911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul io_fromPreMul_doSubMags", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul io_fromPreMul_CIsDominant", false,-1);
        vcdp->declBus(c+70284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul io_fromPreMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+24913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul io_fromPreMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+24914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul io_fromPreMul_bit0AlignedSigC", false,-1);
        vcdp->declQuad(c+24915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul io_mulAddResult", false,-1, 48,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+24917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul io_invalidExc", false,-1);
        vcdp->declBit(c+24908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul io_rawOut_isNaN", false,-1);
        vcdp->declBit(c+24909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul io_rawOut_isInf", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul io_rawOut_isZero", false,-1);
        vcdp->declBit(c+24918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul io_rawOut_sign", false,-1);
        vcdp->declBus(c+24919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul io_rawOut_sExp", false,-1, 9,0);
        vcdp->declBus(c+24920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul io_rawOut_sig", false,-1, 26,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul roundingMode_min", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul CDom_sign", false,-1);
        vcdp->declArray(c+24937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul sigSum", false,-1, 74,0);
        vcdp->declBus(c+24940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul CDom_sExp", false,-1, 9,0);
        vcdp->declQuad(c+24941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul CDom_absSigSum", false,-1, 49,0);
        vcdp->declBit(c+24943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul CDom_absSigSumExtra", false,-1);
        vcdp->declBus(c+24944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul CDom_mainSig", false,-1, 28,0);
        vcdp->declBit(c+24945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_0", false,-1);
        vcdp->declBit(c+24946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_1", false,-1);
        vcdp->declBit(c+24947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_2", false,-1);
        vcdp->declBit(c+24948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_3", false,-1);
        vcdp->declBit(c+24949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_4", false,-1);
        vcdp->declBit(c+24950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_5", false,-1);
        vcdp->declBit(c+24951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_6", false,-1);
        vcdp->declBus(c+70340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_shift", false,-1, 8,0);
        vcdp->declBit(c+24952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra", false,-1);
        vcdp->declBus(c+24953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul CDom_sig", false,-1, 26,0);
        vcdp->declBit(c+24954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_signSigSum", false,-1);
        vcdp->declQuad(c+24955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_absSigSum", false,-1, 50,0);
        vcdp->declBit(c+24957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_0", false,-1);
        vcdp->declBit(c+24958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_1", false,-1);
        vcdp->declBit(c+24959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_2", false,-1);
        vcdp->declBit(c+24960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_3", false,-1);
        vcdp->declBit(c+24961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_4", false,-1);
        vcdp->declBit(c+24962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_5", false,-1);
        vcdp->declBit(c+24963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_6", false,-1);
        vcdp->declBit(c+24964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_7", false,-1);
        vcdp->declBit(c+24965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_8", false,-1);
        vcdp->declBit(c+24966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_9", false,-1);
        vcdp->declBit(c+24967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_10", false,-1);
        vcdp->declBit(c+24968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_11", false,-1);
        vcdp->declBit(c+24969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_12", false,-1);
        vcdp->declBit(c+24970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_13", false,-1);
        vcdp->declBit(c+24971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_14", false,-1);
        vcdp->declBit(c+24972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_15", false,-1);
        vcdp->declBit(c+24973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_16", false,-1);
    }
}

void VTestHarness::traceInitThis__701(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+24974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_17", false,-1);
        vcdp->declBit(c+24975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_18", false,-1);
        vcdp->declBit(c+24976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_19", false,-1);
        vcdp->declBit(c+24977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_20", false,-1);
        vcdp->declBit(c+24978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_21", false,-1);
        vcdp->declBit(c+24979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_22", false,-1);
        vcdp->declBit(c+24980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_23", false,-1);
        vcdp->declBit(c+24981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_24", false,-1);
        vcdp->declBit(c+24982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_25", false,-1);
        vcdp->declBus(c+24983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_lo_lo", false,-1, 5,0);
        vcdp->declBus(c+24984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_lo", false,-1, 12,0);
        vcdp->declBus(c+24985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_hi_lo", false,-1, 5,0);
        vcdp->declBus(c+24986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum", false,-1, 25,0);
        vcdp->declBus(c+24987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_normDistReduced2", false,-1, 4,0);
        vcdp->declBus(c+24988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_nearNormDist", false,-1, 5,0);
        vcdp->declBus(c+24989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_sExp", false,-1, 9,0);
        vcdp->declBus(c+24990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_mainSig", false,-1, 28,0);
        vcdp->declBit(c+24991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_0", false,-1);
        vcdp->declBit(c+24992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_1", false,-1);
        vcdp->declBit(c+24993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_2", false,-1);
        vcdp->declBit(c+24994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_3", false,-1);
        vcdp->declBit(c+24995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_4", false,-1);
        vcdp->declBit(c+24996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_5", false,-1);
        vcdp->declBit(c+24997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_6", false,-1);
        vcdp->declBus(c+24998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_shift", false,-1, 16,0);
        vcdp->declBit(c+24999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra", false,-1);
        vcdp->declBus(c+24920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_sig", false,-1, 26,0);
        vcdp->declBit(c+25000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_completeCancellation", false,-1);
        vcdp->declBit(c+25001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notCDom_sign", false,-1);
        vcdp->declBit(c+24909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notNaN_isInfProd", false,-1);
        vcdp->declBit(c+24909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notNaN_isInfOut", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 mulAddRecFNToRaw_postMul notNaN_addZeros", false,-1);
        vcdp->declBit(c+24917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN io_invalidExc", false,-1);
        vcdp->declBit(c+24908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN io_in_isNaN", false,-1);
        vcdp->declBit(c+24909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN io_in_isInf", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+24918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+24919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+24920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+16074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN io_out", false,-1, 32,0);
        vcdp->declBus(c+24921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+24917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN_io_invalidExc", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN_io_infiniteExc", false,-1);
        vcdp->declBit(c+24908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isNaN", false,-1);
        vcdp->declBit(c+24909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isInf", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+24918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+24919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+24920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN_io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+16074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN_io_out", false,-1, 32,0);
        vcdp->declBus(c+24921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN_io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+24917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN io_invalidExc", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN io_infiniteExc", false,-1);
        vcdp->declBit(c+24908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isNaN", false,-1);
        vcdp->declBit(c+24909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isInf", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+24918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+24919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+24920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+16074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN io_out", false,-1, 32,0);
        vcdp->declBus(c+24921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_near_even", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_min", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_max", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_near_maxMag", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_odd", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN roundMagUp", false,-1);
        vcdp->declBit(c+25002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN doShiftSigDown1", false,-1);
        vcdp->declBit(c+25003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb", false,-1);
        vcdp->declBus(c+25004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs", false,-1, 7,0);
        vcdp->declBit(c+25005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb_1", false,-1);
        vcdp->declBus(c+25006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs_1", false,-1, 6,0);
        vcdp->declBit(c+25007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb_2", false,-1);
        vcdp->declBus(c+25008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs_2", false,-1, 5,0);
        vcdp->declArray(c+25009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_shift", false,-1, 64,0);
        vcdp->declBus(c+25012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask", false,-1, 26,0);
        vcdp->declBus(c+25013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN shiftedRoundMask", false,-1, 26,0);
        vcdp->declBus(c+25014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN roundPosMask", false,-1, 26,0);
        vcdp->declBit(c+25015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN roundPosBit", false,-1);
        vcdp->declBit(c+25016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN anyRoundExtra", false,-1);
        vcdp->declBit(c+25017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN anyRound", false,-1);
        vcdp->declBit(c+25015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN roundIncr", false,-1);
        vcdp->declBus(c+25018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN roundedSig", false,-1, 25,0);
        vcdp->declBus(c+25019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN sRoundedExp", false,-1, 10,0);
        vcdp->declBus(c+25020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN common_expOut", false,-1, 8,0);
        vcdp->declBus(c+25021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN common_fractOut", false,-1, 22,0);
        vcdp->declBit(c+25022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN common_overflow", false,-1);
        vcdp->declBit(c+25023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN common_totalUnderflow", false,-1);
        vcdp->declBit(c+25024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_roundPosBit", false,-1);
        vcdp->declBit(c+25025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_anyRound", false,-1);
        vcdp->declBit(c+25024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_roundIncr", false,-1);
        vcdp->declBit(c+25026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN roundCarry", false,-1);
        vcdp->declBit(c+25027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN common_underflow", false,-1);
        vcdp->declBit(c+25028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN common_inexact", false,-1);
        vcdp->declBit(c+25029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN isNaNOut", false,-1);
        vcdp->declBit(c+24909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN notNaN_isSpecialInfOut", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN commonCase", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN overflow", false,-1);
    }
}

void VTestHarness::traceInitThis__702(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN underflow", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN inexact", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN overflow_roundMagUp", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN pegMinNonzeroMagOut", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN pegMaxFiniteMagOut", false,-1);
        vcdp->declBit(c+24909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN notNaN_isInfOut", false,-1);
        vcdp->declBit(c+25030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN signOut", false,-1);
        vcdp->declBus(c+25031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN expOut", false,-1, 8,0);
        vcdp->declBus(c+25032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN fractOut", false,-1, 22,0);
        vcdp->declBus(c+25033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN io_out_hi", false,-1, 9,0);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags_lo", false,-1, 1,0);
        vcdp->declBus(c+25034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_muladder_31 roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags_hi", false,-1, 2,0);
        vcdp->declQuad(c+16074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 io_in", false,-1, 32,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 io_roundingMode", false,-1, 2,0);
        vcdp->declBus(c+16076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 io_out", false,-1, 31,0);
        vcdp->declBus(c+16077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 io_intExceptionFlags", false,-1, 2,0);
        vcdp->declBus(c+25035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 rawIn_exp", false,-1, 8,0);
        vcdp->declBit(c+25036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 rawIn_isZero", false,-1);
        vcdp->declBit(c+25037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 rawIn_isSpecial", false,-1);
        vcdp->declBit(c+25038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 rawIn__isNaN", false,-1);
        vcdp->declBit(c+25039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 rawIn__isInf", false,-1);
        vcdp->declBit(c+25040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 rawIn__sign", false,-1);
        vcdp->declBus(c+25041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 rawIn__sExp", false,-1, 9,0);
        vcdp->declBus(c+25042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 rawIn__sig", false,-1, 24,0);
        vcdp->declBit(c+25043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 magGeOne", false,-1);
        vcdp->declBus(c+25044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 posExp", false,-1, 7,0);
        vcdp->declBit(c+25045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 magJustBelowOne", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 roundingMode_near_even", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 roundingMode_min", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 roundingMode_max", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 roundingMode_near_maxMag", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 roundingMode_odd", false,-1);
        vcdp->declQuad(c+25046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 shiftedSig", false,-1, 54,0);
        vcdp->declQuad(c+25048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 alignedSig", false,-1, 33,0);
        vcdp->declBus(c+25050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 unroundedInt", false,-1, 31,0);
        vcdp->declBit(c+25051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 common_inexact", false,-1);
        vcdp->declBit(c+25052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 roundIncr_near_even", false,-1);
        vcdp->declBit(c+25053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 roundIncr_near_maxMag", false,-1);
        vcdp->declBit(c+25052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 roundIncr", false,-1);
        vcdp->declBus(c+25054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 complUnroundedInt", false,-1, 31,0);
        vcdp->declBus(c+25055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 roundedInt", false,-1, 31,0);
        vcdp->declBit(c+25056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 magGeOne_atOverflowEdge", false,-1);
        vcdp->declBit(c+25057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 roundCarryBut2", false,-1);
        vcdp->declBit(c+25058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 common_overflow", false,-1);
        vcdp->declBit(c+25059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 invalidExc", false,-1);
        vcdp->declBit(c+25060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 overflow", false,-1);
        vcdp->declBit(c+25061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 inexact", false,-1);
        vcdp->declBit(c+25062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 excSign", false,-1);
        vcdp->declBus(c+25063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 excOut", false,-1, 31,0);
        vcdp->declBus(c+25064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_act_rec_fn_to_in_31 io_intExceptionFlags_hi", false,-1, 1,0);
        vcdp->declBus(c+16078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_in_to_rec_fn_15 io_in", false,-1, 31,0);
        vcdp->declQuad(c+16079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_in_to_rec_fn_15 io_out", false,-1, 32,0);
        vcdp->declBit(c+25065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_in_to_rec_fn_15 roundAnyRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+25066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_in_to_rec_fn_15 roundAnyRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+25067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_in_to_rec_fn_15 roundAnyRawFNToRecFN_io_in_sExp", false,-1, 7,0);
        vcdp->declQuad(c+25068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_in_to_rec_fn_15 roundAnyRawFNToRecFN_io_in_sig", false,-1, 32,0);
        vcdp->declQuad(c+16079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_in_to_rec_fn_15 roundAnyRawFNToRecFN_io_out", false,-1, 32,0);
        vcdp->declBit(c+25066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_in_to_rec_fn_15 intAsRawFloat_sign", false,-1);
        vcdp->declBus(c+25070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_in_to_rec_fn_15 intAsRawFloat_absIn", false,-1, 31,0);
        vcdp->declBus(c+25070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_in_to_rec_fn_15 intAsRawFloat_extAbsIn", false,-1, 31,0);
        vcdp->declBus(c+25071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_in_to_rec_fn_15 intAsRawFloat_adjustedNormDist", false,-1, 4,0);
        vcdp->declBus(c+25072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_in_to_rec_fn_15 intAsRawFloat_sig", false,-1, 31,0);
        vcdp->declBit(c+25065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_in_to_rec_fn_15 roundAnyRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+25066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_in_to_rec_fn_15 roundAnyRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+25067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_in_to_rec_fn_15 roundAnyRawFNToRecFN io_in_sExp", false,-1, 7,0);
        vcdp->declQuad(c+25068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_in_to_rec_fn_15 roundAnyRawFNToRecFN io_in_sig", false,-1, 32,0);
        vcdp->declQuad(c+16079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_in_to_rec_fn_15 roundAnyRawFNToRecFN io_out", false,-1, 32,0);
        vcdp->declBus(c+25073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_in_to_rec_fn_15 roundAnyRawFNToRecFN sAdjustedExp", false,-1, 9,0);
        vcdp->declBus(c+25074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_in_to_rec_fn_15 roundAnyRawFNToRecFN adjustedSig", false,-1, 26,0);
        vcdp->declBit(c+25075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_in_to_rec_fn_15 roundAnyRawFNToRecFN roundPosBit", false,-1);
        vcdp->declBit(c+25076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_in_to_rec_fn_15 roundAnyRawFNToRecFN anyRoundExtra", false,-1);
        vcdp->declBus(c+25077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_in_to_rec_fn_15 roundAnyRawFNToRecFN roundedSig", false,-1, 25,0);
        vcdp->declBus(c+25078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_in_to_rec_fn_15 roundAnyRawFNToRecFN sRoundedExp", false,-1, 10,0);
        vcdp->declBus(c+25079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_in_to_rec_fn_15 roundAnyRawFNToRecFN common_expOut", false,-1, 8,0);
        vcdp->declBus(c+25080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_in_to_rec_fn_15 roundAnyRawFNToRecFN common_fractOut", false,-1, 22,0);
        vcdp->declBus(c+25081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_in_to_rec_fn_15 roundAnyRawFNToRecFN expOut", false,-1, 8,0);
        vcdp->declBus(c+25082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_in_to_rec_fn_15 roundAnyRawFNToRecFN fractOut", false,-1, 22,0);
        vcdp->declBus(c+25083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_in_to_rec_fn_15 roundAnyRawFNToRecFN io_out_hi", false,-1, 9,0);
        vcdp->declQuad(c+16079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 io_a", false,-1, 32,0);
        vcdp->declQuad(c+16081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 io_b", false,-1, 32,0);
        vcdp->declQuad(c+16083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 io_out", false,-1, 32,0);
        vcdp->declQuad(c+16079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul_io_a", false,-1, 32,0);
        vcdp->declQuad(c+16081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul_io_b", false,-1, 32,0);
        vcdp->declBus(c+25084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul_io_mulAddA", false,-1, 23,0);
        vcdp->declBus(c+25085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul_io_mulAddB", false,-1, 23,0);
        vcdp->declQuad(c+25086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul_io_mulAddC", false,-1, 47,0);
        vcdp->declBit(c+25088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul_io_toPostMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+25089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul_io_toPostMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+25090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul_io_toPostMul_isInfA", false,-1);
        vcdp->declBit(c+25091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul_io_toPostMul_isZeroA", false,-1);
        vcdp->declBit(c+25092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul_io_toPostMul_isInfB", false,-1);
        vcdp->declBit(c+25093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul_io_toPostMul_isZeroB", false,-1);
        vcdp->declBit(c+25094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul_io_toPostMul_signProd", false,-1);
        vcdp->declBus(c+25095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul_io_toPostMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+25096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul_io_toPostMul_doSubMags", false,-1);
        vcdp->declBus(c+25097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul_io_toPostMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+25098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul_io_toPostMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+25099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul_io_toPostMul_bit0AlignedSigC", false,-1);
        vcdp->declBit(c+25088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul_io_fromPreMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+25089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul_io_fromPreMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+25090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul_io_fromPreMul_isInfA", false,-1);
    }
}

void VTestHarness::traceInitThis__703(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+25091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul_io_fromPreMul_isZeroA", false,-1);
        vcdp->declBit(c+25092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul_io_fromPreMul_isInfB", false,-1);
        vcdp->declBit(c+25093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul_io_fromPreMul_isZeroB", false,-1);
        vcdp->declBit(c+25094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul_io_fromPreMul_signProd", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul_io_fromPreMul_isNaNC", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul_io_fromPreMul_isInfC", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul_io_fromPreMul_isZeroC", false,-1);
        vcdp->declBus(c+25095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul_io_fromPreMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+25096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul_io_fromPreMul_doSubMags", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul_io_fromPreMul_CIsDominant", false,-1);
        vcdp->declBus(c+25097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul_io_fromPreMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+25098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul_io_fromPreMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+25099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul_io_fromPreMul_bit0AlignedSigC", false,-1);
        vcdp->declQuad(c+25100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul_io_mulAddResult", false,-1, 48,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul_io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+25102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul_io_invalidExc", false,-1);
        vcdp->declBit(c+25089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul_io_rawOut_isNaN", false,-1);
        vcdp->declBit(c+25103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul_io_rawOut_isInf", false,-1);
        vcdp->declBit(c+25104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul_io_rawOut_isZero", false,-1);
        vcdp->declBit(c+25105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul_io_rawOut_sign", false,-1);
        vcdp->declBus(c+25106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul_io_rawOut_sExp", false,-1, 9,0);
        vcdp->declBus(c+25107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul_io_rawOut_sig", false,-1, 26,0);
        vcdp->declBit(c+25102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN_io_invalidExc", false,-1);
        vcdp->declBit(c+25089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN_io_in_isNaN", false,-1);
        vcdp->declBit(c+25103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN_io_in_isInf", false,-1);
        vcdp->declBit(c+25104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+25105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+25106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN_io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+25107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN_io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN_io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+16083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN_io_out", false,-1, 32,0);
        vcdp->declBus(c+25108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN_io_exceptionFlags", false,-1, 4,0);
        vcdp->declQuad(c+16079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul io_a", false,-1, 32,0);
        vcdp->declQuad(c+16081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul io_b", false,-1, 32,0);
        vcdp->declBus(c+25084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul io_mulAddA", false,-1, 23,0);
        vcdp->declBus(c+25085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul io_mulAddB", false,-1, 23,0);
        vcdp->declQuad(c+25086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul io_mulAddC", false,-1, 47,0);
        vcdp->declBit(c+25088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul io_toPostMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+25089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul io_toPostMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+25090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul io_toPostMul_isInfA", false,-1);
        vcdp->declBit(c+25091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul io_toPostMul_isZeroA", false,-1);
        vcdp->declBit(c+25092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul io_toPostMul_isInfB", false,-1);
        vcdp->declBit(c+25093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul io_toPostMul_isZeroB", false,-1);
        vcdp->declBit(c+25094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul io_toPostMul_signProd", false,-1);
        vcdp->declBus(c+25095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul io_toPostMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+25096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul io_toPostMul_doSubMags", false,-1);
        vcdp->declBus(c+25097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul io_toPostMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+25098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul io_toPostMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+25099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul io_toPostMul_bit0AlignedSigC", false,-1);
        vcdp->declBus(c+25109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul rawA_exp", false,-1, 8,0);
        vcdp->declBit(c+25091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul rawA_isZero", false,-1);
        vcdp->declBit(c+25110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul rawA_isSpecial", false,-1);
        vcdp->declBit(c+25111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul rawA__isNaN", false,-1);
        vcdp->declBit(c+25112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul rawA__sign", false,-1);
        vcdp->declBus(c+25113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul rawA__sExp", false,-1, 9,0);
        vcdp->declBus(c+25114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul rawA__sig", false,-1, 24,0);
        vcdp->declBus(c+25115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul rawB_exp", false,-1, 8,0);
        vcdp->declBit(c+25093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul rawB_isZero", false,-1);
        vcdp->declBit(c+25116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul rawB_isSpecial", false,-1);
        vcdp->declBit(c+25117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul rawB__isNaN", false,-1);
        vcdp->declBit(c+25118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul rawB__sign", false,-1);
        vcdp->declBus(c+25119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul rawB__sExp", false,-1, 9,0);
        vcdp->declBus(c+25120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul rawB__sig", false,-1, 24,0);
        vcdp->declBus(c+70330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul rawC__sExp", false,-1, 9,0);
        vcdp->declBit(c+25121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul signProd", false,-1);
        vcdp->declBus(c+25122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul sExpAlignedProd", false,-1, 10,0);
        vcdp->declBus(c+25122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul sNatCAlignDist", false,-1, 10,0);
        vcdp->declBus(c+25123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul posNatCAlignDist", false,-1, 9,0);
        vcdp->declBit(c+25124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul isMinCAlign", false,-1);
        vcdp->declBus(c+25125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul CAlignDist", false,-1, 6,0);
        vcdp->declArray(c+25126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul mainAlignedSigC", false,-1, 77,0);
        vcdp->declArray(c+25129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul alignedSigC_hi", false,-1, 74,0);
        vcdp->declArray(c+25132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_preMul alignedSigC", false,-1, 75,0);
        vcdp->declBit(c+25088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul io_fromPreMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+25089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul io_fromPreMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+25090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul io_fromPreMul_isInfA", false,-1);
        vcdp->declBit(c+25091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul io_fromPreMul_isZeroA", false,-1);
        vcdp->declBit(c+25092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul io_fromPreMul_isInfB", false,-1);
        vcdp->declBit(c+25093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul io_fromPreMul_isZeroB", false,-1);
        vcdp->declBit(c+25094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul io_fromPreMul_signProd", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul io_fromPreMul_isNaNC", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul io_fromPreMul_isInfC", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul io_fromPreMul_isZeroC", false,-1);
        vcdp->declBus(c+25095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul io_fromPreMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+25096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul io_fromPreMul_doSubMags", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul io_fromPreMul_CIsDominant", false,-1);
        vcdp->declBus(c+25097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul io_fromPreMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+25098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul io_fromPreMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+25099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul io_fromPreMul_bit0AlignedSigC", false,-1);
        vcdp->declQuad(c+25100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul io_mulAddResult", false,-1, 48,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+25102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul io_invalidExc", false,-1);
        vcdp->declBit(c+25089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul io_rawOut_isNaN", false,-1);
        vcdp->declBit(c+25103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul io_rawOut_isInf", false,-1);
        vcdp->declBit(c+25104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul io_rawOut_isZero", false,-1);
        vcdp->declBit(c+25105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul io_rawOut_sign", false,-1);
        vcdp->declBus(c+25106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul io_rawOut_sExp", false,-1, 9,0);
        vcdp->declBus(c+25107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul io_rawOut_sig", false,-1, 26,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul roundingMode_min", false,-1);
        vcdp->declBit(c+25135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul CDom_sign", false,-1);
        vcdp->declArray(c+25136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul sigSum", false,-1, 74,0);
    }
}

void VTestHarness::traceInitThis__704(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+25139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul CDom_sExp", false,-1, 9,0);
        vcdp->declQuad(c+25140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul CDom_absSigSum", false,-1, 49,0);
        vcdp->declBit(c+25142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul CDom_absSigSumExtra", false,-1);
        vcdp->declBus(c+25143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul CDom_mainSig", false,-1, 28,0);
        vcdp->declBit(c+25144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_0", false,-1);
        vcdp->declBit(c+25145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_1", false,-1);
        vcdp->declBit(c+25146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_2", false,-1);
        vcdp->declBit(c+25147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_3", false,-1);
        vcdp->declBit(c+25148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_4", false,-1);
        vcdp->declBit(c+25149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_5", false,-1);
        vcdp->declBit(c+25150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_6", false,-1);
        vcdp->declBus(c+25151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_shift", false,-1, 8,0);
        vcdp->declBit(c+25152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul CDom_reduced4SigExtra", false,-1);
        vcdp->declBus(c+25153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul CDom_sig", false,-1, 26,0);
        vcdp->declBit(c+25154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_signSigSum", false,-1);
        vcdp->declQuad(c+25155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_absSigSum", false,-1, 50,0);
        vcdp->declBit(c+25157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_0", false,-1);
        vcdp->declBit(c+25158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_1", false,-1);
        vcdp->declBit(c+25159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_2", false,-1);
        vcdp->declBit(c+25160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_3", false,-1);
        vcdp->declBit(c+25161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_4", false,-1);
        vcdp->declBit(c+25162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_5", false,-1);
        vcdp->declBit(c+25163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_6", false,-1);
        vcdp->declBit(c+25164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_7", false,-1);
        vcdp->declBit(c+25165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_8", false,-1);
        vcdp->declBit(c+25166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_9", false,-1);
        vcdp->declBit(c+25167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_10", false,-1);
        vcdp->declBit(c+25168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_11", false,-1);
        vcdp->declBit(c+25169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_12", false,-1);
        vcdp->declBit(c+25170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_13", false,-1);
        vcdp->declBit(c+25171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_14", false,-1);
        vcdp->declBit(c+25172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_15", false,-1);
        vcdp->declBit(c+25173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_16", false,-1);
        vcdp->declBit(c+25174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_17", false,-1);
        vcdp->declBit(c+25175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_18", false,-1);
        vcdp->declBit(c+25176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_19", false,-1);
        vcdp->declBit(c+25177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_20", false,-1);
        vcdp->declBit(c+25178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_21", false,-1);
        vcdp->declBit(c+25179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_22", false,-1);
        vcdp->declBit(c+25180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_23", false,-1);
        vcdp->declBit(c+25181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_24", false,-1);
        vcdp->declBit(c+25182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_25", false,-1);
        vcdp->declBus(c+25183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_lo_lo", false,-1, 5,0);
        vcdp->declBus(c+25184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_lo", false,-1, 12,0);
        vcdp->declBus(c+25185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_hi_lo", false,-1, 5,0);
        vcdp->declBus(c+25186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum", false,-1, 25,0);
        vcdp->declBus(c+25187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_normDistReduced2", false,-1, 4,0);
        vcdp->declBus(c+25188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_nearNormDist", false,-1, 5,0);
        vcdp->declBus(c+25189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_sExp", false,-1, 9,0);
        vcdp->declBus(c+25190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_mainSig", false,-1, 28,0);
        vcdp->declBit(c+25191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_0", false,-1);
        vcdp->declBit(c+25192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_1", false,-1);
        vcdp->declBit(c+25193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_2", false,-1);
        vcdp->declBit(c+25194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_3", false,-1);
        vcdp->declBit(c+25195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_4", false,-1);
        vcdp->declBit(c+25196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_5", false,-1);
        vcdp->declBit(c+25197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_6", false,-1);
        vcdp->declBus(c+25198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_shift", false,-1, 16,0);
        vcdp->declBit(c+25199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra", false,-1);
        vcdp->declBus(c+25107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_sig", false,-1, 26,0);
        vcdp->declBit(c+25200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_completeCancellation", false,-1);
        vcdp->declBit(c+25201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notCDom_sign", false,-1);
        vcdp->declBit(c+25103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notNaN_isInfProd", false,-1);
        vcdp->declBit(c+25103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notNaN_isInfOut", false,-1);
        vcdp->declBit(c+25202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 mulAddRecFNToRaw_postMul notNaN_addZeros", false,-1);
        vcdp->declBit(c+25102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN io_invalidExc", false,-1);
        vcdp->declBit(c+25089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN io_in_isNaN", false,-1);
        vcdp->declBit(c+25103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN io_in_isInf", false,-1);
        vcdp->declBit(c+25104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+25105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+25106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+25107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+16083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN io_out", false,-1, 32,0);
        vcdp->declBus(c+25108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+25102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN_io_invalidExc", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN_io_infiniteExc", false,-1);
        vcdp->declBit(c+25089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isNaN", false,-1);
        vcdp->declBit(c+25103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isInf", false,-1);
        vcdp->declBit(c+25104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+25105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+25106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+25107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN_io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+16083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN_io_out", false,-1, 32,0);
        vcdp->declBus(c+25108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN_io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+25102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN io_invalidExc", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN io_infiniteExc", false,-1);
        vcdp->declBit(c+25089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isNaN", false,-1);
        vcdp->declBit(c+25103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isInf", false,-1);
        vcdp->declBit(c+25104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+25105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+25106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+25107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+16083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN io_out", false,-1, 32,0);
        vcdp->declBus(c+25108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_near_even", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_min", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_max", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_near_maxMag", false,-1);
    }
}

void VTestHarness::traceInitThis__705(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_odd", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN roundMagUp", false,-1);
        vcdp->declBit(c+25203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN doShiftSigDown1", false,-1);
        vcdp->declBit(c+25204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb", false,-1);
        vcdp->declBus(c+25205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs", false,-1, 7,0);
        vcdp->declBit(c+25206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb_1", false,-1);
        vcdp->declBus(c+25207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs_1", false,-1, 6,0);
        vcdp->declBit(c+25208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb_2", false,-1);
        vcdp->declBus(c+25209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs_2", false,-1, 5,0);
        vcdp->declArray(c+25210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_shift", false,-1, 64,0);
        vcdp->declBus(c+25213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask", false,-1, 26,0);
        vcdp->declBus(c+25214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN shiftedRoundMask", false,-1, 26,0);
        vcdp->declBus(c+25215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN roundPosMask", false,-1, 26,0);
        vcdp->declBit(c+25216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN roundPosBit", false,-1);
        vcdp->declBit(c+25217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN anyRoundExtra", false,-1);
        vcdp->declBit(c+25218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN anyRound", false,-1);
        vcdp->declBit(c+25216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN roundIncr", false,-1);
        vcdp->declBus(c+25219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN roundedSig", false,-1, 25,0);
        vcdp->declBus(c+25220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN sRoundedExp", false,-1, 10,0);
        vcdp->declBus(c+25221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN common_expOut", false,-1, 8,0);
        vcdp->declBus(c+25222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN common_fractOut", false,-1, 22,0);
        vcdp->declBit(c+25223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN common_overflow", false,-1);
        vcdp->declBit(c+25224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN common_totalUnderflow", false,-1);
        vcdp->declBit(c+25225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_roundPosBit", false,-1);
        vcdp->declBit(c+25226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_anyRound", false,-1);
        vcdp->declBit(c+25225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_roundIncr", false,-1);
        vcdp->declBit(c+25227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN roundCarry", false,-1);
        vcdp->declBit(c+25228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN common_underflow", false,-1);
        vcdp->declBit(c+25229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN common_inexact", false,-1);
        vcdp->declBit(c+25230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN isNaNOut", false,-1);
        vcdp->declBit(c+25103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN notNaN_isSpecialInfOut", false,-1);
        vcdp->declBit(c+25231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN commonCase", false,-1);
        vcdp->declBit(c+25232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN overflow", false,-1);
        vcdp->declBit(c+25233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN underflow", false,-1);
        vcdp->declBit(c+25234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN inexact", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN overflow_roundMagUp", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN pegMinNonzeroMagOut", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN pegMaxFiniteMagOut", false,-1);
        vcdp->declBit(c+25235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN notNaN_isInfOut", false,-1);
        vcdp->declBit(c+25236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN signOut", false,-1);
        vcdp->declBus(c+25237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN expOut", false,-1, 8,0);
        vcdp->declBus(c+25238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN fractOut", false,-1, 22,0);
        vcdp->declBus(c+25239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN io_out_hi", false,-1, 9,0);
        vcdp->declBus(c+25240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags_lo", false,-1, 1,0);
        vcdp->declBus(c+25241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_muladder_15 roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags_hi", false,-1, 2,0);
        vcdp->declQuad(c+16083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 io_in", false,-1, 32,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 io_roundingMode", false,-1, 2,0);
        vcdp->declBus(c+16085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 io_out", false,-1, 31,0);
        vcdp->declBus(c+16086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 io_intExceptionFlags", false,-1, 2,0);
        vcdp->declBus(c+25242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 rawIn_exp", false,-1, 8,0);
        vcdp->declBit(c+25243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 rawIn_isZero", false,-1);
        vcdp->declBit(c+25244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 rawIn_isSpecial", false,-1);
        vcdp->declBit(c+25245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 rawIn__isNaN", false,-1);
        vcdp->declBit(c+25246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 rawIn__isInf", false,-1);
        vcdp->declBit(c+16242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 rawIn__sign", false,-1);
        vcdp->declBus(c+25247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 rawIn__sExp", false,-1, 9,0);
        vcdp->declBus(c+25248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 rawIn__sig", false,-1, 24,0);
        vcdp->declBit(c+25249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 magGeOne", false,-1);
        vcdp->declBus(c+25250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 posExp", false,-1, 7,0);
        vcdp->declBit(c+25251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 magJustBelowOne", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 roundingMode_near_even", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 roundingMode_min", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 roundingMode_max", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 roundingMode_near_maxMag", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 roundingMode_odd", false,-1);
        vcdp->declQuad(c+25252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 shiftedSig", false,-1, 54,0);
        vcdp->declQuad(c+25254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 alignedSig", false,-1, 33,0);
        vcdp->declBus(c+25256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 unroundedInt", false,-1, 31,0);
        vcdp->declBit(c+25257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 common_inexact", false,-1);
        vcdp->declBit(c+25258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 roundIncr_near_even", false,-1);
        vcdp->declBit(c+25259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 roundIncr_near_maxMag", false,-1);
        vcdp->declBit(c+25258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 roundIncr", false,-1);
        vcdp->declBus(c+25260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 complUnroundedInt", false,-1, 31,0);
        vcdp->declBus(c+25261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 roundedInt", false,-1, 31,0);
        vcdp->declBit(c+25262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 magGeOne_atOverflowEdge", false,-1);
        vcdp->declBit(c+25263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 roundCarryBut2", false,-1);
        vcdp->declBit(c+25264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 common_overflow", false,-1);
        vcdp->declBit(c+25265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 invalidExc", false,-1);
        vcdp->declBit(c+16241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 overflow", false,-1);
        vcdp->declBit(c+25266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 inexact", false,-1);
        vcdp->declBit(c+25267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 excSign", false,-1);
        vcdp->declBus(c+25268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 excOut", false,-1, 31,0);
        vcdp->declBus(c+25269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit activated_data_e_scaled_rec_fn_to_in_15 io_intExceptionFlags_hi", false,-1, 1,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p reset", false,-1);
        vcdp->declBit(c+12788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_ready", false,-1);
        vcdp->declBit(c+12789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_valid", false,-1);
        vcdp->declBus(c+16087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_resp_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+16088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_resp_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+16089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_resp_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+16090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_resp_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+16091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_resp_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+16092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_resp_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+16093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_resp_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+16094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_resp_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+16095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_resp_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+16096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_resp_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+16097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_resp_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+16098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_resp_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+16099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_resp_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+16100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_resp_data_13_0", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__706(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+16101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_resp_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+16102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_resp_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+49975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_resp_fromDMA", false,-1);
        vcdp->declBus(c+49977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_resp_acc_bank_id", false,-1, 1,0);
        vcdp->declBus(c+12767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_full_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+12768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_full_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+12769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_full_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+12770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_full_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+12771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_full_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+12772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_full_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+12773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_full_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+12774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_full_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+12775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_full_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+12776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_full_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+12777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_full_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+12778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_full_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+12779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_full_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+12780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_full_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+12781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_full_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+12782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_in_bits_full_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+12790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_ready", false,-1);
        vcdp->declBit(c+49978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_valid", false,-1);
        vcdp->declBus(c+52504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_resp_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+52505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_resp_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+52506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_resp_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+52507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_resp_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+52508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_resp_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+52509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_resp_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+52510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_resp_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+52511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_resp_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+52512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_resp_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+52513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_resp_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+52514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_resp_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+52515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_resp_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+52516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_resp_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+52517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_resp_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+52518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_resp_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+52519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_resp_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+49517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_resp_fromDMA", false,-1);
        vcdp->declBus(c+50011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_resp_acc_bank_id", false,-1, 1,0);
        vcdp->declBus(c+49979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_full_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+49980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_full_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+49981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_full_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+49982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_full_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+49983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_full_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+49984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_full_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+49985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_full_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+49986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_full_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+49987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_full_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+49988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_full_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+49989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_full_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+49990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_full_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+49991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_full_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+49992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_full_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+49993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_full_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+49994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p io_out_bits_full_data_15_0", false,-1, 31,0);
        vcdp->declBus(c+52520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_resp_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+52521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_resp_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+52522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_resp_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+52523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_resp_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+52524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_resp_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+52525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_resp_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+52526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_resp_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+52527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_resp_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+52528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_resp_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+52529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_resp_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+52530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_resp_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+52531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_resp_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+52532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_resp_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+52533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_resp_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+52534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_resp_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+52535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_resp_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+52536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_resp_fromDMA", false,-1);
        vcdp->declBus(c+52537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_resp_acc_bank_id", false,-1, 1,0);
        vcdp->declBus(c+52538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_full_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+52539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_full_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+52540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_full_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+52541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_full_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+52542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_full_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+52543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_full_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+52544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_full_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+52545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_full_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+52546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_full_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+52547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_full_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+52548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_full_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+52549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_full_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+52550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_full_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+52551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_full_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+52552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_full_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+52553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_0_full_data_15_0", false,-1, 31,0);
        vcdp->declBus(c+52554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_resp_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+52555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_resp_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+52556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_resp_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+52557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_resp_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+52558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_resp_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+52559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_resp_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+52560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_resp_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+52561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_resp_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+52562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_resp_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+52563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_resp_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+52564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_resp_data_10_0", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__707(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+52565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_resp_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+52566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_resp_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+52567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_resp_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+52568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_resp_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+52569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_resp_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+52570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_resp_fromDMA", false,-1);
        vcdp->declBus(c+52571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_resp_acc_bank_id", false,-1, 1,0);
        vcdp->declBus(c+52572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_full_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+52573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_full_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+52574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_full_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+52575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_full_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+52576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_full_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+52577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_full_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+52578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_full_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+52579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_full_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+52580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_full_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+52581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_full_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+52582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_full_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+52583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_full_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+52584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_full_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+52585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_full_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+52586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_full_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+52587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_1_full_data_15_0", false,-1, 31,0);
        vcdp->declBus(c+52588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_resp_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+52589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_resp_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+52590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_resp_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+52591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_resp_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+52592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_resp_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+52593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_resp_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+52594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_resp_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+52595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_resp_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+52596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_resp_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+52597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_resp_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+52598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_resp_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+52599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_resp_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+52600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_resp_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+52601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_resp_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+52602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_resp_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+52603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_resp_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+52604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_resp_fromDMA", false,-1);
        vcdp->declBus(c+52605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_resp_acc_bank_id", false,-1, 1,0);
        vcdp->declBus(c+52606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_full_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+52607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_full_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+52608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_full_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+52609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_full_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+52610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_full_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+52611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_full_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+52612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_full_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+52613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_full_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+52614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_full_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+52615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_full_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+52616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_full_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+52617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_full_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+52618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_full_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+52619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_full_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+52620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_full_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+52621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_2_full_data_15_0", false,-1, 31,0);
        vcdp->declBus(c+52622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_resp_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+52623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_resp_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+52624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_resp_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+52625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_resp_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+52626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_resp_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+52627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_resp_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+52628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_resp_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+52629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_resp_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+52630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_resp_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+52631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_resp_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+52632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_resp_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+52633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_resp_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+52634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_resp_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+52635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_resp_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+52636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_resp_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+52637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_resp_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+52638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_resp_fromDMA", false,-1);
        vcdp->declBus(c+52639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_resp_acc_bank_id", false,-1, 1,0);
        vcdp->declBus(c+52640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_full_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+52641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_full_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+52642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_full_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+52643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_full_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+52644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_full_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+52645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_full_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+52646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_full_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+52647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_full_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+52648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_full_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+52649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_full_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+52650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_full_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+52651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_full_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+52652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_full_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+52653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_full_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+52654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_full_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+52655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_3_full_data_15_0", false,-1, 31,0);
        vcdp->declBus(c+52656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_resp_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+52657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_resp_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+52658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_resp_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+52659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_resp_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+52660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_resp_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+52661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_resp_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+52662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_resp_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+52663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_resp_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+52664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_resp_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+52665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_resp_data_9_0", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__708(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+52666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_resp_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+52667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_resp_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+52668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_resp_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+52669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_resp_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+52670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_resp_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+52671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_resp_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+52672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_resp_fromDMA", false,-1);
        vcdp->declBus(c+52673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_resp_acc_bank_id", false,-1, 1,0);
        vcdp->declBus(c+52674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_full_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+52675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_full_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+52676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_full_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+52677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_full_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+52678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_full_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+52679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_full_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+52680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_full_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+52681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_full_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+52682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_full_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+52683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_full_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+52684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_full_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+52685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_full_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+52686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_full_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+52687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_full_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+52688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_full_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+52689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_4_full_data_15_0", false,-1, 31,0);
        vcdp->declBus(c+52690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_resp_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+52691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_resp_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+52692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_resp_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+52693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_resp_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+52694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_resp_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+52695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_resp_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+52696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_resp_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+52697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_resp_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+52698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_resp_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+52699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_resp_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+52700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_resp_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+52701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_resp_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+52702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_resp_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+52703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_resp_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+52704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_resp_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+52705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_resp_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+52706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_resp_fromDMA", false,-1);
        vcdp->declBus(c+52707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_resp_acc_bank_id", false,-1, 1,0);
        vcdp->declBus(c+52708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_full_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+52709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_full_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+52710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_full_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+52711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_full_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+52712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_full_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+52713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_full_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+52714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_full_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+52715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_full_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+52716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_full_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+52717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_full_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+52718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_full_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+52719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_full_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+52720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_full_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+52721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_full_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+52722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_full_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+52723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_5_full_data_15_0", false,-1, 31,0);
        vcdp->declBus(c+52724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_resp_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+52725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_resp_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+52726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_resp_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+52727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_resp_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+52728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_resp_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+52729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_resp_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+52730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_resp_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+52731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_resp_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+52732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_resp_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+52733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_resp_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+52734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_resp_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+52735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_resp_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+52736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_resp_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+52737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_resp_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+52738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_resp_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+52739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_resp_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+52740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_resp_fromDMA", false,-1);
        vcdp->declBus(c+52741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_resp_acc_bank_id", false,-1, 1,0);
        vcdp->declBus(c+52742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_full_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+52743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_full_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+52744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_full_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+52745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_full_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+52746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_full_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+52747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_full_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+52748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_full_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+52749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_full_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+52750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_full_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+52751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_full_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+52752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_full_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+52753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_full_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+52754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_full_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+52755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_full_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+52756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_full_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+52757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_6_full_data_15_0", false,-1, 31,0);
        vcdp->declBus(c+52504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_resp_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+52505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_resp_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+52506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_resp_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+52507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_resp_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+52508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_resp_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+52509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_resp_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+52510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_resp_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+52511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_resp_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+52512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_resp_data_8_0", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__709(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+52513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_resp_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+52514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_resp_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+52515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_resp_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+52516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_resp_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+52517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_resp_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+52518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_resp_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+52519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_resp_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+49517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_resp_fromDMA", false,-1);
        vcdp->declBus(c+50011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_resp_acc_bank_id", false,-1, 1,0);
        vcdp->declBus(c+49979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_full_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+49980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_full_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+49981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_full_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+49982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_full_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+49983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_full_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+49984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_full_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+49985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_full_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+49986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_full_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+49987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_full_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+49988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_full_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+49989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_full_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+49990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_full_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+49991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_full_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+49992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_full_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+49993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_full_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+49994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stages_7_full_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+52758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p valids_0", false,-1);
        vcdp->declBit(c+52759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p valids_1", false,-1);
        vcdp->declBit(c+52760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p valids_2", false,-1);
        vcdp->declBit(c+52761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p valids_3", false,-1);
        vcdp->declBit(c+52762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p valids_4", false,-1);
        vcdp->declBit(c+52763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p valids_5", false,-1);
        vcdp->declBit(c+52764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p valids_6", false,-1);
        vcdp->declBit(c+49978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p valids_7", false,-1);
        vcdp->declBit(c+25270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stalling_7", false,-1);
        vcdp->declBit(c+25271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stalling_6", false,-1);
        vcdp->declBit(c+25272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stalling_5", false,-1);
        vcdp->declBit(c+25273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stalling_4", false,-1);
        vcdp->declBit(c+25274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stalling_3", false,-1);
        vcdp->declBit(c+25275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stalling_2", false,-1);
        vcdp->declBit(c+25276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stalling_1", false,-1);
        vcdp->declBit(c+25277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit pipe_out_p stalling_0", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders clock", false,-1);
        vcdp->declBit(c+12791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_in_sel_0", false,-1);
        vcdp->declBit(c+12792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_in_sel_1", false,-1);
        vcdp->declBus(c+12793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_ina_0_0_0", false,-1, 31,0);
        vcdp->declBus(c+12794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_ina_0_1_0", false,-1, 31,0);
        vcdp->declBus(c+12795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_ina_0_2_0", false,-1, 31,0);
        vcdp->declBus(c+12796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_ina_0_3_0", false,-1, 31,0);
        vcdp->declBus(c+12797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_ina_0_4_0", false,-1, 31,0);
        vcdp->declBus(c+12798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_ina_0_5_0", false,-1, 31,0);
        vcdp->declBus(c+12799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_ina_0_6_0", false,-1, 31,0);
        vcdp->declBus(c+12800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_ina_0_7_0", false,-1, 31,0);
        vcdp->declBus(c+12801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_ina_0_8_0", false,-1, 31,0);
        vcdp->declBus(c+12802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_ina_0_9_0", false,-1, 31,0);
        vcdp->declBus(c+12803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_ina_0_10_0", false,-1, 31,0);
        vcdp->declBus(c+12804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_ina_0_11_0", false,-1, 31,0);
        vcdp->declBus(c+12805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_ina_0_12_0", false,-1, 31,0);
        vcdp->declBus(c+12806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_ina_0_13_0", false,-1, 31,0);
        vcdp->declBus(c+12807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_ina_0_14_0", false,-1, 31,0);
        vcdp->declBus(c+12808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_ina_0_15_0", false,-1, 31,0);
        vcdp->declBus(c+12809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_ina_1_0_0", false,-1, 31,0);
        vcdp->declBus(c+12810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_ina_1_1_0", false,-1, 31,0);
        vcdp->declBus(c+12811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_ina_1_2_0", false,-1, 31,0);
        vcdp->declBus(c+12812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_ina_1_3_0", false,-1, 31,0);
        vcdp->declBus(c+12813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_ina_1_4_0", false,-1, 31,0);
        vcdp->declBus(c+12814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_ina_1_5_0", false,-1, 31,0);
        vcdp->declBus(c+12815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_ina_1_6_0", false,-1, 31,0);
        vcdp->declBus(c+12816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_ina_1_7_0", false,-1, 31,0);
        vcdp->declBus(c+12817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_ina_1_8_0", false,-1, 31,0);
        vcdp->declBus(c+12818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_ina_1_9_0", false,-1, 31,0);
        vcdp->declBus(c+12819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_ina_1_10_0", false,-1, 31,0);
        vcdp->declBus(c+12820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_ina_1_11_0", false,-1, 31,0);
        vcdp->declBus(c+12821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_ina_1_12_0", false,-1, 31,0);
        vcdp->declBus(c+12822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_ina_1_13_0", false,-1, 31,0);
        vcdp->declBus(c+12823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_ina_1_14_0", false,-1, 31,0);
        vcdp->declBus(c+12824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_ina_1_15_0", false,-1, 31,0);
        vcdp->declBus(c+50012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_inb_0_0_0", false,-1, 31,0);
        vcdp->declBus(c+50013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_inb_0_1_0", false,-1, 31,0);
        vcdp->declBus(c+50014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_inb_0_2_0", false,-1, 31,0);
        vcdp->declBus(c+50015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_inb_0_3_0", false,-1, 31,0);
        vcdp->declBus(c+50016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_inb_0_4_0", false,-1, 31,0);
        vcdp->declBus(c+50017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_inb_0_5_0", false,-1, 31,0);
        vcdp->declBus(c+50018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_inb_0_6_0", false,-1, 31,0);
        vcdp->declBus(c+50019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_inb_0_7_0", false,-1, 31,0);
        vcdp->declBus(c+50020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_inb_0_8_0", false,-1, 31,0);
        vcdp->declBus(c+50021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_inb_0_9_0", false,-1, 31,0);
        vcdp->declBus(c+50022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_inb_0_10_0", false,-1, 31,0);
        vcdp->declBus(c+50023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_inb_0_11_0", false,-1, 31,0);
        vcdp->declBus(c+50024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_inb_0_12_0", false,-1, 31,0);
        vcdp->declBus(c+50025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_inb_0_13_0", false,-1, 31,0);
        vcdp->declBus(c+50026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_inb_0_14_0", false,-1, 31,0);
        vcdp->declBus(c+50027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_inb_0_15_0", false,-1, 31,0);
        vcdp->declBus(c+50028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_inb_1_0_0", false,-1, 31,0);
        vcdp->declBus(c+50029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_inb_1_1_0", false,-1, 31,0);
        vcdp->declBus(c+50030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_inb_1_2_0", false,-1, 31,0);
        vcdp->declBus(c+50031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_inb_1_3_0", false,-1, 31,0);
        vcdp->declBus(c+50032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_inb_1_4_0", false,-1, 31,0);
        vcdp->declBus(c+50033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_inb_1_5_0", false,-1, 31,0);
        vcdp->declBus(c+50034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_inb_1_6_0", false,-1, 31,0);
        vcdp->declBus(c+50035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_inb_1_7_0", false,-1, 31,0);
        vcdp->declBus(c+50036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_inb_1_8_0", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__710(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+50037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_inb_1_9_0", false,-1, 31,0);
        vcdp->declBus(c+50038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_inb_1_10_0", false,-1, 31,0);
        vcdp->declBus(c+50039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_inb_1_11_0", false,-1, 31,0);
        vcdp->declBus(c+50040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_inb_1_12_0", false,-1, 31,0);
        vcdp->declBus(c+50041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_inb_1_13_0", false,-1, 31,0);
        vcdp->declBus(c+50042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_inb_1_14_0", false,-1, 31,0);
        vcdp->declBus(c+50043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_inb_1_15_0", false,-1, 31,0);
        vcdp->declBus(c+50044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_out_0_0", false,-1, 31,0);
        vcdp->declBus(c+50045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_out_1_0", false,-1, 31,0);
        vcdp->declBus(c+50046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_out_2_0", false,-1, 31,0);
        vcdp->declBus(c+50047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_out_3_0", false,-1, 31,0);
        vcdp->declBus(c+50048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_out_4_0", false,-1, 31,0);
        vcdp->declBus(c+50049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_out_5_0", false,-1, 31,0);
        vcdp->declBus(c+50050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_out_6_0", false,-1, 31,0);
        vcdp->declBus(c+50051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_out_7_0", false,-1, 31,0);
        vcdp->declBus(c+50052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_out_8_0", false,-1, 31,0);
        vcdp->declBus(c+50053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_out_9_0", false,-1, 31,0);
        vcdp->declBus(c+50054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_out_10_0", false,-1, 31,0);
        vcdp->declBus(c+50055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_out_11_0", false,-1, 31,0);
        vcdp->declBus(c+50056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_out_12_0", false,-1, 31,0);
        vcdp->declBus(c+50057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_out_13_0", false,-1, 31,0);
        vcdp->declBus(c+50058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_out_14_0", false,-1, 31,0);
        vcdp->declBus(c+50059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders io_out_15_0", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_clock", false,-1);
        vcdp->declBus(c+25278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_io_op1", false,-1, 31,0);
        vcdp->declBus(c+25279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_io_op2", false,-1, 31,0);
        vcdp->declBus(c+50044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_io_sum", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_1_clock", false,-1);
        vcdp->declBus(c+25280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_1_io_op1", false,-1, 31,0);
        vcdp->declBus(c+25281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_1_io_op2", false,-1, 31,0);
        vcdp->declBus(c+50045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_1_io_sum", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_2_clock", false,-1);
        vcdp->declBus(c+25282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_2_io_op1", false,-1, 31,0);
        vcdp->declBus(c+25283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_2_io_op2", false,-1, 31,0);
        vcdp->declBus(c+50046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_2_io_sum", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_3_clock", false,-1);
        vcdp->declBus(c+25284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_3_io_op1", false,-1, 31,0);
        vcdp->declBus(c+25285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_3_io_op2", false,-1, 31,0);
        vcdp->declBus(c+50047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_3_io_sum", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_4_clock", false,-1);
        vcdp->declBus(c+25286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_4_io_op1", false,-1, 31,0);
        vcdp->declBus(c+25287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_4_io_op2", false,-1, 31,0);
        vcdp->declBus(c+50048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_4_io_sum", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_5_clock", false,-1);
        vcdp->declBus(c+25288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_5_io_op1", false,-1, 31,0);
        vcdp->declBus(c+25289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_5_io_op2", false,-1, 31,0);
        vcdp->declBus(c+50049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_5_io_sum", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_6_clock", false,-1);
        vcdp->declBus(c+25290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_6_io_op1", false,-1, 31,0);
        vcdp->declBus(c+25291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_6_io_op2", false,-1, 31,0);
        vcdp->declBus(c+50050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_6_io_sum", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_7_clock", false,-1);
        vcdp->declBus(c+25292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_7_io_op1", false,-1, 31,0);
        vcdp->declBus(c+25293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_7_io_op2", false,-1, 31,0);
        vcdp->declBus(c+50051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_7_io_sum", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_8_clock", false,-1);
        vcdp->declBus(c+25294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_8_io_op1", false,-1, 31,0);
        vcdp->declBus(c+25295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_8_io_op2", false,-1, 31,0);
        vcdp->declBus(c+50052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_8_io_sum", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_9_clock", false,-1);
        vcdp->declBus(c+25296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_9_io_op1", false,-1, 31,0);
        vcdp->declBus(c+25297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_9_io_op2", false,-1, 31,0);
        vcdp->declBus(c+50053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_9_io_sum", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_10_clock", false,-1);
        vcdp->declBus(c+25298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_10_io_op1", false,-1, 31,0);
        vcdp->declBus(c+25299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_10_io_op2", false,-1, 31,0);
        vcdp->declBus(c+50054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_10_io_sum", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_11_clock", false,-1);
        vcdp->declBus(c+25300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_11_io_op1", false,-1, 31,0);
        vcdp->declBus(c+25301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_11_io_op2", false,-1, 31,0);
        vcdp->declBus(c+50055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_11_io_sum", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_12_clock", false,-1);
        vcdp->declBus(c+25302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_12_io_op1", false,-1, 31,0);
        vcdp->declBus(c+25303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_12_io_op2", false,-1, 31,0);
        vcdp->declBus(c+50056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_12_io_sum", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_13_clock", false,-1);
        vcdp->declBus(c+25304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_13_io_op1", false,-1, 31,0);
        vcdp->declBus(c+25305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_13_io_op2", false,-1, 31,0);
        vcdp->declBus(c+50057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_13_io_sum", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_14_clock", false,-1);
        vcdp->declBus(c+25306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_14_io_op1", false,-1, 31,0);
        vcdp->declBus(c+25307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_14_io_op2", false,-1, 31,0);
        vcdp->declBus(c+50058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_14_io_sum", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_15_clock", false,-1);
        vcdp->declBus(c+25308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_15_io_op1", false,-1, 31,0);
        vcdp->declBus(c+25309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_15_io_op2", false,-1, 31,0);
        vcdp->declBus(c+50059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_15_io_sum", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m clock", false,-1);
        vcdp->declBus(c+25278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m io_op1", false,-1, 31,0);
        vcdp->declBus(c+25279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m io_op2", false,-1, 31,0);
        vcdp->declBus(c+50044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m io_sum", false,-1, 31,0);
        vcdp->declBus(c+50044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m io_sum_r", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_1 clock", false,-1);
        vcdp->declBus(c+25280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_1 io_op1", false,-1, 31,0);
        vcdp->declBus(c+25281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_1 io_op2", false,-1, 31,0);
        vcdp->declBus(c+50045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_1 io_sum", false,-1, 31,0);
        vcdp->declBus(c+50045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_1 io_sum_r", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_2 clock", false,-1);
        vcdp->declBus(c+25282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_2 io_op1", false,-1, 31,0);
        vcdp->declBus(c+25283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_2 io_op2", false,-1, 31,0);
        vcdp->declBus(c+50046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_2 io_sum", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__711(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+50046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_2 io_sum_r", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_3 clock", false,-1);
        vcdp->declBus(c+25284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_3 io_op1", false,-1, 31,0);
        vcdp->declBus(c+25285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_3 io_op2", false,-1, 31,0);
        vcdp->declBus(c+50047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_3 io_sum", false,-1, 31,0);
        vcdp->declBus(c+50047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_3 io_sum_r", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_4 clock", false,-1);
        vcdp->declBus(c+25286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_4 io_op1", false,-1, 31,0);
        vcdp->declBus(c+25287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_4 io_op2", false,-1, 31,0);
        vcdp->declBus(c+50048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_4 io_sum", false,-1, 31,0);
        vcdp->declBus(c+50048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_4 io_sum_r", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_5 clock", false,-1);
        vcdp->declBus(c+25288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_5 io_op1", false,-1, 31,0);
        vcdp->declBus(c+25289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_5 io_op2", false,-1, 31,0);
        vcdp->declBus(c+50049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_5 io_sum", false,-1, 31,0);
        vcdp->declBus(c+50049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_5 io_sum_r", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_6 clock", false,-1);
        vcdp->declBus(c+25290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_6 io_op1", false,-1, 31,0);
        vcdp->declBus(c+25291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_6 io_op2", false,-1, 31,0);
        vcdp->declBus(c+50050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_6 io_sum", false,-1, 31,0);
        vcdp->declBus(c+50050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_6 io_sum_r", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_7 clock", false,-1);
        vcdp->declBus(c+25292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_7 io_op1", false,-1, 31,0);
        vcdp->declBus(c+25293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_7 io_op2", false,-1, 31,0);
        vcdp->declBus(c+50051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_7 io_sum", false,-1, 31,0);
        vcdp->declBus(c+50051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_7 io_sum_r", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_8 clock", false,-1);
        vcdp->declBus(c+25294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_8 io_op1", false,-1, 31,0);
        vcdp->declBus(c+25295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_8 io_op2", false,-1, 31,0);
        vcdp->declBus(c+50052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_8 io_sum", false,-1, 31,0);
        vcdp->declBus(c+50052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_8 io_sum_r", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_9 clock", false,-1);
        vcdp->declBus(c+25296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_9 io_op1", false,-1, 31,0);
        vcdp->declBus(c+25297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_9 io_op2", false,-1, 31,0);
        vcdp->declBus(c+50053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_9 io_sum", false,-1, 31,0);
        vcdp->declBus(c+50053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_9 io_sum_r", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_10 clock", false,-1);
        vcdp->declBus(c+25298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_10 io_op1", false,-1, 31,0);
        vcdp->declBus(c+25299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_10 io_op2", false,-1, 31,0);
        vcdp->declBus(c+50054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_10 io_sum", false,-1, 31,0);
        vcdp->declBus(c+50054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_10 io_sum_r", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_11 clock", false,-1);
        vcdp->declBus(c+25300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_11 io_op1", false,-1, 31,0);
        vcdp->declBus(c+25301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_11 io_op2", false,-1, 31,0);
        vcdp->declBus(c+50055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_11 io_sum", false,-1, 31,0);
        vcdp->declBus(c+50055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_11 io_sum_r", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_12 clock", false,-1);
        vcdp->declBus(c+25302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_12 io_op1", false,-1, 31,0);
        vcdp->declBus(c+25303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_12 io_op2", false,-1, 31,0);
        vcdp->declBus(c+50056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_12 io_sum", false,-1, 31,0);
        vcdp->declBus(c+50056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_12 io_sum_r", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_13 clock", false,-1);
        vcdp->declBus(c+25304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_13 io_op1", false,-1, 31,0);
        vcdp->declBus(c+25305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_13 io_op2", false,-1, 31,0);
        vcdp->declBus(c+50057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_13 io_sum", false,-1, 31,0);
        vcdp->declBus(c+50057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_13 io_sum_r", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_14 clock", false,-1);
        vcdp->declBus(c+25306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_14 io_op1", false,-1, 31,0);
        vcdp->declBus(c+25307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_14 io_op2", false,-1, 31,0);
        vcdp->declBus(c+50058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_14 io_sum", false,-1, 31,0);
        vcdp->declBus(c+50058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_14 io_sum_r", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_15 clock", false,-1);
        vcdp->declBus(c+25308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_15 io_op1", false,-1, 31,0);
        vcdp->declBus(c+25309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_15 io_op2", false,-1, 31,0);
        vcdp->declBus(c+50059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_15 io_sum", false,-1, 31,0);
        vcdp->declBus(c+50059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders m_15 io_sum_r", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 reset", false,-1);
        vcdp->declBit(c+12024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_req_ready", false,-1);
        vcdp->declBit(c+12825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_req_valid", false,-1);
        vcdp->declBus(c+12826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_req_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+12827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_req_bits_addr", false,-1, 8,0);
        vcdp->declBus(c+12828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_req_bits_igelu_qb", false,-1, 31,0);
        vcdp->declBus(c+12829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_req_bits_igelu_qc", false,-1, 31,0);
        vcdp->declBus(c+12830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_req_bits_iexp_qln2", false,-1, 31,0);
        vcdp->declBus(c+12831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_req_bits_iexp_qln2_inv", false,-1, 31,0);
        vcdp->declBus(c+12832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_req_bits_act", false,-1, 2,0);
        vcdp->declBit(c+12833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_req_bits_fromDMA", false,-1);
        vcdp->declBit(c+12834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_resp_ready", false,-1);
        vcdp->declBit(c+12835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_resp_valid", false,-1);
        vcdp->declBus(c+12836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_resp_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+12837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_resp_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+12838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_resp_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+12839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_resp_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+12840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_resp_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+12841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_resp_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+12842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_resp_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+12843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_resp_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+12844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_resp_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+12845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_resp_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+12846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_resp_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+12847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_resp_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+12848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_resp_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+12849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_resp_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+12850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_resp_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+12851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_resp_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+50060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_resp_bits_fromDMA", false,-1);
        vcdp->declBus(c+50061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_resp_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+50062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_resp_bits_igelu_qb", false,-1, 31,0);
        vcdp->declBus(c+50063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_resp_bits_igelu_qc", false,-1, 31,0);
        vcdp->declBus(c+50064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_resp_bits_iexp_qln2", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__712(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+50065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_resp_bits_iexp_qln2_inv", false,-1, 31,0);
        vcdp->declBus(c+50066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_read_resp_bits_act", false,-1, 2,0);
        vcdp->declBit(c+12852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_ready", false,-1);
        vcdp->declBit(c+12853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_valid", false,-1);
        vcdp->declBus(c+12854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_addr", false,-1, 8,0);
        vcdp->declBus(c+12855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+12856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+12857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+12858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+12859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+12860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+12861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+12862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+12863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+12864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+12865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+12866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+12867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+12868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+12869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+12870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+12871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_acc", false,-1);
        vcdp->declBit(c+12872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_0", false,-1);
        vcdp->declBit(c+12873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_1", false,-1);
        vcdp->declBit(c+12874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_2", false,-1);
        vcdp->declBit(c+12875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_3", false,-1);
        vcdp->declBit(c+12876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_4", false,-1);
        vcdp->declBit(c+12877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_5", false,-1);
        vcdp->declBit(c+12878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_6", false,-1);
        vcdp->declBit(c+12879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_7", false,-1);
        vcdp->declBit(c+12880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_8", false,-1);
        vcdp->declBit(c+12881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_9", false,-1);
        vcdp->declBit(c+12882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_10", false,-1);
        vcdp->declBit(c+12883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_11", false,-1);
        vcdp->declBit(c+12884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_12", false,-1);
        vcdp->declBit(c+12885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_13", false,-1);
        vcdp->declBit(c+12886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_14", false,-1);
        vcdp->declBit(c+12887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_15", false,-1);
        vcdp->declBit(c+12888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_16", false,-1);
        vcdp->declBit(c+12889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_17", false,-1);
        vcdp->declBit(c+12890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_18", false,-1);
        vcdp->declBit(c+12891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_19", false,-1);
        vcdp->declBit(c+12892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_20", false,-1);
        vcdp->declBit(c+12893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_21", false,-1);
        vcdp->declBit(c+12894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_22", false,-1);
        vcdp->declBit(c+12895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_23", false,-1);
        vcdp->declBit(c+12896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_24", false,-1);
        vcdp->declBit(c+12897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_25", false,-1);
        vcdp->declBit(c+12898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_26", false,-1);
        vcdp->declBit(c+12899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_27", false,-1);
        vcdp->declBit(c+12900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_28", false,-1);
        vcdp->declBit(c+12901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_29", false,-1);
        vcdp->declBit(c+12902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_30", false,-1);
        vcdp->declBit(c+12903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_31", false,-1);
        vcdp->declBit(c+12904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_32", false,-1);
        vcdp->declBit(c+12905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_33", false,-1);
        vcdp->declBit(c+12906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_34", false,-1);
        vcdp->declBit(c+12907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_35", false,-1);
        vcdp->declBit(c+12908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_36", false,-1);
        vcdp->declBit(c+12909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_37", false,-1);
        vcdp->declBit(c+12910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_38", false,-1);
        vcdp->declBit(c+12911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_39", false,-1);
        vcdp->declBit(c+12912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_40", false,-1);
        vcdp->declBit(c+12913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_41", false,-1);
        vcdp->declBit(c+12914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_42", false,-1);
        vcdp->declBit(c+12915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_43", false,-1);
        vcdp->declBit(c+12916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_44", false,-1);
        vcdp->declBit(c+12917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_45", false,-1);
        vcdp->declBit(c+12918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_46", false,-1);
        vcdp->declBit(c+12919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_47", false,-1);
        vcdp->declBit(c+12920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_48", false,-1);
        vcdp->declBit(c+12921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_49", false,-1);
        vcdp->declBit(c+12922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_50", false,-1);
        vcdp->declBit(c+12923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_51", false,-1);
        vcdp->declBit(c+12924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_52", false,-1);
        vcdp->declBit(c+12925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_53", false,-1);
        vcdp->declBit(c+12926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_54", false,-1);
        vcdp->declBit(c+12927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_55", false,-1);
        vcdp->declBit(c+12928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_56", false,-1);
        vcdp->declBit(c+12929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_57", false,-1);
        vcdp->declBit(c+12930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_58", false,-1);
        vcdp->declBit(c+12931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_59", false,-1);
        vcdp->declBit(c+12932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_60", false,-1);
        vcdp->declBit(c+12933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_61", false,-1);
        vcdp->declBit(c+12934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_62", false,-1);
        vcdp->declBit(c+12935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_write_bits_mask_63", false,-1);
        vcdp->declBit(c+12791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_valid", false,-1);
        vcdp->declBus(c+12793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_op1_0_0", false,-1, 31,0);
        vcdp->declBus(c+12794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_op1_1_0", false,-1, 31,0);
        vcdp->declBus(c+12795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_op1_2_0", false,-1, 31,0);
        vcdp->declBus(c+12796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_op1_3_0", false,-1, 31,0);
        vcdp->declBus(c+12797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_op1_4_0", false,-1, 31,0);
        vcdp->declBus(c+12798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_op1_5_0", false,-1, 31,0);
        vcdp->declBus(c+12799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_op1_6_0", false,-1, 31,0);
        vcdp->declBus(c+12800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_op1_7_0", false,-1, 31,0);
        vcdp->declBus(c+12801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_op1_8_0", false,-1, 31,0);
        vcdp->declBus(c+12802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_op1_9_0", false,-1, 31,0);
        vcdp->declBus(c+12803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_op1_10_0", false,-1, 31,0);
        vcdp->declBus(c+12804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_op1_11_0", false,-1, 31,0);
        vcdp->declBus(c+12805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_op1_12_0", false,-1, 31,0);
        vcdp->declBus(c+12806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_op1_13_0", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__713(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+12807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_op1_14_0", false,-1, 31,0);
        vcdp->declBus(c+12808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_op1_15_0", false,-1, 31,0);
        vcdp->declBus(c+50012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_op2_0_0", false,-1, 31,0);
        vcdp->declBus(c+50013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_op2_1_0", false,-1, 31,0);
        vcdp->declBus(c+50014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_op2_2_0", false,-1, 31,0);
        vcdp->declBus(c+50015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_op2_3_0", false,-1, 31,0);
        vcdp->declBus(c+50016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_op2_4_0", false,-1, 31,0);
        vcdp->declBus(c+50017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_op2_5_0", false,-1, 31,0);
        vcdp->declBus(c+50018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_op2_6_0", false,-1, 31,0);
        vcdp->declBus(c+50019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_op2_7_0", false,-1, 31,0);
        vcdp->declBus(c+50020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_op2_8_0", false,-1, 31,0);
        vcdp->declBus(c+50021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_op2_9_0", false,-1, 31,0);
        vcdp->declBus(c+50022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_op2_10_0", false,-1, 31,0);
        vcdp->declBus(c+50023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_op2_11_0", false,-1, 31,0);
        vcdp->declBus(c+50024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_op2_12_0", false,-1, 31,0);
        vcdp->declBus(c+50025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_op2_13_0", false,-1, 31,0);
        vcdp->declBus(c+50026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_op2_14_0", false,-1, 31,0);
        vcdp->declBus(c+50027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_op2_15_0", false,-1, 31,0);
        vcdp->declBus(c+50044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_sum_0_0", false,-1, 31,0);
        vcdp->declBus(c+50045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_sum_1_0", false,-1, 31,0);
        vcdp->declBus(c+50046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_sum_2_0", false,-1, 31,0);
        vcdp->declBus(c+50047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_sum_3_0", false,-1, 31,0);
        vcdp->declBus(c+50048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_sum_4_0", false,-1, 31,0);
        vcdp->declBus(c+50049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_sum_5_0", false,-1, 31,0);
        vcdp->declBus(c+50050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_sum_6_0", false,-1, 31,0);
        vcdp->declBus(c+50051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_sum_7_0", false,-1, 31,0);
        vcdp->declBus(c+50052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_sum_8_0", false,-1, 31,0);
        vcdp->declBus(c+50053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_sum_9_0", false,-1, 31,0);
        vcdp->declBus(c+50054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_sum_10_0", false,-1, 31,0);
        vcdp->declBus(c+50055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_sum_11_0", false,-1, 31,0);
        vcdp->declBus(c+50056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_sum_12_0", false,-1, 31,0);
        vcdp->declBus(c+50057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_sum_13_0", false,-1, 31,0);
        vcdp->declBus(c+50058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_sum_14_0", false,-1, 31,0);
        vcdp->declBus(c+50059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 io_adder_sum_15_0", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_reset", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_waddr", false,-1, 8,0);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_raddr", false,-1, 8,0);
        vcdp->declBus(c+52766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_wdata_0_0", false,-1, 31,0);
        vcdp->declBus(c+52767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_wdata_1_0", false,-1, 31,0);
        vcdp->declBus(c+52768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_wdata_2_0", false,-1, 31,0);
        vcdp->declBus(c+52769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_wdata_3_0", false,-1, 31,0);
        vcdp->declBus(c+52770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_wdata_4_0", false,-1, 31,0);
        vcdp->declBus(c+52771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_wdata_5_0", false,-1, 31,0);
        vcdp->declBus(c+52772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_wdata_6_0", false,-1, 31,0);
        vcdp->declBus(c+52773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_wdata_7_0", false,-1, 31,0);
        vcdp->declBus(c+52774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_wdata_8_0", false,-1, 31,0);
        vcdp->declBus(c+52775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_wdata_9_0", false,-1, 31,0);
        vcdp->declBus(c+52776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_wdata_10_0", false,-1, 31,0);
        vcdp->declBus(c+52777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_wdata_11_0", false,-1, 31,0);
        vcdp->declBus(c+52778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_wdata_12_0", false,-1, 31,0);
        vcdp->declBus(c+52779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_wdata_13_0", false,-1, 31,0);
        vcdp->declBus(c+52780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_wdata_14_0", false,-1, 31,0);
        vcdp->declBus(c+52781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_wdata_15_0", false,-1, 31,0);
        vcdp->declBus(c+12793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_rdata_0_0", false,-1, 31,0);
        vcdp->declBus(c+12794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_rdata_1_0", false,-1, 31,0);
        vcdp->declBus(c+12795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_rdata_2_0", false,-1, 31,0);
        vcdp->declBus(c+12796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_rdata_3_0", false,-1, 31,0);
        vcdp->declBus(c+12797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_rdata_4_0", false,-1, 31,0);
        vcdp->declBus(c+12798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_rdata_5_0", false,-1, 31,0);
        vcdp->declBus(c+12799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_rdata_6_0", false,-1, 31,0);
        vcdp->declBus(c+12800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_rdata_7_0", false,-1, 31,0);
        vcdp->declBus(c+12801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_rdata_8_0", false,-1, 31,0);
        vcdp->declBus(c+12802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_rdata_9_0", false,-1, 31,0);
        vcdp->declBus(c+12803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_rdata_10_0", false,-1, 31,0);
        vcdp->declBus(c+12804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_rdata_11_0", false,-1, 31,0);
        vcdp->declBus(c+12805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_rdata_12_0", false,-1, 31,0);
        vcdp->declBus(c+12806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_rdata_13_0", false,-1, 31,0);
        vcdp->declBus(c+12807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_rdata_14_0", false,-1, 31,0);
        vcdp->declBus(c+12808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_rdata_15_0", false,-1, 31,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_wen", false,-1);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_ren", false,-1);
        vcdp->declBit(c+52783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_0", false,-1);
        vcdp->declBit(c+52784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_1", false,-1);
        vcdp->declBit(c+52785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_2", false,-1);
        vcdp->declBit(c+52786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_3", false,-1);
        vcdp->declBit(c+52787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_4", false,-1);
        vcdp->declBit(c+52788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_5", false,-1);
        vcdp->declBit(c+52789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_6", false,-1);
        vcdp->declBit(c+52790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_7", false,-1);
        vcdp->declBit(c+52791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_8", false,-1);
        vcdp->declBit(c+52792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_9", false,-1);
        vcdp->declBit(c+52793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_10", false,-1);
        vcdp->declBit(c+52794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_11", false,-1);
        vcdp->declBit(c+52795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_12", false,-1);
        vcdp->declBit(c+52796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_13", false,-1);
        vcdp->declBit(c+52797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_14", false,-1);
        vcdp->declBit(c+52798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_15", false,-1);
        vcdp->declBit(c+52799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_16", false,-1);
        vcdp->declBit(c+52800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_17", false,-1);
        vcdp->declBit(c+52801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_18", false,-1);
        vcdp->declBit(c+52802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_19", false,-1);
        vcdp->declBit(c+52803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_20", false,-1);
        vcdp->declBit(c+52804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_21", false,-1);
        vcdp->declBit(c+52805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_22", false,-1);
        vcdp->declBit(c+52806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_23", false,-1);
        vcdp->declBit(c+52807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_24", false,-1);
        vcdp->declBit(c+52808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_25", false,-1);
        vcdp->declBit(c+52809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_26", false,-1);
        vcdp->declBit(c+52810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_27", false,-1);
        vcdp->declBit(c+52811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_28", false,-1);
    }
}

void VTestHarness::traceInitThis__714(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+52812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_29", false,-1);
        vcdp->declBit(c+52813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_30", false,-1);
        vcdp->declBit(c+52814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_31", false,-1);
        vcdp->declBit(c+52815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_32", false,-1);
        vcdp->declBit(c+52816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_33", false,-1);
        vcdp->declBit(c+52817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_34", false,-1);
        vcdp->declBit(c+52818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_35", false,-1);
        vcdp->declBit(c+52819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_36", false,-1);
        vcdp->declBit(c+52820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_37", false,-1);
        vcdp->declBit(c+52821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_38", false,-1);
        vcdp->declBit(c+52822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_39", false,-1);
        vcdp->declBit(c+52823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_40", false,-1);
        vcdp->declBit(c+52824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_41", false,-1);
        vcdp->declBit(c+52825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_42", false,-1);
        vcdp->declBit(c+52826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_43", false,-1);
        vcdp->declBit(c+52827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_44", false,-1);
        vcdp->declBit(c+52828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_45", false,-1);
        vcdp->declBit(c+52829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_46", false,-1);
        vcdp->declBit(c+52830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_47", false,-1);
        vcdp->declBit(c+52831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_48", false,-1);
        vcdp->declBit(c+52832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_49", false,-1);
        vcdp->declBit(c+52833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_50", false,-1);
        vcdp->declBit(c+52834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_51", false,-1);
        vcdp->declBit(c+52835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_52", false,-1);
        vcdp->declBit(c+52836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_53", false,-1);
        vcdp->declBit(c+52837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_54", false,-1);
        vcdp->declBit(c+52838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_55", false,-1);
        vcdp->declBit(c+52839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_56", false,-1);
        vcdp->declBit(c+52840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_57", false,-1);
        vcdp->declBit(c+52841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_58", false,-1);
        vcdp->declBit(c+52842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_59", false,-1);
        vcdp->declBit(c+52843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_60", false,-1);
        vcdp->declBit(c+52844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_61", false,-1);
        vcdp->declBit(c+52845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_62", false,-1);
        vcdp->declBit(c+52846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem_io_mask_63", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_reset", false,-1);
        vcdp->declBit(c+25312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_enq_ready", false,-1);
        vcdp->declBit(c+52847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_enq_valid", false,-1);
        vcdp->declBus(c+12793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_enq_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+12794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_enq_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+12795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_enq_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+12796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_enq_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+12797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_enq_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+12798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_enq_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+12799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_enq_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+12800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_enq_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+12801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_enq_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+12802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_enq_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+12803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_enq_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+12804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_enq_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+12805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_enq_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+12806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_enq_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+12807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_enq_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+12808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_enq_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+52848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_enq_bits_fromDMA", false,-1);
        vcdp->declBus(c+52849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_enq_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+52850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_enq_bits_igelu_qb", false,-1, 31,0);
        vcdp->declBus(c+52851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_enq_bits_igelu_qc", false,-1, 31,0);
        vcdp->declBus(c+52852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_enq_bits_iexp_qln2", false,-1, 31,0);
        vcdp->declBus(c+52853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_enq_bits_iexp_qln2_inv", false,-1, 31,0);
        vcdp->declBus(c+52854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_enq_bits_act", false,-1, 2,0);
        vcdp->declBit(c+12834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_deq_ready", false,-1);
        vcdp->declBit(c+12835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_deq_valid", false,-1);
        vcdp->declBus(c+12836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_deq_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+12837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_deq_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+12838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_deq_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+12839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_deq_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+12840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_deq_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+12841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_deq_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+12842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_deq_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+12843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_deq_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+12844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_deq_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+12845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_deq_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+12846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_deq_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+12847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_deq_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+12848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_deq_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+12849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_deq_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+12850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_deq_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+12851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_deq_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+50060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_deq_bits_fromDMA", false,-1);
        vcdp->declBus(c+50061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_deq_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+50062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_deq_bits_igelu_qb", false,-1, 31,0);
        vcdp->declBus(c+50063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_deq_bits_igelu_qc", false,-1, 31,0);
        vcdp->declBus(c+50064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_deq_bits_iexp_qln2", false,-1, 31,0);
        vcdp->declBus(c+50065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_deq_bits_iexp_qln2_inv", false,-1, 31,0);
        vcdp->declBus(c+50066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_deq_bits_act", false,-1, 2,0);
        vcdp->declBit(c+52855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_count", false,-1);
        vcdp->declBit(c+52856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_valid", false,-1);
        vcdp->declBus(c+52857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_addr", false,-1, 8,0);
        vcdp->declBus(c+50012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+50013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+50014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+50015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+50016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+50017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+50018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+50019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+50020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+50021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+50022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_data_10_0", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__715(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+50023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+50024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+50025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+50026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+50027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+52858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_acc", false,-1);
        vcdp->declBit(c+52859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_0", false,-1);
        vcdp->declBit(c+52860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_1", false,-1);
        vcdp->declBit(c+52861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_2", false,-1);
        vcdp->declBit(c+52862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_3", false,-1);
        vcdp->declBit(c+52863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_4", false,-1);
        vcdp->declBit(c+52864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_5", false,-1);
        vcdp->declBit(c+52865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_6", false,-1);
        vcdp->declBit(c+52866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_7", false,-1);
        vcdp->declBit(c+52867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_8", false,-1);
        vcdp->declBit(c+52868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_9", false,-1);
        vcdp->declBit(c+52869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_10", false,-1);
        vcdp->declBit(c+52870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_11", false,-1);
        vcdp->declBit(c+52871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_12", false,-1);
        vcdp->declBit(c+52872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_13", false,-1);
        vcdp->declBit(c+52873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_14", false,-1);
        vcdp->declBit(c+52874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_15", false,-1);
        vcdp->declBit(c+52875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_16", false,-1);
        vcdp->declBit(c+52876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_17", false,-1);
        vcdp->declBit(c+52877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_18", false,-1);
        vcdp->declBit(c+52878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_19", false,-1);
        vcdp->declBit(c+52879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_20", false,-1);
        vcdp->declBit(c+52880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_21", false,-1);
        vcdp->declBit(c+52881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_22", false,-1);
        vcdp->declBit(c+52882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_23", false,-1);
        vcdp->declBit(c+52883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_24", false,-1);
        vcdp->declBit(c+52884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_25", false,-1);
        vcdp->declBit(c+52885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_26", false,-1);
        vcdp->declBit(c+52886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_27", false,-1);
        vcdp->declBit(c+52887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_28", false,-1);
        vcdp->declBit(c+52888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_29", false,-1);
        vcdp->declBit(c+52889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_30", false,-1);
        vcdp->declBit(c+52890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_31", false,-1);
        vcdp->declBit(c+52891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_32", false,-1);
        vcdp->declBit(c+52892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_33", false,-1);
        vcdp->declBit(c+52893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_34", false,-1);
        vcdp->declBit(c+52894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_35", false,-1);
        vcdp->declBit(c+52895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_36", false,-1);
        vcdp->declBit(c+52896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_37", false,-1);
        vcdp->declBit(c+52897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_38", false,-1);
        vcdp->declBit(c+52898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_39", false,-1);
        vcdp->declBit(c+52899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_40", false,-1);
        vcdp->declBit(c+52900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_41", false,-1);
        vcdp->declBit(c+52901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_42", false,-1);
        vcdp->declBit(c+52902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_43", false,-1);
        vcdp->declBit(c+52903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_44", false,-1);
        vcdp->declBit(c+52904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_45", false,-1);
        vcdp->declBit(c+52905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_46", false,-1);
        vcdp->declBit(c+52906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_47", false,-1);
        vcdp->declBit(c+52907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_48", false,-1);
        vcdp->declBit(c+52908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_49", false,-1);
        vcdp->declBit(c+52909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_50", false,-1);
        vcdp->declBit(c+52910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_51", false,-1);
        vcdp->declBit(c+52911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_52", false,-1);
        vcdp->declBit(c+52912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_53", false,-1);
        vcdp->declBit(c+52913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_54", false,-1);
        vcdp->declBit(c+52914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_55", false,-1);
        vcdp->declBit(c+52915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_56", false,-1);
        vcdp->declBit(c+52916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_57", false,-1);
        vcdp->declBit(c+52917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_58", false,-1);
        vcdp->declBit(c+52918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_59", false,-1);
        vcdp->declBit(c+52919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_60", false,-1);
        vcdp->declBit(c+52920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_61", false,-1);
        vcdp->declBit(c+52921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_62", false,-1);
        vcdp->declBit(c+52922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_0_bits_mask_63", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_valid", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_addr", false,-1, 8,0);
        vcdp->declBus(c+52923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+52924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+52925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+52926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+52927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+52928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+52929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+52930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+52931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+52932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+52933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+52934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+52935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+52936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+52937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+52938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+52939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_acc", false,-1);
        vcdp->declBit(c+52783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_0", false,-1);
        vcdp->declBit(c+52784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_1", false,-1);
        vcdp->declBit(c+52785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_2", false,-1);
        vcdp->declBit(c+52786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_3", false,-1);
        vcdp->declBit(c+52787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_4", false,-1);
        vcdp->declBit(c+52788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_5", false,-1);
        vcdp->declBit(c+52789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_6", false,-1);
        vcdp->declBit(c+52790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_7", false,-1);
        vcdp->declBit(c+52791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_8", false,-1);
        vcdp->declBit(c+52792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_9", false,-1);
        vcdp->declBit(c+52793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_10", false,-1);
        vcdp->declBit(c+52794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_11", false,-1);
    }
}

void VTestHarness::traceInitThis__716(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+52795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_12", false,-1);
        vcdp->declBit(c+52796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_13", false,-1);
        vcdp->declBit(c+52797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_14", false,-1);
        vcdp->declBit(c+52798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_15", false,-1);
        vcdp->declBit(c+52799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_16", false,-1);
        vcdp->declBit(c+52800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_17", false,-1);
        vcdp->declBit(c+52801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_18", false,-1);
        vcdp->declBit(c+52802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_19", false,-1);
        vcdp->declBit(c+52803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_20", false,-1);
        vcdp->declBit(c+52804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_21", false,-1);
        vcdp->declBit(c+52805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_22", false,-1);
        vcdp->declBit(c+52806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_23", false,-1);
        vcdp->declBit(c+52807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_24", false,-1);
        vcdp->declBit(c+52808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_25", false,-1);
        vcdp->declBit(c+52809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_26", false,-1);
        vcdp->declBit(c+52810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_27", false,-1);
        vcdp->declBit(c+52811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_28", false,-1);
        vcdp->declBit(c+52812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_29", false,-1);
        vcdp->declBit(c+52813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_30", false,-1);
        vcdp->declBit(c+52814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_31", false,-1);
        vcdp->declBit(c+52815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_32", false,-1);
        vcdp->declBit(c+52816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_33", false,-1);
        vcdp->declBit(c+52817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_34", false,-1);
        vcdp->declBit(c+52818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_35", false,-1);
        vcdp->declBit(c+52819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_36", false,-1);
        vcdp->declBit(c+52820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_37", false,-1);
        vcdp->declBit(c+52821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_38", false,-1);
        vcdp->declBit(c+52822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_39", false,-1);
        vcdp->declBit(c+52823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_40", false,-1);
        vcdp->declBit(c+52824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_41", false,-1);
        vcdp->declBit(c+52825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_42", false,-1);
        vcdp->declBit(c+52826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_43", false,-1);
        vcdp->declBit(c+52827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_44", false,-1);
        vcdp->declBit(c+52828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_45", false,-1);
        vcdp->declBit(c+52829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_46", false,-1);
        vcdp->declBit(c+52830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_47", false,-1);
        vcdp->declBit(c+52831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_48", false,-1);
        vcdp->declBit(c+52832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_49", false,-1);
        vcdp->declBit(c+52833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_50", false,-1);
        vcdp->declBit(c+52834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_51", false,-1);
        vcdp->declBit(c+52835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_52", false,-1);
        vcdp->declBit(c+52836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_53", false,-1);
        vcdp->declBit(c+52837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_54", false,-1);
        vcdp->declBit(c+52838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_55", false,-1);
        vcdp->declBit(c+52839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_56", false,-1);
        vcdp->declBit(c+52840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_57", false,-1);
        vcdp->declBit(c+52841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_58", false,-1);
        vcdp->declBit(c+52842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_59", false,-1);
        vcdp->declBit(c+52843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_60", false,-1);
        vcdp->declBit(c+52844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_61", false,-1);
        vcdp->declBit(c+52845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_62", false,-1);
        vcdp->declBit(c+52846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 pipelined_writes_1_bits_mask_63", false,-1);
        vcdp->declBus(c+52849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_enq_bits_scale_REG_bits", false,-1, 31,0);
        vcdp->declBus(c+52850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_enq_bits_igelu_qb_REG", false,-1, 31,0);
        vcdp->declBus(c+52851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_enq_bits_igelu_qc_REG", false,-1, 31,0);
        vcdp->declBus(c+52852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_enq_bits_iexp_qln2_REG", false,-1, 31,0);
        vcdp->declBus(c+52853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_enq_bits_iexp_qln2_inv_REG", false,-1, 31,0);
        vcdp->declBus(c+52854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_enq_bits_act_REG", false,-1, 2,0);
        vcdp->declBit(c+52848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_enq_bits_fromDMA_REG", false,-1);
        vcdp->declBit(c+52847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_io_enq_valid_REG", false,-1);
        vcdp->declBit(c+25313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q_will_be_empty", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem reset", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_waddr", false,-1, 8,0);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_raddr", false,-1, 8,0);
        vcdp->declBus(c+52766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_wdata_0_0", false,-1, 31,0);
        vcdp->declBus(c+52767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_wdata_1_0", false,-1, 31,0);
        vcdp->declBus(c+52768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_wdata_2_0", false,-1, 31,0);
        vcdp->declBus(c+52769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_wdata_3_0", false,-1, 31,0);
        vcdp->declBus(c+52770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_wdata_4_0", false,-1, 31,0);
        vcdp->declBus(c+52771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_wdata_5_0", false,-1, 31,0);
        vcdp->declBus(c+52772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_wdata_6_0", false,-1, 31,0);
        vcdp->declBus(c+52773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_wdata_7_0", false,-1, 31,0);
        vcdp->declBus(c+52774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_wdata_8_0", false,-1, 31,0);
        vcdp->declBus(c+52775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_wdata_9_0", false,-1, 31,0);
        vcdp->declBus(c+52776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_wdata_10_0", false,-1, 31,0);
        vcdp->declBus(c+52777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_wdata_11_0", false,-1, 31,0);
        vcdp->declBus(c+52778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_wdata_12_0", false,-1, 31,0);
        vcdp->declBus(c+52779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_wdata_13_0", false,-1, 31,0);
        vcdp->declBus(c+52780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_wdata_14_0", false,-1, 31,0);
        vcdp->declBus(c+52781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_wdata_15_0", false,-1, 31,0);
        vcdp->declBus(c+12793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_rdata_0_0", false,-1, 31,0);
        vcdp->declBus(c+12794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_rdata_1_0", false,-1, 31,0);
        vcdp->declBus(c+12795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_rdata_2_0", false,-1, 31,0);
        vcdp->declBus(c+12796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_rdata_3_0", false,-1, 31,0);
        vcdp->declBus(c+12797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_rdata_4_0", false,-1, 31,0);
        vcdp->declBus(c+12798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_rdata_5_0", false,-1, 31,0);
        vcdp->declBus(c+12799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_rdata_6_0", false,-1, 31,0);
        vcdp->declBus(c+12800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_rdata_7_0", false,-1, 31,0);
        vcdp->declBus(c+12801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_rdata_8_0", false,-1, 31,0);
        vcdp->declBus(c+12802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_rdata_9_0", false,-1, 31,0);
        vcdp->declBus(c+12803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_rdata_10_0", false,-1, 31,0);
        vcdp->declBus(c+12804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_rdata_11_0", false,-1, 31,0);
        vcdp->declBus(c+12805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_rdata_12_0", false,-1, 31,0);
        vcdp->declBus(c+12806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_rdata_13_0", false,-1, 31,0);
        vcdp->declBus(c+12807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_rdata_14_0", false,-1, 31,0);
        vcdp->declBus(c+12808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_rdata_15_0", false,-1, 31,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_wen", false,-1);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_ren", false,-1);
        vcdp->declBit(c+52783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_0", false,-1);
        vcdp->declBit(c+52784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_1", false,-1);
    }
}

void VTestHarness::traceInitThis__717(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+52785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_2", false,-1);
        vcdp->declBit(c+52786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_3", false,-1);
        vcdp->declBit(c+52787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_4", false,-1);
        vcdp->declBit(c+52788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_5", false,-1);
        vcdp->declBit(c+52789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_6", false,-1);
        vcdp->declBit(c+52790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_7", false,-1);
        vcdp->declBit(c+52791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_8", false,-1);
        vcdp->declBit(c+52792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_9", false,-1);
        vcdp->declBit(c+52793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_10", false,-1);
        vcdp->declBit(c+52794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_11", false,-1);
        vcdp->declBit(c+52795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_12", false,-1);
        vcdp->declBit(c+52796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_13", false,-1);
        vcdp->declBit(c+52797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_14", false,-1);
        vcdp->declBit(c+52798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_15", false,-1);
        vcdp->declBit(c+52799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_16", false,-1);
        vcdp->declBit(c+52800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_17", false,-1);
        vcdp->declBit(c+52801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_18", false,-1);
        vcdp->declBit(c+52802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_19", false,-1);
        vcdp->declBit(c+52803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_20", false,-1);
        vcdp->declBit(c+52804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_21", false,-1);
        vcdp->declBit(c+52805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_22", false,-1);
        vcdp->declBit(c+52806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_23", false,-1);
        vcdp->declBit(c+52807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_24", false,-1);
        vcdp->declBit(c+52808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_25", false,-1);
        vcdp->declBit(c+52809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_26", false,-1);
        vcdp->declBit(c+52810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_27", false,-1);
        vcdp->declBit(c+52811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_28", false,-1);
        vcdp->declBit(c+52812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_29", false,-1);
        vcdp->declBit(c+52813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_30", false,-1);
        vcdp->declBit(c+52814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_31", false,-1);
        vcdp->declBit(c+52815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_32", false,-1);
        vcdp->declBit(c+52816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_33", false,-1);
        vcdp->declBit(c+52817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_34", false,-1);
        vcdp->declBit(c+52818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_35", false,-1);
        vcdp->declBit(c+52819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_36", false,-1);
        vcdp->declBit(c+52820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_37", false,-1);
        vcdp->declBit(c+52821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_38", false,-1);
        vcdp->declBit(c+52822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_39", false,-1);
        vcdp->declBit(c+52823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_40", false,-1);
        vcdp->declBit(c+52824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_41", false,-1);
        vcdp->declBit(c+52825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_42", false,-1);
        vcdp->declBit(c+52826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_43", false,-1);
        vcdp->declBit(c+52827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_44", false,-1);
        vcdp->declBit(c+52828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_45", false,-1);
        vcdp->declBit(c+52829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_46", false,-1);
        vcdp->declBit(c+52830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_47", false,-1);
        vcdp->declBit(c+52831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_48", false,-1);
        vcdp->declBit(c+52832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_49", false,-1);
        vcdp->declBit(c+52833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_50", false,-1);
        vcdp->declBit(c+52834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_51", false,-1);
        vcdp->declBit(c+52835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_52", false,-1);
        vcdp->declBit(c+52836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_53", false,-1);
        vcdp->declBit(c+52837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_54", false,-1);
        vcdp->declBit(c+52838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_55", false,-1);
        vcdp->declBit(c+52839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_56", false,-1);
        vcdp->declBit(c+52840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_57", false,-1);
        vcdp->declBit(c+52841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_58", false,-1);
        vcdp->declBit(c+52842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_59", false,-1);
        vcdp->declBit(c+52843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_60", false,-1);
        vcdp->declBit(c+52844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_61", false,-1);
        vcdp->declBit(c+52845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_62", false,-1);
        vcdp->declBit(c+52846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_mask_63", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_clk", false,-1);
        vcdp->declBus(c+25314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_0", false,-1, 7,0);
        vcdp->declBus(c+25315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_1", false,-1, 7,0);
        vcdp->declBus(c+25316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_2", false,-1, 7,0);
        vcdp->declBus(c+25317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_3", false,-1, 7,0);
        vcdp->declBus(c+25318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_4", false,-1, 7,0);
        vcdp->declBus(c+25319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_5", false,-1, 7,0);
        vcdp->declBus(c+25320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_6", false,-1, 7,0);
        vcdp->declBus(c+25321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_7", false,-1, 7,0);
        vcdp->declBus(c+25322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_8", false,-1, 7,0);
        vcdp->declBus(c+25323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_9", false,-1, 7,0);
        vcdp->declBus(c+25324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_10", false,-1, 7,0);
        vcdp->declBus(c+25325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_11", false,-1, 7,0);
        vcdp->declBus(c+25326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_12", false,-1, 7,0);
        vcdp->declBus(c+25327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_13", false,-1, 7,0);
        vcdp->declBus(c+25328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_14", false,-1, 7,0);
        vcdp->declBus(c+25329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_15", false,-1, 7,0);
        vcdp->declBus(c+25330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_16", false,-1, 7,0);
        vcdp->declBus(c+25331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_17", false,-1, 7,0);
        vcdp->declBus(c+25332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_18", false,-1, 7,0);
        vcdp->declBus(c+25333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_19", false,-1, 7,0);
        vcdp->declBus(c+25334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_20", false,-1, 7,0);
        vcdp->declBus(c+25335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_21", false,-1, 7,0);
        vcdp->declBus(c+25336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_22", false,-1, 7,0);
        vcdp->declBus(c+25337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_23", false,-1, 7,0);
        vcdp->declBus(c+25338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_24", false,-1, 7,0);
        vcdp->declBus(c+25339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_25", false,-1, 7,0);
        vcdp->declBus(c+25340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_26", false,-1, 7,0);
        vcdp->declBus(c+25341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_27", false,-1, 7,0);
        vcdp->declBus(c+25342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_28", false,-1, 7,0);
        vcdp->declBus(c+25343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_29", false,-1, 7,0);
        vcdp->declBus(c+25344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_30", false,-1, 7,0);
        vcdp->declBus(c+25345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_31", false,-1, 7,0);
        vcdp->declBus(c+25346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_32", false,-1, 7,0);
        vcdp->declBus(c+25347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_33", false,-1, 7,0);
        vcdp->declBus(c+25348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_34", false,-1, 7,0);
        vcdp->declBus(c+25349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_35", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__718(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+25350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_36", false,-1, 7,0);
        vcdp->declBus(c+25351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_37", false,-1, 7,0);
        vcdp->declBus(c+25352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_38", false,-1, 7,0);
        vcdp->declBus(c+25353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_39", false,-1, 7,0);
        vcdp->declBus(c+25354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_40", false,-1, 7,0);
        vcdp->declBus(c+25355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_41", false,-1, 7,0);
        vcdp->declBus(c+25356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_42", false,-1, 7,0);
        vcdp->declBus(c+25357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_43", false,-1, 7,0);
        vcdp->declBus(c+25358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_44", false,-1, 7,0);
        vcdp->declBus(c+25359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_45", false,-1, 7,0);
        vcdp->declBus(c+25360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_46", false,-1, 7,0);
        vcdp->declBus(c+25361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_47", false,-1, 7,0);
        vcdp->declBus(c+25362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_48", false,-1, 7,0);
        vcdp->declBus(c+25363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_49", false,-1, 7,0);
        vcdp->declBus(c+25364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_50", false,-1, 7,0);
        vcdp->declBus(c+25365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_51", false,-1, 7,0);
        vcdp->declBus(c+25366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_52", false,-1, 7,0);
        vcdp->declBus(c+25367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_53", false,-1, 7,0);
        vcdp->declBus(c+25368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_54", false,-1, 7,0);
        vcdp->declBus(c+25369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_55", false,-1, 7,0);
        vcdp->declBus(c+25370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_56", false,-1, 7,0);
        vcdp->declBus(c+25371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_57", false,-1, 7,0);
        vcdp->declBus(c+25372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_58", false,-1, 7,0);
        vcdp->declBus(c+25373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_59", false,-1, 7,0);
        vcdp->declBus(c+25374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_60", false,-1, 7,0);
        vcdp->declBus(c+25375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_61", false,-1, 7,0);
        vcdp->declBus(c+25376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_62", false,-1, 7,0);
        vcdp->declBus(c+25377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_R0_data_63", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_clk", false,-1);
        vcdp->declBus(c+25378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_0", false,-1, 7,0);
        vcdp->declBus(c+25379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_1", false,-1, 7,0);
        vcdp->declBus(c+25380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_2", false,-1, 7,0);
        vcdp->declBus(c+25381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_3", false,-1, 7,0);
        vcdp->declBus(c+25382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_4", false,-1, 7,0);
        vcdp->declBus(c+25383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_5", false,-1, 7,0);
        vcdp->declBus(c+25384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_6", false,-1, 7,0);
        vcdp->declBus(c+25385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_7", false,-1, 7,0);
        vcdp->declBus(c+25386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_8", false,-1, 7,0);
        vcdp->declBus(c+25387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_9", false,-1, 7,0);
        vcdp->declBus(c+25388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_10", false,-1, 7,0);
        vcdp->declBus(c+25389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_11", false,-1, 7,0);
        vcdp->declBus(c+25390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_12", false,-1, 7,0);
        vcdp->declBus(c+25391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_13", false,-1, 7,0);
        vcdp->declBus(c+25392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_14", false,-1, 7,0);
        vcdp->declBus(c+25393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_15", false,-1, 7,0);
        vcdp->declBus(c+25394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_16", false,-1, 7,0);
        vcdp->declBus(c+25395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_17", false,-1, 7,0);
        vcdp->declBus(c+25396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_18", false,-1, 7,0);
        vcdp->declBus(c+25397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_19", false,-1, 7,0);
        vcdp->declBus(c+25398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_20", false,-1, 7,0);
        vcdp->declBus(c+25399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_21", false,-1, 7,0);
        vcdp->declBus(c+25400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_22", false,-1, 7,0);
        vcdp->declBus(c+25401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_23", false,-1, 7,0);
        vcdp->declBus(c+25402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_24", false,-1, 7,0);
        vcdp->declBus(c+25403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_25", false,-1, 7,0);
        vcdp->declBus(c+25404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_26", false,-1, 7,0);
        vcdp->declBus(c+25405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_27", false,-1, 7,0);
        vcdp->declBus(c+25406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_28", false,-1, 7,0);
        vcdp->declBus(c+25407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_29", false,-1, 7,0);
        vcdp->declBus(c+25408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_30", false,-1, 7,0);
        vcdp->declBus(c+25409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_31", false,-1, 7,0);
        vcdp->declBus(c+25410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_32", false,-1, 7,0);
        vcdp->declBus(c+25411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_33", false,-1, 7,0);
        vcdp->declBus(c+25412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_34", false,-1, 7,0);
        vcdp->declBus(c+25413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_35", false,-1, 7,0);
        vcdp->declBus(c+25414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_36", false,-1, 7,0);
        vcdp->declBus(c+25415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_37", false,-1, 7,0);
        vcdp->declBus(c+25416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_38", false,-1, 7,0);
        vcdp->declBus(c+25417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_39", false,-1, 7,0);
        vcdp->declBus(c+25418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_40", false,-1, 7,0);
        vcdp->declBus(c+25419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_41", false,-1, 7,0);
        vcdp->declBus(c+25420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_42", false,-1, 7,0);
        vcdp->declBus(c+25421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_43", false,-1, 7,0);
        vcdp->declBus(c+25422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_44", false,-1, 7,0);
        vcdp->declBus(c+25423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_45", false,-1, 7,0);
        vcdp->declBus(c+25424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_46", false,-1, 7,0);
        vcdp->declBus(c+25425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_47", false,-1, 7,0);
        vcdp->declBus(c+25426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_48", false,-1, 7,0);
        vcdp->declBus(c+25427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_49", false,-1, 7,0);
        vcdp->declBus(c+25428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_50", false,-1, 7,0);
        vcdp->declBus(c+25429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_51", false,-1, 7,0);
        vcdp->declBus(c+25430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_52", false,-1, 7,0);
        vcdp->declBus(c+25431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_53", false,-1, 7,0);
        vcdp->declBus(c+25432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_54", false,-1, 7,0);
        vcdp->declBus(c+25433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_55", false,-1, 7,0);
        vcdp->declBus(c+25434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_56", false,-1, 7,0);
        vcdp->declBus(c+25435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_57", false,-1, 7,0);
        vcdp->declBus(c+25436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_58", false,-1, 7,0);
        vcdp->declBus(c+25437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_59", false,-1, 7,0);
        vcdp->declBus(c+25438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_60", false,-1, 7,0);
        vcdp->declBus(c+25439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_61", false,-1, 7,0);
        vcdp->declBus(c+25440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_62", false,-1, 7,0);
        vcdp->declBus(c+25441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_data_63", false,-1, 7,0);
        vcdp->declBit(c+52783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_0", false,-1);
        vcdp->declBit(c+52784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_1", false,-1);
        vcdp->declBit(c+52785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_2", false,-1);
        vcdp->declBit(c+52786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_3", false,-1);
        vcdp->declBit(c+52787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_4", false,-1);
        vcdp->declBit(c+52788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_5", false,-1);
    }
}

void VTestHarness::traceInitThis__719(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+52789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_6", false,-1);
        vcdp->declBit(c+52790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_7", false,-1);
        vcdp->declBit(c+52791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_8", false,-1);
        vcdp->declBit(c+52792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_9", false,-1);
        vcdp->declBit(c+52793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_10", false,-1);
        vcdp->declBit(c+52794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_11", false,-1);
        vcdp->declBit(c+52795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_12", false,-1);
        vcdp->declBit(c+52796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_13", false,-1);
        vcdp->declBit(c+52797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_14", false,-1);
        vcdp->declBit(c+52798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_15", false,-1);
        vcdp->declBit(c+52799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_16", false,-1);
        vcdp->declBit(c+52800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_17", false,-1);
        vcdp->declBit(c+52801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_18", false,-1);
        vcdp->declBit(c+52802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_19", false,-1);
        vcdp->declBit(c+52803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_20", false,-1);
        vcdp->declBit(c+52804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_21", false,-1);
        vcdp->declBit(c+52805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_22", false,-1);
        vcdp->declBit(c+52806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_23", false,-1);
        vcdp->declBit(c+52807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_24", false,-1);
        vcdp->declBit(c+52808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_25", false,-1);
        vcdp->declBit(c+52809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_26", false,-1);
        vcdp->declBit(c+52810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_27", false,-1);
        vcdp->declBit(c+52811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_28", false,-1);
        vcdp->declBit(c+52812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_29", false,-1);
        vcdp->declBit(c+52813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_30", false,-1);
        vcdp->declBit(c+52814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_31", false,-1);
        vcdp->declBit(c+52815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_32", false,-1);
        vcdp->declBit(c+52816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_33", false,-1);
        vcdp->declBit(c+52817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_34", false,-1);
        vcdp->declBit(c+52818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_35", false,-1);
        vcdp->declBit(c+52819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_36", false,-1);
        vcdp->declBit(c+52820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_37", false,-1);
        vcdp->declBit(c+52821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_38", false,-1);
        vcdp->declBit(c+52822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_39", false,-1);
        vcdp->declBit(c+52823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_40", false,-1);
        vcdp->declBit(c+52824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_41", false,-1);
        vcdp->declBit(c+52825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_42", false,-1);
        vcdp->declBit(c+52826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_43", false,-1);
        vcdp->declBit(c+52827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_44", false,-1);
        vcdp->declBit(c+52828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_45", false,-1);
        vcdp->declBit(c+52829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_46", false,-1);
        vcdp->declBit(c+52830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_47", false,-1);
        vcdp->declBit(c+52831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_48", false,-1);
        vcdp->declBit(c+52832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_49", false,-1);
        vcdp->declBit(c+52833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_50", false,-1);
        vcdp->declBit(c+52834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_51", false,-1);
        vcdp->declBit(c+52835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_52", false,-1);
        vcdp->declBit(c+52836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_53", false,-1);
        vcdp->declBit(c+52837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_54", false,-1);
        vcdp->declBit(c+52838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_55", false,-1);
        vcdp->declBit(c+52839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_56", false,-1);
        vcdp->declBit(c+52840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_57", false,-1);
        vcdp->declBit(c+52841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_58", false,-1);
        vcdp->declBit(c+52842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_59", false,-1);
        vcdp->declBit(c+52843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_60", false,-1);
        vcdp->declBit(c+52844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_61", false,-1);
        vcdp->declBit(c+52845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_62", false,-1);
        vcdp->declBit(c+52846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem_W0_mask_63", false,-1);
        vcdp->declQuad(c+25442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_rdata_lo_lo_lo", false,-1, 63,0);
        vcdp->declArray(c+25444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_rdata_lo_lo", false,-1, 127,0);
        vcdp->declQuad(c+25448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_rdata_lo_hi_lo", false,-1, 63,0);
        vcdp->declArray(c+25450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_rdata_lo", false,-1, 255,0);
        vcdp->declQuad(c+25458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_rdata_hi_lo_lo", false,-1, 63,0);
        vcdp->declArray(c+25460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_rdata_hi_lo", false,-1, 127,0);
        vcdp->declQuad(c+25464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_rdata_hi_hi_lo", false,-1, 63,0);
        vcdp->declArray(c+25466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem io_rdata_hi", false,-1, 255,0);
        vcdp->declArray(c+52940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem lo", false,-1, 255,0);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_addr", false,-1, 8,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_clk", false,-1);
        vcdp->declBus(c+25314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_0", false,-1, 7,0);
        vcdp->declBus(c+25315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_1", false,-1, 7,0);
        vcdp->declBus(c+25316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_2", false,-1, 7,0);
        vcdp->declBus(c+25317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_3", false,-1, 7,0);
        vcdp->declBus(c+25318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_4", false,-1, 7,0);
        vcdp->declBus(c+25319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_5", false,-1, 7,0);
        vcdp->declBus(c+25320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_6", false,-1, 7,0);
        vcdp->declBus(c+25321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_7", false,-1, 7,0);
        vcdp->declBus(c+25322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_8", false,-1, 7,0);
        vcdp->declBus(c+25323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_9", false,-1, 7,0);
        vcdp->declBus(c+25324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_10", false,-1, 7,0);
        vcdp->declBus(c+25325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_11", false,-1, 7,0);
        vcdp->declBus(c+25326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_12", false,-1, 7,0);
        vcdp->declBus(c+25327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_13", false,-1, 7,0);
        vcdp->declBus(c+25328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_14", false,-1, 7,0);
        vcdp->declBus(c+25329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_15", false,-1, 7,0);
        vcdp->declBus(c+25330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_16", false,-1, 7,0);
        vcdp->declBus(c+25331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_17", false,-1, 7,0);
        vcdp->declBus(c+25332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_18", false,-1, 7,0);
        vcdp->declBus(c+25333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_19", false,-1, 7,0);
        vcdp->declBus(c+25334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_20", false,-1, 7,0);
        vcdp->declBus(c+25335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_21", false,-1, 7,0);
        vcdp->declBus(c+25336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_22", false,-1, 7,0);
        vcdp->declBus(c+25337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_23", false,-1, 7,0);
        vcdp->declBus(c+25338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_24", false,-1, 7,0);
        vcdp->declBus(c+25339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_25", false,-1, 7,0);
        vcdp->declBus(c+25340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_26", false,-1, 7,0);
        vcdp->declBus(c+25341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_27", false,-1, 7,0);
        vcdp->declBus(c+25342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_28", false,-1, 7,0);
        vcdp->declBus(c+25343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_29", false,-1, 7,0);
        vcdp->declBus(c+25344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_30", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__720(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+25345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_31", false,-1, 7,0);
        vcdp->declBus(c+25346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_32", false,-1, 7,0);
        vcdp->declBus(c+25347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_33", false,-1, 7,0);
        vcdp->declBus(c+25348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_34", false,-1, 7,0);
        vcdp->declBus(c+25349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_35", false,-1, 7,0);
        vcdp->declBus(c+25350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_36", false,-1, 7,0);
        vcdp->declBus(c+25351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_37", false,-1, 7,0);
        vcdp->declBus(c+25352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_38", false,-1, 7,0);
        vcdp->declBus(c+25353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_39", false,-1, 7,0);
        vcdp->declBus(c+25354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_40", false,-1, 7,0);
        vcdp->declBus(c+25355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_41", false,-1, 7,0);
        vcdp->declBus(c+25356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_42", false,-1, 7,0);
        vcdp->declBus(c+25357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_43", false,-1, 7,0);
        vcdp->declBus(c+25358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_44", false,-1, 7,0);
        vcdp->declBus(c+25359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_45", false,-1, 7,0);
        vcdp->declBus(c+25360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_46", false,-1, 7,0);
        vcdp->declBus(c+25361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_47", false,-1, 7,0);
        vcdp->declBus(c+25362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_48", false,-1, 7,0);
        vcdp->declBus(c+25363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_49", false,-1, 7,0);
        vcdp->declBus(c+25364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_50", false,-1, 7,0);
        vcdp->declBus(c+25365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_51", false,-1, 7,0);
        vcdp->declBus(c+25366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_52", false,-1, 7,0);
        vcdp->declBus(c+25367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_53", false,-1, 7,0);
        vcdp->declBus(c+25368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_54", false,-1, 7,0);
        vcdp->declBus(c+25369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_55", false,-1, 7,0);
        vcdp->declBus(c+25370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_56", false,-1, 7,0);
        vcdp->declBus(c+25371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_57", false,-1, 7,0);
        vcdp->declBus(c+25372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_58", false,-1, 7,0);
        vcdp->declBus(c+25373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_59", false,-1, 7,0);
        vcdp->declBus(c+25374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_60", false,-1, 7,0);
        vcdp->declBus(c+25375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_61", false,-1, 7,0);
        vcdp->declBus(c+25376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_62", false,-1, 7,0);
        vcdp->declBus(c+25377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem R0_data_63", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_addr", false,-1, 8,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_clk", false,-1);
        vcdp->declBus(c+25378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_0", false,-1, 7,0);
        vcdp->declBus(c+25379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_1", false,-1, 7,0);
        vcdp->declBus(c+25380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_2", false,-1, 7,0);
        vcdp->declBus(c+25381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_3", false,-1, 7,0);
        vcdp->declBus(c+25382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_4", false,-1, 7,0);
        vcdp->declBus(c+25383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_5", false,-1, 7,0);
        vcdp->declBus(c+25384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_6", false,-1, 7,0);
        vcdp->declBus(c+25385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_7", false,-1, 7,0);
        vcdp->declBus(c+25386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_8", false,-1, 7,0);
        vcdp->declBus(c+25387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_9", false,-1, 7,0);
        vcdp->declBus(c+25388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_10", false,-1, 7,0);
        vcdp->declBus(c+25389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_11", false,-1, 7,0);
        vcdp->declBus(c+25390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_12", false,-1, 7,0);
        vcdp->declBus(c+25391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_13", false,-1, 7,0);
        vcdp->declBus(c+25392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_14", false,-1, 7,0);
        vcdp->declBus(c+25393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_15", false,-1, 7,0);
        vcdp->declBus(c+25394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_16", false,-1, 7,0);
        vcdp->declBus(c+25395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_17", false,-1, 7,0);
        vcdp->declBus(c+25396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_18", false,-1, 7,0);
        vcdp->declBus(c+25397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_19", false,-1, 7,0);
        vcdp->declBus(c+25398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_20", false,-1, 7,0);
        vcdp->declBus(c+25399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_21", false,-1, 7,0);
        vcdp->declBus(c+25400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_22", false,-1, 7,0);
        vcdp->declBus(c+25401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_23", false,-1, 7,0);
        vcdp->declBus(c+25402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_24", false,-1, 7,0);
        vcdp->declBus(c+25403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_25", false,-1, 7,0);
        vcdp->declBus(c+25404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_26", false,-1, 7,0);
        vcdp->declBus(c+25405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_27", false,-1, 7,0);
        vcdp->declBus(c+25406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_28", false,-1, 7,0);
        vcdp->declBus(c+25407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_29", false,-1, 7,0);
        vcdp->declBus(c+25408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_30", false,-1, 7,0);
        vcdp->declBus(c+25409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_31", false,-1, 7,0);
        vcdp->declBus(c+25410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_32", false,-1, 7,0);
        vcdp->declBus(c+25411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_33", false,-1, 7,0);
        vcdp->declBus(c+25412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_34", false,-1, 7,0);
        vcdp->declBus(c+25413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_35", false,-1, 7,0);
        vcdp->declBus(c+25414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_36", false,-1, 7,0);
        vcdp->declBus(c+25415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_37", false,-1, 7,0);
        vcdp->declBus(c+25416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_38", false,-1, 7,0);
        vcdp->declBus(c+25417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_39", false,-1, 7,0);
        vcdp->declBus(c+25418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_40", false,-1, 7,0);
        vcdp->declBus(c+25419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_41", false,-1, 7,0);
        vcdp->declBus(c+25420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_42", false,-1, 7,0);
        vcdp->declBus(c+25421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_43", false,-1, 7,0);
        vcdp->declBus(c+25422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_44", false,-1, 7,0);
        vcdp->declBus(c+25423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_45", false,-1, 7,0);
        vcdp->declBus(c+25424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_46", false,-1, 7,0);
        vcdp->declBus(c+25425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_47", false,-1, 7,0);
        vcdp->declBus(c+25426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_48", false,-1, 7,0);
        vcdp->declBus(c+25427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_49", false,-1, 7,0);
        vcdp->declBus(c+25428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_50", false,-1, 7,0);
        vcdp->declBus(c+25429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_51", false,-1, 7,0);
        vcdp->declBus(c+25430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_52", false,-1, 7,0);
        vcdp->declBus(c+25431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_53", false,-1, 7,0);
        vcdp->declBus(c+25432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_54", false,-1, 7,0);
        vcdp->declBus(c+25433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_55", false,-1, 7,0);
        vcdp->declBus(c+25434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_56", false,-1, 7,0);
        vcdp->declBus(c+25435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_57", false,-1, 7,0);
        vcdp->declBus(c+25436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_58", false,-1, 7,0);
        vcdp->declBus(c+25437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_59", false,-1, 7,0);
        vcdp->declBus(c+25438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_60", false,-1, 7,0);
        vcdp->declBus(c+25439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_61", false,-1, 7,0);
        vcdp->declBus(c+25440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_62", false,-1, 7,0);
        vcdp->declBus(c+25441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_data_63", false,-1, 7,0);
        vcdp->declBit(c+52783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_0", false,-1);
    }
}

void VTestHarness::traceInitThis__721(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+52784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_1", false,-1);
        vcdp->declBit(c+52785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_2", false,-1);
        vcdp->declBit(c+52786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_3", false,-1);
        vcdp->declBit(c+52787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_4", false,-1);
        vcdp->declBit(c+52788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_5", false,-1);
        vcdp->declBit(c+52789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_6", false,-1);
        vcdp->declBit(c+52790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_7", false,-1);
        vcdp->declBit(c+52791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_8", false,-1);
        vcdp->declBit(c+52792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_9", false,-1);
        vcdp->declBit(c+52793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_10", false,-1);
        vcdp->declBit(c+52794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_11", false,-1);
        vcdp->declBit(c+52795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_12", false,-1);
        vcdp->declBit(c+52796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_13", false,-1);
        vcdp->declBit(c+52797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_14", false,-1);
        vcdp->declBit(c+52798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_15", false,-1);
        vcdp->declBit(c+52799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_16", false,-1);
        vcdp->declBit(c+52800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_17", false,-1);
        vcdp->declBit(c+52801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_18", false,-1);
        vcdp->declBit(c+52802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_19", false,-1);
        vcdp->declBit(c+52803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_20", false,-1);
        vcdp->declBit(c+52804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_21", false,-1);
        vcdp->declBit(c+52805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_22", false,-1);
        vcdp->declBit(c+52806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_23", false,-1);
        vcdp->declBit(c+52807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_24", false,-1);
        vcdp->declBit(c+52808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_25", false,-1);
        vcdp->declBit(c+52809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_26", false,-1);
        vcdp->declBit(c+52810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_27", false,-1);
        vcdp->declBit(c+52811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_28", false,-1);
        vcdp->declBit(c+52812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_29", false,-1);
        vcdp->declBit(c+52813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_30", false,-1);
        vcdp->declBit(c+52814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_31", false,-1);
        vcdp->declBit(c+52815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_32", false,-1);
        vcdp->declBit(c+52816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_33", false,-1);
        vcdp->declBit(c+52817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_34", false,-1);
        vcdp->declBit(c+52818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_35", false,-1);
        vcdp->declBit(c+52819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_36", false,-1);
        vcdp->declBit(c+52820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_37", false,-1);
        vcdp->declBit(c+52821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_38", false,-1);
        vcdp->declBit(c+52822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_39", false,-1);
        vcdp->declBit(c+52823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_40", false,-1);
        vcdp->declBit(c+52824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_41", false,-1);
        vcdp->declBit(c+52825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_42", false,-1);
        vcdp->declBit(c+52826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_43", false,-1);
        vcdp->declBit(c+52827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_44", false,-1);
        vcdp->declBit(c+52828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_45", false,-1);
        vcdp->declBit(c+52829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_46", false,-1);
        vcdp->declBit(c+52830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_47", false,-1);
        vcdp->declBit(c+52831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_48", false,-1);
        vcdp->declBit(c+52832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_49", false,-1);
        vcdp->declBit(c+52833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_50", false,-1);
        vcdp->declBit(c+52834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_51", false,-1);
        vcdp->declBit(c+52835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_52", false,-1);
        vcdp->declBit(c+52836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_53", false,-1);
        vcdp->declBit(c+52837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_54", false,-1);
        vcdp->declBit(c+52838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_55", false,-1);
        vcdp->declBit(c+52839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_56", false,-1);
        vcdp->declBit(c+52840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_57", false,-1);
        vcdp->declBit(c+52841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_58", false,-1);
        vcdp->declBit(c+52842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_59", false,-1);
        vcdp->declBit(c+52843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_60", false,-1);
        vcdp->declBit(c+52844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_61", false,-1);
        vcdp->declBit(c+52845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_62", false,-1);
        vcdp->declBit(c+52846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem W0_mask_63", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext_R0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext_R0_clk", false,-1);
        vcdp->declArray(c+25474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext_R0_data", false,-1, 511,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext_W0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext_W0_clk", false,-1);
        vcdp->declArray(c+25490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext_W0_data", false,-1, 511,0);
        vcdp->declQuad(c+25506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext_W0_mask", false,-1, 63,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext W0_clk", false,-1);
        vcdp->declArray(c+25490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext W0_data", false,-1, 511,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext W0_en", false,-1);
        vcdp->declQuad(c+25506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext W0_mask", false,-1, 63,0);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_clk", false,-1);
        vcdp->declArray(c+25474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data", false,-1, 511,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_0_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_0_W0_clk", false,-1);
        vcdp->declBus(c+25378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_0_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_0_W0_en", false,-1);
        vcdp->declBit(c+25508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_0_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_0_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_0_R0_clk", false,-1);
        vcdp->declBus(c+52948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_0_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_0_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_1_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_1_W0_clk", false,-1);
        vcdp->declBus(c+25379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_1_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_1_W0_en", false,-1);
        vcdp->declBit(c+25509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_1_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_1_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_1_R0_clk", false,-1);
        vcdp->declBus(c+52949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_1_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_1_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_2_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_2_W0_clk", false,-1);
    }
}

void VTestHarness::traceInitThis__722(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+25380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_2_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_2_W0_en", false,-1);
        vcdp->declBit(c+25510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_2_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_2_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_2_R0_clk", false,-1);
        vcdp->declBus(c+52950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_2_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_2_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_3_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_3_W0_clk", false,-1);
        vcdp->declBus(c+25381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_3_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_3_W0_en", false,-1);
        vcdp->declBit(c+25511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_3_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_3_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_3_R0_clk", false,-1);
        vcdp->declBus(c+52951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_3_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_3_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_4_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_4_W0_clk", false,-1);
        vcdp->declBus(c+25382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_4_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_4_W0_en", false,-1);
        vcdp->declBit(c+25512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_4_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_4_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_4_R0_clk", false,-1);
        vcdp->declBus(c+52952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_4_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_4_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_5_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_5_W0_clk", false,-1);
        vcdp->declBus(c+25383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_5_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_5_W0_en", false,-1);
        vcdp->declBit(c+25513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_5_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_5_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_5_R0_clk", false,-1);
        vcdp->declBus(c+52953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_5_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_5_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_6_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_6_W0_clk", false,-1);
        vcdp->declBus(c+25384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_6_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_6_W0_en", false,-1);
        vcdp->declBit(c+25514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_6_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_6_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_6_R0_clk", false,-1);
        vcdp->declBus(c+52954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_6_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_6_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_7_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_7_W0_clk", false,-1);
        vcdp->declBus(c+25385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_7_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_7_W0_en", false,-1);
        vcdp->declBit(c+25515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_7_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_7_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_7_R0_clk", false,-1);
        vcdp->declBus(c+52955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_7_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_7_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_8_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_8_W0_clk", false,-1);
        vcdp->declBus(c+25386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_8_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_8_W0_en", false,-1);
        vcdp->declBit(c+25516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_8_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_8_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_8_R0_clk", false,-1);
        vcdp->declBus(c+52956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_8_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_8_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_9_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_9_W0_clk", false,-1);
        vcdp->declBus(c+25387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_9_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_9_W0_en", false,-1);
        vcdp->declBit(c+25517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_9_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_9_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_9_R0_clk", false,-1);
        vcdp->declBus(c+52957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_9_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_9_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_10_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_10_W0_clk", false,-1);
        vcdp->declBus(c+25388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_10_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_10_W0_en", false,-1);
        vcdp->declBit(c+25518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_10_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_10_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_10_R0_clk", false,-1);
        vcdp->declBus(c+52958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_10_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_10_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_11_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_11_W0_clk", false,-1);
        vcdp->declBus(c+25389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_11_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_11_W0_en", false,-1);
        vcdp->declBit(c+25519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_11_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_11_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_11_R0_clk", false,-1);
        vcdp->declBus(c+52959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_11_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_11_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_12_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_12_W0_clk", false,-1);
        vcdp->declBus(c+25390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_12_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_12_W0_en", false,-1);
        vcdp->declBit(c+25520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_12_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_12_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_12_R0_clk", false,-1);
        vcdp->declBus(c+52960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_12_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_12_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_13_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_13_W0_clk", false,-1);
        vcdp->declBus(c+25391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_13_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_13_W0_en", false,-1);
    }
}

void VTestHarness::traceInitThis__723(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+25521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_13_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_13_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_13_R0_clk", false,-1);
        vcdp->declBus(c+52961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_13_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_13_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_14_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_14_W0_clk", false,-1);
        vcdp->declBus(c+25392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_14_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_14_W0_en", false,-1);
        vcdp->declBit(c+25522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_14_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_14_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_14_R0_clk", false,-1);
        vcdp->declBus(c+52962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_14_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_14_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_15_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_15_W0_clk", false,-1);
        vcdp->declBus(c+25393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_15_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_15_W0_en", false,-1);
        vcdp->declBit(c+25523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_15_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_15_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_15_R0_clk", false,-1);
        vcdp->declBus(c+52963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_15_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_15_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_16_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_16_W0_clk", false,-1);
        vcdp->declBus(c+25394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_16_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_16_W0_en", false,-1);
        vcdp->declBit(c+25524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_16_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_16_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_16_R0_clk", false,-1);
        vcdp->declBus(c+52964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_16_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_16_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_17_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_17_W0_clk", false,-1);
        vcdp->declBus(c+25395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_17_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_17_W0_en", false,-1);
        vcdp->declBit(c+25525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_17_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_17_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_17_R0_clk", false,-1);
        vcdp->declBus(c+52965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_17_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_17_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_18_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_18_W0_clk", false,-1);
        vcdp->declBus(c+25396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_18_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_18_W0_en", false,-1);
        vcdp->declBit(c+25526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_18_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_18_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_18_R0_clk", false,-1);
        vcdp->declBus(c+52966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_18_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_18_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_19_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_19_W0_clk", false,-1);
        vcdp->declBus(c+25397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_19_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_19_W0_en", false,-1);
        vcdp->declBit(c+25527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_19_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_19_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_19_R0_clk", false,-1);
        vcdp->declBus(c+52967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_19_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_19_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_20_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_20_W0_clk", false,-1);
        vcdp->declBus(c+25398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_20_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_20_W0_en", false,-1);
        vcdp->declBit(c+25528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_20_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_20_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_20_R0_clk", false,-1);
        vcdp->declBus(c+52968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_20_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_20_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_21_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_21_W0_clk", false,-1);
        vcdp->declBus(c+25399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_21_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_21_W0_en", false,-1);
        vcdp->declBit(c+25529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_21_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_21_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_21_R0_clk", false,-1);
        vcdp->declBus(c+52969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_21_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_21_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_22_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_22_W0_clk", false,-1);
        vcdp->declBus(c+25400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_22_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_22_W0_en", false,-1);
        vcdp->declBit(c+25530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_22_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_22_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_22_R0_clk", false,-1);
        vcdp->declBus(c+52970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_22_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_22_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_23_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_23_W0_clk", false,-1);
        vcdp->declBus(c+25401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_23_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_23_W0_en", false,-1);
        vcdp->declBit(c+25531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_23_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_23_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_23_R0_clk", false,-1);
        vcdp->declBus(c+52971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_23_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_23_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_24_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_24_W0_clk", false,-1);
        vcdp->declBus(c+25402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_24_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_24_W0_en", false,-1);
        vcdp->declBit(c+25532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_24_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_24_R0_addr", false,-1, 8,0);
    }
}

void VTestHarness::traceInitThis__724(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_24_R0_clk", false,-1);
        vcdp->declBus(c+52972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_24_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_24_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_25_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_25_W0_clk", false,-1);
        vcdp->declBus(c+25403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_25_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_25_W0_en", false,-1);
        vcdp->declBit(c+25533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_25_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_25_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_25_R0_clk", false,-1);
        vcdp->declBus(c+52973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_25_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_25_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_26_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_26_W0_clk", false,-1);
        vcdp->declBus(c+25404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_26_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_26_W0_en", false,-1);
        vcdp->declBit(c+25534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_26_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_26_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_26_R0_clk", false,-1);
        vcdp->declBus(c+52974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_26_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_26_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_27_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_27_W0_clk", false,-1);
        vcdp->declBus(c+25405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_27_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_27_W0_en", false,-1);
        vcdp->declBit(c+25535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_27_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_27_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_27_R0_clk", false,-1);
        vcdp->declBus(c+52975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_27_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_27_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_28_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_28_W0_clk", false,-1);
        vcdp->declBus(c+25406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_28_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_28_W0_en", false,-1);
        vcdp->declBit(c+25536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_28_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_28_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_28_R0_clk", false,-1);
        vcdp->declBus(c+52976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_28_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_28_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_29_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_29_W0_clk", false,-1);
        vcdp->declBus(c+25407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_29_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_29_W0_en", false,-1);
        vcdp->declBit(c+25537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_29_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_29_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_29_R0_clk", false,-1);
        vcdp->declBus(c+52977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_29_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_29_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_30_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_30_W0_clk", false,-1);
        vcdp->declBus(c+25408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_30_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_30_W0_en", false,-1);
        vcdp->declBit(c+25538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_30_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_30_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_30_R0_clk", false,-1);
        vcdp->declBus(c+52978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_30_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_30_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_31_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_31_W0_clk", false,-1);
        vcdp->declBus(c+25409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_31_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_31_W0_en", false,-1);
        vcdp->declBit(c+25539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_31_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_31_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_31_R0_clk", false,-1);
        vcdp->declBus(c+52979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_31_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_31_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_32_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_32_W0_clk", false,-1);
        vcdp->declBus(c+25410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_32_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_32_W0_en", false,-1);
        vcdp->declBit(c+25540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_32_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_32_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_32_R0_clk", false,-1);
        vcdp->declBus(c+52980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_32_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_32_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_33_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_33_W0_clk", false,-1);
        vcdp->declBus(c+25411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_33_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_33_W0_en", false,-1);
        vcdp->declBit(c+25541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_33_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_33_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_33_R0_clk", false,-1);
        vcdp->declBus(c+52981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_33_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_33_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_34_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_34_W0_clk", false,-1);
        vcdp->declBus(c+25412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_34_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_34_W0_en", false,-1);
        vcdp->declBit(c+25542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_34_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_34_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_34_R0_clk", false,-1);
        vcdp->declBus(c+52982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_34_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_34_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_35_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_35_W0_clk", false,-1);
        vcdp->declBus(c+25413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_35_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_35_W0_en", false,-1);
        vcdp->declBit(c+25543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_35_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_35_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_35_R0_clk", false,-1);
        vcdp->declBus(c+52983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_35_R0_data", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__725(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_35_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_36_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_36_W0_clk", false,-1);
        vcdp->declBus(c+25414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_36_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_36_W0_en", false,-1);
        vcdp->declBit(c+25544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_36_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_36_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_36_R0_clk", false,-1);
        vcdp->declBus(c+52984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_36_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_36_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_37_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_37_W0_clk", false,-1);
        vcdp->declBus(c+25415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_37_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_37_W0_en", false,-1);
        vcdp->declBit(c+25545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_37_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_37_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_37_R0_clk", false,-1);
        vcdp->declBus(c+52985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_37_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_37_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_38_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_38_W0_clk", false,-1);
        vcdp->declBus(c+25416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_38_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_38_W0_en", false,-1);
        vcdp->declBit(c+25546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_38_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_38_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_38_R0_clk", false,-1);
        vcdp->declBus(c+52986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_38_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_38_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_39_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_39_W0_clk", false,-1);
        vcdp->declBus(c+25417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_39_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_39_W0_en", false,-1);
        vcdp->declBit(c+25547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_39_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_39_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_39_R0_clk", false,-1);
        vcdp->declBus(c+52987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_39_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_39_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_40_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_40_W0_clk", false,-1);
        vcdp->declBus(c+25418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_40_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_40_W0_en", false,-1);
        vcdp->declBit(c+25548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_40_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_40_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_40_R0_clk", false,-1);
        vcdp->declBus(c+52988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_40_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_40_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_41_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_41_W0_clk", false,-1);
        vcdp->declBus(c+25419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_41_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_41_W0_en", false,-1);
        vcdp->declBit(c+25549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_41_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_41_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_41_R0_clk", false,-1);
        vcdp->declBus(c+52989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_41_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_41_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_42_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_42_W0_clk", false,-1);
        vcdp->declBus(c+25420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_42_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_42_W0_en", false,-1);
        vcdp->declBit(c+25550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_42_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_42_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_42_R0_clk", false,-1);
        vcdp->declBus(c+52990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_42_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_42_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_43_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_43_W0_clk", false,-1);
        vcdp->declBus(c+25421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_43_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_43_W0_en", false,-1);
        vcdp->declBit(c+25551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_43_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_43_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_43_R0_clk", false,-1);
        vcdp->declBus(c+52991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_43_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_43_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_44_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_44_W0_clk", false,-1);
        vcdp->declBus(c+25422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_44_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_44_W0_en", false,-1);
        vcdp->declBit(c+25552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_44_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_44_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_44_R0_clk", false,-1);
        vcdp->declBus(c+52992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_44_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_44_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_45_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_45_W0_clk", false,-1);
        vcdp->declBus(c+25423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_45_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_45_W0_en", false,-1);
        vcdp->declBit(c+25553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_45_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_45_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_45_R0_clk", false,-1);
        vcdp->declBus(c+52993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_45_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_45_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_46_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_46_W0_clk", false,-1);
        vcdp->declBus(c+25424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_46_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_46_W0_en", false,-1);
        vcdp->declBit(c+25554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_46_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_46_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_46_R0_clk", false,-1);
        vcdp->declBus(c+52994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_46_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_46_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_47_W0_addr", false,-1, 8,0);
    }
}

void VTestHarness::traceInitThis__726(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_47_W0_clk", false,-1);
        vcdp->declBus(c+25425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_47_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_47_W0_en", false,-1);
        vcdp->declBit(c+25555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_47_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_47_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_47_R0_clk", false,-1);
        vcdp->declBus(c+52995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_47_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_47_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_48_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_48_W0_clk", false,-1);
        vcdp->declBus(c+25426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_48_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_48_W0_en", false,-1);
        vcdp->declBit(c+25556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_48_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_48_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_48_R0_clk", false,-1);
        vcdp->declBus(c+52996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_48_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_48_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_49_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_49_W0_clk", false,-1);
        vcdp->declBus(c+25427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_49_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_49_W0_en", false,-1);
        vcdp->declBit(c+25557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_49_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_49_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_49_R0_clk", false,-1);
        vcdp->declBus(c+52997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_49_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_49_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_50_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_50_W0_clk", false,-1);
        vcdp->declBus(c+25428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_50_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_50_W0_en", false,-1);
        vcdp->declBit(c+25558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_50_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_50_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_50_R0_clk", false,-1);
        vcdp->declBus(c+52998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_50_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_50_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_51_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_51_W0_clk", false,-1);
        vcdp->declBus(c+25429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_51_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_51_W0_en", false,-1);
        vcdp->declBit(c+25559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_51_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_51_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_51_R0_clk", false,-1);
        vcdp->declBus(c+52999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_51_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_51_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_52_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_52_W0_clk", false,-1);
        vcdp->declBus(c+25430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_52_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_52_W0_en", false,-1);
        vcdp->declBit(c+25560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_52_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_52_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_52_R0_clk", false,-1);
        vcdp->declBus(c+53000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_52_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_52_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_53_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_53_W0_clk", false,-1);
        vcdp->declBus(c+25431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_53_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_53_W0_en", false,-1);
        vcdp->declBit(c+25561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_53_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_53_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_53_R0_clk", false,-1);
        vcdp->declBus(c+53001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_53_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_53_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_54_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_54_W0_clk", false,-1);
        vcdp->declBus(c+25432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_54_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_54_W0_en", false,-1);
        vcdp->declBit(c+25562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_54_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_54_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_54_R0_clk", false,-1);
        vcdp->declBus(c+53002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_54_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_54_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_55_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_55_W0_clk", false,-1);
        vcdp->declBus(c+25433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_55_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_55_W0_en", false,-1);
        vcdp->declBit(c+25563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_55_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_55_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_55_R0_clk", false,-1);
        vcdp->declBus(c+53003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_55_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_55_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_56_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_56_W0_clk", false,-1);
        vcdp->declBus(c+25434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_56_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_56_W0_en", false,-1);
        vcdp->declBit(c+25564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_56_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_56_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_56_R0_clk", false,-1);
        vcdp->declBus(c+53004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_56_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_56_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_57_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_57_W0_clk", false,-1);
        vcdp->declBus(c+25435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_57_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_57_W0_en", false,-1);
        vcdp->declBit(c+25565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_57_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_57_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_57_R0_clk", false,-1);
        vcdp->declBus(c+53005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_57_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_57_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_58_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_58_W0_clk", false,-1);
        vcdp->declBus(c+25436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_58_W0_data", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__727(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_58_W0_en", false,-1);
        vcdp->declBit(c+25566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_58_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_58_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_58_R0_clk", false,-1);
        vcdp->declBus(c+53006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_58_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_58_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_59_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_59_W0_clk", false,-1);
        vcdp->declBus(c+25437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_59_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_59_W0_en", false,-1);
        vcdp->declBit(c+25567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_59_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_59_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_59_R0_clk", false,-1);
        vcdp->declBus(c+53007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_59_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_59_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_60_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_60_W0_clk", false,-1);
        vcdp->declBus(c+25438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_60_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_60_W0_en", false,-1);
        vcdp->declBit(c+25568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_60_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_60_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_60_R0_clk", false,-1);
        vcdp->declBus(c+53008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_60_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_60_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_61_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_61_W0_clk", false,-1);
        vcdp->declBus(c+25439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_61_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_61_W0_en", false,-1);
        vcdp->declBit(c+25569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_61_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_61_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_61_R0_clk", false,-1);
        vcdp->declBus(c+53009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_61_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_61_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_62_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_62_W0_clk", false,-1);
        vcdp->declBus(c+25440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_62_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_62_W0_en", false,-1);
        vcdp->declBit(c+25570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_62_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_62_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_62_R0_clk", false,-1);
        vcdp->declBus(c+53010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_62_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_62_R0_en", false,-1);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_63_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_63_W0_clk", false,-1);
        vcdp->declBus(c+25441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_63_W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_63_W0_en", false,-1);
        vcdp->declBit(c+25571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_63_W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_63_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_63_R0_clk", false,-1);
        vcdp->declBus(c+53011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_63_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_63_R0_en", false,-1);
        vcdp->declBus(c+52948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_0", false,-1, 7,0);
        vcdp->declBus(c+52949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_1", false,-1, 7,0);
        vcdp->declBus(c+52950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_2", false,-1, 7,0);
        vcdp->declBus(c+52951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_3", false,-1, 7,0);
        vcdp->declBus(c+52952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_4", false,-1, 7,0);
        vcdp->declBus(c+52953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_5", false,-1, 7,0);
        vcdp->declBus(c+52954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_6", false,-1, 7,0);
        vcdp->declBus(c+52955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_7", false,-1, 7,0);
        vcdp->declBus(c+52956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_8", false,-1, 7,0);
        vcdp->declBus(c+52957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_9", false,-1, 7,0);
        vcdp->declBus(c+52958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_10", false,-1, 7,0);
        vcdp->declBus(c+52959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_11", false,-1, 7,0);
        vcdp->declBus(c+52960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_12", false,-1, 7,0);
        vcdp->declBus(c+52961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_13", false,-1, 7,0);
        vcdp->declBus(c+52962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_14", false,-1, 7,0);
        vcdp->declBus(c+52963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_15", false,-1, 7,0);
        vcdp->declBus(c+52964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_16", false,-1, 7,0);
        vcdp->declBus(c+52965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_17", false,-1, 7,0);
        vcdp->declBus(c+52966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_18", false,-1, 7,0);
        vcdp->declBus(c+52967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_19", false,-1, 7,0);
        vcdp->declBus(c+52968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_20", false,-1, 7,0);
        vcdp->declBus(c+52969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_21", false,-1, 7,0);
        vcdp->declBus(c+52970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_22", false,-1, 7,0);
        vcdp->declBus(c+52971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_23", false,-1, 7,0);
        vcdp->declBus(c+52972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_24", false,-1, 7,0);
        vcdp->declBus(c+52973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_25", false,-1, 7,0);
        vcdp->declBus(c+52974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_26", false,-1, 7,0);
        vcdp->declBus(c+52975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_27", false,-1, 7,0);
        vcdp->declBus(c+52976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_28", false,-1, 7,0);
        vcdp->declBus(c+52977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_29", false,-1, 7,0);
        vcdp->declBus(c+52978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_30", false,-1, 7,0);
        vcdp->declBus(c+52979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_31", false,-1, 7,0);
        vcdp->declBus(c+52980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_32", false,-1, 7,0);
        vcdp->declBus(c+52981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_33", false,-1, 7,0);
        vcdp->declBus(c+52982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_34", false,-1, 7,0);
        vcdp->declBus(c+52983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_35", false,-1, 7,0);
        vcdp->declBus(c+52984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_36", false,-1, 7,0);
        vcdp->declBus(c+52985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_37", false,-1, 7,0);
        vcdp->declBus(c+52986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_38", false,-1, 7,0);
        vcdp->declBus(c+52987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_39", false,-1, 7,0);
        vcdp->declBus(c+52988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_40", false,-1, 7,0);
        vcdp->declBus(c+52989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_41", false,-1, 7,0);
        vcdp->declBus(c+52990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_42", false,-1, 7,0);
        vcdp->declBus(c+52991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_43", false,-1, 7,0);
        vcdp->declBus(c+52992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_44", false,-1, 7,0);
        vcdp->declBus(c+52993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_45", false,-1, 7,0);
        vcdp->declBus(c+52994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_46", false,-1, 7,0);
        vcdp->declBus(c+52995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_47", false,-1, 7,0);
        vcdp->declBus(c+52996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_48", false,-1, 7,0);
        vcdp->declBus(c+52997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_49", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__728(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+52998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_50", false,-1, 7,0);
        vcdp->declBus(c+52999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_51", false,-1, 7,0);
        vcdp->declBus(c+53000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_52", false,-1, 7,0);
        vcdp->declBus(c+53001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_53", false,-1, 7,0);
        vcdp->declBus(c+53002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_54", false,-1, 7,0);
        vcdp->declBus(c+53003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_55", false,-1, 7,0);
        vcdp->declBus(c+53004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_56", false,-1, 7,0);
        vcdp->declBus(c+53005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_57", false,-1, 7,0);
        vcdp->declBus(c+53006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_58", false,-1, 7,0);
        vcdp->declBus(c+53007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_59", false,-1, 7,0);
        vcdp->declBus(c+53008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_60", false,-1, 7,0);
        vcdp->declBus(c+53009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_61", false,-1, 7,0);
        vcdp->declBus(c+53010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_62", false,-1, 7,0);
        vcdp->declBus(c+53011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0_63", false,-1, 7,0);
        vcdp->declArray(c+25572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext R0_data_0", false,-1, 511,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_0 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_0 W0_clk", false,-1);
        vcdp->declBus(c+25378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_0 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_0 W0_en", false,-1);
        vcdp->declBit(c+25508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_0 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_0 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_0 R0_clk", false,-1);
        vcdp->declBus(c+52948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_0 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_0 R0_en", false,-1);
        vcdp->declBit(c+53012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_0 ram_R_0_en", false,-1);
        vcdp->declBus(c+53013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_0 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_0 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_0 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_0 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_0 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_0 ram_W_0_en", false,-1);
        vcdp->declBit(c+53012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_0 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_0 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_1 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_1 W0_clk", false,-1);
        vcdp->declBus(c+25379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_1 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_1 W0_en", false,-1);
        vcdp->declBit(c+25509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_1 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_1 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_1 R0_clk", false,-1);
        vcdp->declBus(c+52949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_1 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_1 R0_en", false,-1);
        vcdp->declBit(c+53014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_1 ram_R_0_en", false,-1);
        vcdp->declBus(c+53015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_1 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_1 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_1 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_1 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_1 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_1 ram_W_0_en", false,-1);
        vcdp->declBit(c+53014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_1 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_1 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_2 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_2 W0_clk", false,-1);
        vcdp->declBus(c+25380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_2 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_2 W0_en", false,-1);
        vcdp->declBit(c+25510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_2 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_2 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_2 R0_clk", false,-1);
        vcdp->declBus(c+52950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_2 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_2 R0_en", false,-1);
        vcdp->declBit(c+53016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_2 ram_R_0_en", false,-1);
        vcdp->declBus(c+53017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_2 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_2 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_2 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_2 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_2 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_2 ram_W_0_en", false,-1);
        vcdp->declBit(c+53016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_2 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_2 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_3 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_3 W0_clk", false,-1);
        vcdp->declBus(c+25381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_3 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_3 W0_en", false,-1);
        vcdp->declBit(c+25511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_3 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_3 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_3 R0_clk", false,-1);
        vcdp->declBus(c+52951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_3 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_3 R0_en", false,-1);
        vcdp->declBit(c+53018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_3 ram_R_0_en", false,-1);
        vcdp->declBus(c+53019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_3 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_3 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_3 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_3 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_3 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_3 ram_W_0_en", false,-1);
        vcdp->declBit(c+53018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_3 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_3 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_4 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_4 W0_clk", false,-1);
        vcdp->declBus(c+25382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_4 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_4 W0_en", false,-1);
        vcdp->declBit(c+25512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_4 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_4 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_4 R0_clk", false,-1);
        vcdp->declBus(c+52952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_4 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_4 R0_en", false,-1);
        vcdp->declBit(c+53020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_4 ram_R_0_en", false,-1);
        vcdp->declBus(c+53021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_4 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_4 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_4 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_4 ram_W_0_addr", false,-1, 8,0);
    }
}

void VTestHarness::traceInitThis__729(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+25512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_4 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_4 ram_W_0_en", false,-1);
        vcdp->declBit(c+53020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_4 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_4 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_5 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_5 W0_clk", false,-1);
        vcdp->declBus(c+25383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_5 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_5 W0_en", false,-1);
        vcdp->declBit(c+25513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_5 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_5 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_5 R0_clk", false,-1);
        vcdp->declBus(c+52953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_5 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_5 R0_en", false,-1);
        vcdp->declBit(c+53022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_5 ram_R_0_en", false,-1);
        vcdp->declBus(c+53023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_5 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_5 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_5 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_5 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_5 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_5 ram_W_0_en", false,-1);
        vcdp->declBit(c+53022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_5 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_5 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_6 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_6 W0_clk", false,-1);
        vcdp->declBus(c+25384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_6 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_6 W0_en", false,-1);
        vcdp->declBit(c+25514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_6 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_6 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_6 R0_clk", false,-1);
        vcdp->declBus(c+52954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_6 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_6 R0_en", false,-1);
        vcdp->declBit(c+53024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_6 ram_R_0_en", false,-1);
        vcdp->declBus(c+53025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_6 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_6 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_6 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_6 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_6 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_6 ram_W_0_en", false,-1);
        vcdp->declBit(c+53024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_6 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_6 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_7 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_7 W0_clk", false,-1);
        vcdp->declBus(c+25385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_7 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_7 W0_en", false,-1);
        vcdp->declBit(c+25515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_7 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_7 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_7 R0_clk", false,-1);
        vcdp->declBus(c+52955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_7 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_7 R0_en", false,-1);
        vcdp->declBit(c+53026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_7 ram_R_0_en", false,-1);
        vcdp->declBus(c+53027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_7 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_7 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_7 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_7 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_7 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_7 ram_W_0_en", false,-1);
        vcdp->declBit(c+53026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_7 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_7 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_8 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_8 W0_clk", false,-1);
        vcdp->declBus(c+25386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_8 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_8 W0_en", false,-1);
        vcdp->declBit(c+25516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_8 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_8 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_8 R0_clk", false,-1);
        vcdp->declBus(c+52956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_8 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_8 R0_en", false,-1);
        vcdp->declBit(c+53028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_8 ram_R_0_en", false,-1);
        vcdp->declBus(c+53029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_8 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_8 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_8 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_8 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_8 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_8 ram_W_0_en", false,-1);
        vcdp->declBit(c+53028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_8 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_8 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_9 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_9 W0_clk", false,-1);
        vcdp->declBus(c+25387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_9 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_9 W0_en", false,-1);
        vcdp->declBit(c+25517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_9 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_9 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_9 R0_clk", false,-1);
        vcdp->declBus(c+52957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_9 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_9 R0_en", false,-1);
        vcdp->declBit(c+53030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_9 ram_R_0_en", false,-1);
        vcdp->declBus(c+53031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_9 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_9 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_9 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_9 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_9 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_9 ram_W_0_en", false,-1);
        vcdp->declBit(c+53030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_9 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_9 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_10 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_10 W0_clk", false,-1);
        vcdp->declBus(c+25388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_10 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_10 W0_en", false,-1);
        vcdp->declBit(c+25518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_10 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_10 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_10 R0_clk", false,-1);
    }
}

void VTestHarness::traceInitThis__730(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+52958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_10 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_10 R0_en", false,-1);
        vcdp->declBit(c+53032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_10 ram_R_0_en", false,-1);
        vcdp->declBus(c+53033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_10 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_10 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_10 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_10 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_10 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_10 ram_W_0_en", false,-1);
        vcdp->declBit(c+53032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_10 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_10 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_11 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_11 W0_clk", false,-1);
        vcdp->declBus(c+25389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_11 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_11 W0_en", false,-1);
        vcdp->declBit(c+25519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_11 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_11 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_11 R0_clk", false,-1);
        vcdp->declBus(c+52959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_11 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_11 R0_en", false,-1);
        vcdp->declBit(c+53034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_11 ram_R_0_en", false,-1);
        vcdp->declBus(c+53035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_11 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_11 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_11 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_11 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_11 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_11 ram_W_0_en", false,-1);
        vcdp->declBit(c+53034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_11 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_11 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_12 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_12 W0_clk", false,-1);
        vcdp->declBus(c+25390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_12 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_12 W0_en", false,-1);
        vcdp->declBit(c+25520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_12 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_12 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_12 R0_clk", false,-1);
        vcdp->declBus(c+52960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_12 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_12 R0_en", false,-1);
        vcdp->declBit(c+53036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_12 ram_R_0_en", false,-1);
        vcdp->declBus(c+53037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_12 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_12 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_12 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_12 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_12 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_12 ram_W_0_en", false,-1);
        vcdp->declBit(c+53036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_12 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_12 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_13 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_13 W0_clk", false,-1);
        vcdp->declBus(c+25391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_13 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_13 W0_en", false,-1);
        vcdp->declBit(c+25521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_13 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_13 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_13 R0_clk", false,-1);
        vcdp->declBus(c+52961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_13 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_13 R0_en", false,-1);
        vcdp->declBit(c+53038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_13 ram_R_0_en", false,-1);
        vcdp->declBus(c+53039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_13 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_13 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_13 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_13 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_13 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_13 ram_W_0_en", false,-1);
        vcdp->declBit(c+53038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_13 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_13 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_14 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_14 W0_clk", false,-1);
        vcdp->declBus(c+25392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_14 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_14 W0_en", false,-1);
        vcdp->declBit(c+25522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_14 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_14 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_14 R0_clk", false,-1);
        vcdp->declBus(c+52962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_14 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_14 R0_en", false,-1);
        vcdp->declBit(c+53040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_14 ram_R_0_en", false,-1);
        vcdp->declBus(c+53041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_14 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_14 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_14 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_14 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_14 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_14 ram_W_0_en", false,-1);
        vcdp->declBit(c+53040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_14 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_14 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_15 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_15 W0_clk", false,-1);
        vcdp->declBus(c+25393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_15 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_15 W0_en", false,-1);
        vcdp->declBit(c+25523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_15 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_15 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_15 R0_clk", false,-1);
        vcdp->declBus(c+52963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_15 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_15 R0_en", false,-1);
        vcdp->declBit(c+53042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_15 ram_R_0_en", false,-1);
        vcdp->declBus(c+53043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_15 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_15 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_15 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_15 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_15 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_15 ram_W_0_en", false,-1);
        vcdp->declBit(c+53042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_15 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_15 ram_R_0_addr_pipe_0", false,-1, 8,0);
    }
}

void VTestHarness::traceInitThis__731(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_16 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_16 W0_clk", false,-1);
        vcdp->declBus(c+25394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_16 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_16 W0_en", false,-1);
        vcdp->declBit(c+25524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_16 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_16 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_16 R0_clk", false,-1);
        vcdp->declBus(c+52964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_16 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_16 R0_en", false,-1);
        vcdp->declBit(c+53044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_16 ram_R_0_en", false,-1);
        vcdp->declBus(c+53045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_16 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_16 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_16 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_16 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_16 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_16 ram_W_0_en", false,-1);
        vcdp->declBit(c+53044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_16 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_16 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_17 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_17 W0_clk", false,-1);
        vcdp->declBus(c+25395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_17 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_17 W0_en", false,-1);
        vcdp->declBit(c+25525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_17 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_17 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_17 R0_clk", false,-1);
        vcdp->declBus(c+52965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_17 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_17 R0_en", false,-1);
        vcdp->declBit(c+53046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_17 ram_R_0_en", false,-1);
        vcdp->declBus(c+53047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_17 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_17 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_17 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_17 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_17 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_17 ram_W_0_en", false,-1);
        vcdp->declBit(c+53046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_17 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_17 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_18 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_18 W0_clk", false,-1);
        vcdp->declBus(c+25396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_18 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_18 W0_en", false,-1);
        vcdp->declBit(c+25526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_18 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_18 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_18 R0_clk", false,-1);
        vcdp->declBus(c+52966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_18 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_18 R0_en", false,-1);
        vcdp->declBit(c+53048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_18 ram_R_0_en", false,-1);
        vcdp->declBus(c+53049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_18 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_18 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_18 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_18 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_18 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_18 ram_W_0_en", false,-1);
        vcdp->declBit(c+53048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_18 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_18 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_19 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_19 W0_clk", false,-1);
        vcdp->declBus(c+25397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_19 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_19 W0_en", false,-1);
        vcdp->declBit(c+25527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_19 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_19 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_19 R0_clk", false,-1);
        vcdp->declBus(c+52967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_19 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_19 R0_en", false,-1);
        vcdp->declBit(c+53050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_19 ram_R_0_en", false,-1);
        vcdp->declBus(c+53051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_19 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_19 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_19 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_19 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_19 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_19 ram_W_0_en", false,-1);
        vcdp->declBit(c+53050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_19 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_19 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_20 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_20 W0_clk", false,-1);
        vcdp->declBus(c+25398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_20 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_20 W0_en", false,-1);
        vcdp->declBit(c+25528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_20 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_20 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_20 R0_clk", false,-1);
        vcdp->declBus(c+52968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_20 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_20 R0_en", false,-1);
        vcdp->declBit(c+53052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_20 ram_R_0_en", false,-1);
        vcdp->declBus(c+53053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_20 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_20 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_20 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_20 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_20 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_20 ram_W_0_en", false,-1);
        vcdp->declBit(c+53052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_20 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_20 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_21 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_21 W0_clk", false,-1);
        vcdp->declBus(c+25399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_21 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_21 W0_en", false,-1);
        vcdp->declBit(c+25529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_21 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_21 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_21 R0_clk", false,-1);
        vcdp->declBus(c+52969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_21 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_21 R0_en", false,-1);
        vcdp->declBit(c+53054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_21 ram_R_0_en", false,-1);
        vcdp->declBus(c+53055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_21 ram_R_0_addr", false,-1, 8,0);
    }
}

void VTestHarness::traceInitThis__732(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+52969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_21 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_21 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_21 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_21 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_21 ram_W_0_en", false,-1);
        vcdp->declBit(c+53054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_21 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_21 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_22 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_22 W0_clk", false,-1);
        vcdp->declBus(c+25400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_22 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_22 W0_en", false,-1);
        vcdp->declBit(c+25530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_22 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_22 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_22 R0_clk", false,-1);
        vcdp->declBus(c+52970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_22 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_22 R0_en", false,-1);
        vcdp->declBit(c+53056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_22 ram_R_0_en", false,-1);
        vcdp->declBus(c+53057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_22 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_22 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_22 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_22 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_22 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_22 ram_W_0_en", false,-1);
        vcdp->declBit(c+53056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_22 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_22 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_23 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_23 W0_clk", false,-1);
        vcdp->declBus(c+25401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_23 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_23 W0_en", false,-1);
        vcdp->declBit(c+25531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_23 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_23 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_23 R0_clk", false,-1);
        vcdp->declBus(c+52971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_23 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_23 R0_en", false,-1);
        vcdp->declBit(c+53058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_23 ram_R_0_en", false,-1);
        vcdp->declBus(c+53059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_23 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_23 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_23 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_23 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_23 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_23 ram_W_0_en", false,-1);
        vcdp->declBit(c+53058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_23 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_23 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_24 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_24 W0_clk", false,-1);
        vcdp->declBus(c+25402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_24 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_24 W0_en", false,-1);
        vcdp->declBit(c+25532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_24 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_24 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_24 R0_clk", false,-1);
        vcdp->declBus(c+52972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_24 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_24 R0_en", false,-1);
        vcdp->declBit(c+53060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_24 ram_R_0_en", false,-1);
        vcdp->declBus(c+53061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_24 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_24 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_24 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_24 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_24 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_24 ram_W_0_en", false,-1);
        vcdp->declBit(c+53060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_24 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_24 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_25 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_25 W0_clk", false,-1);
        vcdp->declBus(c+25403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_25 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_25 W0_en", false,-1);
        vcdp->declBit(c+25533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_25 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_25 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_25 R0_clk", false,-1);
        vcdp->declBus(c+52973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_25 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_25 R0_en", false,-1);
        vcdp->declBit(c+53062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_25 ram_R_0_en", false,-1);
        vcdp->declBus(c+53063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_25 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_25 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_25 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_25 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_25 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_25 ram_W_0_en", false,-1);
        vcdp->declBit(c+53062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_25 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_25 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_26 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_26 W0_clk", false,-1);
        vcdp->declBus(c+25404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_26 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_26 W0_en", false,-1);
        vcdp->declBit(c+25534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_26 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_26 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_26 R0_clk", false,-1);
        vcdp->declBus(c+52974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_26 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_26 R0_en", false,-1);
        vcdp->declBit(c+53064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_26 ram_R_0_en", false,-1);
        vcdp->declBus(c+53065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_26 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_26 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_26 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_26 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_26 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_26 ram_W_0_en", false,-1);
        vcdp->declBit(c+53064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_26 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_26 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_27 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_27 W0_clk", false,-1);
        vcdp->declBus(c+25405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_27 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_27 W0_en", false,-1);
    }
}

void VTestHarness::traceInitThis__733(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+25535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_27 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_27 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_27 R0_clk", false,-1);
        vcdp->declBus(c+52975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_27 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_27 R0_en", false,-1);
        vcdp->declBit(c+53066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_27 ram_R_0_en", false,-1);
        vcdp->declBus(c+53067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_27 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_27 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_27 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_27 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_27 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_27 ram_W_0_en", false,-1);
        vcdp->declBit(c+53066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_27 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_27 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_28 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_28 W0_clk", false,-1);
        vcdp->declBus(c+25406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_28 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_28 W0_en", false,-1);
        vcdp->declBit(c+25536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_28 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_28 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_28 R0_clk", false,-1);
        vcdp->declBus(c+52976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_28 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_28 R0_en", false,-1);
        vcdp->declBit(c+53068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_28 ram_R_0_en", false,-1);
        vcdp->declBus(c+53069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_28 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_28 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_28 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_28 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_28 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_28 ram_W_0_en", false,-1);
        vcdp->declBit(c+53068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_28 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_28 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_29 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_29 W0_clk", false,-1);
        vcdp->declBus(c+25407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_29 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_29 W0_en", false,-1);
        vcdp->declBit(c+25537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_29 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_29 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_29 R0_clk", false,-1);
        vcdp->declBus(c+52977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_29 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_29 R0_en", false,-1);
        vcdp->declBit(c+53070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_29 ram_R_0_en", false,-1);
        vcdp->declBus(c+53071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_29 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_29 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_29 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_29 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_29 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_29 ram_W_0_en", false,-1);
        vcdp->declBit(c+53070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_29 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_29 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_30 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_30 W0_clk", false,-1);
        vcdp->declBus(c+25408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_30 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_30 W0_en", false,-1);
        vcdp->declBit(c+25538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_30 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_30 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_30 R0_clk", false,-1);
        vcdp->declBus(c+52978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_30 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_30 R0_en", false,-1);
        vcdp->declBit(c+53072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_30 ram_R_0_en", false,-1);
        vcdp->declBus(c+53073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_30 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_30 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_30 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_30 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_30 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_30 ram_W_0_en", false,-1);
        vcdp->declBit(c+53072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_30 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_30 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_31 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_31 W0_clk", false,-1);
        vcdp->declBus(c+25409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_31 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_31 W0_en", false,-1);
        vcdp->declBit(c+25539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_31 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_31 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_31 R0_clk", false,-1);
        vcdp->declBus(c+52979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_31 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_31 R0_en", false,-1);
        vcdp->declBit(c+53074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_31 ram_R_0_en", false,-1);
        vcdp->declBus(c+53075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_31 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_31 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_31 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_31 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_31 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_31 ram_W_0_en", false,-1);
        vcdp->declBit(c+53074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_31 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_31 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_32 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_32 W0_clk", false,-1);
        vcdp->declBus(c+25410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_32 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_32 W0_en", false,-1);
        vcdp->declBit(c+25540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_32 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_32 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_32 R0_clk", false,-1);
        vcdp->declBus(c+52980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_32 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_32 R0_en", false,-1);
        vcdp->declBit(c+53076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_32 ram_R_0_en", false,-1);
        vcdp->declBus(c+53077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_32 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_32 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_32 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_32 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_32 ram_W_0_mask", false,-1);
    }
}

void VTestHarness::traceInitThis__734(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_32 ram_W_0_en", false,-1);
        vcdp->declBit(c+53076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_32 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_32 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_33 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_33 W0_clk", false,-1);
        vcdp->declBus(c+25411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_33 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_33 W0_en", false,-1);
        vcdp->declBit(c+25541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_33 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_33 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_33 R0_clk", false,-1);
        vcdp->declBus(c+52981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_33 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_33 R0_en", false,-1);
        vcdp->declBit(c+53078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_33 ram_R_0_en", false,-1);
        vcdp->declBus(c+53079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_33 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_33 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_33 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_33 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_33 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_33 ram_W_0_en", false,-1);
        vcdp->declBit(c+53078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_33 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_33 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_34 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_34 W0_clk", false,-1);
        vcdp->declBus(c+25412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_34 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_34 W0_en", false,-1);
        vcdp->declBit(c+25542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_34 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_34 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_34 R0_clk", false,-1);
        vcdp->declBus(c+52982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_34 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_34 R0_en", false,-1);
        vcdp->declBit(c+53080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_34 ram_R_0_en", false,-1);
        vcdp->declBus(c+53081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_34 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_34 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_34 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_34 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_34 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_34 ram_W_0_en", false,-1);
        vcdp->declBit(c+53080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_34 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_34 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_35 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_35 W0_clk", false,-1);
        vcdp->declBus(c+25413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_35 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_35 W0_en", false,-1);
        vcdp->declBit(c+25543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_35 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_35 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_35 R0_clk", false,-1);
        vcdp->declBus(c+52983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_35 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_35 R0_en", false,-1);
        vcdp->declBit(c+53082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_35 ram_R_0_en", false,-1);
        vcdp->declBus(c+53083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_35 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_35 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_35 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_35 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_35 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_35 ram_W_0_en", false,-1);
        vcdp->declBit(c+53082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_35 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_35 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_36 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_36 W0_clk", false,-1);
        vcdp->declBus(c+25414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_36 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_36 W0_en", false,-1);
        vcdp->declBit(c+25544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_36 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_36 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_36 R0_clk", false,-1);
        vcdp->declBus(c+52984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_36 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_36 R0_en", false,-1);
        vcdp->declBit(c+53084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_36 ram_R_0_en", false,-1);
        vcdp->declBus(c+53085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_36 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_36 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_36 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_36 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_36 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_36 ram_W_0_en", false,-1);
        vcdp->declBit(c+53084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_36 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_36 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_37 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_37 W0_clk", false,-1);
        vcdp->declBus(c+25415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_37 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_37 W0_en", false,-1);
        vcdp->declBit(c+25545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_37 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_37 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_37 R0_clk", false,-1);
        vcdp->declBus(c+52985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_37 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_37 R0_en", false,-1);
        vcdp->declBit(c+53086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_37 ram_R_0_en", false,-1);
        vcdp->declBus(c+53087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_37 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_37 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_37 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_37 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_37 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_37 ram_W_0_en", false,-1);
        vcdp->declBit(c+53086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_37 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_37 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_38 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_38 W0_clk", false,-1);
        vcdp->declBus(c+25416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_38 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_38 W0_en", false,-1);
        vcdp->declBit(c+25546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_38 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_38 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_38 R0_clk", false,-1);
        vcdp->declBus(c+52986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_38 R0_data", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__735(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_38 R0_en", false,-1);
        vcdp->declBit(c+53088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_38 ram_R_0_en", false,-1);
        vcdp->declBus(c+53089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_38 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_38 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_38 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_38 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_38 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_38 ram_W_0_en", false,-1);
        vcdp->declBit(c+53088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_38 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_38 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_39 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_39 W0_clk", false,-1);
        vcdp->declBus(c+25417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_39 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_39 W0_en", false,-1);
        vcdp->declBit(c+25547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_39 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_39 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_39 R0_clk", false,-1);
        vcdp->declBus(c+52987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_39 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_39 R0_en", false,-1);
        vcdp->declBit(c+53090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_39 ram_R_0_en", false,-1);
        vcdp->declBus(c+53091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_39 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_39 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_39 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_39 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_39 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_39 ram_W_0_en", false,-1);
        vcdp->declBit(c+53090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_39 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_39 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_40 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_40 W0_clk", false,-1);
        vcdp->declBus(c+25418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_40 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_40 W0_en", false,-1);
        vcdp->declBit(c+25548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_40 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_40 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_40 R0_clk", false,-1);
        vcdp->declBus(c+52988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_40 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_40 R0_en", false,-1);
        vcdp->declBit(c+53092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_40 ram_R_0_en", false,-1);
        vcdp->declBus(c+53093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_40 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_40 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_40 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_40 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_40 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_40 ram_W_0_en", false,-1);
        vcdp->declBit(c+53092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_40 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_40 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_41 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_41 W0_clk", false,-1);
        vcdp->declBus(c+25419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_41 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_41 W0_en", false,-1);
        vcdp->declBit(c+25549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_41 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_41 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_41 R0_clk", false,-1);
        vcdp->declBus(c+52989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_41 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_41 R0_en", false,-1);
        vcdp->declBit(c+53094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_41 ram_R_0_en", false,-1);
        vcdp->declBus(c+53095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_41 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_41 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_41 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_41 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_41 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_41 ram_W_0_en", false,-1);
        vcdp->declBit(c+53094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_41 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_41 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_42 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_42 W0_clk", false,-1);
        vcdp->declBus(c+25420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_42 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_42 W0_en", false,-1);
        vcdp->declBit(c+25550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_42 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_42 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_42 R0_clk", false,-1);
        vcdp->declBus(c+52990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_42 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_42 R0_en", false,-1);
        vcdp->declBit(c+53096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_42 ram_R_0_en", false,-1);
        vcdp->declBus(c+53097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_42 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_42 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_42 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_42 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_42 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_42 ram_W_0_en", false,-1);
        vcdp->declBit(c+53096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_42 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_42 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_43 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_43 W0_clk", false,-1);
        vcdp->declBus(c+25421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_43 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_43 W0_en", false,-1);
        vcdp->declBit(c+25551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_43 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_43 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_43 R0_clk", false,-1);
        vcdp->declBus(c+52991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_43 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_43 R0_en", false,-1);
        vcdp->declBit(c+53098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_43 ram_R_0_en", false,-1);
        vcdp->declBus(c+53099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_43 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_43 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_43 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_43 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_43 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_43 ram_W_0_en", false,-1);
        vcdp->declBit(c+53098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_43 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_43 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_44 W0_addr", false,-1, 8,0);
    }
}

void VTestHarness::traceInitThis__736(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_44 W0_clk", false,-1);
        vcdp->declBus(c+25422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_44 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_44 W0_en", false,-1);
        vcdp->declBit(c+25552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_44 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_44 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_44 R0_clk", false,-1);
        vcdp->declBus(c+52992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_44 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_44 R0_en", false,-1);
        vcdp->declBit(c+53100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_44 ram_R_0_en", false,-1);
        vcdp->declBus(c+53101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_44 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_44 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_44 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_44 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_44 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_44 ram_W_0_en", false,-1);
        vcdp->declBit(c+53100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_44 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_44 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_45 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_45 W0_clk", false,-1);
        vcdp->declBus(c+25423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_45 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_45 W0_en", false,-1);
        vcdp->declBit(c+25553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_45 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_45 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_45 R0_clk", false,-1);
        vcdp->declBus(c+52993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_45 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_45 R0_en", false,-1);
        vcdp->declBit(c+53102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_45 ram_R_0_en", false,-1);
        vcdp->declBus(c+53103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_45 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_45 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_45 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_45 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_45 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_45 ram_W_0_en", false,-1);
        vcdp->declBit(c+53102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_45 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_45 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_46 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_46 W0_clk", false,-1);
        vcdp->declBus(c+25424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_46 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_46 W0_en", false,-1);
        vcdp->declBit(c+25554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_46 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_46 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_46 R0_clk", false,-1);
        vcdp->declBus(c+52994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_46 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_46 R0_en", false,-1);
        vcdp->declBit(c+53104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_46 ram_R_0_en", false,-1);
        vcdp->declBus(c+53105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_46 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_46 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_46 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_46 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_46 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_46 ram_W_0_en", false,-1);
        vcdp->declBit(c+53104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_46 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_46 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_47 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_47 W0_clk", false,-1);
        vcdp->declBus(c+25425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_47 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_47 W0_en", false,-1);
        vcdp->declBit(c+25555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_47 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_47 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_47 R0_clk", false,-1);
        vcdp->declBus(c+52995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_47 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_47 R0_en", false,-1);
        vcdp->declBit(c+53106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_47 ram_R_0_en", false,-1);
        vcdp->declBus(c+53107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_47 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_47 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_47 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_47 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_47 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_47 ram_W_0_en", false,-1);
        vcdp->declBit(c+53106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_47 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_47 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_48 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_48 W0_clk", false,-1);
        vcdp->declBus(c+25426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_48 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_48 W0_en", false,-1);
        vcdp->declBit(c+25556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_48 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_48 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_48 R0_clk", false,-1);
        vcdp->declBus(c+52996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_48 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_48 R0_en", false,-1);
        vcdp->declBit(c+53108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_48 ram_R_0_en", false,-1);
        vcdp->declBus(c+53109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_48 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_48 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_48 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_48 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_48 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_48 ram_W_0_en", false,-1);
        vcdp->declBit(c+53108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_48 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_48 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_49 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_49 W0_clk", false,-1);
        vcdp->declBus(c+25427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_49 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_49 W0_en", false,-1);
        vcdp->declBit(c+25557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_49 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_49 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_49 R0_clk", false,-1);
        vcdp->declBus(c+52997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_49 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_49 R0_en", false,-1);
        vcdp->declBit(c+53110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_49 ram_R_0_en", false,-1);
        vcdp->declBus(c+53111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_49 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_49 ram_R_0_data", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__737(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+25427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_49 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_49 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_49 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_49 ram_W_0_en", false,-1);
        vcdp->declBit(c+53110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_49 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_49 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_50 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_50 W0_clk", false,-1);
        vcdp->declBus(c+25428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_50 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_50 W0_en", false,-1);
        vcdp->declBit(c+25558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_50 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_50 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_50 R0_clk", false,-1);
        vcdp->declBus(c+52998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_50 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_50 R0_en", false,-1);
        vcdp->declBit(c+53112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_50 ram_R_0_en", false,-1);
        vcdp->declBus(c+53113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_50 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_50 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_50 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_50 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_50 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_50 ram_W_0_en", false,-1);
        vcdp->declBit(c+53112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_50 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_50 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_51 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_51 W0_clk", false,-1);
        vcdp->declBus(c+25429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_51 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_51 W0_en", false,-1);
        vcdp->declBit(c+25559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_51 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_51 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_51 R0_clk", false,-1);
        vcdp->declBus(c+52999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_51 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_51 R0_en", false,-1);
        vcdp->declBit(c+53114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_51 ram_R_0_en", false,-1);
        vcdp->declBus(c+53115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_51 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+52999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_51 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_51 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_51 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_51 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_51 ram_W_0_en", false,-1);
        vcdp->declBit(c+53114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_51 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_51 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_52 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_52 W0_clk", false,-1);
        vcdp->declBus(c+25430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_52 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_52 W0_en", false,-1);
        vcdp->declBit(c+25560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_52 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_52 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_52 R0_clk", false,-1);
        vcdp->declBus(c+53000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_52 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_52 R0_en", false,-1);
        vcdp->declBit(c+53116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_52 ram_R_0_en", false,-1);
        vcdp->declBus(c+53117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_52 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_52 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_52 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_52 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_52 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_52 ram_W_0_en", false,-1);
        vcdp->declBit(c+53116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_52 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_52 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_53 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_53 W0_clk", false,-1);
        vcdp->declBus(c+25431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_53 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_53 W0_en", false,-1);
        vcdp->declBit(c+25561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_53 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_53 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_53 R0_clk", false,-1);
        vcdp->declBus(c+53001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_53 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_53 R0_en", false,-1);
        vcdp->declBit(c+53118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_53 ram_R_0_en", false,-1);
        vcdp->declBus(c+53119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_53 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_53 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_53 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_53 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_53 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_53 ram_W_0_en", false,-1);
        vcdp->declBit(c+53118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_53 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_53 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_54 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_54 W0_clk", false,-1);
        vcdp->declBus(c+25432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_54 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_54 W0_en", false,-1);
        vcdp->declBit(c+25562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_54 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_54 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_54 R0_clk", false,-1);
        vcdp->declBus(c+53002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_54 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_54 R0_en", false,-1);
        vcdp->declBit(c+53120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_54 ram_R_0_en", false,-1);
        vcdp->declBus(c+53121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_54 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_54 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_54 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_54 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_54 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_54 ram_W_0_en", false,-1);
        vcdp->declBit(c+53120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_54 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_54 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_55 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_55 W0_clk", false,-1);
        vcdp->declBus(c+25433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_55 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_55 W0_en", false,-1);
        vcdp->declBit(c+25563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_55 W0_mask", false,-1);
    }
}

void VTestHarness::traceInitThis__738(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_55 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_55 R0_clk", false,-1);
        vcdp->declBus(c+53003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_55 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_55 R0_en", false,-1);
        vcdp->declBit(c+53122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_55 ram_R_0_en", false,-1);
        vcdp->declBus(c+53123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_55 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_55 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_55 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_55 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_55 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_55 ram_W_0_en", false,-1);
        vcdp->declBit(c+53122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_55 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_55 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_56 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_56 W0_clk", false,-1);
        vcdp->declBus(c+25434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_56 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_56 W0_en", false,-1);
        vcdp->declBit(c+25564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_56 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_56 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_56 R0_clk", false,-1);
        vcdp->declBus(c+53004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_56 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_56 R0_en", false,-1);
        vcdp->declBit(c+53124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_56 ram_R_0_en", false,-1);
        vcdp->declBus(c+53125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_56 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_56 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_56 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_56 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_56 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_56 ram_W_0_en", false,-1);
        vcdp->declBit(c+53124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_56 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_56 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_57 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_57 W0_clk", false,-1);
        vcdp->declBus(c+25435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_57 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_57 W0_en", false,-1);
        vcdp->declBit(c+25565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_57 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_57 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_57 R0_clk", false,-1);
        vcdp->declBus(c+53005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_57 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_57 R0_en", false,-1);
        vcdp->declBit(c+53126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_57 ram_R_0_en", false,-1);
        vcdp->declBus(c+53127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_57 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_57 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_57 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_57 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_57 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_57 ram_W_0_en", false,-1);
        vcdp->declBit(c+53126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_57 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_57 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_58 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_58 W0_clk", false,-1);
        vcdp->declBus(c+25436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_58 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_58 W0_en", false,-1);
        vcdp->declBit(c+25566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_58 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_58 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_58 R0_clk", false,-1);
        vcdp->declBus(c+53006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_58 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_58 R0_en", false,-1);
        vcdp->declBit(c+53128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_58 ram_R_0_en", false,-1);
        vcdp->declBus(c+53129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_58 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_58 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_58 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_58 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_58 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_58 ram_W_0_en", false,-1);
        vcdp->declBit(c+53128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_58 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_58 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_59 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_59 W0_clk", false,-1);
        vcdp->declBus(c+25437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_59 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_59 W0_en", false,-1);
        vcdp->declBit(c+25567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_59 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_59 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_59 R0_clk", false,-1);
        vcdp->declBus(c+53007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_59 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_59 R0_en", false,-1);
        vcdp->declBit(c+53130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_59 ram_R_0_en", false,-1);
        vcdp->declBus(c+53131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_59 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_59 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_59 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_59 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_59 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_59 ram_W_0_en", false,-1);
        vcdp->declBit(c+53130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_59 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_59 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_60 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_60 W0_clk", false,-1);
        vcdp->declBus(c+25438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_60 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_60 W0_en", false,-1);
        vcdp->declBit(c+25568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_60 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_60 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_60 R0_clk", false,-1);
        vcdp->declBus(c+53008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_60 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_60 R0_en", false,-1);
        vcdp->declBit(c+53132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_60 ram_R_0_en", false,-1);
        vcdp->declBus(c+53133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_60 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_60 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_60 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_60 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_60 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_60 ram_W_0_en", false,-1);
    }
}

void VTestHarness::traceInitThis__739(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+53132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_60 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_60 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_61 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_61 W0_clk", false,-1);
        vcdp->declBus(c+25439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_61 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_61 W0_en", false,-1);
        vcdp->declBit(c+25569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_61 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_61 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_61 R0_clk", false,-1);
        vcdp->declBus(c+53009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_61 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_61 R0_en", false,-1);
        vcdp->declBit(c+53134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_61 ram_R_0_en", false,-1);
        vcdp->declBus(c+53135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_61 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_61 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_61 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_61 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_61 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_61 ram_W_0_en", false,-1);
        vcdp->declBit(c+53134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_61 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_61 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_62 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_62 W0_clk", false,-1);
        vcdp->declBus(c+25440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_62 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_62 W0_en", false,-1);
        vcdp->declBit(c+25570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_62 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_62 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_62 R0_clk", false,-1);
        vcdp->declBus(c+53010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_62 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_62 R0_en", false,-1);
        vcdp->declBit(c+53136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_62 ram_R_0_en", false,-1);
        vcdp->declBus(c+53137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_62 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_62 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_62 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_62 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_62 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_62 ram_W_0_en", false,-1);
        vcdp->declBit(c+53136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_62 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_62 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_63 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_63 W0_clk", false,-1);
        vcdp->declBus(c+25441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_63 W0_data", false,-1, 7,0);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_63 W0_en", false,-1);
        vcdp->declBit(c+25571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_63 W0_mask", false,-1);
        vcdp->declBus(c+25310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_63 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_63 R0_clk", false,-1);
        vcdp->declBus(c+53011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_63 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_63 R0_en", false,-1);
        vcdp->declBit(c+53138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_63 ram_R_0_en", false,-1);
        vcdp->declBus(c+53139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_63 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_63 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_63 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+52765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_63 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_63 ram_W_0_mask", false,-1);
        vcdp->declBit(c+52782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_63 ram_W_0_en", false,-1);
        vcdp->declBit(c+53138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_63 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 mem mem mem_0_ext mem_0_63 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q reset", false,-1);
        vcdp->declBit(c+25312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_enq_ready", false,-1);
        vcdp->declBit(c+52847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_enq_valid", false,-1);
        vcdp->declBus(c+12793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_enq_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+12794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_enq_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+12795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_enq_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+12796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_enq_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+12797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_enq_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+12798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_enq_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+12799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_enq_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+12800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_enq_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+12801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_enq_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+12802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_enq_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+12803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_enq_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+12804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_enq_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+12805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_enq_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+12806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_enq_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+12807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_enq_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+12808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_enq_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+52848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_enq_bits_fromDMA", false,-1);
        vcdp->declBus(c+52849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_enq_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+52850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_enq_bits_igelu_qb", false,-1, 31,0);
        vcdp->declBus(c+52851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_enq_bits_igelu_qc", false,-1, 31,0);
        vcdp->declBus(c+52852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_enq_bits_iexp_qln2", false,-1, 31,0);
        vcdp->declBus(c+52853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_enq_bits_iexp_qln2_inv", false,-1, 31,0);
        vcdp->declBus(c+52854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_enq_bits_act", false,-1, 2,0);
        vcdp->declBit(c+12834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_deq_ready", false,-1);
        vcdp->declBit(c+12835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_deq_valid", false,-1);
        vcdp->declBus(c+12836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_deq_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+12837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_deq_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+12838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_deq_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+12839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_deq_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+12840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_deq_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+12841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_deq_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+12842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_deq_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+12843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_deq_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+12844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_deq_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+12845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_deq_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+12846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_deq_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+12847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_deq_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+12848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_deq_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+12849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_deq_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+12850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_deq_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+12851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_deq_bits_data_15_0", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__740(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+50060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_deq_bits_fromDMA", false,-1);
        vcdp->declBus(c+50061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_deq_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+50062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_deq_bits_igelu_qb", false,-1, 31,0);
        vcdp->declBus(c+50063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_deq_bits_igelu_qc", false,-1, 31,0);
        vcdp->declBus(c+50064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_deq_bits_iexp_qln2", false,-1, 31,0);
        vcdp->declBus(c+50065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_deq_bits_iexp_qln2_inv", false,-1, 31,0);
        vcdp->declBus(c+50066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_deq_bits_act", false,-1, 2,0);
        vcdp->declBit(c+52855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q io_count", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53140+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_0_0", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_0_0_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_0_0_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_0_0_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_0_0_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_0_0_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_0_0_MPORT_mask", false,-1);
        vcdp->declBit(c+25588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_0_0_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53142+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_1_0", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_1_0_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_1_0_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_1_0_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_1_0_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_1_0_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_1_0_MPORT_mask", false,-1);
        vcdp->declBit(c+25588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_1_0_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53144+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_2_0", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_2_0_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_2_0_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_2_0_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_2_0_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_2_0_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_2_0_MPORT_mask", false,-1);
        vcdp->declBit(c+25588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_2_0_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53146+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_3_0", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_3_0_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_3_0_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_3_0_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_3_0_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_3_0_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_3_0_MPORT_mask", false,-1);
        vcdp->declBit(c+25588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_3_0_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53148+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_4_0", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_4_0_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_4_0_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_4_0_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_4_0_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_4_0_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_4_0_MPORT_mask", false,-1);
        vcdp->declBit(c+25588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_4_0_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53150+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_5_0", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_5_0_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_5_0_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_5_0_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_5_0_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_5_0_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_5_0_MPORT_mask", false,-1);
        vcdp->declBit(c+25588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_5_0_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53152+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_6_0", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_6_0_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_6_0_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_6_0_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_6_0_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_6_0_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_6_0_MPORT_mask", false,-1);
        vcdp->declBit(c+25588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_6_0_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53154+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_7_0", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_7_0_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_7_0_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_7_0_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_7_0_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_7_0_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_7_0_MPORT_mask", false,-1);
        vcdp->declBit(c+25588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_7_0_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53156+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_8_0", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_8_0_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_8_0_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_8_0_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_8_0_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_8_0_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_8_0_MPORT_mask", false,-1);
        vcdp->declBit(c+25588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_8_0_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53158+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_9_0", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_9_0_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_9_0_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_9_0_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_9_0_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_9_0_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_9_0_MPORT_mask", false,-1);
        vcdp->declBit(c+25588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_9_0_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53160+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_10_0", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_10_0_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_10_0_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_10_0_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_10_0_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_10_0_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_10_0_MPORT_mask", false,-1);
        vcdp->declBit(c+25588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_10_0_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53162+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_11_0", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_11_0_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_11_0_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_11_0_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_11_0_MPORT_data", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__741(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_11_0_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_11_0_MPORT_mask", false,-1);
        vcdp->declBit(c+25588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_11_0_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53164+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_12_0", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_12_0_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_12_0_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_12_0_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_12_0_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_12_0_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_12_0_MPORT_mask", false,-1);
        vcdp->declBit(c+25588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_12_0_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53166+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_13_0", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_13_0_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_13_0_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_13_0_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_13_0_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_13_0_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_13_0_MPORT_mask", false,-1);
        vcdp->declBit(c+25588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_13_0_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53168+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_14_0", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_14_0_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_14_0_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_14_0_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_14_0_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_14_0_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_14_0_MPORT_mask", false,-1);
        vcdp->declBit(c+25588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_14_0_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53170+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_15_0", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_15_0_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_15_0_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_15_0_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_15_0_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_15_0_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_15_0_MPORT_mask", false,-1);
        vcdp->declBit(c+25588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_data_15_0_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+53172+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_fromDMA", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_fromDMA_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_fromDMA_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+53173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_fromDMA_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+52848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_fromDMA_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_fromDMA_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_fromDMA_MPORT_mask", false,-1);
        vcdp->declBit(c+25588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_fromDMA_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53174+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_scale_bits", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_scale_bits_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_scale_bits_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_scale_bits_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+52849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_scale_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_scale_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_scale_bits_MPORT_mask", false,-1);
        vcdp->declBit(c+25588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_scale_bits_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53176+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_igelu_qb", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_igelu_qb_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_igelu_qb_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_igelu_qb_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+52850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_igelu_qb_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_igelu_qb_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_igelu_qb_MPORT_mask", false,-1);
        vcdp->declBit(c+25588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_igelu_qb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53178+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_igelu_qc", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_igelu_qc_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_igelu_qc_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_igelu_qc_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+52851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_igelu_qc_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_igelu_qc_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_igelu_qc_MPORT_mask", false,-1);
        vcdp->declBit(c+25588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_igelu_qc_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53180+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_iexp_qln2", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_iexp_qln2_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_iexp_qln2_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_iexp_qln2_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+52852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_iexp_qln2_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_iexp_qln2_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_iexp_qln2_MPORT_mask", false,-1);
        vcdp->declBit(c+25588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_iexp_qln2_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53182+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_iexp_qln2_inv", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_iexp_qln2_inv_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_iexp_qln2_inv_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_iexp_qln2_inv_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+52853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_iexp_qln2_inv_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_iexp_qln2_inv_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_iexp_qln2_inv_MPORT_mask", false,-1);
        vcdp->declBit(c+25588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_iexp_qln2_inv_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53184+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_act", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_act_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_act_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_act_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+52854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_act_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_act_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_act_MPORT_mask", false,-1);
        vcdp->declBit(c+25588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q ram_act_MPORT_en", false,-1);
        vcdp->declBit(c+52855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q maybe_full", false,-1);
        vcdp->declBit(c+53186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q empty", false,-1);
        vcdp->declBit(c+25588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q do_enq", false,-1);
        vcdp->declBit(c+25589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0 q do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 reset", false,-1);
        vcdp->declBit(c+12027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_req_ready", false,-1);
        vcdp->declBit(c+12936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_req_valid", false,-1);
        vcdp->declBus(c+12937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_req_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+12938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_req_bits_addr", false,-1, 8,0);
    }
}

void VTestHarness::traceInitThis__742(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+12939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_req_bits_igelu_qb", false,-1, 31,0);
        vcdp->declBus(c+12940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_req_bits_igelu_qc", false,-1, 31,0);
        vcdp->declBus(c+12941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_req_bits_iexp_qln2", false,-1, 31,0);
        vcdp->declBus(c+12942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_req_bits_iexp_qln2_inv", false,-1, 31,0);
        vcdp->declBus(c+12943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_req_bits_act", false,-1, 2,0);
        vcdp->declBit(c+12944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_req_bits_fromDMA", false,-1);
        vcdp->declBit(c+12945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_resp_ready", false,-1);
        vcdp->declBit(c+12946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_resp_valid", false,-1);
        vcdp->declBus(c+12947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_resp_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+12948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_resp_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+12949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_resp_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+12950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_resp_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+12951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_resp_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+12952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_resp_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+12953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_resp_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+12954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_resp_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+12955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_resp_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+12956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_resp_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+12957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_resp_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+12958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_resp_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+12959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_resp_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+12960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_resp_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+12961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_resp_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+12962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_resp_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+50067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_resp_bits_fromDMA", false,-1);
        vcdp->declBus(c+50068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_resp_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+50069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_resp_bits_igelu_qb", false,-1, 31,0);
        vcdp->declBus(c+50070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_resp_bits_igelu_qc", false,-1, 31,0);
        vcdp->declBus(c+50071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_resp_bits_iexp_qln2", false,-1, 31,0);
        vcdp->declBus(c+50072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_resp_bits_iexp_qln2_inv", false,-1, 31,0);
        vcdp->declBus(c+50073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_read_resp_bits_act", false,-1, 2,0);
        vcdp->declBit(c+12963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_ready", false,-1);
        vcdp->declBit(c+12964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_valid", false,-1);
        vcdp->declBus(c+12965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_addr", false,-1, 8,0);
        vcdp->declBus(c+12966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+12967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+12968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+12969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+12970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+12971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+12972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+12973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+12974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+12975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+12976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+12977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+12978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+12979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+12980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+12981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+12982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_acc", false,-1);
        vcdp->declBit(c+12983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_0", false,-1);
        vcdp->declBit(c+12984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_1", false,-1);
        vcdp->declBit(c+12985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_2", false,-1);
        vcdp->declBit(c+12986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_3", false,-1);
        vcdp->declBit(c+12987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_4", false,-1);
        vcdp->declBit(c+12988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_5", false,-1);
        vcdp->declBit(c+12989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_6", false,-1);
        vcdp->declBit(c+12990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_7", false,-1);
        vcdp->declBit(c+12991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_8", false,-1);
        vcdp->declBit(c+12992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_9", false,-1);
        vcdp->declBit(c+12993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_10", false,-1);
        vcdp->declBit(c+12994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_11", false,-1);
        vcdp->declBit(c+12995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_12", false,-1);
        vcdp->declBit(c+12996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_13", false,-1);
        vcdp->declBit(c+12997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_14", false,-1);
        vcdp->declBit(c+12998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_15", false,-1);
        vcdp->declBit(c+12999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_16", false,-1);
        vcdp->declBit(c+13000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_17", false,-1);
        vcdp->declBit(c+13001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_18", false,-1);
        vcdp->declBit(c+13002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_19", false,-1);
        vcdp->declBit(c+13003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_20", false,-1);
        vcdp->declBit(c+13004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_21", false,-1);
        vcdp->declBit(c+13005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_22", false,-1);
        vcdp->declBit(c+13006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_23", false,-1);
        vcdp->declBit(c+13007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_24", false,-1);
        vcdp->declBit(c+13008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_25", false,-1);
        vcdp->declBit(c+13009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_26", false,-1);
        vcdp->declBit(c+13010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_27", false,-1);
        vcdp->declBit(c+13011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_28", false,-1);
        vcdp->declBit(c+13012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_29", false,-1);
        vcdp->declBit(c+13013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_30", false,-1);
        vcdp->declBit(c+13014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_31", false,-1);
        vcdp->declBit(c+13015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_32", false,-1);
        vcdp->declBit(c+13016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_33", false,-1);
        vcdp->declBit(c+13017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_34", false,-1);
        vcdp->declBit(c+13018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_35", false,-1);
        vcdp->declBit(c+13019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_36", false,-1);
        vcdp->declBit(c+13020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_37", false,-1);
        vcdp->declBit(c+13021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_38", false,-1);
        vcdp->declBit(c+13022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_39", false,-1);
        vcdp->declBit(c+13023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_40", false,-1);
        vcdp->declBit(c+13024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_41", false,-1);
        vcdp->declBit(c+13025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_42", false,-1);
        vcdp->declBit(c+13026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_43", false,-1);
        vcdp->declBit(c+13027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_44", false,-1);
        vcdp->declBit(c+13028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_45", false,-1);
        vcdp->declBit(c+13029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_46", false,-1);
        vcdp->declBit(c+13030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_47", false,-1);
        vcdp->declBit(c+13031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_48", false,-1);
        vcdp->declBit(c+13032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_49", false,-1);
    }
}

void VTestHarness::traceInitThis__743(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+13033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_50", false,-1);
        vcdp->declBit(c+13034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_51", false,-1);
        vcdp->declBit(c+13035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_52", false,-1);
        vcdp->declBit(c+13036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_53", false,-1);
        vcdp->declBit(c+13037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_54", false,-1);
        vcdp->declBit(c+13038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_55", false,-1);
        vcdp->declBit(c+13039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_56", false,-1);
        vcdp->declBit(c+13040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_57", false,-1);
        vcdp->declBit(c+13041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_58", false,-1);
        vcdp->declBit(c+13042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_59", false,-1);
        vcdp->declBit(c+13043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_60", false,-1);
        vcdp->declBit(c+13044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_61", false,-1);
        vcdp->declBit(c+13045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_62", false,-1);
        vcdp->declBit(c+13046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_write_bits_mask_63", false,-1);
        vcdp->declBit(c+12792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_valid", false,-1);
        vcdp->declBus(c+12809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_op1_0_0", false,-1, 31,0);
        vcdp->declBus(c+12810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_op1_1_0", false,-1, 31,0);
        vcdp->declBus(c+12811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_op1_2_0", false,-1, 31,0);
        vcdp->declBus(c+12812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_op1_3_0", false,-1, 31,0);
        vcdp->declBus(c+12813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_op1_4_0", false,-1, 31,0);
        vcdp->declBus(c+12814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_op1_5_0", false,-1, 31,0);
        vcdp->declBus(c+12815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_op1_6_0", false,-1, 31,0);
        vcdp->declBus(c+12816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_op1_7_0", false,-1, 31,0);
        vcdp->declBus(c+12817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_op1_8_0", false,-1, 31,0);
        vcdp->declBus(c+12818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_op1_9_0", false,-1, 31,0);
        vcdp->declBus(c+12819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_op1_10_0", false,-1, 31,0);
        vcdp->declBus(c+12820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_op1_11_0", false,-1, 31,0);
        vcdp->declBus(c+12821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_op1_12_0", false,-1, 31,0);
        vcdp->declBus(c+12822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_op1_13_0", false,-1, 31,0);
        vcdp->declBus(c+12823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_op1_14_0", false,-1, 31,0);
        vcdp->declBus(c+12824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_op1_15_0", false,-1, 31,0);
        vcdp->declBus(c+50028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_op2_0_0", false,-1, 31,0);
        vcdp->declBus(c+50029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_op2_1_0", false,-1, 31,0);
        vcdp->declBus(c+50030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_op2_2_0", false,-1, 31,0);
        vcdp->declBus(c+50031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_op2_3_0", false,-1, 31,0);
        vcdp->declBus(c+50032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_op2_4_0", false,-1, 31,0);
        vcdp->declBus(c+50033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_op2_5_0", false,-1, 31,0);
        vcdp->declBus(c+50034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_op2_6_0", false,-1, 31,0);
        vcdp->declBus(c+50035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_op2_7_0", false,-1, 31,0);
        vcdp->declBus(c+50036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_op2_8_0", false,-1, 31,0);
        vcdp->declBus(c+50037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_op2_9_0", false,-1, 31,0);
        vcdp->declBus(c+50038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_op2_10_0", false,-1, 31,0);
        vcdp->declBus(c+50039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_op2_11_0", false,-1, 31,0);
        vcdp->declBus(c+50040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_op2_12_0", false,-1, 31,0);
        vcdp->declBus(c+50041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_op2_13_0", false,-1, 31,0);
        vcdp->declBus(c+50042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_op2_14_0", false,-1, 31,0);
        vcdp->declBus(c+50043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_op2_15_0", false,-1, 31,0);
        vcdp->declBus(c+50044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_sum_0_0", false,-1, 31,0);
        vcdp->declBus(c+50045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_sum_1_0", false,-1, 31,0);
        vcdp->declBus(c+50046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_sum_2_0", false,-1, 31,0);
        vcdp->declBus(c+50047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_sum_3_0", false,-1, 31,0);
        vcdp->declBus(c+50048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_sum_4_0", false,-1, 31,0);
        vcdp->declBus(c+50049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_sum_5_0", false,-1, 31,0);
        vcdp->declBus(c+50050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_sum_6_0", false,-1, 31,0);
        vcdp->declBus(c+50051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_sum_7_0", false,-1, 31,0);
        vcdp->declBus(c+50052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_sum_8_0", false,-1, 31,0);
        vcdp->declBus(c+50053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_sum_9_0", false,-1, 31,0);
        vcdp->declBus(c+50054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_sum_10_0", false,-1, 31,0);
        vcdp->declBus(c+50055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_sum_11_0", false,-1, 31,0);
        vcdp->declBus(c+50056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_sum_12_0", false,-1, 31,0);
        vcdp->declBus(c+50057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_sum_13_0", false,-1, 31,0);
        vcdp->declBus(c+50058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_sum_14_0", false,-1, 31,0);
        vcdp->declBus(c+50059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 io_adder_sum_15_0", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_reset", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_waddr", false,-1, 8,0);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_raddr", false,-1, 8,0);
        vcdp->declBus(c+53188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_wdata_0_0", false,-1, 31,0);
        vcdp->declBus(c+53189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_wdata_1_0", false,-1, 31,0);
        vcdp->declBus(c+53190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_wdata_2_0", false,-1, 31,0);
        vcdp->declBus(c+53191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_wdata_3_0", false,-1, 31,0);
        vcdp->declBus(c+53192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_wdata_4_0", false,-1, 31,0);
        vcdp->declBus(c+53193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_wdata_5_0", false,-1, 31,0);
        vcdp->declBus(c+53194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_wdata_6_0", false,-1, 31,0);
        vcdp->declBus(c+53195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_wdata_7_0", false,-1, 31,0);
        vcdp->declBus(c+53196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_wdata_8_0", false,-1, 31,0);
        vcdp->declBus(c+53197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_wdata_9_0", false,-1, 31,0);
        vcdp->declBus(c+53198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_wdata_10_0", false,-1, 31,0);
        vcdp->declBus(c+53199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_wdata_11_0", false,-1, 31,0);
        vcdp->declBus(c+53200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_wdata_12_0", false,-1, 31,0);
        vcdp->declBus(c+53201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_wdata_13_0", false,-1, 31,0);
        vcdp->declBus(c+53202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_wdata_14_0", false,-1, 31,0);
        vcdp->declBus(c+53203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_wdata_15_0", false,-1, 31,0);
        vcdp->declBus(c+12809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_rdata_0_0", false,-1, 31,0);
        vcdp->declBus(c+12810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_rdata_1_0", false,-1, 31,0);
        vcdp->declBus(c+12811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_rdata_2_0", false,-1, 31,0);
        vcdp->declBus(c+12812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_rdata_3_0", false,-1, 31,0);
        vcdp->declBus(c+12813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_rdata_4_0", false,-1, 31,0);
        vcdp->declBus(c+12814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_rdata_5_0", false,-1, 31,0);
        vcdp->declBus(c+12815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_rdata_6_0", false,-1, 31,0);
        vcdp->declBus(c+12816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_rdata_7_0", false,-1, 31,0);
        vcdp->declBus(c+12817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_rdata_8_0", false,-1, 31,0);
        vcdp->declBus(c+12818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_rdata_9_0", false,-1, 31,0);
        vcdp->declBus(c+12819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_rdata_10_0", false,-1, 31,0);
        vcdp->declBus(c+12820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_rdata_11_0", false,-1, 31,0);
        vcdp->declBus(c+12821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_rdata_12_0", false,-1, 31,0);
        vcdp->declBus(c+12822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_rdata_13_0", false,-1, 31,0);
        vcdp->declBus(c+12823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_rdata_14_0", false,-1, 31,0);
        vcdp->declBus(c+12824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_rdata_15_0", false,-1, 31,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_wen", false,-1);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_ren", false,-1);
    }
}

void VTestHarness::traceInitThis__744(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+53205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_0", false,-1);
        vcdp->declBit(c+53206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_1", false,-1);
        vcdp->declBit(c+53207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_2", false,-1);
        vcdp->declBit(c+53208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_3", false,-1);
        vcdp->declBit(c+53209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_4", false,-1);
        vcdp->declBit(c+53210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_5", false,-1);
        vcdp->declBit(c+53211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_6", false,-1);
        vcdp->declBit(c+53212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_7", false,-1);
        vcdp->declBit(c+53213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_8", false,-1);
        vcdp->declBit(c+53214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_9", false,-1);
        vcdp->declBit(c+53215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_10", false,-1);
        vcdp->declBit(c+53216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_11", false,-1);
        vcdp->declBit(c+53217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_12", false,-1);
        vcdp->declBit(c+53218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_13", false,-1);
        vcdp->declBit(c+53219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_14", false,-1);
        vcdp->declBit(c+53220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_15", false,-1);
        vcdp->declBit(c+53221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_16", false,-1);
        vcdp->declBit(c+53222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_17", false,-1);
        vcdp->declBit(c+53223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_18", false,-1);
        vcdp->declBit(c+53224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_19", false,-1);
        vcdp->declBit(c+53225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_20", false,-1);
        vcdp->declBit(c+53226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_21", false,-1);
        vcdp->declBit(c+53227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_22", false,-1);
        vcdp->declBit(c+53228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_23", false,-1);
        vcdp->declBit(c+53229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_24", false,-1);
        vcdp->declBit(c+53230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_25", false,-1);
        vcdp->declBit(c+53231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_26", false,-1);
        vcdp->declBit(c+53232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_27", false,-1);
        vcdp->declBit(c+53233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_28", false,-1);
        vcdp->declBit(c+53234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_29", false,-1);
        vcdp->declBit(c+53235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_30", false,-1);
        vcdp->declBit(c+53236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_31", false,-1);
        vcdp->declBit(c+53237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_32", false,-1);
        vcdp->declBit(c+53238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_33", false,-1);
        vcdp->declBit(c+53239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_34", false,-1);
        vcdp->declBit(c+53240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_35", false,-1);
        vcdp->declBit(c+53241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_36", false,-1);
        vcdp->declBit(c+53242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_37", false,-1);
        vcdp->declBit(c+53243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_38", false,-1);
        vcdp->declBit(c+53244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_39", false,-1);
        vcdp->declBit(c+53245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_40", false,-1);
        vcdp->declBit(c+53246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_41", false,-1);
        vcdp->declBit(c+53247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_42", false,-1);
        vcdp->declBit(c+53248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_43", false,-1);
        vcdp->declBit(c+53249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_44", false,-1);
        vcdp->declBit(c+53250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_45", false,-1);
        vcdp->declBit(c+53251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_46", false,-1);
        vcdp->declBit(c+53252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_47", false,-1);
        vcdp->declBit(c+53253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_48", false,-1);
        vcdp->declBit(c+53254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_49", false,-1);
        vcdp->declBit(c+53255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_50", false,-1);
        vcdp->declBit(c+53256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_51", false,-1);
        vcdp->declBit(c+53257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_52", false,-1);
        vcdp->declBit(c+53258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_53", false,-1);
        vcdp->declBit(c+53259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_54", false,-1);
        vcdp->declBit(c+53260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_55", false,-1);
        vcdp->declBit(c+53261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_56", false,-1);
        vcdp->declBit(c+53262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_57", false,-1);
        vcdp->declBit(c+53263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_58", false,-1);
        vcdp->declBit(c+53264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_59", false,-1);
        vcdp->declBit(c+53265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_60", false,-1);
        vcdp->declBit(c+53266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_61", false,-1);
        vcdp->declBit(c+53267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_62", false,-1);
        vcdp->declBit(c+53268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem_io_mask_63", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_reset", false,-1);
        vcdp->declBit(c+25592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_enq_ready", false,-1);
        vcdp->declBit(c+53269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_enq_valid", false,-1);
        vcdp->declBus(c+12809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_enq_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+12810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_enq_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+12811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_enq_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+12812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_enq_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+12813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_enq_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+12814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_enq_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+12815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_enq_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+12816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_enq_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+12817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_enq_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+12818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_enq_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+12819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_enq_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+12820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_enq_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+12821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_enq_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+12822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_enq_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+12823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_enq_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+12824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_enq_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+53270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_enq_bits_fromDMA", false,-1);
        vcdp->declBus(c+53271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_enq_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+53272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_enq_bits_igelu_qb", false,-1, 31,0);
        vcdp->declBus(c+53273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_enq_bits_igelu_qc", false,-1, 31,0);
        vcdp->declBus(c+53274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_enq_bits_iexp_qln2", false,-1, 31,0);
        vcdp->declBus(c+53275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_enq_bits_iexp_qln2_inv", false,-1, 31,0);
        vcdp->declBus(c+53276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_enq_bits_act", false,-1, 2,0);
        vcdp->declBit(c+12945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_deq_ready", false,-1);
        vcdp->declBit(c+12946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_deq_valid", false,-1);
        vcdp->declBus(c+12947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_deq_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+12948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_deq_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+12949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_deq_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+12950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_deq_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+12951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_deq_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+12952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_deq_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+12953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_deq_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+12954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_deq_bits_data_7_0", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__745(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+12955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_deq_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+12956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_deq_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+12957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_deq_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+12958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_deq_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+12959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_deq_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+12960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_deq_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+12961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_deq_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+12962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_deq_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+50067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_deq_bits_fromDMA", false,-1);
        vcdp->declBus(c+50068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_deq_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+50069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_deq_bits_igelu_qb", false,-1, 31,0);
        vcdp->declBus(c+50070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_deq_bits_igelu_qc", false,-1, 31,0);
        vcdp->declBus(c+50071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_deq_bits_iexp_qln2", false,-1, 31,0);
        vcdp->declBus(c+50072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_deq_bits_iexp_qln2_inv", false,-1, 31,0);
        vcdp->declBus(c+50073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_deq_bits_act", false,-1, 2,0);
        vcdp->declBit(c+53277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_count", false,-1);
        vcdp->declBit(c+53278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_valid", false,-1);
        vcdp->declBus(c+53279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_addr", false,-1, 8,0);
        vcdp->declBus(c+50028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+50029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+50030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+50031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+50032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+50033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+50034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+50035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+50036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+50037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+50038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+50039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+50040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+50041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+50042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+50043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+53280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_acc", false,-1);
        vcdp->declBit(c+53281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_0", false,-1);
        vcdp->declBit(c+53282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_1", false,-1);
        vcdp->declBit(c+53283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_2", false,-1);
        vcdp->declBit(c+53284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_3", false,-1);
        vcdp->declBit(c+53285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_4", false,-1);
        vcdp->declBit(c+53286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_5", false,-1);
        vcdp->declBit(c+53287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_6", false,-1);
        vcdp->declBit(c+53288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_7", false,-1);
        vcdp->declBit(c+53289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_8", false,-1);
        vcdp->declBit(c+53290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_9", false,-1);
        vcdp->declBit(c+53291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_10", false,-1);
        vcdp->declBit(c+53292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_11", false,-1);
        vcdp->declBit(c+53293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_12", false,-1);
        vcdp->declBit(c+53294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_13", false,-1);
        vcdp->declBit(c+53295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_14", false,-1);
        vcdp->declBit(c+53296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_15", false,-1);
        vcdp->declBit(c+53297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_16", false,-1);
        vcdp->declBit(c+53298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_17", false,-1);
        vcdp->declBit(c+53299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_18", false,-1);
        vcdp->declBit(c+53300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_19", false,-1);
        vcdp->declBit(c+53301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_20", false,-1);
        vcdp->declBit(c+53302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_21", false,-1);
        vcdp->declBit(c+53303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_22", false,-1);
        vcdp->declBit(c+53304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_23", false,-1);
        vcdp->declBit(c+53305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_24", false,-1);
        vcdp->declBit(c+53306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_25", false,-1);
        vcdp->declBit(c+53307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_26", false,-1);
        vcdp->declBit(c+53308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_27", false,-1);
        vcdp->declBit(c+53309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_28", false,-1);
        vcdp->declBit(c+53310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_29", false,-1);
        vcdp->declBit(c+53311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_30", false,-1);
        vcdp->declBit(c+53312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_31", false,-1);
        vcdp->declBit(c+53313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_32", false,-1);
        vcdp->declBit(c+53314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_33", false,-1);
        vcdp->declBit(c+53315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_34", false,-1);
        vcdp->declBit(c+53316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_35", false,-1);
        vcdp->declBit(c+53317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_36", false,-1);
        vcdp->declBit(c+53318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_37", false,-1);
        vcdp->declBit(c+53319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_38", false,-1);
        vcdp->declBit(c+53320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_39", false,-1);
        vcdp->declBit(c+53321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_40", false,-1);
        vcdp->declBit(c+53322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_41", false,-1);
        vcdp->declBit(c+53323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_42", false,-1);
        vcdp->declBit(c+53324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_43", false,-1);
        vcdp->declBit(c+53325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_44", false,-1);
        vcdp->declBit(c+53326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_45", false,-1);
        vcdp->declBit(c+53327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_46", false,-1);
        vcdp->declBit(c+53328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_47", false,-1);
        vcdp->declBit(c+53329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_48", false,-1);
        vcdp->declBit(c+53330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_49", false,-1);
        vcdp->declBit(c+53331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_50", false,-1);
        vcdp->declBit(c+53332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_51", false,-1);
        vcdp->declBit(c+53333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_52", false,-1);
        vcdp->declBit(c+53334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_53", false,-1);
        vcdp->declBit(c+53335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_54", false,-1);
        vcdp->declBit(c+53336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_55", false,-1);
        vcdp->declBit(c+53337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_56", false,-1);
        vcdp->declBit(c+53338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_57", false,-1);
        vcdp->declBit(c+53339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_58", false,-1);
        vcdp->declBit(c+53340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_59", false,-1);
        vcdp->declBit(c+53341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_60", false,-1);
        vcdp->declBit(c+53342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_61", false,-1);
        vcdp->declBit(c+53343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_62", false,-1);
        vcdp->declBit(c+53344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_0_bits_mask_63", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_valid", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_addr", false,-1, 8,0);
    }
}

void VTestHarness::traceInitThis__746(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+53345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+53346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+53347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+53348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+53349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+53350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+53351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+53352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+53353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+53354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+53355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+53356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+53357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+53358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+53359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+53360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+53361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_acc", false,-1);
        vcdp->declBit(c+53205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_0", false,-1);
        vcdp->declBit(c+53206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_1", false,-1);
        vcdp->declBit(c+53207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_2", false,-1);
        vcdp->declBit(c+53208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_3", false,-1);
        vcdp->declBit(c+53209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_4", false,-1);
        vcdp->declBit(c+53210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_5", false,-1);
        vcdp->declBit(c+53211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_6", false,-1);
        vcdp->declBit(c+53212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_7", false,-1);
        vcdp->declBit(c+53213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_8", false,-1);
        vcdp->declBit(c+53214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_9", false,-1);
        vcdp->declBit(c+53215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_10", false,-1);
        vcdp->declBit(c+53216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_11", false,-1);
        vcdp->declBit(c+53217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_12", false,-1);
        vcdp->declBit(c+53218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_13", false,-1);
        vcdp->declBit(c+53219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_14", false,-1);
        vcdp->declBit(c+53220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_15", false,-1);
        vcdp->declBit(c+53221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_16", false,-1);
        vcdp->declBit(c+53222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_17", false,-1);
        vcdp->declBit(c+53223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_18", false,-1);
        vcdp->declBit(c+53224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_19", false,-1);
        vcdp->declBit(c+53225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_20", false,-1);
        vcdp->declBit(c+53226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_21", false,-1);
        vcdp->declBit(c+53227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_22", false,-1);
        vcdp->declBit(c+53228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_23", false,-1);
        vcdp->declBit(c+53229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_24", false,-1);
        vcdp->declBit(c+53230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_25", false,-1);
        vcdp->declBit(c+53231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_26", false,-1);
        vcdp->declBit(c+53232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_27", false,-1);
        vcdp->declBit(c+53233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_28", false,-1);
        vcdp->declBit(c+53234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_29", false,-1);
        vcdp->declBit(c+53235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_30", false,-1);
        vcdp->declBit(c+53236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_31", false,-1);
        vcdp->declBit(c+53237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_32", false,-1);
        vcdp->declBit(c+53238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_33", false,-1);
        vcdp->declBit(c+53239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_34", false,-1);
        vcdp->declBit(c+53240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_35", false,-1);
        vcdp->declBit(c+53241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_36", false,-1);
        vcdp->declBit(c+53242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_37", false,-1);
        vcdp->declBit(c+53243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_38", false,-1);
        vcdp->declBit(c+53244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_39", false,-1);
        vcdp->declBit(c+53245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_40", false,-1);
        vcdp->declBit(c+53246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_41", false,-1);
        vcdp->declBit(c+53247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_42", false,-1);
        vcdp->declBit(c+53248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_43", false,-1);
        vcdp->declBit(c+53249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_44", false,-1);
        vcdp->declBit(c+53250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_45", false,-1);
        vcdp->declBit(c+53251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_46", false,-1);
        vcdp->declBit(c+53252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_47", false,-1);
        vcdp->declBit(c+53253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_48", false,-1);
        vcdp->declBit(c+53254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_49", false,-1);
        vcdp->declBit(c+53255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_50", false,-1);
        vcdp->declBit(c+53256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_51", false,-1);
        vcdp->declBit(c+53257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_52", false,-1);
        vcdp->declBit(c+53258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_53", false,-1);
        vcdp->declBit(c+53259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_54", false,-1);
        vcdp->declBit(c+53260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_55", false,-1);
        vcdp->declBit(c+53261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_56", false,-1);
        vcdp->declBit(c+53262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_57", false,-1);
        vcdp->declBit(c+53263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_58", false,-1);
        vcdp->declBit(c+53264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_59", false,-1);
        vcdp->declBit(c+53265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_60", false,-1);
        vcdp->declBit(c+53266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_61", false,-1);
        vcdp->declBit(c+53267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_62", false,-1);
        vcdp->declBit(c+53268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 pipelined_writes_1_bits_mask_63", false,-1);
        vcdp->declBus(c+53271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_enq_bits_scale_REG_bits", false,-1, 31,0);
        vcdp->declBus(c+53272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_enq_bits_igelu_qb_REG", false,-1, 31,0);
        vcdp->declBus(c+53273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_enq_bits_igelu_qc_REG", false,-1, 31,0);
        vcdp->declBus(c+53274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_enq_bits_iexp_qln2_REG", false,-1, 31,0);
        vcdp->declBus(c+53275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_enq_bits_iexp_qln2_inv_REG", false,-1, 31,0);
        vcdp->declBus(c+53276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_enq_bits_act_REG", false,-1, 2,0);
        vcdp->declBit(c+53270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_enq_bits_fromDMA_REG", false,-1);
        vcdp->declBit(c+53269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_io_enq_valid_REG", false,-1);
        vcdp->declBit(c+25593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q_will_be_empty", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem reset", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_waddr", false,-1, 8,0);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_raddr", false,-1, 8,0);
        vcdp->declBus(c+53188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_wdata_0_0", false,-1, 31,0);
        vcdp->declBus(c+53189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_wdata_1_0", false,-1, 31,0);
        vcdp->declBus(c+53190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_wdata_2_0", false,-1, 31,0);
        vcdp->declBus(c+53191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_wdata_3_0", false,-1, 31,0);
        vcdp->declBus(c+53192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_wdata_4_0", false,-1, 31,0);
        vcdp->declBus(c+53193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_wdata_5_0", false,-1, 31,0);
        vcdp->declBus(c+53194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_wdata_6_0", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__747(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+53195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_wdata_7_0", false,-1, 31,0);
        vcdp->declBus(c+53196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_wdata_8_0", false,-1, 31,0);
        vcdp->declBus(c+53197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_wdata_9_0", false,-1, 31,0);
        vcdp->declBus(c+53198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_wdata_10_0", false,-1, 31,0);
        vcdp->declBus(c+53199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_wdata_11_0", false,-1, 31,0);
        vcdp->declBus(c+53200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_wdata_12_0", false,-1, 31,0);
        vcdp->declBus(c+53201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_wdata_13_0", false,-1, 31,0);
        vcdp->declBus(c+53202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_wdata_14_0", false,-1, 31,0);
        vcdp->declBus(c+53203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_wdata_15_0", false,-1, 31,0);
        vcdp->declBus(c+12809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_rdata_0_0", false,-1, 31,0);
        vcdp->declBus(c+12810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_rdata_1_0", false,-1, 31,0);
        vcdp->declBus(c+12811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_rdata_2_0", false,-1, 31,0);
        vcdp->declBus(c+12812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_rdata_3_0", false,-1, 31,0);
        vcdp->declBus(c+12813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_rdata_4_0", false,-1, 31,0);
        vcdp->declBus(c+12814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_rdata_5_0", false,-1, 31,0);
        vcdp->declBus(c+12815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_rdata_6_0", false,-1, 31,0);
        vcdp->declBus(c+12816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_rdata_7_0", false,-1, 31,0);
        vcdp->declBus(c+12817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_rdata_8_0", false,-1, 31,0);
        vcdp->declBus(c+12818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_rdata_9_0", false,-1, 31,0);
        vcdp->declBus(c+12819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_rdata_10_0", false,-1, 31,0);
        vcdp->declBus(c+12820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_rdata_11_0", false,-1, 31,0);
        vcdp->declBus(c+12821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_rdata_12_0", false,-1, 31,0);
        vcdp->declBus(c+12822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_rdata_13_0", false,-1, 31,0);
        vcdp->declBus(c+12823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_rdata_14_0", false,-1, 31,0);
        vcdp->declBus(c+12824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_rdata_15_0", false,-1, 31,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_wen", false,-1);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_ren", false,-1);
        vcdp->declBit(c+53205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_0", false,-1);
        vcdp->declBit(c+53206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_1", false,-1);
        vcdp->declBit(c+53207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_2", false,-1);
        vcdp->declBit(c+53208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_3", false,-1);
        vcdp->declBit(c+53209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_4", false,-1);
        vcdp->declBit(c+53210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_5", false,-1);
        vcdp->declBit(c+53211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_6", false,-1);
        vcdp->declBit(c+53212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_7", false,-1);
        vcdp->declBit(c+53213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_8", false,-1);
        vcdp->declBit(c+53214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_9", false,-1);
        vcdp->declBit(c+53215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_10", false,-1);
        vcdp->declBit(c+53216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_11", false,-1);
        vcdp->declBit(c+53217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_12", false,-1);
        vcdp->declBit(c+53218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_13", false,-1);
        vcdp->declBit(c+53219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_14", false,-1);
        vcdp->declBit(c+53220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_15", false,-1);
        vcdp->declBit(c+53221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_16", false,-1);
        vcdp->declBit(c+53222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_17", false,-1);
        vcdp->declBit(c+53223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_18", false,-1);
        vcdp->declBit(c+53224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_19", false,-1);
        vcdp->declBit(c+53225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_20", false,-1);
        vcdp->declBit(c+53226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_21", false,-1);
        vcdp->declBit(c+53227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_22", false,-1);
        vcdp->declBit(c+53228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_23", false,-1);
        vcdp->declBit(c+53229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_24", false,-1);
        vcdp->declBit(c+53230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_25", false,-1);
        vcdp->declBit(c+53231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_26", false,-1);
        vcdp->declBit(c+53232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_27", false,-1);
        vcdp->declBit(c+53233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_28", false,-1);
        vcdp->declBit(c+53234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_29", false,-1);
        vcdp->declBit(c+53235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_30", false,-1);
        vcdp->declBit(c+53236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_31", false,-1);
        vcdp->declBit(c+53237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_32", false,-1);
        vcdp->declBit(c+53238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_33", false,-1);
        vcdp->declBit(c+53239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_34", false,-1);
        vcdp->declBit(c+53240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_35", false,-1);
        vcdp->declBit(c+53241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_36", false,-1);
        vcdp->declBit(c+53242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_37", false,-1);
        vcdp->declBit(c+53243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_38", false,-1);
        vcdp->declBit(c+53244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_39", false,-1);
        vcdp->declBit(c+53245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_40", false,-1);
        vcdp->declBit(c+53246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_41", false,-1);
        vcdp->declBit(c+53247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_42", false,-1);
        vcdp->declBit(c+53248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_43", false,-1);
        vcdp->declBit(c+53249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_44", false,-1);
        vcdp->declBit(c+53250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_45", false,-1);
        vcdp->declBit(c+53251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_46", false,-1);
        vcdp->declBit(c+53252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_47", false,-1);
        vcdp->declBit(c+53253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_48", false,-1);
        vcdp->declBit(c+53254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_49", false,-1);
        vcdp->declBit(c+53255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_50", false,-1);
        vcdp->declBit(c+53256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_51", false,-1);
        vcdp->declBit(c+53257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_52", false,-1);
        vcdp->declBit(c+53258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_53", false,-1);
        vcdp->declBit(c+53259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_54", false,-1);
        vcdp->declBit(c+53260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_55", false,-1);
        vcdp->declBit(c+53261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_56", false,-1);
        vcdp->declBit(c+53262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_57", false,-1);
        vcdp->declBit(c+53263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_58", false,-1);
        vcdp->declBit(c+53264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_59", false,-1);
        vcdp->declBit(c+53265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_60", false,-1);
        vcdp->declBit(c+53266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_61", false,-1);
        vcdp->declBit(c+53267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_62", false,-1);
        vcdp->declBit(c+53268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_mask_63", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_clk", false,-1);
        vcdp->declBus(c+25594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_0", false,-1, 7,0);
        vcdp->declBus(c+25595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_1", false,-1, 7,0);
        vcdp->declBus(c+25596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_2", false,-1, 7,0);
        vcdp->declBus(c+25597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_3", false,-1, 7,0);
        vcdp->declBus(c+25598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_4", false,-1, 7,0);
        vcdp->declBus(c+25599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_5", false,-1, 7,0);
        vcdp->declBus(c+25600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_6", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__748(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+25601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_7", false,-1, 7,0);
        vcdp->declBus(c+25602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_8", false,-1, 7,0);
        vcdp->declBus(c+25603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_9", false,-1, 7,0);
        vcdp->declBus(c+25604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_10", false,-1, 7,0);
        vcdp->declBus(c+25605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_11", false,-1, 7,0);
        vcdp->declBus(c+25606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_12", false,-1, 7,0);
        vcdp->declBus(c+25607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_13", false,-1, 7,0);
        vcdp->declBus(c+25608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_14", false,-1, 7,0);
        vcdp->declBus(c+25609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_15", false,-1, 7,0);
        vcdp->declBus(c+25610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_16", false,-1, 7,0);
        vcdp->declBus(c+25611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_17", false,-1, 7,0);
        vcdp->declBus(c+25612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_18", false,-1, 7,0);
        vcdp->declBus(c+25613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_19", false,-1, 7,0);
        vcdp->declBus(c+25614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_20", false,-1, 7,0);
        vcdp->declBus(c+25615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_21", false,-1, 7,0);
        vcdp->declBus(c+25616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_22", false,-1, 7,0);
        vcdp->declBus(c+25617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_23", false,-1, 7,0);
        vcdp->declBus(c+25618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_24", false,-1, 7,0);
        vcdp->declBus(c+25619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_25", false,-1, 7,0);
        vcdp->declBus(c+25620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_26", false,-1, 7,0);
        vcdp->declBus(c+25621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_27", false,-1, 7,0);
        vcdp->declBus(c+25622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_28", false,-1, 7,0);
        vcdp->declBus(c+25623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_29", false,-1, 7,0);
        vcdp->declBus(c+25624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_30", false,-1, 7,0);
        vcdp->declBus(c+25625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_31", false,-1, 7,0);
        vcdp->declBus(c+25626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_32", false,-1, 7,0);
        vcdp->declBus(c+25627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_33", false,-1, 7,0);
        vcdp->declBus(c+25628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_34", false,-1, 7,0);
        vcdp->declBus(c+25629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_35", false,-1, 7,0);
        vcdp->declBus(c+25630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_36", false,-1, 7,0);
        vcdp->declBus(c+25631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_37", false,-1, 7,0);
        vcdp->declBus(c+25632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_38", false,-1, 7,0);
        vcdp->declBus(c+25633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_39", false,-1, 7,0);
        vcdp->declBus(c+25634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_40", false,-1, 7,0);
        vcdp->declBus(c+25635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_41", false,-1, 7,0);
        vcdp->declBus(c+25636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_42", false,-1, 7,0);
        vcdp->declBus(c+25637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_43", false,-1, 7,0);
        vcdp->declBus(c+25638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_44", false,-1, 7,0);
        vcdp->declBus(c+25639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_45", false,-1, 7,0);
        vcdp->declBus(c+25640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_46", false,-1, 7,0);
        vcdp->declBus(c+25641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_47", false,-1, 7,0);
        vcdp->declBus(c+25642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_48", false,-1, 7,0);
        vcdp->declBus(c+25643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_49", false,-1, 7,0);
        vcdp->declBus(c+25644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_50", false,-1, 7,0);
        vcdp->declBus(c+25645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_51", false,-1, 7,0);
        vcdp->declBus(c+25646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_52", false,-1, 7,0);
        vcdp->declBus(c+25647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_53", false,-1, 7,0);
        vcdp->declBus(c+25648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_54", false,-1, 7,0);
        vcdp->declBus(c+25649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_55", false,-1, 7,0);
        vcdp->declBus(c+25650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_56", false,-1, 7,0);
        vcdp->declBus(c+25651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_57", false,-1, 7,0);
        vcdp->declBus(c+25652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_58", false,-1, 7,0);
        vcdp->declBus(c+25653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_59", false,-1, 7,0);
        vcdp->declBus(c+25654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_60", false,-1, 7,0);
        vcdp->declBus(c+25655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_61", false,-1, 7,0);
        vcdp->declBus(c+25656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_62", false,-1, 7,0);
        vcdp->declBus(c+25657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_R0_data_63", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_clk", false,-1);
        vcdp->declBus(c+25658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_0", false,-1, 7,0);
        vcdp->declBus(c+25659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_1", false,-1, 7,0);
        vcdp->declBus(c+25660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_2", false,-1, 7,0);
        vcdp->declBus(c+25661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_3", false,-1, 7,0);
        vcdp->declBus(c+25662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_4", false,-1, 7,0);
        vcdp->declBus(c+25663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_5", false,-1, 7,0);
        vcdp->declBus(c+25664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_6", false,-1, 7,0);
        vcdp->declBus(c+25665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_7", false,-1, 7,0);
        vcdp->declBus(c+25666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_8", false,-1, 7,0);
        vcdp->declBus(c+25667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_9", false,-1, 7,0);
        vcdp->declBus(c+25668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_10", false,-1, 7,0);
        vcdp->declBus(c+25669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_11", false,-1, 7,0);
        vcdp->declBus(c+25670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_12", false,-1, 7,0);
        vcdp->declBus(c+25671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_13", false,-1, 7,0);
        vcdp->declBus(c+25672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_14", false,-1, 7,0);
        vcdp->declBus(c+25673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_15", false,-1, 7,0);
        vcdp->declBus(c+25674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_16", false,-1, 7,0);
        vcdp->declBus(c+25675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_17", false,-1, 7,0);
        vcdp->declBus(c+25676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_18", false,-1, 7,0);
        vcdp->declBus(c+25677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_19", false,-1, 7,0);
        vcdp->declBus(c+25678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_20", false,-1, 7,0);
        vcdp->declBus(c+25679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_21", false,-1, 7,0);
        vcdp->declBus(c+25680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_22", false,-1, 7,0);
        vcdp->declBus(c+25681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_23", false,-1, 7,0);
        vcdp->declBus(c+25682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_24", false,-1, 7,0);
        vcdp->declBus(c+25683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_25", false,-1, 7,0);
        vcdp->declBus(c+25684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_26", false,-1, 7,0);
        vcdp->declBus(c+25685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_27", false,-1, 7,0);
        vcdp->declBus(c+25686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_28", false,-1, 7,0);
        vcdp->declBus(c+25687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_29", false,-1, 7,0);
        vcdp->declBus(c+25688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_30", false,-1, 7,0);
        vcdp->declBus(c+25689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_31", false,-1, 7,0);
        vcdp->declBus(c+25690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_32", false,-1, 7,0);
        vcdp->declBus(c+25691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_33", false,-1, 7,0);
        vcdp->declBus(c+25692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_34", false,-1, 7,0);
        vcdp->declBus(c+25693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_35", false,-1, 7,0);
        vcdp->declBus(c+25694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_36", false,-1, 7,0);
        vcdp->declBus(c+25695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_37", false,-1, 7,0);
        vcdp->declBus(c+25696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_38", false,-1, 7,0);
        vcdp->declBus(c+25697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_39", false,-1, 7,0);
        vcdp->declBus(c+25698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_40", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__749(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+25699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_41", false,-1, 7,0);
        vcdp->declBus(c+25700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_42", false,-1, 7,0);
        vcdp->declBus(c+25701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_43", false,-1, 7,0);
        vcdp->declBus(c+25702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_44", false,-1, 7,0);
        vcdp->declBus(c+25703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_45", false,-1, 7,0);
        vcdp->declBus(c+25704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_46", false,-1, 7,0);
        vcdp->declBus(c+25705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_47", false,-1, 7,0);
        vcdp->declBus(c+25706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_48", false,-1, 7,0);
        vcdp->declBus(c+25707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_49", false,-1, 7,0);
        vcdp->declBus(c+25708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_50", false,-1, 7,0);
        vcdp->declBus(c+25709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_51", false,-1, 7,0);
        vcdp->declBus(c+25710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_52", false,-1, 7,0);
        vcdp->declBus(c+25711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_53", false,-1, 7,0);
        vcdp->declBus(c+25712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_54", false,-1, 7,0);
        vcdp->declBus(c+25713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_55", false,-1, 7,0);
        vcdp->declBus(c+25714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_56", false,-1, 7,0);
        vcdp->declBus(c+25715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_57", false,-1, 7,0);
        vcdp->declBus(c+25716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_58", false,-1, 7,0);
        vcdp->declBus(c+25717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_59", false,-1, 7,0);
        vcdp->declBus(c+25718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_60", false,-1, 7,0);
        vcdp->declBus(c+25719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_61", false,-1, 7,0);
        vcdp->declBus(c+25720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_62", false,-1, 7,0);
        vcdp->declBus(c+25721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_data_63", false,-1, 7,0);
        vcdp->declBit(c+53205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_0", false,-1);
        vcdp->declBit(c+53206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_1", false,-1);
        vcdp->declBit(c+53207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_2", false,-1);
        vcdp->declBit(c+53208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_3", false,-1);
        vcdp->declBit(c+53209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_4", false,-1);
        vcdp->declBit(c+53210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_5", false,-1);
        vcdp->declBit(c+53211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_6", false,-1);
        vcdp->declBit(c+53212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_7", false,-1);
        vcdp->declBit(c+53213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_8", false,-1);
        vcdp->declBit(c+53214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_9", false,-1);
        vcdp->declBit(c+53215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_10", false,-1);
        vcdp->declBit(c+53216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_11", false,-1);
        vcdp->declBit(c+53217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_12", false,-1);
        vcdp->declBit(c+53218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_13", false,-1);
        vcdp->declBit(c+53219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_14", false,-1);
        vcdp->declBit(c+53220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_15", false,-1);
        vcdp->declBit(c+53221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_16", false,-1);
        vcdp->declBit(c+53222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_17", false,-1);
        vcdp->declBit(c+53223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_18", false,-1);
        vcdp->declBit(c+53224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_19", false,-1);
        vcdp->declBit(c+53225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_20", false,-1);
        vcdp->declBit(c+53226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_21", false,-1);
        vcdp->declBit(c+53227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_22", false,-1);
        vcdp->declBit(c+53228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_23", false,-1);
        vcdp->declBit(c+53229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_24", false,-1);
        vcdp->declBit(c+53230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_25", false,-1);
        vcdp->declBit(c+53231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_26", false,-1);
        vcdp->declBit(c+53232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_27", false,-1);
        vcdp->declBit(c+53233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_28", false,-1);
        vcdp->declBit(c+53234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_29", false,-1);
        vcdp->declBit(c+53235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_30", false,-1);
        vcdp->declBit(c+53236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_31", false,-1);
        vcdp->declBit(c+53237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_32", false,-1);
        vcdp->declBit(c+53238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_33", false,-1);
        vcdp->declBit(c+53239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_34", false,-1);
        vcdp->declBit(c+53240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_35", false,-1);
        vcdp->declBit(c+53241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_36", false,-1);
        vcdp->declBit(c+53242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_37", false,-1);
        vcdp->declBit(c+53243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_38", false,-1);
        vcdp->declBit(c+53244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_39", false,-1);
        vcdp->declBit(c+53245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_40", false,-1);
        vcdp->declBit(c+53246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_41", false,-1);
        vcdp->declBit(c+53247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_42", false,-1);
        vcdp->declBit(c+53248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_43", false,-1);
        vcdp->declBit(c+53249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_44", false,-1);
        vcdp->declBit(c+53250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_45", false,-1);
        vcdp->declBit(c+53251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_46", false,-1);
        vcdp->declBit(c+53252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_47", false,-1);
        vcdp->declBit(c+53253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_48", false,-1);
        vcdp->declBit(c+53254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_49", false,-1);
        vcdp->declBit(c+53255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_50", false,-1);
        vcdp->declBit(c+53256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_51", false,-1);
        vcdp->declBit(c+53257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_52", false,-1);
        vcdp->declBit(c+53258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_53", false,-1);
        vcdp->declBit(c+53259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_54", false,-1);
        vcdp->declBit(c+53260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_55", false,-1);
        vcdp->declBit(c+53261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_56", false,-1);
        vcdp->declBit(c+53262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_57", false,-1);
        vcdp->declBit(c+53263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_58", false,-1);
        vcdp->declBit(c+53264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_59", false,-1);
        vcdp->declBit(c+53265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_60", false,-1);
        vcdp->declBit(c+53266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_61", false,-1);
        vcdp->declBit(c+53267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_62", false,-1);
        vcdp->declBit(c+53268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem_W0_mask_63", false,-1);
        vcdp->declQuad(c+25722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_rdata_lo_lo_lo", false,-1, 63,0);
        vcdp->declArray(c+25724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_rdata_lo_lo", false,-1, 127,0);
        vcdp->declQuad(c+25728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_rdata_lo_hi_lo", false,-1, 63,0);
        vcdp->declArray(c+25730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_rdata_lo", false,-1, 255,0);
        vcdp->declQuad(c+25738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_rdata_hi_lo_lo", false,-1, 63,0);
        vcdp->declArray(c+25740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_rdata_hi_lo", false,-1, 127,0);
        vcdp->declQuad(c+25744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_rdata_hi_hi_lo", false,-1, 63,0);
        vcdp->declArray(c+25746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem io_rdata_hi", false,-1, 255,0);
        vcdp->declArray(c+53362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem lo", false,-1, 255,0);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_addr", false,-1, 8,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_clk", false,-1);
        vcdp->declBus(c+25594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_0", false,-1, 7,0);
        vcdp->declBus(c+25595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_1", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__750(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+25596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_2", false,-1, 7,0);
        vcdp->declBus(c+25597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_3", false,-1, 7,0);
        vcdp->declBus(c+25598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_4", false,-1, 7,0);
        vcdp->declBus(c+25599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_5", false,-1, 7,0);
        vcdp->declBus(c+25600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_6", false,-1, 7,0);
        vcdp->declBus(c+25601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_7", false,-1, 7,0);
        vcdp->declBus(c+25602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_8", false,-1, 7,0);
        vcdp->declBus(c+25603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_9", false,-1, 7,0);
        vcdp->declBus(c+25604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_10", false,-1, 7,0);
        vcdp->declBus(c+25605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_11", false,-1, 7,0);
        vcdp->declBus(c+25606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_12", false,-1, 7,0);
        vcdp->declBus(c+25607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_13", false,-1, 7,0);
        vcdp->declBus(c+25608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_14", false,-1, 7,0);
        vcdp->declBus(c+25609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_15", false,-1, 7,0);
        vcdp->declBus(c+25610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_16", false,-1, 7,0);
        vcdp->declBus(c+25611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_17", false,-1, 7,0);
        vcdp->declBus(c+25612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_18", false,-1, 7,0);
        vcdp->declBus(c+25613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_19", false,-1, 7,0);
        vcdp->declBus(c+25614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_20", false,-1, 7,0);
        vcdp->declBus(c+25615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_21", false,-1, 7,0);
        vcdp->declBus(c+25616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_22", false,-1, 7,0);
        vcdp->declBus(c+25617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_23", false,-1, 7,0);
        vcdp->declBus(c+25618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_24", false,-1, 7,0);
        vcdp->declBus(c+25619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_25", false,-1, 7,0);
        vcdp->declBus(c+25620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_26", false,-1, 7,0);
        vcdp->declBus(c+25621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_27", false,-1, 7,0);
        vcdp->declBus(c+25622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_28", false,-1, 7,0);
        vcdp->declBus(c+25623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_29", false,-1, 7,0);
        vcdp->declBus(c+25624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_30", false,-1, 7,0);
        vcdp->declBus(c+25625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_31", false,-1, 7,0);
        vcdp->declBus(c+25626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_32", false,-1, 7,0);
        vcdp->declBus(c+25627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_33", false,-1, 7,0);
        vcdp->declBus(c+25628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_34", false,-1, 7,0);
        vcdp->declBus(c+25629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_35", false,-1, 7,0);
        vcdp->declBus(c+25630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_36", false,-1, 7,0);
        vcdp->declBus(c+25631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_37", false,-1, 7,0);
        vcdp->declBus(c+25632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_38", false,-1, 7,0);
        vcdp->declBus(c+25633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_39", false,-1, 7,0);
        vcdp->declBus(c+25634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_40", false,-1, 7,0);
        vcdp->declBus(c+25635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_41", false,-1, 7,0);
        vcdp->declBus(c+25636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_42", false,-1, 7,0);
        vcdp->declBus(c+25637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_43", false,-1, 7,0);
        vcdp->declBus(c+25638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_44", false,-1, 7,0);
        vcdp->declBus(c+25639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_45", false,-1, 7,0);
        vcdp->declBus(c+25640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_46", false,-1, 7,0);
        vcdp->declBus(c+25641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_47", false,-1, 7,0);
        vcdp->declBus(c+25642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_48", false,-1, 7,0);
        vcdp->declBus(c+25643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_49", false,-1, 7,0);
        vcdp->declBus(c+25644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_50", false,-1, 7,0);
        vcdp->declBus(c+25645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_51", false,-1, 7,0);
        vcdp->declBus(c+25646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_52", false,-1, 7,0);
        vcdp->declBus(c+25647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_53", false,-1, 7,0);
        vcdp->declBus(c+25648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_54", false,-1, 7,0);
        vcdp->declBus(c+25649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_55", false,-1, 7,0);
        vcdp->declBus(c+25650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_56", false,-1, 7,0);
        vcdp->declBus(c+25651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_57", false,-1, 7,0);
        vcdp->declBus(c+25652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_58", false,-1, 7,0);
        vcdp->declBus(c+25653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_59", false,-1, 7,0);
        vcdp->declBus(c+25654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_60", false,-1, 7,0);
        vcdp->declBus(c+25655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_61", false,-1, 7,0);
        vcdp->declBus(c+25656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_62", false,-1, 7,0);
        vcdp->declBus(c+25657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem R0_data_63", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_addr", false,-1, 8,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_clk", false,-1);
        vcdp->declBus(c+25658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_0", false,-1, 7,0);
        vcdp->declBus(c+25659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_1", false,-1, 7,0);
        vcdp->declBus(c+25660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_2", false,-1, 7,0);
        vcdp->declBus(c+25661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_3", false,-1, 7,0);
        vcdp->declBus(c+25662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_4", false,-1, 7,0);
        vcdp->declBus(c+25663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_5", false,-1, 7,0);
        vcdp->declBus(c+25664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_6", false,-1, 7,0);
        vcdp->declBus(c+25665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_7", false,-1, 7,0);
        vcdp->declBus(c+25666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_8", false,-1, 7,0);
        vcdp->declBus(c+25667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_9", false,-1, 7,0);
        vcdp->declBus(c+25668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_10", false,-1, 7,0);
        vcdp->declBus(c+25669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_11", false,-1, 7,0);
        vcdp->declBus(c+25670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_12", false,-1, 7,0);
        vcdp->declBus(c+25671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_13", false,-1, 7,0);
        vcdp->declBus(c+25672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_14", false,-1, 7,0);
        vcdp->declBus(c+25673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_15", false,-1, 7,0);
        vcdp->declBus(c+25674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_16", false,-1, 7,0);
        vcdp->declBus(c+25675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_17", false,-1, 7,0);
        vcdp->declBus(c+25676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_18", false,-1, 7,0);
        vcdp->declBus(c+25677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_19", false,-1, 7,0);
        vcdp->declBus(c+25678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_20", false,-1, 7,0);
        vcdp->declBus(c+25679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_21", false,-1, 7,0);
        vcdp->declBus(c+25680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_22", false,-1, 7,0);
        vcdp->declBus(c+25681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_23", false,-1, 7,0);
        vcdp->declBus(c+25682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_24", false,-1, 7,0);
        vcdp->declBus(c+25683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_25", false,-1, 7,0);
        vcdp->declBus(c+25684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_26", false,-1, 7,0);
        vcdp->declBus(c+25685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_27", false,-1, 7,0);
        vcdp->declBus(c+25686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_28", false,-1, 7,0);
        vcdp->declBus(c+25687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_29", false,-1, 7,0);
        vcdp->declBus(c+25688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_30", false,-1, 7,0);
        vcdp->declBus(c+25689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_31", false,-1, 7,0);
        vcdp->declBus(c+25690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_32", false,-1, 7,0);
        vcdp->declBus(c+25691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_33", false,-1, 7,0);
        vcdp->declBus(c+25692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_34", false,-1, 7,0);
        vcdp->declBus(c+25693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_35", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__751(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+25694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_36", false,-1, 7,0);
        vcdp->declBus(c+25695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_37", false,-1, 7,0);
        vcdp->declBus(c+25696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_38", false,-1, 7,0);
        vcdp->declBus(c+25697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_39", false,-1, 7,0);
        vcdp->declBus(c+25698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_40", false,-1, 7,0);
        vcdp->declBus(c+25699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_41", false,-1, 7,0);
        vcdp->declBus(c+25700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_42", false,-1, 7,0);
        vcdp->declBus(c+25701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_43", false,-1, 7,0);
        vcdp->declBus(c+25702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_44", false,-1, 7,0);
        vcdp->declBus(c+25703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_45", false,-1, 7,0);
        vcdp->declBus(c+25704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_46", false,-1, 7,0);
        vcdp->declBus(c+25705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_47", false,-1, 7,0);
        vcdp->declBus(c+25706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_48", false,-1, 7,0);
        vcdp->declBus(c+25707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_49", false,-1, 7,0);
        vcdp->declBus(c+25708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_50", false,-1, 7,0);
        vcdp->declBus(c+25709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_51", false,-1, 7,0);
        vcdp->declBus(c+25710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_52", false,-1, 7,0);
        vcdp->declBus(c+25711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_53", false,-1, 7,0);
        vcdp->declBus(c+25712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_54", false,-1, 7,0);
        vcdp->declBus(c+25713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_55", false,-1, 7,0);
        vcdp->declBus(c+25714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_56", false,-1, 7,0);
        vcdp->declBus(c+25715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_57", false,-1, 7,0);
        vcdp->declBus(c+25716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_58", false,-1, 7,0);
        vcdp->declBus(c+25717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_59", false,-1, 7,0);
        vcdp->declBus(c+25718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_60", false,-1, 7,0);
        vcdp->declBus(c+25719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_61", false,-1, 7,0);
        vcdp->declBus(c+25720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_62", false,-1, 7,0);
        vcdp->declBus(c+25721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_data_63", false,-1, 7,0);
        vcdp->declBit(c+53205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_0", false,-1);
        vcdp->declBit(c+53206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_1", false,-1);
        vcdp->declBit(c+53207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_2", false,-1);
        vcdp->declBit(c+53208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_3", false,-1);
        vcdp->declBit(c+53209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_4", false,-1);
        vcdp->declBit(c+53210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_5", false,-1);
        vcdp->declBit(c+53211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_6", false,-1);
        vcdp->declBit(c+53212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_7", false,-1);
        vcdp->declBit(c+53213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_8", false,-1);
        vcdp->declBit(c+53214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_9", false,-1);
        vcdp->declBit(c+53215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_10", false,-1);
        vcdp->declBit(c+53216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_11", false,-1);
        vcdp->declBit(c+53217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_12", false,-1);
        vcdp->declBit(c+53218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_13", false,-1);
        vcdp->declBit(c+53219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_14", false,-1);
        vcdp->declBit(c+53220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_15", false,-1);
        vcdp->declBit(c+53221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_16", false,-1);
        vcdp->declBit(c+53222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_17", false,-1);
        vcdp->declBit(c+53223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_18", false,-1);
        vcdp->declBit(c+53224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_19", false,-1);
        vcdp->declBit(c+53225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_20", false,-1);
        vcdp->declBit(c+53226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_21", false,-1);
        vcdp->declBit(c+53227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_22", false,-1);
        vcdp->declBit(c+53228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_23", false,-1);
        vcdp->declBit(c+53229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_24", false,-1);
        vcdp->declBit(c+53230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_25", false,-1);
        vcdp->declBit(c+53231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_26", false,-1);
        vcdp->declBit(c+53232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_27", false,-1);
        vcdp->declBit(c+53233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_28", false,-1);
        vcdp->declBit(c+53234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_29", false,-1);
        vcdp->declBit(c+53235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_30", false,-1);
        vcdp->declBit(c+53236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_31", false,-1);
        vcdp->declBit(c+53237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_32", false,-1);
        vcdp->declBit(c+53238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_33", false,-1);
        vcdp->declBit(c+53239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_34", false,-1);
        vcdp->declBit(c+53240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_35", false,-1);
        vcdp->declBit(c+53241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_36", false,-1);
        vcdp->declBit(c+53242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_37", false,-1);
        vcdp->declBit(c+53243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_38", false,-1);
        vcdp->declBit(c+53244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_39", false,-1);
        vcdp->declBit(c+53245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_40", false,-1);
        vcdp->declBit(c+53246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_41", false,-1);
        vcdp->declBit(c+53247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_42", false,-1);
        vcdp->declBit(c+53248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_43", false,-1);
        vcdp->declBit(c+53249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_44", false,-1);
        vcdp->declBit(c+53250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_45", false,-1);
        vcdp->declBit(c+53251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_46", false,-1);
        vcdp->declBit(c+53252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_47", false,-1);
        vcdp->declBit(c+53253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_48", false,-1);
        vcdp->declBit(c+53254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_49", false,-1);
        vcdp->declBit(c+53255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_50", false,-1);
        vcdp->declBit(c+53256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_51", false,-1);
        vcdp->declBit(c+53257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_52", false,-1);
        vcdp->declBit(c+53258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_53", false,-1);
        vcdp->declBit(c+53259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_54", false,-1);
        vcdp->declBit(c+53260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_55", false,-1);
        vcdp->declBit(c+53261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_56", false,-1);
        vcdp->declBit(c+53262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_57", false,-1);
        vcdp->declBit(c+53263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_58", false,-1);
        vcdp->declBit(c+53264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_59", false,-1);
        vcdp->declBit(c+53265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_60", false,-1);
        vcdp->declBit(c+53266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_61", false,-1);
        vcdp->declBit(c+53267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_62", false,-1);
        vcdp->declBit(c+53268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem W0_mask_63", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext_R0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext_R0_clk", false,-1);
        vcdp->declArray(c+25754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext_R0_data", false,-1, 511,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext_W0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext_W0_clk", false,-1);
        vcdp->declArray(c+25770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext_W0_data", false,-1, 511,0);
        vcdp->declQuad(c+25786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext_W0_mask", false,-1, 63,0);
    }
}

void VTestHarness::traceInitThis__752(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext W0_clk", false,-1);
        vcdp->declArray(c+25770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext W0_data", false,-1, 511,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext W0_en", false,-1);
        vcdp->declQuad(c+25786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext W0_mask", false,-1, 63,0);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_clk", false,-1);
        vcdp->declArray(c+25754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data", false,-1, 511,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_0_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_0_W0_clk", false,-1);
        vcdp->declBus(c+25658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_0_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_0_W0_en", false,-1);
        vcdp->declBit(c+25788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_0_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_0_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_0_R0_clk", false,-1);
        vcdp->declBus(c+53370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_0_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_0_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_1_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_1_W0_clk", false,-1);
        vcdp->declBus(c+25659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_1_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_1_W0_en", false,-1);
        vcdp->declBit(c+25789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_1_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_1_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_1_R0_clk", false,-1);
        vcdp->declBus(c+53371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_1_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_1_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_2_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_2_W0_clk", false,-1);
        vcdp->declBus(c+25660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_2_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_2_W0_en", false,-1);
        vcdp->declBit(c+25790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_2_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_2_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_2_R0_clk", false,-1);
        vcdp->declBus(c+53372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_2_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_2_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_3_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_3_W0_clk", false,-1);
        vcdp->declBus(c+25661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_3_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_3_W0_en", false,-1);
        vcdp->declBit(c+25791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_3_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_3_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_3_R0_clk", false,-1);
        vcdp->declBus(c+53373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_3_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_3_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_4_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_4_W0_clk", false,-1);
        vcdp->declBus(c+25662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_4_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_4_W0_en", false,-1);
        vcdp->declBit(c+25792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_4_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_4_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_4_R0_clk", false,-1);
        vcdp->declBus(c+53374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_4_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_4_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_5_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_5_W0_clk", false,-1);
        vcdp->declBus(c+25663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_5_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_5_W0_en", false,-1);
        vcdp->declBit(c+25793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_5_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_5_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_5_R0_clk", false,-1);
        vcdp->declBus(c+53375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_5_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_5_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_6_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_6_W0_clk", false,-1);
        vcdp->declBus(c+25664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_6_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_6_W0_en", false,-1);
        vcdp->declBit(c+25794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_6_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_6_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_6_R0_clk", false,-1);
        vcdp->declBus(c+53376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_6_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_6_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_7_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_7_W0_clk", false,-1);
        vcdp->declBus(c+25665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_7_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_7_W0_en", false,-1);
        vcdp->declBit(c+25795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_7_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_7_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_7_R0_clk", false,-1);
        vcdp->declBus(c+53377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_7_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_7_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_8_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_8_W0_clk", false,-1);
        vcdp->declBus(c+25666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_8_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_8_W0_en", false,-1);
        vcdp->declBit(c+25796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_8_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_8_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_8_R0_clk", false,-1);
        vcdp->declBus(c+53378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_8_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_8_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_9_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_9_W0_clk", false,-1);
        vcdp->declBus(c+25667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_9_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_9_W0_en", false,-1);
        vcdp->declBit(c+25797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_9_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_9_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_9_R0_clk", false,-1);
        vcdp->declBus(c+53379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_9_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_9_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_10_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_10_W0_clk", false,-1);
    }
}

void VTestHarness::traceInitThis__753(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+25668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_10_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_10_W0_en", false,-1);
        vcdp->declBit(c+25798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_10_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_10_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_10_R0_clk", false,-1);
        vcdp->declBus(c+53380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_10_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_10_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_11_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_11_W0_clk", false,-1);
        vcdp->declBus(c+25669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_11_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_11_W0_en", false,-1);
        vcdp->declBit(c+25799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_11_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_11_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_11_R0_clk", false,-1);
        vcdp->declBus(c+53381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_11_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_11_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_12_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_12_W0_clk", false,-1);
        vcdp->declBus(c+25670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_12_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_12_W0_en", false,-1);
        vcdp->declBit(c+25800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_12_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_12_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_12_R0_clk", false,-1);
        vcdp->declBus(c+53382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_12_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_12_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_13_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_13_W0_clk", false,-1);
        vcdp->declBus(c+25671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_13_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_13_W0_en", false,-1);
        vcdp->declBit(c+25801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_13_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_13_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_13_R0_clk", false,-1);
        vcdp->declBus(c+53383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_13_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_13_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_14_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_14_W0_clk", false,-1);
        vcdp->declBus(c+25672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_14_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_14_W0_en", false,-1);
        vcdp->declBit(c+25802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_14_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_14_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_14_R0_clk", false,-1);
        vcdp->declBus(c+53384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_14_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_14_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_15_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_15_W0_clk", false,-1);
        vcdp->declBus(c+25673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_15_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_15_W0_en", false,-1);
        vcdp->declBit(c+25803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_15_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_15_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_15_R0_clk", false,-1);
        vcdp->declBus(c+53385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_15_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_15_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_16_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_16_W0_clk", false,-1);
        vcdp->declBus(c+25674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_16_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_16_W0_en", false,-1);
        vcdp->declBit(c+25804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_16_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_16_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_16_R0_clk", false,-1);
        vcdp->declBus(c+53386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_16_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_16_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_17_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_17_W0_clk", false,-1);
        vcdp->declBus(c+25675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_17_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_17_W0_en", false,-1);
        vcdp->declBit(c+25805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_17_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_17_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_17_R0_clk", false,-1);
        vcdp->declBus(c+53387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_17_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_17_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_18_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_18_W0_clk", false,-1);
        vcdp->declBus(c+25676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_18_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_18_W0_en", false,-1);
        vcdp->declBit(c+25806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_18_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_18_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_18_R0_clk", false,-1);
        vcdp->declBus(c+53388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_18_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_18_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_19_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_19_W0_clk", false,-1);
        vcdp->declBus(c+25677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_19_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_19_W0_en", false,-1);
        vcdp->declBit(c+25807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_19_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_19_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_19_R0_clk", false,-1);
        vcdp->declBus(c+53389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_19_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_19_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_20_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_20_W0_clk", false,-1);
        vcdp->declBus(c+25678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_20_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_20_W0_en", false,-1);
        vcdp->declBit(c+25808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_20_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_20_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_20_R0_clk", false,-1);
        vcdp->declBus(c+53390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_20_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_20_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_21_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_21_W0_clk", false,-1);
        vcdp->declBus(c+25679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_21_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_21_W0_en", false,-1);
    }
}

void VTestHarness::traceInitThis__754(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+25809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_21_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_21_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_21_R0_clk", false,-1);
        vcdp->declBus(c+53391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_21_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_21_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_22_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_22_W0_clk", false,-1);
        vcdp->declBus(c+25680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_22_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_22_W0_en", false,-1);
        vcdp->declBit(c+25810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_22_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_22_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_22_R0_clk", false,-1);
        vcdp->declBus(c+53392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_22_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_22_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_23_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_23_W0_clk", false,-1);
        vcdp->declBus(c+25681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_23_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_23_W0_en", false,-1);
        vcdp->declBit(c+25811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_23_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_23_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_23_R0_clk", false,-1);
        vcdp->declBus(c+53393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_23_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_23_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_24_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_24_W0_clk", false,-1);
        vcdp->declBus(c+25682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_24_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_24_W0_en", false,-1);
        vcdp->declBit(c+25812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_24_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_24_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_24_R0_clk", false,-1);
        vcdp->declBus(c+53394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_24_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_24_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_25_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_25_W0_clk", false,-1);
        vcdp->declBus(c+25683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_25_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_25_W0_en", false,-1);
        vcdp->declBit(c+25813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_25_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_25_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_25_R0_clk", false,-1);
        vcdp->declBus(c+53395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_25_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_25_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_26_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_26_W0_clk", false,-1);
        vcdp->declBus(c+25684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_26_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_26_W0_en", false,-1);
        vcdp->declBit(c+25814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_26_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_26_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_26_R0_clk", false,-1);
        vcdp->declBus(c+53396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_26_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_26_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_27_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_27_W0_clk", false,-1);
        vcdp->declBus(c+25685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_27_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_27_W0_en", false,-1);
        vcdp->declBit(c+25815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_27_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_27_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_27_R0_clk", false,-1);
        vcdp->declBus(c+53397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_27_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_27_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_28_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_28_W0_clk", false,-1);
        vcdp->declBus(c+25686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_28_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_28_W0_en", false,-1);
        vcdp->declBit(c+25816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_28_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_28_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_28_R0_clk", false,-1);
        vcdp->declBus(c+53398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_28_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_28_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_29_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_29_W0_clk", false,-1);
        vcdp->declBus(c+25687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_29_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_29_W0_en", false,-1);
        vcdp->declBit(c+25817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_29_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_29_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_29_R0_clk", false,-1);
        vcdp->declBus(c+53399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_29_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_29_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_30_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_30_W0_clk", false,-1);
        vcdp->declBus(c+25688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_30_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_30_W0_en", false,-1);
        vcdp->declBit(c+25818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_30_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_30_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_30_R0_clk", false,-1);
        vcdp->declBus(c+53400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_30_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_30_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_31_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_31_W0_clk", false,-1);
        vcdp->declBus(c+25689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_31_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_31_W0_en", false,-1);
        vcdp->declBit(c+25819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_31_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_31_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_31_R0_clk", false,-1);
        vcdp->declBus(c+53401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_31_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_31_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_32_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_32_W0_clk", false,-1);
        vcdp->declBus(c+25690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_32_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_32_W0_en", false,-1);
        vcdp->declBit(c+25820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_32_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_32_R0_addr", false,-1, 8,0);
    }
}

void VTestHarness::traceInitThis__755(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_32_R0_clk", false,-1);
        vcdp->declBus(c+53402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_32_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_32_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_33_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_33_W0_clk", false,-1);
        vcdp->declBus(c+25691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_33_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_33_W0_en", false,-1);
        vcdp->declBit(c+25821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_33_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_33_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_33_R0_clk", false,-1);
        vcdp->declBus(c+53403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_33_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_33_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_34_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_34_W0_clk", false,-1);
        vcdp->declBus(c+25692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_34_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_34_W0_en", false,-1);
        vcdp->declBit(c+25822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_34_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_34_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_34_R0_clk", false,-1);
        vcdp->declBus(c+53404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_34_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_34_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_35_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_35_W0_clk", false,-1);
        vcdp->declBus(c+25693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_35_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_35_W0_en", false,-1);
        vcdp->declBit(c+25823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_35_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_35_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_35_R0_clk", false,-1);
        vcdp->declBus(c+53405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_35_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_35_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_36_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_36_W0_clk", false,-1);
        vcdp->declBus(c+25694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_36_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_36_W0_en", false,-1);
        vcdp->declBit(c+25824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_36_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_36_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_36_R0_clk", false,-1);
        vcdp->declBus(c+53406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_36_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_36_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_37_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_37_W0_clk", false,-1);
        vcdp->declBus(c+25695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_37_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_37_W0_en", false,-1);
        vcdp->declBit(c+25825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_37_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_37_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_37_R0_clk", false,-1);
        vcdp->declBus(c+53407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_37_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_37_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_38_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_38_W0_clk", false,-1);
        vcdp->declBus(c+25696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_38_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_38_W0_en", false,-1);
        vcdp->declBit(c+25826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_38_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_38_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_38_R0_clk", false,-1);
        vcdp->declBus(c+53408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_38_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_38_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_39_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_39_W0_clk", false,-1);
        vcdp->declBus(c+25697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_39_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_39_W0_en", false,-1);
        vcdp->declBit(c+25827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_39_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_39_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_39_R0_clk", false,-1);
        vcdp->declBus(c+53409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_39_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_39_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_40_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_40_W0_clk", false,-1);
        vcdp->declBus(c+25698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_40_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_40_W0_en", false,-1);
        vcdp->declBit(c+25828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_40_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_40_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_40_R0_clk", false,-1);
        vcdp->declBus(c+53410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_40_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_40_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_41_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_41_W0_clk", false,-1);
        vcdp->declBus(c+25699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_41_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_41_W0_en", false,-1);
        vcdp->declBit(c+25829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_41_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_41_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_41_R0_clk", false,-1);
        vcdp->declBus(c+53411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_41_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_41_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_42_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_42_W0_clk", false,-1);
        vcdp->declBus(c+25700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_42_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_42_W0_en", false,-1);
        vcdp->declBit(c+25830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_42_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_42_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_42_R0_clk", false,-1);
        vcdp->declBus(c+53412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_42_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_42_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_43_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_43_W0_clk", false,-1);
        vcdp->declBus(c+25701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_43_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_43_W0_en", false,-1);
        vcdp->declBit(c+25831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_43_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_43_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_43_R0_clk", false,-1);
        vcdp->declBus(c+53413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_43_R0_data", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__756(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_43_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_44_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_44_W0_clk", false,-1);
        vcdp->declBus(c+25702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_44_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_44_W0_en", false,-1);
        vcdp->declBit(c+25832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_44_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_44_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_44_R0_clk", false,-1);
        vcdp->declBus(c+53414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_44_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_44_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_45_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_45_W0_clk", false,-1);
        vcdp->declBus(c+25703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_45_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_45_W0_en", false,-1);
        vcdp->declBit(c+25833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_45_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_45_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_45_R0_clk", false,-1);
        vcdp->declBus(c+53415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_45_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_45_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_46_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_46_W0_clk", false,-1);
        vcdp->declBus(c+25704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_46_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_46_W0_en", false,-1);
        vcdp->declBit(c+25834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_46_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_46_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_46_R0_clk", false,-1);
        vcdp->declBus(c+53416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_46_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_46_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_47_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_47_W0_clk", false,-1);
        vcdp->declBus(c+25705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_47_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_47_W0_en", false,-1);
        vcdp->declBit(c+25835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_47_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_47_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_47_R0_clk", false,-1);
        vcdp->declBus(c+53417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_47_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_47_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_48_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_48_W0_clk", false,-1);
        vcdp->declBus(c+25706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_48_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_48_W0_en", false,-1);
        vcdp->declBit(c+25836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_48_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_48_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_48_R0_clk", false,-1);
        vcdp->declBus(c+53418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_48_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_48_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_49_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_49_W0_clk", false,-1);
        vcdp->declBus(c+25707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_49_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_49_W0_en", false,-1);
        vcdp->declBit(c+25837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_49_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_49_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_49_R0_clk", false,-1);
        vcdp->declBus(c+53419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_49_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_49_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_50_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_50_W0_clk", false,-1);
        vcdp->declBus(c+25708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_50_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_50_W0_en", false,-1);
        vcdp->declBit(c+25838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_50_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_50_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_50_R0_clk", false,-1);
        vcdp->declBus(c+53420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_50_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_50_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_51_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_51_W0_clk", false,-1);
        vcdp->declBus(c+25709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_51_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_51_W0_en", false,-1);
        vcdp->declBit(c+25839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_51_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_51_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_51_R0_clk", false,-1);
        vcdp->declBus(c+53421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_51_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_51_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_52_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_52_W0_clk", false,-1);
        vcdp->declBus(c+25710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_52_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_52_W0_en", false,-1);
        vcdp->declBit(c+25840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_52_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_52_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_52_R0_clk", false,-1);
        vcdp->declBus(c+53422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_52_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_52_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_53_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_53_W0_clk", false,-1);
        vcdp->declBus(c+25711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_53_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_53_W0_en", false,-1);
        vcdp->declBit(c+25841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_53_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_53_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_53_R0_clk", false,-1);
        vcdp->declBus(c+53423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_53_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_53_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_54_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_54_W0_clk", false,-1);
        vcdp->declBus(c+25712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_54_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_54_W0_en", false,-1);
        vcdp->declBit(c+25842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_54_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_54_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_54_R0_clk", false,-1);
        vcdp->declBus(c+53424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_54_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_54_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_55_W0_addr", false,-1, 8,0);
    }
}

void VTestHarness::traceInitThis__757(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_55_W0_clk", false,-1);
        vcdp->declBus(c+25713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_55_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_55_W0_en", false,-1);
        vcdp->declBit(c+25843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_55_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_55_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_55_R0_clk", false,-1);
        vcdp->declBus(c+53425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_55_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_55_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_56_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_56_W0_clk", false,-1);
        vcdp->declBus(c+25714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_56_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_56_W0_en", false,-1);
        vcdp->declBit(c+25844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_56_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_56_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_56_R0_clk", false,-1);
        vcdp->declBus(c+53426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_56_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_56_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_57_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_57_W0_clk", false,-1);
        vcdp->declBus(c+25715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_57_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_57_W0_en", false,-1);
        vcdp->declBit(c+25845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_57_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_57_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_57_R0_clk", false,-1);
        vcdp->declBus(c+53427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_57_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_57_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_58_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_58_W0_clk", false,-1);
        vcdp->declBus(c+25716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_58_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_58_W0_en", false,-1);
        vcdp->declBit(c+25846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_58_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_58_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_58_R0_clk", false,-1);
        vcdp->declBus(c+53428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_58_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_58_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_59_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_59_W0_clk", false,-1);
        vcdp->declBus(c+25717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_59_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_59_W0_en", false,-1);
        vcdp->declBit(c+25847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_59_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_59_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_59_R0_clk", false,-1);
        vcdp->declBus(c+53429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_59_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_59_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_60_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_60_W0_clk", false,-1);
        vcdp->declBus(c+25718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_60_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_60_W0_en", false,-1);
        vcdp->declBit(c+25848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_60_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_60_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_60_R0_clk", false,-1);
        vcdp->declBus(c+53430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_60_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_60_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_61_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_61_W0_clk", false,-1);
        vcdp->declBus(c+25719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_61_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_61_W0_en", false,-1);
        vcdp->declBit(c+25849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_61_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_61_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_61_R0_clk", false,-1);
        vcdp->declBus(c+53431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_61_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_61_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_62_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_62_W0_clk", false,-1);
        vcdp->declBus(c+25720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_62_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_62_W0_en", false,-1);
        vcdp->declBit(c+25850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_62_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_62_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_62_R0_clk", false,-1);
        vcdp->declBus(c+53432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_62_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_62_R0_en", false,-1);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_63_W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_63_W0_clk", false,-1);
        vcdp->declBus(c+25721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_63_W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_63_W0_en", false,-1);
        vcdp->declBit(c+25851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_63_W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_63_R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_63_R0_clk", false,-1);
        vcdp->declBus(c+53433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_63_R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_63_R0_en", false,-1);
        vcdp->declBus(c+53370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_0", false,-1, 7,0);
        vcdp->declBus(c+53371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_1", false,-1, 7,0);
        vcdp->declBus(c+53372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_2", false,-1, 7,0);
        vcdp->declBus(c+53373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_3", false,-1, 7,0);
        vcdp->declBus(c+53374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_4", false,-1, 7,0);
        vcdp->declBus(c+53375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_5", false,-1, 7,0);
        vcdp->declBus(c+53376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_6", false,-1, 7,0);
        vcdp->declBus(c+53377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_7", false,-1, 7,0);
        vcdp->declBus(c+53378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_8", false,-1, 7,0);
        vcdp->declBus(c+53379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_9", false,-1, 7,0);
        vcdp->declBus(c+53380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_10", false,-1, 7,0);
        vcdp->declBus(c+53381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_11", false,-1, 7,0);
        vcdp->declBus(c+53382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_12", false,-1, 7,0);
        vcdp->declBus(c+53383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_13", false,-1, 7,0);
        vcdp->declBus(c+53384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_14", false,-1, 7,0);
        vcdp->declBus(c+53385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_15", false,-1, 7,0);
        vcdp->declBus(c+53386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_16", false,-1, 7,0);
        vcdp->declBus(c+53387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_17", false,-1, 7,0);
        vcdp->declBus(c+53388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_18", false,-1, 7,0);
        vcdp->declBus(c+53389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_19", false,-1, 7,0);
        vcdp->declBus(c+53390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_20", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__758(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+53391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_21", false,-1, 7,0);
        vcdp->declBus(c+53392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_22", false,-1, 7,0);
        vcdp->declBus(c+53393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_23", false,-1, 7,0);
        vcdp->declBus(c+53394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_24", false,-1, 7,0);
        vcdp->declBus(c+53395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_25", false,-1, 7,0);
        vcdp->declBus(c+53396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_26", false,-1, 7,0);
        vcdp->declBus(c+53397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_27", false,-1, 7,0);
        vcdp->declBus(c+53398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_28", false,-1, 7,0);
        vcdp->declBus(c+53399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_29", false,-1, 7,0);
        vcdp->declBus(c+53400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_30", false,-1, 7,0);
        vcdp->declBus(c+53401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_31", false,-1, 7,0);
        vcdp->declBus(c+53402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_32", false,-1, 7,0);
        vcdp->declBus(c+53403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_33", false,-1, 7,0);
        vcdp->declBus(c+53404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_34", false,-1, 7,0);
        vcdp->declBus(c+53405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_35", false,-1, 7,0);
        vcdp->declBus(c+53406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_36", false,-1, 7,0);
        vcdp->declBus(c+53407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_37", false,-1, 7,0);
        vcdp->declBus(c+53408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_38", false,-1, 7,0);
        vcdp->declBus(c+53409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_39", false,-1, 7,0);
        vcdp->declBus(c+53410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_40", false,-1, 7,0);
        vcdp->declBus(c+53411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_41", false,-1, 7,0);
        vcdp->declBus(c+53412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_42", false,-1, 7,0);
        vcdp->declBus(c+53413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_43", false,-1, 7,0);
        vcdp->declBus(c+53414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_44", false,-1, 7,0);
        vcdp->declBus(c+53415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_45", false,-1, 7,0);
        vcdp->declBus(c+53416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_46", false,-1, 7,0);
        vcdp->declBus(c+53417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_47", false,-1, 7,0);
        vcdp->declBus(c+53418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_48", false,-1, 7,0);
        vcdp->declBus(c+53419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_49", false,-1, 7,0);
        vcdp->declBus(c+53420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_50", false,-1, 7,0);
        vcdp->declBus(c+53421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_51", false,-1, 7,0);
        vcdp->declBus(c+53422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_52", false,-1, 7,0);
        vcdp->declBus(c+53423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_53", false,-1, 7,0);
        vcdp->declBus(c+53424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_54", false,-1, 7,0);
        vcdp->declBus(c+53425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_55", false,-1, 7,0);
        vcdp->declBus(c+53426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_56", false,-1, 7,0);
        vcdp->declBus(c+53427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_57", false,-1, 7,0);
        vcdp->declBus(c+53428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_58", false,-1, 7,0);
        vcdp->declBus(c+53429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_59", false,-1, 7,0);
        vcdp->declBus(c+53430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_60", false,-1, 7,0);
        vcdp->declBus(c+53431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_61", false,-1, 7,0);
        vcdp->declBus(c+53432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_62", false,-1, 7,0);
        vcdp->declBus(c+53433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0_63", false,-1, 7,0);
        vcdp->declArray(c+25852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext R0_data_0", false,-1, 511,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_0 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_0 W0_clk", false,-1);
        vcdp->declBus(c+25658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_0 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_0 W0_en", false,-1);
        vcdp->declBit(c+25788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_0 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_0 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_0 R0_clk", false,-1);
        vcdp->declBus(c+53370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_0 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_0 R0_en", false,-1);
        vcdp->declBit(c+53434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_0 ram_R_0_en", false,-1);
        vcdp->declBus(c+53435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_0 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_0 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_0 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_0 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_0 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_0 ram_W_0_en", false,-1);
        vcdp->declBit(c+53434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_0 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_0 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_1 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_1 W0_clk", false,-1);
        vcdp->declBus(c+25659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_1 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_1 W0_en", false,-1);
        vcdp->declBit(c+25789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_1 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_1 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_1 R0_clk", false,-1);
        vcdp->declBus(c+53371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_1 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_1 R0_en", false,-1);
        vcdp->declBit(c+53436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_1 ram_R_0_en", false,-1);
        vcdp->declBus(c+53437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_1 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_1 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_1 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_1 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_1 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_1 ram_W_0_en", false,-1);
        vcdp->declBit(c+53436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_1 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_1 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_2 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_2 W0_clk", false,-1);
        vcdp->declBus(c+25660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_2 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_2 W0_en", false,-1);
        vcdp->declBit(c+25790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_2 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_2 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_2 R0_clk", false,-1);
        vcdp->declBus(c+53372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_2 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_2 R0_en", false,-1);
        vcdp->declBit(c+53438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_2 ram_R_0_en", false,-1);
        vcdp->declBus(c+53439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_2 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_2 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_2 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_2 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_2 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_2 ram_W_0_en", false,-1);
        vcdp->declBit(c+53438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_2 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_2 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_3 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_3 W0_clk", false,-1);
        vcdp->declBus(c+25661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_3 W0_data", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__759(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_3 W0_en", false,-1);
        vcdp->declBit(c+25791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_3 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_3 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_3 R0_clk", false,-1);
        vcdp->declBus(c+53373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_3 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_3 R0_en", false,-1);
        vcdp->declBit(c+53440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_3 ram_R_0_en", false,-1);
        vcdp->declBus(c+53441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_3 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_3 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_3 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_3 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_3 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_3 ram_W_0_en", false,-1);
        vcdp->declBit(c+53440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_3 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_3 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_4 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_4 W0_clk", false,-1);
        vcdp->declBus(c+25662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_4 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_4 W0_en", false,-1);
        vcdp->declBit(c+25792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_4 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_4 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_4 R0_clk", false,-1);
        vcdp->declBus(c+53374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_4 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_4 R0_en", false,-1);
        vcdp->declBit(c+53442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_4 ram_R_0_en", false,-1);
        vcdp->declBus(c+53443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_4 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_4 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_4 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_4 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_4 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_4 ram_W_0_en", false,-1);
        vcdp->declBit(c+53442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_4 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_4 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_5 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_5 W0_clk", false,-1);
        vcdp->declBus(c+25663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_5 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_5 W0_en", false,-1);
        vcdp->declBit(c+25793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_5 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_5 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_5 R0_clk", false,-1);
        vcdp->declBus(c+53375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_5 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_5 R0_en", false,-1);
        vcdp->declBit(c+53444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_5 ram_R_0_en", false,-1);
        vcdp->declBus(c+53445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_5 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_5 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_5 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_5 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_5 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_5 ram_W_0_en", false,-1);
        vcdp->declBit(c+53444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_5 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_5 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_6 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_6 W0_clk", false,-1);
        vcdp->declBus(c+25664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_6 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_6 W0_en", false,-1);
        vcdp->declBit(c+25794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_6 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_6 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_6 R0_clk", false,-1);
        vcdp->declBus(c+53376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_6 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_6 R0_en", false,-1);
        vcdp->declBit(c+53446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_6 ram_R_0_en", false,-1);
        vcdp->declBus(c+53447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_6 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_6 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_6 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_6 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_6 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_6 ram_W_0_en", false,-1);
        vcdp->declBit(c+53446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_6 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_6 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_7 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_7 W0_clk", false,-1);
        vcdp->declBus(c+25665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_7 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_7 W0_en", false,-1);
        vcdp->declBit(c+25795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_7 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_7 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_7 R0_clk", false,-1);
        vcdp->declBus(c+53377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_7 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_7 R0_en", false,-1);
        vcdp->declBit(c+53448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_7 ram_R_0_en", false,-1);
        vcdp->declBus(c+53449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_7 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_7 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_7 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_7 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_7 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_7 ram_W_0_en", false,-1);
        vcdp->declBit(c+53448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_7 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_7 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_8 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_8 W0_clk", false,-1);
        vcdp->declBus(c+25666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_8 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_8 W0_en", false,-1);
        vcdp->declBit(c+25796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_8 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_8 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_8 R0_clk", false,-1);
        vcdp->declBus(c+53378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_8 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_8 R0_en", false,-1);
        vcdp->declBit(c+53450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_8 ram_R_0_en", false,-1);
        vcdp->declBus(c+53451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_8 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_8 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_8 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_8 ram_W_0_addr", false,-1, 8,0);
    }
}

void VTestHarness::traceInitThis__760(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+25796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_8 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_8 ram_W_0_en", false,-1);
        vcdp->declBit(c+53450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_8 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_8 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_9 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_9 W0_clk", false,-1);
        vcdp->declBus(c+25667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_9 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_9 W0_en", false,-1);
        vcdp->declBit(c+25797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_9 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_9 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_9 R0_clk", false,-1);
        vcdp->declBus(c+53379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_9 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_9 R0_en", false,-1);
        vcdp->declBit(c+53452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_9 ram_R_0_en", false,-1);
        vcdp->declBus(c+53453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_9 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_9 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_9 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_9 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_9 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_9 ram_W_0_en", false,-1);
        vcdp->declBit(c+53452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_9 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_9 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_10 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_10 W0_clk", false,-1);
        vcdp->declBus(c+25668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_10 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_10 W0_en", false,-1);
        vcdp->declBit(c+25798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_10 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_10 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_10 R0_clk", false,-1);
        vcdp->declBus(c+53380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_10 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_10 R0_en", false,-1);
        vcdp->declBit(c+53454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_10 ram_R_0_en", false,-1);
        vcdp->declBus(c+53455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_10 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_10 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_10 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_10 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_10 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_10 ram_W_0_en", false,-1);
        vcdp->declBit(c+53454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_10 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_10 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_11 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_11 W0_clk", false,-1);
        vcdp->declBus(c+25669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_11 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_11 W0_en", false,-1);
        vcdp->declBit(c+25799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_11 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_11 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_11 R0_clk", false,-1);
        vcdp->declBus(c+53381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_11 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_11 R0_en", false,-1);
        vcdp->declBit(c+53456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_11 ram_R_0_en", false,-1);
        vcdp->declBus(c+53457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_11 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_11 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_11 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_11 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_11 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_11 ram_W_0_en", false,-1);
        vcdp->declBit(c+53456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_11 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_11 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_12 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_12 W0_clk", false,-1);
        vcdp->declBus(c+25670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_12 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_12 W0_en", false,-1);
        vcdp->declBit(c+25800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_12 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_12 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_12 R0_clk", false,-1);
        vcdp->declBus(c+53382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_12 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_12 R0_en", false,-1);
        vcdp->declBit(c+53458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_12 ram_R_0_en", false,-1);
        vcdp->declBus(c+53459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_12 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_12 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_12 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_12 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_12 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_12 ram_W_0_en", false,-1);
        vcdp->declBit(c+53458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_12 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_12 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_13 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_13 W0_clk", false,-1);
        vcdp->declBus(c+25671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_13 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_13 W0_en", false,-1);
        vcdp->declBit(c+25801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_13 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_13 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_13 R0_clk", false,-1);
        vcdp->declBus(c+53383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_13 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_13 R0_en", false,-1);
        vcdp->declBit(c+53460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_13 ram_R_0_en", false,-1);
        vcdp->declBus(c+53461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_13 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_13 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_13 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_13 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_13 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_13 ram_W_0_en", false,-1);
        vcdp->declBit(c+53460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_13 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_13 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_14 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_14 W0_clk", false,-1);
        vcdp->declBus(c+25672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_14 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_14 W0_en", false,-1);
        vcdp->declBit(c+25802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_14 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_14 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_14 R0_clk", false,-1);
    }
}

void VTestHarness::traceInitThis__761(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+53384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_14 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_14 R0_en", false,-1);
        vcdp->declBit(c+53462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_14 ram_R_0_en", false,-1);
        vcdp->declBus(c+53463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_14 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_14 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_14 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_14 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_14 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_14 ram_W_0_en", false,-1);
        vcdp->declBit(c+53462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_14 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_14 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_15 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_15 W0_clk", false,-1);
        vcdp->declBus(c+25673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_15 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_15 W0_en", false,-1);
        vcdp->declBit(c+25803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_15 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_15 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_15 R0_clk", false,-1);
        vcdp->declBus(c+53385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_15 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_15 R0_en", false,-1);
        vcdp->declBit(c+53464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_15 ram_R_0_en", false,-1);
        vcdp->declBus(c+53465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_15 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_15 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_15 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_15 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_15 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_15 ram_W_0_en", false,-1);
        vcdp->declBit(c+53464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_15 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_15 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_16 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_16 W0_clk", false,-1);
        vcdp->declBus(c+25674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_16 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_16 W0_en", false,-1);
        vcdp->declBit(c+25804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_16 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_16 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_16 R0_clk", false,-1);
        vcdp->declBus(c+53386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_16 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_16 R0_en", false,-1);
        vcdp->declBit(c+53466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_16 ram_R_0_en", false,-1);
        vcdp->declBus(c+53467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_16 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_16 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_16 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_16 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_16 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_16 ram_W_0_en", false,-1);
        vcdp->declBit(c+53466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_16 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_16 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_17 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_17 W0_clk", false,-1);
        vcdp->declBus(c+25675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_17 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_17 W0_en", false,-1);
        vcdp->declBit(c+25805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_17 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_17 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_17 R0_clk", false,-1);
        vcdp->declBus(c+53387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_17 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_17 R0_en", false,-1);
        vcdp->declBit(c+53468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_17 ram_R_0_en", false,-1);
        vcdp->declBus(c+53469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_17 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_17 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_17 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_17 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_17 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_17 ram_W_0_en", false,-1);
        vcdp->declBit(c+53468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_17 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_17 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_18 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_18 W0_clk", false,-1);
        vcdp->declBus(c+25676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_18 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_18 W0_en", false,-1);
        vcdp->declBit(c+25806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_18 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_18 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_18 R0_clk", false,-1);
        vcdp->declBus(c+53388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_18 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_18 R0_en", false,-1);
        vcdp->declBit(c+53470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_18 ram_R_0_en", false,-1);
        vcdp->declBus(c+53471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_18 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_18 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_18 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_18 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_18 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_18 ram_W_0_en", false,-1);
        vcdp->declBit(c+53470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_18 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_18 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_19 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_19 W0_clk", false,-1);
        vcdp->declBus(c+25677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_19 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_19 W0_en", false,-1);
        vcdp->declBit(c+25807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_19 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_19 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_19 R0_clk", false,-1);
        vcdp->declBus(c+53389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_19 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_19 R0_en", false,-1);
        vcdp->declBit(c+53472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_19 ram_R_0_en", false,-1);
        vcdp->declBus(c+53473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_19 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_19 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_19 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_19 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_19 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_19 ram_W_0_en", false,-1);
        vcdp->declBit(c+53472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_19 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_19 ram_R_0_addr_pipe_0", false,-1, 8,0);
    }
}

void VTestHarness::traceInitThis__762(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_20 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_20 W0_clk", false,-1);
        vcdp->declBus(c+25678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_20 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_20 W0_en", false,-1);
        vcdp->declBit(c+25808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_20 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_20 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_20 R0_clk", false,-1);
        vcdp->declBus(c+53390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_20 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_20 R0_en", false,-1);
        vcdp->declBit(c+53474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_20 ram_R_0_en", false,-1);
        vcdp->declBus(c+53475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_20 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_20 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_20 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_20 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_20 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_20 ram_W_0_en", false,-1);
        vcdp->declBit(c+53474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_20 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_20 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_21 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_21 W0_clk", false,-1);
        vcdp->declBus(c+25679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_21 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_21 W0_en", false,-1);
        vcdp->declBit(c+25809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_21 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_21 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_21 R0_clk", false,-1);
        vcdp->declBus(c+53391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_21 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_21 R0_en", false,-1);
        vcdp->declBit(c+53476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_21 ram_R_0_en", false,-1);
        vcdp->declBus(c+53477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_21 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_21 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_21 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_21 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_21 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_21 ram_W_0_en", false,-1);
        vcdp->declBit(c+53476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_21 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_21 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_22 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_22 W0_clk", false,-1);
        vcdp->declBus(c+25680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_22 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_22 W0_en", false,-1);
        vcdp->declBit(c+25810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_22 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_22 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_22 R0_clk", false,-1);
        vcdp->declBus(c+53392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_22 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_22 R0_en", false,-1);
        vcdp->declBit(c+53478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_22 ram_R_0_en", false,-1);
        vcdp->declBus(c+53479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_22 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_22 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_22 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_22 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_22 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_22 ram_W_0_en", false,-1);
        vcdp->declBit(c+53478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_22 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_22 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_23 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_23 W0_clk", false,-1);
        vcdp->declBus(c+25681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_23 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_23 W0_en", false,-1);
        vcdp->declBit(c+25811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_23 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_23 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_23 R0_clk", false,-1);
        vcdp->declBus(c+53393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_23 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_23 R0_en", false,-1);
        vcdp->declBit(c+53480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_23 ram_R_0_en", false,-1);
        vcdp->declBus(c+53481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_23 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_23 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_23 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_23 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_23 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_23 ram_W_0_en", false,-1);
        vcdp->declBit(c+53480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_23 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_23 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_24 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_24 W0_clk", false,-1);
        vcdp->declBus(c+25682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_24 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_24 W0_en", false,-1);
        vcdp->declBit(c+25812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_24 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_24 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_24 R0_clk", false,-1);
        vcdp->declBus(c+53394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_24 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_24 R0_en", false,-1);
        vcdp->declBit(c+53482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_24 ram_R_0_en", false,-1);
        vcdp->declBus(c+53483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_24 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_24 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_24 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_24 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_24 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_24 ram_W_0_en", false,-1);
        vcdp->declBit(c+53482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_24 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_24 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_25 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_25 W0_clk", false,-1);
        vcdp->declBus(c+25683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_25 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_25 W0_en", false,-1);
        vcdp->declBit(c+25813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_25 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_25 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_25 R0_clk", false,-1);
        vcdp->declBus(c+53395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_25 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_25 R0_en", false,-1);
        vcdp->declBit(c+53484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_25 ram_R_0_en", false,-1);
        vcdp->declBus(c+53485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_25 ram_R_0_addr", false,-1, 8,0);
    }
}

void VTestHarness::traceInitThis__763(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+53395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_25 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_25 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_25 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_25 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_25 ram_W_0_en", false,-1);
        vcdp->declBit(c+53484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_25 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_25 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_26 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_26 W0_clk", false,-1);
        vcdp->declBus(c+25684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_26 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_26 W0_en", false,-1);
        vcdp->declBit(c+25814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_26 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_26 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_26 R0_clk", false,-1);
        vcdp->declBus(c+53396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_26 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_26 R0_en", false,-1);
        vcdp->declBit(c+53486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_26 ram_R_0_en", false,-1);
        vcdp->declBus(c+53487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_26 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_26 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_26 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_26 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_26 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_26 ram_W_0_en", false,-1);
        vcdp->declBit(c+53486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_26 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_26 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_27 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_27 W0_clk", false,-1);
        vcdp->declBus(c+25685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_27 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_27 W0_en", false,-1);
        vcdp->declBit(c+25815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_27 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_27 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_27 R0_clk", false,-1);
        vcdp->declBus(c+53397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_27 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_27 R0_en", false,-1);
        vcdp->declBit(c+53488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_27 ram_R_0_en", false,-1);
        vcdp->declBus(c+53489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_27 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_27 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_27 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_27 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_27 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_27 ram_W_0_en", false,-1);
        vcdp->declBit(c+53488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_27 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_27 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_28 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_28 W0_clk", false,-1);
        vcdp->declBus(c+25686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_28 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_28 W0_en", false,-1);
        vcdp->declBit(c+25816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_28 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_28 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_28 R0_clk", false,-1);
        vcdp->declBus(c+53398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_28 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_28 R0_en", false,-1);
        vcdp->declBit(c+53490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_28 ram_R_0_en", false,-1);
        vcdp->declBus(c+53491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_28 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_28 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_28 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_28 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_28 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_28 ram_W_0_en", false,-1);
        vcdp->declBit(c+53490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_28 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_28 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_29 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_29 W0_clk", false,-1);
        vcdp->declBus(c+25687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_29 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_29 W0_en", false,-1);
        vcdp->declBit(c+25817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_29 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_29 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_29 R0_clk", false,-1);
        vcdp->declBus(c+53399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_29 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_29 R0_en", false,-1);
        vcdp->declBit(c+53492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_29 ram_R_0_en", false,-1);
        vcdp->declBus(c+53493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_29 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_29 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_29 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_29 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_29 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_29 ram_W_0_en", false,-1);
        vcdp->declBit(c+53492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_29 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_29 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_30 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_30 W0_clk", false,-1);
        vcdp->declBus(c+25688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_30 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_30 W0_en", false,-1);
        vcdp->declBit(c+25818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_30 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_30 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_30 R0_clk", false,-1);
        vcdp->declBus(c+53400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_30 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_30 R0_en", false,-1);
        vcdp->declBit(c+53494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_30 ram_R_0_en", false,-1);
        vcdp->declBus(c+53495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_30 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_30 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_30 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_30 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_30 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_30 ram_W_0_en", false,-1);
        vcdp->declBit(c+53494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_30 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_30 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_31 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_31 W0_clk", false,-1);
        vcdp->declBus(c+25689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_31 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_31 W0_en", false,-1);
    }
}

void VTestHarness::traceInitThis__764(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+25819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_31 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_31 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_31 R0_clk", false,-1);
        vcdp->declBus(c+53401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_31 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_31 R0_en", false,-1);
        vcdp->declBit(c+53496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_31 ram_R_0_en", false,-1);
        vcdp->declBus(c+53497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_31 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_31 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_31 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_31 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_31 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_31 ram_W_0_en", false,-1);
        vcdp->declBit(c+53496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_31 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_31 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_32 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_32 W0_clk", false,-1);
        vcdp->declBus(c+25690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_32 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_32 W0_en", false,-1);
        vcdp->declBit(c+25820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_32 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_32 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_32 R0_clk", false,-1);
        vcdp->declBus(c+53402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_32 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_32 R0_en", false,-1);
        vcdp->declBit(c+53498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_32 ram_R_0_en", false,-1);
        vcdp->declBus(c+53499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_32 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_32 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_32 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_32 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_32 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_32 ram_W_0_en", false,-1);
        vcdp->declBit(c+53498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_32 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_32 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_33 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_33 W0_clk", false,-1);
        vcdp->declBus(c+25691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_33 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_33 W0_en", false,-1);
        vcdp->declBit(c+25821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_33 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_33 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_33 R0_clk", false,-1);
        vcdp->declBus(c+53403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_33 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_33 R0_en", false,-1);
        vcdp->declBit(c+53500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_33 ram_R_0_en", false,-1);
        vcdp->declBus(c+53501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_33 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_33 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_33 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_33 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_33 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_33 ram_W_0_en", false,-1);
        vcdp->declBit(c+53500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_33 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_33 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_34 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_34 W0_clk", false,-1);
        vcdp->declBus(c+25692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_34 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_34 W0_en", false,-1);
        vcdp->declBit(c+25822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_34 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_34 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_34 R0_clk", false,-1);
        vcdp->declBus(c+53404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_34 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_34 R0_en", false,-1);
        vcdp->declBit(c+53502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_34 ram_R_0_en", false,-1);
        vcdp->declBus(c+53503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_34 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_34 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_34 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_34 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_34 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_34 ram_W_0_en", false,-1);
        vcdp->declBit(c+53502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_34 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_34 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_35 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_35 W0_clk", false,-1);
        vcdp->declBus(c+25693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_35 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_35 W0_en", false,-1);
        vcdp->declBit(c+25823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_35 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_35 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_35 R0_clk", false,-1);
        vcdp->declBus(c+53405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_35 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_35 R0_en", false,-1);
        vcdp->declBit(c+53504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_35 ram_R_0_en", false,-1);
        vcdp->declBus(c+53505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_35 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_35 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_35 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_35 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_35 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_35 ram_W_0_en", false,-1);
        vcdp->declBit(c+53504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_35 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_35 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_36 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_36 W0_clk", false,-1);
        vcdp->declBus(c+25694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_36 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_36 W0_en", false,-1);
        vcdp->declBit(c+25824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_36 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_36 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_36 R0_clk", false,-1);
        vcdp->declBus(c+53406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_36 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_36 R0_en", false,-1);
        vcdp->declBit(c+53506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_36 ram_R_0_en", false,-1);
        vcdp->declBus(c+53507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_36 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_36 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_36 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_36 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_36 ram_W_0_mask", false,-1);
    }
}

void VTestHarness::traceInitThis__765(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_36 ram_W_0_en", false,-1);
        vcdp->declBit(c+53506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_36 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_36 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_37 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_37 W0_clk", false,-1);
        vcdp->declBus(c+25695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_37 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_37 W0_en", false,-1);
        vcdp->declBit(c+25825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_37 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_37 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_37 R0_clk", false,-1);
        vcdp->declBus(c+53407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_37 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_37 R0_en", false,-1);
        vcdp->declBit(c+53508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_37 ram_R_0_en", false,-1);
        vcdp->declBus(c+53509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_37 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_37 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_37 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_37 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_37 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_37 ram_W_0_en", false,-1);
        vcdp->declBit(c+53508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_37 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_37 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_38 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_38 W0_clk", false,-1);
        vcdp->declBus(c+25696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_38 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_38 W0_en", false,-1);
        vcdp->declBit(c+25826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_38 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_38 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_38 R0_clk", false,-1);
        vcdp->declBus(c+53408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_38 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_38 R0_en", false,-1);
        vcdp->declBit(c+53510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_38 ram_R_0_en", false,-1);
        vcdp->declBus(c+53511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_38 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_38 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_38 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_38 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_38 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_38 ram_W_0_en", false,-1);
        vcdp->declBit(c+53510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_38 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_38 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_39 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_39 W0_clk", false,-1);
        vcdp->declBus(c+25697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_39 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_39 W0_en", false,-1);
        vcdp->declBit(c+25827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_39 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_39 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_39 R0_clk", false,-1);
        vcdp->declBus(c+53409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_39 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_39 R0_en", false,-1);
        vcdp->declBit(c+53512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_39 ram_R_0_en", false,-1);
        vcdp->declBus(c+53513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_39 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_39 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_39 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_39 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_39 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_39 ram_W_0_en", false,-1);
        vcdp->declBit(c+53512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_39 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_39 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_40 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_40 W0_clk", false,-1);
        vcdp->declBus(c+25698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_40 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_40 W0_en", false,-1);
        vcdp->declBit(c+25828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_40 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_40 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_40 R0_clk", false,-1);
        vcdp->declBus(c+53410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_40 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_40 R0_en", false,-1);
        vcdp->declBit(c+53514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_40 ram_R_0_en", false,-1);
        vcdp->declBus(c+53515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_40 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_40 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_40 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_40 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_40 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_40 ram_W_0_en", false,-1);
        vcdp->declBit(c+53514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_40 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_40 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_41 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_41 W0_clk", false,-1);
        vcdp->declBus(c+25699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_41 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_41 W0_en", false,-1);
        vcdp->declBit(c+25829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_41 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_41 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_41 R0_clk", false,-1);
        vcdp->declBus(c+53411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_41 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_41 R0_en", false,-1);
        vcdp->declBit(c+53516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_41 ram_R_0_en", false,-1);
        vcdp->declBus(c+53517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_41 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_41 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_41 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_41 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_41 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_41 ram_W_0_en", false,-1);
        vcdp->declBit(c+53516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_41 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_41 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_42 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_42 W0_clk", false,-1);
        vcdp->declBus(c+25700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_42 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_42 W0_en", false,-1);
        vcdp->declBit(c+25830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_42 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_42 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_42 R0_clk", false,-1);
        vcdp->declBus(c+53412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_42 R0_data", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__766(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_42 R0_en", false,-1);
        vcdp->declBit(c+53518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_42 ram_R_0_en", false,-1);
        vcdp->declBus(c+53519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_42 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_42 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_42 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_42 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_42 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_42 ram_W_0_en", false,-1);
        vcdp->declBit(c+53518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_42 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_42 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_43 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_43 W0_clk", false,-1);
        vcdp->declBus(c+25701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_43 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_43 W0_en", false,-1);
        vcdp->declBit(c+25831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_43 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_43 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_43 R0_clk", false,-1);
        vcdp->declBus(c+53413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_43 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_43 R0_en", false,-1);
        vcdp->declBit(c+53520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_43 ram_R_0_en", false,-1);
        vcdp->declBus(c+53521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_43 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_43 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_43 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_43 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_43 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_43 ram_W_0_en", false,-1);
        vcdp->declBit(c+53520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_43 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_43 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_44 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_44 W0_clk", false,-1);
        vcdp->declBus(c+25702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_44 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_44 W0_en", false,-1);
        vcdp->declBit(c+25832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_44 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_44 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_44 R0_clk", false,-1);
        vcdp->declBus(c+53414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_44 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_44 R0_en", false,-1);
        vcdp->declBit(c+53522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_44 ram_R_0_en", false,-1);
        vcdp->declBus(c+53523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_44 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_44 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_44 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_44 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_44 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_44 ram_W_0_en", false,-1);
        vcdp->declBit(c+53522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_44 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_44 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_45 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_45 W0_clk", false,-1);
        vcdp->declBus(c+25703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_45 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_45 W0_en", false,-1);
        vcdp->declBit(c+25833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_45 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_45 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_45 R0_clk", false,-1);
        vcdp->declBus(c+53415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_45 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_45 R0_en", false,-1);
        vcdp->declBit(c+53524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_45 ram_R_0_en", false,-1);
        vcdp->declBus(c+53525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_45 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_45 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_45 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_45 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_45 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_45 ram_W_0_en", false,-1);
        vcdp->declBit(c+53524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_45 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_45 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_46 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_46 W0_clk", false,-1);
        vcdp->declBus(c+25704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_46 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_46 W0_en", false,-1);
        vcdp->declBit(c+25834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_46 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_46 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_46 R0_clk", false,-1);
        vcdp->declBus(c+53416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_46 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_46 R0_en", false,-1);
        vcdp->declBit(c+53526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_46 ram_R_0_en", false,-1);
        vcdp->declBus(c+53527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_46 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_46 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_46 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_46 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_46 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_46 ram_W_0_en", false,-1);
        vcdp->declBit(c+53526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_46 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_46 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_47 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_47 W0_clk", false,-1);
        vcdp->declBus(c+25705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_47 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_47 W0_en", false,-1);
        vcdp->declBit(c+25835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_47 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_47 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_47 R0_clk", false,-1);
        vcdp->declBus(c+53417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_47 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_47 R0_en", false,-1);
        vcdp->declBit(c+53528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_47 ram_R_0_en", false,-1);
        vcdp->declBus(c+53529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_47 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_47 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_47 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_47 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_47 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_47 ram_W_0_en", false,-1);
        vcdp->declBit(c+53528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_47 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_47 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_48 W0_addr", false,-1, 8,0);
    }
}

void VTestHarness::traceInitThis__767(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_48 W0_clk", false,-1);
        vcdp->declBus(c+25706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_48 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_48 W0_en", false,-1);
        vcdp->declBit(c+25836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_48 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_48 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_48 R0_clk", false,-1);
        vcdp->declBus(c+53418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_48 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_48 R0_en", false,-1);
        vcdp->declBit(c+53530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_48 ram_R_0_en", false,-1);
        vcdp->declBus(c+53531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_48 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_48 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_48 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_48 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_48 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_48 ram_W_0_en", false,-1);
        vcdp->declBit(c+53530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_48 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_48 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_49 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_49 W0_clk", false,-1);
        vcdp->declBus(c+25707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_49 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_49 W0_en", false,-1);
        vcdp->declBit(c+25837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_49 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_49 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_49 R0_clk", false,-1);
        vcdp->declBus(c+53419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_49 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_49 R0_en", false,-1);
        vcdp->declBit(c+53532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_49 ram_R_0_en", false,-1);
        vcdp->declBus(c+53533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_49 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_49 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_49 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_49 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_49 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_49 ram_W_0_en", false,-1);
        vcdp->declBit(c+53532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_49 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_49 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_50 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_50 W0_clk", false,-1);
        vcdp->declBus(c+25708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_50 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_50 W0_en", false,-1);
        vcdp->declBit(c+25838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_50 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_50 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_50 R0_clk", false,-1);
        vcdp->declBus(c+53420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_50 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_50 R0_en", false,-1);
        vcdp->declBit(c+53534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_50 ram_R_0_en", false,-1);
        vcdp->declBus(c+53535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_50 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_50 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_50 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_50 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_50 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_50 ram_W_0_en", false,-1);
        vcdp->declBit(c+53534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_50 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_50 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_51 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_51 W0_clk", false,-1);
        vcdp->declBus(c+25709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_51 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_51 W0_en", false,-1);
        vcdp->declBit(c+25839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_51 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_51 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_51 R0_clk", false,-1);
        vcdp->declBus(c+53421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_51 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_51 R0_en", false,-1);
        vcdp->declBit(c+53536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_51 ram_R_0_en", false,-1);
        vcdp->declBus(c+53537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_51 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_51 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_51 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_51 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_51 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_51 ram_W_0_en", false,-1);
        vcdp->declBit(c+53536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_51 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_51 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_52 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_52 W0_clk", false,-1);
        vcdp->declBus(c+25710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_52 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_52 W0_en", false,-1);
        vcdp->declBit(c+25840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_52 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_52 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_52 R0_clk", false,-1);
        vcdp->declBus(c+53422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_52 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_52 R0_en", false,-1);
        vcdp->declBit(c+53538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_52 ram_R_0_en", false,-1);
        vcdp->declBus(c+53539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_52 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_52 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_52 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_52 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_52 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_52 ram_W_0_en", false,-1);
        vcdp->declBit(c+53538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_52 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_52 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_53 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_53 W0_clk", false,-1);
        vcdp->declBus(c+25711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_53 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_53 W0_en", false,-1);
        vcdp->declBit(c+25841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_53 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_53 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_53 R0_clk", false,-1);
        vcdp->declBus(c+53423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_53 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_53 R0_en", false,-1);
        vcdp->declBit(c+53540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_53 ram_R_0_en", false,-1);
        vcdp->declBus(c+53541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_53 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_53 ram_R_0_data", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__768(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+25711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_53 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_53 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_53 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_53 ram_W_0_en", false,-1);
        vcdp->declBit(c+53540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_53 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_53 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_54 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_54 W0_clk", false,-1);
        vcdp->declBus(c+25712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_54 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_54 W0_en", false,-1);
        vcdp->declBit(c+25842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_54 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_54 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_54 R0_clk", false,-1);
        vcdp->declBus(c+53424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_54 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_54 R0_en", false,-1);
        vcdp->declBit(c+53542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_54 ram_R_0_en", false,-1);
        vcdp->declBus(c+53543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_54 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_54 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_54 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_54 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_54 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_54 ram_W_0_en", false,-1);
        vcdp->declBit(c+53542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_54 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_54 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_55 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_55 W0_clk", false,-1);
        vcdp->declBus(c+25713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_55 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_55 W0_en", false,-1);
        vcdp->declBit(c+25843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_55 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_55 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_55 R0_clk", false,-1);
        vcdp->declBus(c+53425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_55 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_55 R0_en", false,-1);
        vcdp->declBit(c+53544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_55 ram_R_0_en", false,-1);
        vcdp->declBus(c+53545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_55 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_55 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_55 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_55 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_55 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_55 ram_W_0_en", false,-1);
        vcdp->declBit(c+53544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_55 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_55 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_56 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_56 W0_clk", false,-1);
        vcdp->declBus(c+25714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_56 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_56 W0_en", false,-1);
        vcdp->declBit(c+25844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_56 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_56 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_56 R0_clk", false,-1);
        vcdp->declBus(c+53426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_56 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_56 R0_en", false,-1);
        vcdp->declBit(c+53546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_56 ram_R_0_en", false,-1);
        vcdp->declBus(c+53547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_56 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_56 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_56 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_56 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_56 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_56 ram_W_0_en", false,-1);
        vcdp->declBit(c+53546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_56 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_56 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_57 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_57 W0_clk", false,-1);
        vcdp->declBus(c+25715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_57 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_57 W0_en", false,-1);
        vcdp->declBit(c+25845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_57 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_57 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_57 R0_clk", false,-1);
        vcdp->declBus(c+53427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_57 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_57 R0_en", false,-1);
        vcdp->declBit(c+53548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_57 ram_R_0_en", false,-1);
        vcdp->declBus(c+53549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_57 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_57 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_57 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_57 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_57 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_57 ram_W_0_en", false,-1);
        vcdp->declBit(c+53548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_57 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_57 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_58 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_58 W0_clk", false,-1);
        vcdp->declBus(c+25716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_58 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_58 W0_en", false,-1);
        vcdp->declBit(c+25846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_58 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_58 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_58 R0_clk", false,-1);
        vcdp->declBus(c+53428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_58 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_58 R0_en", false,-1);
        vcdp->declBit(c+53550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_58 ram_R_0_en", false,-1);
        vcdp->declBus(c+53551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_58 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_58 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_58 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_58 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_58 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_58 ram_W_0_en", false,-1);
        vcdp->declBit(c+53550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_58 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_58 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_59 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_59 W0_clk", false,-1);
        vcdp->declBus(c+25717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_59 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_59 W0_en", false,-1);
        vcdp->declBit(c+25847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_59 W0_mask", false,-1);
    }
}

void VTestHarness::traceInitThis__769(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_59 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_59 R0_clk", false,-1);
        vcdp->declBus(c+53429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_59 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_59 R0_en", false,-1);
        vcdp->declBit(c+53552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_59 ram_R_0_en", false,-1);
        vcdp->declBus(c+53553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_59 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_59 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_59 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_59 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_59 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_59 ram_W_0_en", false,-1);
        vcdp->declBit(c+53552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_59 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_59 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_60 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_60 W0_clk", false,-1);
        vcdp->declBus(c+25718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_60 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_60 W0_en", false,-1);
        vcdp->declBit(c+25848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_60 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_60 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_60 R0_clk", false,-1);
        vcdp->declBus(c+53430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_60 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_60 R0_en", false,-1);
        vcdp->declBit(c+53554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_60 ram_R_0_en", false,-1);
        vcdp->declBus(c+53555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_60 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_60 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_60 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_60 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_60 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_60 ram_W_0_en", false,-1);
        vcdp->declBit(c+53554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_60 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_60 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_61 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_61 W0_clk", false,-1);
        vcdp->declBus(c+25719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_61 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_61 W0_en", false,-1);
        vcdp->declBit(c+25849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_61 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_61 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_61 R0_clk", false,-1);
        vcdp->declBus(c+53431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_61 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_61 R0_en", false,-1);
        vcdp->declBit(c+53556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_61 ram_R_0_en", false,-1);
        vcdp->declBus(c+53557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_61 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_61 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_61 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_61 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_61 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_61 ram_W_0_en", false,-1);
        vcdp->declBit(c+53556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_61 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_61 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_62 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_62 W0_clk", false,-1);
        vcdp->declBus(c+25720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_62 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_62 W0_en", false,-1);
        vcdp->declBit(c+25850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_62 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_62 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_62 R0_clk", false,-1);
        vcdp->declBus(c+53432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_62 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_62 R0_en", false,-1);
        vcdp->declBit(c+53558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_62 ram_R_0_en", false,-1);
        vcdp->declBus(c+53559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_62 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_62 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_62 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_62 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_62 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_62 ram_W_0_en", false,-1);
        vcdp->declBit(c+53558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_62 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_62 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_63 W0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_63 W0_clk", false,-1);
        vcdp->declBus(c+25721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_63 W0_data", false,-1, 7,0);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_63 W0_en", false,-1);
        vcdp->declBit(c+25851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_63 W0_mask", false,-1);
        vcdp->declBus(c+25590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_63 R0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_63 R0_clk", false,-1);
        vcdp->declBus(c+53433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_63 R0_data", false,-1, 7,0);
        vcdp->declBit(c+25591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_63 R0_en", false,-1);
        vcdp->declBit(c+53560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_63 ram_R_0_en", false,-1);
        vcdp->declBus(c+53561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_63 ram_R_0_addr", false,-1, 8,0);
        vcdp->declBus(c+53433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_63 ram_R_0_data", false,-1, 7,0);
        vcdp->declBus(c+25721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_63 ram_W_0_data", false,-1, 7,0);
        vcdp->declBus(c+53187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_63 ram_W_0_addr", false,-1, 8,0);
        vcdp->declBit(c+25851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_63 ram_W_0_mask", false,-1);
        vcdp->declBit(c+53204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_63 ram_W_0_en", false,-1);
        vcdp->declBit(c+53560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_63 ram_R_0_en_pipe_0", false,-1);
        vcdp->declBus(c+53561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 mem mem mem_0_ext mem_0_63 ram_R_0_addr_pipe_0", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q reset", false,-1);
        vcdp->declBit(c+25592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_enq_ready", false,-1);
        vcdp->declBit(c+53269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_enq_valid", false,-1);
        vcdp->declBus(c+12809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_enq_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+12810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_enq_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+12811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_enq_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+12812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_enq_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+12813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_enq_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+12814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_enq_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+12815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_enq_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+12816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_enq_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+12817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_enq_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+12818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_enq_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+12819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_enq_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+12820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_enq_bits_data_11_0", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__770(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+12821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_enq_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+12822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_enq_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+12823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_enq_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+12824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_enq_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+53270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_enq_bits_fromDMA", false,-1);
        vcdp->declBus(c+53271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_enq_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+53272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_enq_bits_igelu_qb", false,-1, 31,0);
        vcdp->declBus(c+53273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_enq_bits_igelu_qc", false,-1, 31,0);
        vcdp->declBus(c+53274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_enq_bits_iexp_qln2", false,-1, 31,0);
        vcdp->declBus(c+53275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_enq_bits_iexp_qln2_inv", false,-1, 31,0);
        vcdp->declBus(c+53276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_enq_bits_act", false,-1, 2,0);
        vcdp->declBit(c+12945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_deq_ready", false,-1);
        vcdp->declBit(c+12946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_deq_valid", false,-1);
        vcdp->declBus(c+12947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_deq_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+12948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_deq_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+12949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_deq_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+12950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_deq_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+12951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_deq_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+12952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_deq_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+12953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_deq_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+12954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_deq_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+12955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_deq_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+12956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_deq_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+12957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_deq_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+12958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_deq_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+12959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_deq_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+12960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_deq_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+12961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_deq_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+12962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_deq_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+50067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_deq_bits_fromDMA", false,-1);
        vcdp->declBus(c+50068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_deq_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+50069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_deq_bits_igelu_qb", false,-1, 31,0);
        vcdp->declBus(c+50070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_deq_bits_igelu_qc", false,-1, 31,0);
        vcdp->declBus(c+50071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_deq_bits_iexp_qln2", false,-1, 31,0);
        vcdp->declBus(c+50072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_deq_bits_iexp_qln2_inv", false,-1, 31,0);
        vcdp->declBus(c+50073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_deq_bits_act", false,-1, 2,0);
        vcdp->declBit(c+53277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q io_count", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53562+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_0_0", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_0_0_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_0_0_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_0_0_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_0_0_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_0_0_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_0_0_MPORT_mask", false,-1);
        vcdp->declBit(c+25868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_0_0_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53564+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_1_0", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_1_0_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_1_0_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_1_0_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_1_0_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_1_0_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_1_0_MPORT_mask", false,-1);
        vcdp->declBit(c+25868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_1_0_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53566+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_2_0", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_2_0_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_2_0_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_2_0_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_2_0_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_2_0_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_2_0_MPORT_mask", false,-1);
        vcdp->declBit(c+25868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_2_0_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53568+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_3_0", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_3_0_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_3_0_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_3_0_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_3_0_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_3_0_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_3_0_MPORT_mask", false,-1);
        vcdp->declBit(c+25868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_3_0_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53570+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_4_0", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_4_0_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_4_0_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_4_0_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_4_0_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_4_0_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_4_0_MPORT_mask", false,-1);
        vcdp->declBit(c+25868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_4_0_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53572+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_5_0", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_5_0_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_5_0_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_5_0_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_5_0_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_5_0_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_5_0_MPORT_mask", false,-1);
        vcdp->declBit(c+25868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_5_0_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53574+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_6_0", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_6_0_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_6_0_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_6_0_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_6_0_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_6_0_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_6_0_MPORT_mask", false,-1);
        vcdp->declBit(c+25868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_6_0_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53576+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_7_0", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_7_0_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_7_0_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_7_0_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_7_0_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_7_0_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_7_0_MPORT_mask", false,-1);
        vcdp->declBit(c+25868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_7_0_MPORT_en", false,-1);
    }
}

void VTestHarness::traceInitThis__771(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53578+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_8_0", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_8_0_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_8_0_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_8_0_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_8_0_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_8_0_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_8_0_MPORT_mask", false,-1);
        vcdp->declBit(c+25868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_8_0_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53580+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_9_0", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_9_0_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_9_0_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_9_0_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_9_0_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_9_0_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_9_0_MPORT_mask", false,-1);
        vcdp->declBit(c+25868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_9_0_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53582+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_10_0", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_10_0_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_10_0_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_10_0_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_10_0_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_10_0_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_10_0_MPORT_mask", false,-1);
        vcdp->declBit(c+25868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_10_0_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53584+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_11_0", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_11_0_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_11_0_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_11_0_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_11_0_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_11_0_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_11_0_MPORT_mask", false,-1);
        vcdp->declBit(c+25868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_11_0_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53586+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_12_0", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_12_0_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_12_0_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_12_0_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_12_0_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_12_0_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_12_0_MPORT_mask", false,-1);
        vcdp->declBit(c+25868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_12_0_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53588+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_13_0", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_13_0_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_13_0_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_13_0_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_13_0_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_13_0_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_13_0_MPORT_mask", false,-1);
        vcdp->declBit(c+25868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_13_0_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53590+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_14_0", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_14_0_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_14_0_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_14_0_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_14_0_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_14_0_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_14_0_MPORT_mask", false,-1);
        vcdp->declBit(c+25868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_14_0_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53592+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_15_0", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_15_0_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_15_0_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_15_0_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_15_0_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_15_0_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_15_0_MPORT_mask", false,-1);
        vcdp->declBit(c+25868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_data_15_0_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+53594+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_fromDMA", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_fromDMA_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_fromDMA_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+53595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_fromDMA_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+53270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_fromDMA_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_fromDMA_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_fromDMA_MPORT_mask", false,-1);
        vcdp->declBit(c+25868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_fromDMA_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53596+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_scale_bits", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_scale_bits_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_scale_bits_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_scale_bits_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+53271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_scale_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_scale_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_scale_bits_MPORT_mask", false,-1);
        vcdp->declBit(c+25868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_scale_bits_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53598+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_igelu_qb", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_igelu_qb_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_igelu_qb_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_igelu_qb_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+53272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_igelu_qb_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_igelu_qb_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_igelu_qb_MPORT_mask", false,-1);
        vcdp->declBit(c+25868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_igelu_qb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53600+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_igelu_qc", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_igelu_qc_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_igelu_qc_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_igelu_qc_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+53273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_igelu_qc_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_igelu_qc_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_igelu_qc_MPORT_mask", false,-1);
        vcdp->declBit(c+25868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_igelu_qc_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53602+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_iexp_qln2", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_iexp_qln2_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_iexp_qln2_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_iexp_qln2_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+53274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_iexp_qln2_MPORT_data", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__772(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_iexp_qln2_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_iexp_qln2_MPORT_mask", false,-1);
        vcdp->declBit(c+25868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_iexp_qln2_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53604+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_iexp_qln2_inv", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_iexp_qln2_inv_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_iexp_qln2_inv_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_iexp_qln2_inv_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+53275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_iexp_qln2_inv_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_iexp_qln2_inv_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_iexp_qln2_inv_MPORT_mask", false,-1);
        vcdp->declBit(c+25868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_iexp_qln2_inv_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+53606+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_act", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_act_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_act_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+53607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_act_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+53276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_act_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_act_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_act_MPORT_mask", false,-1);
        vcdp->declBit(c+25868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q ram_act_MPORT_en", false,-1);
        vcdp->declBit(c+53277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q maybe_full", false,-1);
        vcdp->declBit(c+53608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q empty", false,-1);
        vcdp->declBit(c+25868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q do_enq", false,-1);
        vcdp->declBit(c+25869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1 q do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters reset", false,-1);
        vcdp->declBit(c+49549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_in_ready", false,-1);
        vcdp->declBit(c+12046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_in_valid", false,-1);
        vcdp->declBus(c+12047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_in_bits_inst_rd", false,-1, 4,0);
        vcdp->declQuad(c+12048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_in_bits_rs1", false,-1, 63,0);
        vcdp->declBit(c+10537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_out_ready", false,-1);
        vcdp->declBit(c+48548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_out_valid", false,-1);
        vcdp->declBus(c+48549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_out_bits_rd", false,-1, 4,0);
        vcdp->declQuad(c+48550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_out_bits_data", false,-1, 63,0);
        vcdp->declBit(c+12050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_1", false,-1);
        vcdp->declBit(c+12051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_2", false,-1);
        vcdp->declBit(c+12052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_3", false,-1);
        vcdp->declBit(c+12053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_4", false,-1);
        vcdp->declBit(c+12054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_5", false,-1);
        vcdp->declBit(c+12055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_6", false,-1);
        vcdp->declBit(c+12056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_7", false,-1);
        vcdp->declBit(c+49550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_8", false,-1);
        vcdp->declBit(c+49551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_9", false,-1);
        vcdp->declBit(c+12057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_10", false,-1);
        vcdp->declBit(c+49552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_11", false,-1);
        vcdp->declBit(c+12058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_12", false,-1);
        vcdp->declBit(c+49553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_13", false,-1);
        vcdp->declBit(c+12059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_14", false,-1);
        vcdp->declBit(c+12060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_15", false,-1);
        vcdp->declBit(c+12061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_16", false,-1);
        vcdp->declBit(c+12062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_17", false,-1);
        vcdp->declBit(c+49543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_18", false,-1);
        vcdp->declBit(c+12040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_19", false,-1);
        vcdp->declBit(c+12043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_20", false,-1);
        vcdp->declBit(c+49544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_21", false,-1);
        vcdp->declBit(c+12038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_22", false,-1);
        vcdp->declBit(c+12044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_23", false,-1);
        vcdp->declBit(c+49554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_24", false,-1);
        vcdp->declBit(c+12063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_25", false,-1);
        vcdp->declBit(c+12064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_26", false,-1);
        vcdp->declBit(c+12065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_27", false,-1);
        vcdp->declBit(c+12066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_28", false,-1);
        vcdp->declBit(c+12067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_29", false,-1);
        vcdp->declBit(c+12068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_30", false,-1);
        vcdp->declBit(c+12069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_31", false,-1);
        vcdp->declBit(c+12070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_32", false,-1);
        vcdp->declBit(c+12071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_33", false,-1);
        vcdp->declBit(c+12072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_34", false,-1);
        vcdp->declBit(c+12073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_35", false,-1);
        vcdp->declBit(c+12074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_36", false,-1);
        vcdp->declBit(c+12075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_37", false,-1);
        vcdp->declBit(c+49555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_38", false,-1);
        vcdp->declBit(c+49556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_39", false,-1);
        vcdp->declBit(c+12076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_40", false,-1);
        vcdp->declBit(c+12077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_41", false,-1);
        vcdp->declBit(c+12078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_42", false,-1);
        vcdp->declBit(c+12079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_event_signal_43", false,-1);
        vcdp->declBus(c+12080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_external_values_1", false,-1, 31,0);
        vcdp->declBus(c+12081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_external_values_2", false,-1, 31,0);
        vcdp->declBus(c+12082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_external_values_3", false,-1, 31,0);
        vcdp->declBus(c+49545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_external_values_4", false,-1, 31,0);
        vcdp->declBus(c+49546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_external_values_5", false,-1, 31,0);
        vcdp->declBus(c+49547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_external_values_6", false,-1, 31,0);
        vcdp->declBus(c+49548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_external_values_7", false,-1, 31,0);
        vcdp->declBit(c+12045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters io_event_io_external_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__reset", false,-1);
        vcdp->declBit(c+12045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_counter_reset", false,-1);
        vcdp->declBit(c+25870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_snapshot", false,-1);
        vcdp->declBit(c+25871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_snapshot_reset", false,-1);
        vcdp->declBus(c+25872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_addr", false,-1, 2,0);
        vcdp->declQuad(c+25873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_data", false,-1, 63,0);
        vcdp->declBit(c+25875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_config_address_valid", false,-1);
        vcdp->declBus(c+25876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_config_address_bits", false,-1, 5,0);
        vcdp->declBit(c+25877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_external", false,-1);
        vcdp->declBit(c+12050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_1", false,-1);
        vcdp->declBit(c+12051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_2", false,-1);
        vcdp->declBit(c+12052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_3", false,-1);
        vcdp->declBit(c+12053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_4", false,-1);
        vcdp->declBit(c+12054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_5", false,-1);
        vcdp->declBit(c+12055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_6", false,-1);
        vcdp->declBit(c+12056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_7", false,-1);
    }
}

void VTestHarness::traceInitThis__773(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+49550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_8", false,-1);
        vcdp->declBit(c+49551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_9", false,-1);
        vcdp->declBit(c+12057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_10", false,-1);
        vcdp->declBit(c+49552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_11", false,-1);
        vcdp->declBit(c+12058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_12", false,-1);
        vcdp->declBit(c+49553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_13", false,-1);
        vcdp->declBit(c+12059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_14", false,-1);
        vcdp->declBit(c+12060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_15", false,-1);
        vcdp->declBit(c+12061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_16", false,-1);
        vcdp->declBit(c+12062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_17", false,-1);
        vcdp->declBit(c+49543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_18", false,-1);
        vcdp->declBit(c+12040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_19", false,-1);
        vcdp->declBit(c+12043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_20", false,-1);
        vcdp->declBit(c+49544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_21", false,-1);
        vcdp->declBit(c+12038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_22", false,-1);
        vcdp->declBit(c+12044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_23", false,-1);
        vcdp->declBit(c+49554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_24", false,-1);
        vcdp->declBit(c+12063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_25", false,-1);
        vcdp->declBit(c+12064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_26", false,-1);
        vcdp->declBit(c+12065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_27", false,-1);
        vcdp->declBit(c+12066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_28", false,-1);
        vcdp->declBit(c+12067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_29", false,-1);
        vcdp->declBit(c+12068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_30", false,-1);
        vcdp->declBit(c+12069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_31", false,-1);
        vcdp->declBit(c+12070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_32", false,-1);
        vcdp->declBit(c+12071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_33", false,-1);
        vcdp->declBit(c+12072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_34", false,-1);
        vcdp->declBit(c+12073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_35", false,-1);
        vcdp->declBit(c+12074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_36", false,-1);
        vcdp->declBit(c+12075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_37", false,-1);
        vcdp->declBit(c+49555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_38", false,-1);
        vcdp->declBit(c+49556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_39", false,-1);
        vcdp->declBit(c+12076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_40", false,-1);
        vcdp->declBit(c+12077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_41", false,-1);
        vcdp->declBit(c+12078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_42", false,-1);
        vcdp->declBit(c+12079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_event_signal_43", false,-1);
        vcdp->declBus(c+12080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_external_values_1", false,-1, 31,0);
        vcdp->declBus(c+12081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_external_values_2", false,-1, 31,0);
        vcdp->declBus(c+12082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_external_values_3", false,-1, 31,0);
        vcdp->declBus(c+49545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_external_values_4", false,-1, 31,0);
        vcdp->declBus(c+49546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_external_values_5", false,-1, 31,0);
        vcdp->declBus(c+49547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_external_values_6", false,-1, 31,0);
        vcdp->declBus(c+49548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_external_values_7", false,-1, 31,0);
        vcdp->declBit(c+12045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module__io_event_io_external_reset", false,-1);
        vcdp->declBus(c+48549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters out_reg_rd", false,-1, 4,0);
        vcdp->declQuad(c+48550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters out_reg_data", false,-1, 63,0);
        vcdp->declBit(c+48548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters out_valid_reg", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ reset", false,-1);
        vcdp->declBit(c+12045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_counter_reset", false,-1);
        vcdp->declBit(c+25870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_snapshot", false,-1);
        vcdp->declBit(c+25871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_snapshot_reset", false,-1);
        vcdp->declBus(c+25872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_addr", false,-1, 2,0);
        vcdp->declQuad(c+25873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_data", false,-1, 63,0);
        vcdp->declBit(c+25875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_config_address_valid", false,-1);
        vcdp->declBus(c+25876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_config_address_bits", false,-1, 5,0);
        vcdp->declBit(c+25877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_external", false,-1);
        vcdp->declBit(c+12050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_1", false,-1);
        vcdp->declBit(c+12051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_2", false,-1);
        vcdp->declBit(c+12052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_3", false,-1);
        vcdp->declBit(c+12053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_4", false,-1);
        vcdp->declBit(c+12054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_5", false,-1);
        vcdp->declBit(c+12055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_6", false,-1);
        vcdp->declBit(c+12056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_7", false,-1);
        vcdp->declBit(c+49550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_8", false,-1);
        vcdp->declBit(c+49551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_9", false,-1);
        vcdp->declBit(c+12057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_10", false,-1);
        vcdp->declBit(c+49552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_11", false,-1);
        vcdp->declBit(c+12058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_12", false,-1);
        vcdp->declBit(c+49553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_13", false,-1);
        vcdp->declBit(c+12059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_14", false,-1);
        vcdp->declBit(c+12060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_15", false,-1);
        vcdp->declBit(c+12061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_16", false,-1);
        vcdp->declBit(c+12062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_17", false,-1);
        vcdp->declBit(c+49543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_18", false,-1);
        vcdp->declBit(c+12040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_19", false,-1);
        vcdp->declBit(c+12043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_20", false,-1);
        vcdp->declBit(c+49544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_21", false,-1);
        vcdp->declBit(c+12038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_22", false,-1);
        vcdp->declBit(c+12044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_23", false,-1);
        vcdp->declBit(c+49554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_24", false,-1);
        vcdp->declBit(c+12063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_25", false,-1);
        vcdp->declBit(c+12064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_26", false,-1);
        vcdp->declBit(c+12065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_27", false,-1);
        vcdp->declBit(c+12066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_28", false,-1);
        vcdp->declBit(c+12067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_29", false,-1);
        vcdp->declBit(c+12068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_30", false,-1);
        vcdp->declBit(c+12069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_31", false,-1);
        vcdp->declBit(c+12070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_32", false,-1);
        vcdp->declBit(c+12071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_33", false,-1);
        vcdp->declBit(c+12072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_34", false,-1);
        vcdp->declBit(c+12073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_35", false,-1);
        vcdp->declBit(c+12074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_36", false,-1);
        vcdp->declBit(c+12075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_37", false,-1);
        vcdp->declBit(c+49555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_38", false,-1);
        vcdp->declBit(c+49556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_39", false,-1);
        vcdp->declBit(c+12076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_40", false,-1);
        vcdp->declBit(c+12077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_41", false,-1);
        vcdp->declBit(c+12078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_42", false,-1);
        vcdp->declBit(c+12079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_event_signal_43", false,-1);
        vcdp->declBus(c+12080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_external_values_1", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__774(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+12081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_external_values_2", false,-1, 31,0);
        vcdp->declBus(c+12082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_external_values_3", false,-1, 31,0);
        vcdp->declBus(c+49545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_external_values_4", false,-1, 31,0);
        vcdp->declBus(c+49546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_external_values_5", false,-1, 31,0);
        vcdp->declBus(c+49547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_external_values_6", false,-1, 31,0);
        vcdp->declBus(c+49548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_external_values_7", false,-1, 31,0);
        vcdp->declBit(c+12045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ io_event_io_external_reset", false,-1);
        vcdp->declBus(c+53609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ counter_config_0", false,-1, 6,0);
        vcdp->declBus(c+53610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ counter_config_1", false,-1, 6,0);
        vcdp->declBus(c+53611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ counter_config_2", false,-1, 6,0);
        vcdp->declBus(c+53612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ counter_config_3", false,-1, 6,0);
        vcdp->declBus(c+53613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ counter_config_4", false,-1, 6,0);
        vcdp->declBus(c+53614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ counter_config_5", false,-1, 6,0);
        vcdp->declBus(c+53615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ counter_config_6", false,-1, 6,0);
        vcdp->declBus(c+53616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ counter_config_7", false,-1, 6,0);
        vcdp->declBit(c+53617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ counter_is_external_0", false,-1);
        vcdp->declBit(c+53618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ counter_is_external_1", false,-1);
        vcdp->declBit(c+53619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ counter_is_external_2", false,-1);
        vcdp->declBit(c+53620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ counter_is_external_3", false,-1);
        vcdp->declBit(c+53621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ counter_is_external_4", false,-1);
        vcdp->declBit(c+53622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ counter_is_external_5", false,-1);
        vcdp->declBit(c+53623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ counter_is_external_6", false,-1);
        vcdp->declBit(c+53624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ counter_is_external_7", false,-1);
        vcdp->declQuad(c+53625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ counter_snapshot_0", false,-1, 63,0);
        vcdp->declQuad(c+53627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ counter_snapshot_1", false,-1, 63,0);
        vcdp->declQuad(c+53629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ counter_snapshot_2", false,-1, 63,0);
        vcdp->declQuad(c+53631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ counter_snapshot_3", false,-1, 63,0);
        vcdp->declQuad(c+53633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ counter_snapshot_4", false,-1, 63,0);
        vcdp->declQuad(c+53635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ counter_snapshot_5", false,-1, 63,0);
        vcdp->declQuad(c+53637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ counter_snapshot_6", false,-1, 63,0);
        vcdp->declQuad(c+53639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ counter_snapshot_7", false,-1, 63,0);
        vcdp->declQuad(c+53641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ counters_0", false,-1, 63,0);
        vcdp->declQuad(c+53643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ counters_1", false,-1, 63,0);
        vcdp->declQuad(c+53645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ counters_2", false,-1, 63,0);
        vcdp->declQuad(c+53647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ counters_3", false,-1, 63,0);
        vcdp->declQuad(c+53649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ counters_4", false,-1, 63,0);
        vcdp->declQuad(c+53651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ counters_5", false,-1, 63,0);
        vcdp->declQuad(c+53653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ counters_6", false,-1, 63,0);
        vcdp->declQuad(c+53655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ counters_7", false,-1, 63,0);
        vcdp->declBit(c+53657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters module_ snapshot_enable", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb reset", false,-1);
        vcdp->declBit(c+12037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_clients_0_req_valid", false,-1);
        vcdp->declQuad(c+49534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_clients_0_req_bits_tlb_req_vaddr", false,-1, 39,0);
        vcdp->declBit(c+49536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_clients_0_req_bits_status_debug", false,-1);
        vcdp->declBit(c+49537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_clients_0_req_bits_status_mxr", false,-1);
        vcdp->declBit(c+12038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_clients_0_resp_miss", false,-1);
        vcdp->declBus(c+12039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_clients_0_resp_paddr", false,-1, 31,0);
        vcdp->declBit(c+49538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_clients_1_req_valid", false,-1);
        vcdp->declQuad(c+49539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_clients_1_req_bits_tlb_req_vaddr", false,-1, 39,0);
        vcdp->declBit(c+49541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_clients_1_req_bits_status_debug", false,-1);
        vcdp->declBit(c+49542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_clients_1_req_bits_status_mxr", false,-1);
        vcdp->declBit(c+12040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_clients_1_resp_miss", false,-1);
        vcdp->declBus(c+12041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_clients_1_resp_paddr", false,-1, 31,0);
        vcdp->declBit(c+10539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_req_ready", false,-1);
        vcdp->declBit(c+48553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_req_valid", false,-1);
        vcdp->declBus(c+48554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_req_bits_bits_addr", false,-1, 26,0);
        vcdp->declBit(c+48555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_req_bits_bits_need_gpa", false,-1);
        vcdp->declBit(c+48556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_resp_valid", false,-1);
        vcdp->declBit(c+48435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_resp_bits_ae_ptw", false,-1);
        vcdp->declBit(c+48436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_resp_bits_ae_final", false,-1);
        vcdp->declQuad(c+48437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_resp_bits_pte_ppn", false,-1, 53,0);
        vcdp->declBit(c+48439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_resp_bits_pte_d", false,-1);
        vcdp->declBit(c+48440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_resp_bits_pte_a", false,-1);
        vcdp->declBit(c+48441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_resp_bits_pte_g", false,-1);
        vcdp->declBit(c+48442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_resp_bits_pte_u", false,-1);
        vcdp->declBit(c+48443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_resp_bits_pte_x", false,-1);
        vcdp->declBit(c+48444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_resp_bits_pte_w", false,-1);
        vcdp->declBit(c+48445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_resp_bits_pte_r", false,-1);
        vcdp->declBit(c+48446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_resp_bits_pte_v", false,-1);
        vcdp->declBus(c+48447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_resp_bits_level", false,-1, 1,0);
        vcdp->declBit(c+10540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_resp_bits_homogeneous", false,-1);
        vcdp->declBus(c+48448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_ptbr_mode", false,-1, 3,0);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_3_mask", false,-1, 31,0);
    }
}
