Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_miriscv_top_behav xil_defaultlib.tb_miriscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'data_be_o' [C:/Users/97ras/Documents/Vivado/LABA_5/Files/miriscv_top.sv:55]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'lsu_size_i' [C:/Users/97ras/Documents/Vivado/LABA_5/Files/miriscv_top.sv:85]
WARNING: [VRFC 10-3823] variable 'data_rdata_core' might have multiple concurrent drivers [C:/Users/97ras/Documents/Vivado/LABA_5/Files/miriscv_top.sv:88]
WARNING: [VRFC 10-3823] variable 'data_req_ram' might have multiple concurrent drivers [C:/Users/97ras/Documents/Vivado/LABA_5/Files/miriscv_top.sv:91]
WARNING: [VRFC 10-3823] variable 'data_we_ram' might have multiple concurrent drivers [C:/Users/97ras/Documents/Vivado/LABA_5/Files/miriscv_top.sv:92]
WARNING: [VRFC 10-3823] variable 'data_be_ram' might have multiple concurrent drivers [C:/Users/97ras/Documents/Vivado/LABA_5/Files/miriscv_top.sv:93]
WARNING: [VRFC 10-3823] variable 'data_addr_ram' might have multiple concurrent drivers [C:/Users/97ras/Documents/Vivado/LABA_5/Files/miriscv_top.sv:94]
WARNING: [VRFC 10-3823] variable 'data_wdata_ram' might have multiple concurrent drivers [C:/Users/97ras/Documents/Vivado/LABA_5/Files/miriscv_top.sv:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.alu_opcodes_pkg
Compiling package xil_defaultlib.riscv_pkg
Compiling module xil_defaultlib.rf_riscv
Compiling module xil_defaultlib.alu_riscv
Compiling module xil_defaultlib.decoder_riscv
Compiling module xil_defaultlib.miriscv_core
Compiling module xil_defaultlib.miriscv_ram(RAM_SIZE=512,RAM_INI...
Compiling module xil_defaultlib.miriscv_lsu
Compiling module xil_defaultlib.miriscv_top(RAM_SIZE=512,RAM_INI...
Compiling module xil_defaultlib.tb_miriscv_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_miriscv_top_behav
