{"sha": "3f79ef9b646c6eb2e7c229c9f23bdd96da4a0bcf", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6M2Y3OWVmOWI2NDZjNmViMmU3YzIyOWM5ZjIzYmRkOTZkYTRhMGJjZg==", "commit": {"author": {"name": "Doug Evans", "email": "dje@gnu.org", "date": "1996-04-10T22:38:36Z"}, "committer": {"name": "Doug Evans", "email": "dje@gnu.org", "date": "1996-04-10T22:38:36Z"}, "message": "* sparc/sparc.md (attr cpu): 90c701 renamed to tsc701.\n\nFrom-SVN: r11693", "tree": {"sha": "124d0900aef6ad5d66b65a15b1414ffae81cc98b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/124d0900aef6ad5d66b65a15b1414ffae81cc98b"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/3f79ef9b646c6eb2e7c229c9f23bdd96da4a0bcf", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3f79ef9b646c6eb2e7c229c9f23bdd96da4a0bcf", "html_url": "https://github.com/Rust-GCC/gccrs/commit/3f79ef9b646c6eb2e7c229c9f23bdd96da4a0bcf", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3f79ef9b646c6eb2e7c229c9f23bdd96da4a0bcf/comments", "author": null, "committer": null, "parents": [{"sha": "9b7c06d217135655fa9c51cb265bfdf5975729d4", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9b7c06d217135655fa9c51cb265bfdf5975729d4", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9b7c06d217135655fa9c51cb265bfdf5975729d4"}], "stats": {"total": 18, "additions": 9, "deletions": 9}, "files": [{"sha": "d2c5730010035adf37b0c121aeac72a12bf202e7", "filename": "gcc/config/sparc/sparc.md", "status": "modified", "additions": 9, "deletions": 9, "changes": 18, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3f79ef9b646c6eb2e7c229c9f23bdd96da4a0bcf/gcc%2Fconfig%2Fsparc%2Fsparc.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3f79ef9b646c6eb2e7c229c9f23bdd96da4a0bcf/gcc%2Fconfig%2Fsparc%2Fsparc.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fsparc%2Fsparc.md?ref=3f79ef9b646c6eb2e7c229c9f23bdd96da4a0bcf", "patch": "@@ -34,7 +34,7 @@\n \n ;; Attribute for cpu type.\n ;; These must match the values for enum processor_type in sparc.h.\n-(define_attr \"cpu\" \"v7,cypress,v8,supersparc,sparclite,f930,f934,sparclet,90c701,v8plus,v9,ultrasparc\"\n+(define_attr \"cpu\" \"v7,cypress,v8,supersparc,sparclite,f930,f934,sparclet,tsc701,v8plus,v9,ultrasparc\"\n   (const (symbol_ref \"sparc_cpu_attr\")))\n \n ;; Attribute for the instruction set.\n@@ -255,22 +255,22 @@\n (define_function_unit \"fp_mds\" 1 0\n   (and (eq_attr \"type\" \"imul\")     (eq_attr \"cpu\" \"supersparc\")) 12 12)\n \n-;; ----- sparclet 90c701 scheduling\n-;; The 90c701 issues 1 insn per cycle.\n+;; ----- sparclet tsc701 scheduling\n+;; The tsc701 issues 1 insn per cycle.\n ;; Results may be written back out of order.\n \n ;; Loads take 2 extra cycles to complete and 4 can be buffered at a time.\n-(define_function_unit \"s90c701_load\" 4 1\n-  (and (eq_attr \"type\" \"load\")          (eq_attr \"cpu\" \"90c701\")) 3 1)\n+(define_function_unit \"tsc701_load\" 4 1\n+  (and (eq_attr \"type\" \"load\")          (eq_attr \"cpu\" \"tsc701\")) 3 1)\n ;; Stores take 2(?) extra cycles to complete.\n ;; It is desirable to not have any memory operation in the following 2 cycles.\n ;; (??? or 2 memory ops in the case of std).\n-(define_function_unit \"s90c701_store\" 1 0\n-  (and (eq_attr \"type\" \"store\")\t\t(eq_attr \"cpu\" \"90c701\")) 3 3\n+(define_function_unit \"tsc701_store\" 1 0\n+  (and (eq_attr \"type\" \"store\")\t\t(eq_attr \"cpu\" \"tsc701\")) 3 3\n   [(eq_attr \"type\" \"load,store\")])\n ;; The multiply unit has a latency of 5.\n-(define_function_unit \"s90c701_mul\" 1 0\n-  (and (eq_attr \"type\" \"imul\")\t\t(eq_attr \"cpu\" \"90c701\")) 5 5)\n+(define_function_unit \"tsc701_mul\" 1 0\n+  (and (eq_attr \"type\" \"imul\")\t\t(eq_attr \"cpu\" \"tsc701\")) 5 5)\n \f\n ;; Compare instructions.\n ;; This controls RTL generation and register allocation."}]}