Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov 12 08:55:09 2025
| Host         : 612-39 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file string_send_timing_summary_routed.rpt -pb string_send_timing_summary_routed.pb -rpx string_send_timing_summary_routed.rpx -warn_on_violation
| Design       : string_send
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.476        0.000                      0                  131        0.171        0.000                      0                  131        4.500        0.000                       0                    95  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             5.476        0.000                      0                  131        0.171        0.000                      0                  131        4.500        0.000                       0                    95  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.476ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 my_uart_send/bit_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_uart_send/data_index_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 1.242ns (27.638%)  route 3.252ns (72.362%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.618     5.274    my_uart_send/clk_IBUF_BUFG
    SLICE_X66Y108        FDCE                                         r  my_uart_send/bit_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108        FDCE (Prop_fdce_C_Q)         0.518     5.792 r  my_uart_send/bit_cnt_reg[7]/Q
                         net (fo=2, routed)           0.991     6.783    my_uart_send/bit_cnt_reg[7]
    SLICE_X68Y108        LUT4 (Prop_lut4_I1_O)        0.124     6.907 r  my_uart_send/FSM_sequential_current_state[1]_i_3/O
                         net (fo=1, routed)           0.595     7.503    my_uart_send/FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X67Y107        LUT6 (Prop_lut6_I0_O)        0.124     7.627 r  my_uart_send/FSM_sequential_current_state[1]_i_2__0/O
                         net (fo=24, routed)          0.948     8.575    my_uart_send/bit_end__12
    SLICE_X65Y110        LUT3 (Prop_lut3_I1_O)        0.150     8.725 r  my_uart_send/data_index[3]_i_3/O
                         net (fo=1, routed)           0.718     9.442    my_uart_send/data_index[3]_i_3_n_0
    SLICE_X64Y109        LUT5 (Prop_lut5_I0_O)        0.326     9.768 r  my_uart_send/data_index[3]_i_2/O
                         net (fo=1, routed)           0.000     9.768    my_uart_send/p_0_in__0[3]
    SLICE_X64Y109        FDCE                                         r  my_uart_send/data_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.497    14.972    my_uart_send/clk_IBUF_BUFG
    SLICE_X64Y109        FDCE                                         r  my_uart_send/data_index_reg[3]/C
                         clock pessimism              0.276    15.248    
                         clock uncertainty           -0.035    15.213    
    SLICE_X64Y109        FDCE (Setup_fdce_C_D)        0.031    15.244    my_uart_send/data_index_reg[3]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 my_uart_send/bit_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_uart_send/data_index_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 0.890ns (21.281%)  route 3.292ns (78.719%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.618     5.274    my_uart_send/clk_IBUF_BUFG
    SLICE_X66Y108        FDCE                                         r  my_uart_send/bit_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108        FDCE (Prop_fdce_C_Q)         0.518     5.792 r  my_uart_send/bit_cnt_reg[7]/Q
                         net (fo=2, routed)           0.991     6.783    my_uart_send/bit_cnt_reg[7]
    SLICE_X68Y108        LUT4 (Prop_lut4_I1_O)        0.124     6.907 r  my_uart_send/FSM_sequential_current_state[1]_i_3/O
                         net (fo=1, routed)           0.595     7.503    my_uart_send/FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X67Y107        LUT6 (Prop_lut6_I0_O)        0.124     7.627 r  my_uart_send/FSM_sequential_current_state[1]_i_2__0/O
                         net (fo=24, routed)          1.176     8.802    my_uart_send/bit_end__12
    SLICE_X64Y109        LUT3 (Prop_lut3_I0_O)        0.124     8.926 r  my_uart_send/data_index[3]_i_1/O
                         net (fo=4, routed)           0.531     9.457    my_uart_send/data_index[3]_i_1_n_0
    SLICE_X64Y107        FDCE                                         r  my_uart_send/data_index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.498    14.973    my_uart_send/clk_IBUF_BUFG
    SLICE_X64Y107        FDCE                                         r  my_uart_send/data_index_reg[0]/C
                         clock pessimism              0.276    15.249    
                         clock uncertainty           -0.035    15.214    
    SLICE_X64Y107        FDCE (Setup_fdce_C_CE)      -0.205    15.009    my_uart_send/data_index_reg[0]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.794ns  (required time - arrival time)
  Source:                 my_uart_send/bit_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_uart_send/bit_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.960ns (46.077%)  route 2.294ns (53.923%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.618     5.274    my_uart_send/clk_IBUF_BUFG
    SLICE_X66Y108        FDCE                                         r  my_uart_send/bit_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108        FDCE (Prop_fdce_C_Q)         0.518     5.792 f  my_uart_send/bit_cnt_reg[7]/Q
                         net (fo=2, routed)           0.991     6.783    my_uart_send/bit_cnt_reg[7]
    SLICE_X68Y108        LUT4 (Prop_lut4_I1_O)        0.124     6.907 f  my_uart_send/FSM_sequential_current_state[1]_i_3/O
                         net (fo=1, routed)           0.595     7.503    my_uart_send/FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X67Y107        LUT6 (Prop_lut6_I0_O)        0.124     7.627 f  my_uart_send/FSM_sequential_current_state[1]_i_2__0/O
                         net (fo=24, routed)          0.708     8.334    my_uart_send/bit_end__12
    SLICE_X66Y107        LUT2 (Prop_lut2_I1_O)        0.124     8.458 r  my_uart_send/bit_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     8.458    my_uart_send/bit_cnt[0]_i_7_n_0
    SLICE_X66Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.971 r  my_uart_send/bit_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.971    my_uart_send/bit_cnt_reg[0]_i_2_n_0
    SLICE_X66Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.088 r  my_uart_send/bit_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.088    my_uart_send/bit_cnt_reg[4]_i_1_n_0
    SLICE_X66Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.205 r  my_uart_send/bit_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.205    my_uart_send/bit_cnt_reg[8]_i_1_n_0
    SLICE_X66Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.528 r  my_uart_send/bit_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.528    my_uart_send/bit_cnt_reg[12]_i_1_n_6
    SLICE_X66Y110        FDCE                                         r  my_uart_send/bit_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.497    14.972    my_uart_send/clk_IBUF_BUFG
    SLICE_X66Y110        FDCE                                         r  my_uart_send/bit_cnt_reg[13]/C
                         clock pessimism              0.276    15.248    
                         clock uncertainty           -0.035    15.213    
    SLICE_X66Y110        FDCE (Setup_fdce_C_D)        0.109    15.322    my_uart_send/bit_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  5.794    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 my_uart_send/bit_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_uart_send/data_index_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.890ns (23.093%)  route 2.964ns (76.907%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.618     5.274    my_uart_send/clk_IBUF_BUFG
    SLICE_X66Y108        FDCE                                         r  my_uart_send/bit_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108        FDCE (Prop_fdce_C_Q)         0.518     5.792 r  my_uart_send/bit_cnt_reg[7]/Q
                         net (fo=2, routed)           0.991     6.783    my_uart_send/bit_cnt_reg[7]
    SLICE_X68Y108        LUT4 (Prop_lut4_I1_O)        0.124     6.907 r  my_uart_send/FSM_sequential_current_state[1]_i_3/O
                         net (fo=1, routed)           0.595     7.503    my_uart_send/FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X67Y107        LUT6 (Prop_lut6_I0_O)        0.124     7.627 r  my_uart_send/FSM_sequential_current_state[1]_i_2__0/O
                         net (fo=24, routed)          1.176     8.802    my_uart_send/bit_end__12
    SLICE_X64Y109        LUT3 (Prop_lut3_I0_O)        0.124     8.926 r  my_uart_send/data_index[3]_i_1/O
                         net (fo=4, routed)           0.203     9.129    my_uart_send/data_index[3]_i_1_n_0
    SLICE_X64Y109        FDCE                                         r  my_uart_send/data_index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.497    14.972    my_uart_send/clk_IBUF_BUFG
    SLICE_X64Y109        FDCE                                         r  my_uart_send/data_index_reg[1]/C
                         clock pessimism              0.276    15.248    
                         clock uncertainty           -0.035    15.213    
    SLICE_X64Y109        FDCE (Setup_fdce_C_CE)      -0.205    15.008    my_uart_send/data_index_reg[1]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 my_uart_send/bit_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_uart_send/data_index_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.890ns (23.093%)  route 2.964ns (76.907%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.618     5.274    my_uart_send/clk_IBUF_BUFG
    SLICE_X66Y108        FDCE                                         r  my_uart_send/bit_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108        FDCE (Prop_fdce_C_Q)         0.518     5.792 r  my_uart_send/bit_cnt_reg[7]/Q
                         net (fo=2, routed)           0.991     6.783    my_uart_send/bit_cnt_reg[7]
    SLICE_X68Y108        LUT4 (Prop_lut4_I1_O)        0.124     6.907 r  my_uart_send/FSM_sequential_current_state[1]_i_3/O
                         net (fo=1, routed)           0.595     7.503    my_uart_send/FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X67Y107        LUT6 (Prop_lut6_I0_O)        0.124     7.627 r  my_uart_send/FSM_sequential_current_state[1]_i_2__0/O
                         net (fo=24, routed)          1.176     8.802    my_uart_send/bit_end__12
    SLICE_X64Y109        LUT3 (Prop_lut3_I0_O)        0.124     8.926 r  my_uart_send/data_index[3]_i_1/O
                         net (fo=4, routed)           0.203     9.129    my_uart_send/data_index[3]_i_1_n_0
    SLICE_X64Y109        FDCE                                         r  my_uart_send/data_index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.497    14.972    my_uart_send/clk_IBUF_BUFG
    SLICE_X64Y109        FDCE                                         r  my_uart_send/data_index_reg[2]/C
                         clock pessimism              0.276    15.248    
                         clock uncertainty           -0.035    15.213    
    SLICE_X64Y109        FDCE (Setup_fdce_C_CE)      -0.205    15.008    my_uart_send/data_index_reg[2]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 my_uart_send/bit_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_uart_send/data_index_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.890ns (23.093%)  route 2.964ns (76.907%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.618     5.274    my_uart_send/clk_IBUF_BUFG
    SLICE_X66Y108        FDCE                                         r  my_uart_send/bit_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108        FDCE (Prop_fdce_C_Q)         0.518     5.792 r  my_uart_send/bit_cnt_reg[7]/Q
                         net (fo=2, routed)           0.991     6.783    my_uart_send/bit_cnt_reg[7]
    SLICE_X68Y108        LUT4 (Prop_lut4_I1_O)        0.124     6.907 r  my_uart_send/FSM_sequential_current_state[1]_i_3/O
                         net (fo=1, routed)           0.595     7.503    my_uart_send/FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X67Y107        LUT6 (Prop_lut6_I0_O)        0.124     7.627 r  my_uart_send/FSM_sequential_current_state[1]_i_2__0/O
                         net (fo=24, routed)          1.176     8.802    my_uart_send/bit_end__12
    SLICE_X64Y109        LUT3 (Prop_lut3_I0_O)        0.124     8.926 r  my_uart_send/data_index[3]_i_1/O
                         net (fo=4, routed)           0.203     9.129    my_uart_send/data_index[3]_i_1_n_0
    SLICE_X64Y109        FDCE                                         r  my_uart_send/data_index_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.497    14.972    my_uart_send/clk_IBUF_BUFG
    SLICE_X64Y109        FDCE                                         r  my_uart_send/data_index_reg[3]/C
                         clock pessimism              0.276    15.248    
                         clock uncertainty           -0.035    15.213    
    SLICE_X64Y109        FDCE (Setup_fdce_C_CE)      -0.205    15.008    my_uart_send/data_index_reg[3]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 my_uart_send/bit_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_uart_send/bit_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.856ns (44.726%)  route 2.294ns (55.274%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.618     5.274    my_uart_send/clk_IBUF_BUFG
    SLICE_X66Y108        FDCE                                         r  my_uart_send/bit_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108        FDCE (Prop_fdce_C_Q)         0.518     5.792 f  my_uart_send/bit_cnt_reg[7]/Q
                         net (fo=2, routed)           0.991     6.783    my_uart_send/bit_cnt_reg[7]
    SLICE_X68Y108        LUT4 (Prop_lut4_I1_O)        0.124     6.907 f  my_uart_send/FSM_sequential_current_state[1]_i_3/O
                         net (fo=1, routed)           0.595     7.503    my_uart_send/FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X67Y107        LUT6 (Prop_lut6_I0_O)        0.124     7.627 f  my_uart_send/FSM_sequential_current_state[1]_i_2__0/O
                         net (fo=24, routed)          0.708     8.334    my_uart_send/bit_end__12
    SLICE_X66Y107        LUT2 (Prop_lut2_I1_O)        0.124     8.458 r  my_uart_send/bit_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     8.458    my_uart_send/bit_cnt[0]_i_7_n_0
    SLICE_X66Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.971 r  my_uart_send/bit_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.971    my_uart_send/bit_cnt_reg[0]_i_2_n_0
    SLICE_X66Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.088 r  my_uart_send/bit_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.088    my_uart_send/bit_cnt_reg[4]_i_1_n_0
    SLICE_X66Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.205 r  my_uart_send/bit_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.205    my_uart_send/bit_cnt_reg[8]_i_1_n_0
    SLICE_X66Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.424 r  my_uart_send/bit_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.424    my_uart_send/bit_cnt_reg[12]_i_1_n_7
    SLICE_X66Y110        FDCE                                         r  my_uart_send/bit_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.497    14.972    my_uart_send/clk_IBUF_BUFG
    SLICE_X66Y110        FDCE                                         r  my_uart_send/bit_cnt_reg[12]/C
                         clock pessimism              0.276    15.248    
                         clock uncertainty           -0.035    15.213    
    SLICE_X66Y110        FDCE (Setup_fdce_C_D)        0.109    15.322    my_uart_send/bit_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -9.424    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.911ns  (required time - arrival time)
  Source:                 my_uart_send/bit_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_uart_send/bit_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 1.843ns (44.552%)  route 2.294ns (55.448%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.618     5.274    my_uart_send/clk_IBUF_BUFG
    SLICE_X66Y108        FDCE                                         r  my_uart_send/bit_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108        FDCE (Prop_fdce_C_Q)         0.518     5.792 f  my_uart_send/bit_cnt_reg[7]/Q
                         net (fo=2, routed)           0.991     6.783    my_uart_send/bit_cnt_reg[7]
    SLICE_X68Y108        LUT4 (Prop_lut4_I1_O)        0.124     6.907 f  my_uart_send/FSM_sequential_current_state[1]_i_3/O
                         net (fo=1, routed)           0.595     7.503    my_uart_send/FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X67Y107        LUT6 (Prop_lut6_I0_O)        0.124     7.627 f  my_uart_send/FSM_sequential_current_state[1]_i_2__0/O
                         net (fo=24, routed)          0.708     8.334    my_uart_send/bit_end__12
    SLICE_X66Y107        LUT2 (Prop_lut2_I1_O)        0.124     8.458 r  my_uart_send/bit_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     8.458    my_uart_send/bit_cnt[0]_i_7_n_0
    SLICE_X66Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.971 r  my_uart_send/bit_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.971    my_uart_send/bit_cnt_reg[0]_i_2_n_0
    SLICE_X66Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.088 r  my_uart_send/bit_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.088    my_uart_send/bit_cnt_reg[4]_i_1_n_0
    SLICE_X66Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.411 r  my_uart_send/bit_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.411    my_uart_send/bit_cnt_reg[8]_i_1_n_6
    SLICE_X66Y109        FDCE                                         r  my_uart_send/bit_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.497    14.972    my_uart_send/clk_IBUF_BUFG
    SLICE_X66Y109        FDCE                                         r  my_uart_send/bit_cnt_reg[9]/C
                         clock pessimism              0.276    15.248    
                         clock uncertainty           -0.035    15.213    
    SLICE_X66Y109        FDCE (Setup_fdce_C_D)        0.109    15.322    my_uart_send/bit_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  5.911    

Slack (MET) :             5.919ns  (required time - arrival time)
  Source:                 my_uart_send/bit_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_uart_send/bit_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 1.835ns (44.445%)  route 2.294ns (55.555%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.618     5.274    my_uart_send/clk_IBUF_BUFG
    SLICE_X66Y108        FDCE                                         r  my_uart_send/bit_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108        FDCE (Prop_fdce_C_Q)         0.518     5.792 f  my_uart_send/bit_cnt_reg[7]/Q
                         net (fo=2, routed)           0.991     6.783    my_uart_send/bit_cnt_reg[7]
    SLICE_X68Y108        LUT4 (Prop_lut4_I1_O)        0.124     6.907 f  my_uart_send/FSM_sequential_current_state[1]_i_3/O
                         net (fo=1, routed)           0.595     7.503    my_uart_send/FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X67Y107        LUT6 (Prop_lut6_I0_O)        0.124     7.627 f  my_uart_send/FSM_sequential_current_state[1]_i_2__0/O
                         net (fo=24, routed)          0.708     8.334    my_uart_send/bit_end__12
    SLICE_X66Y107        LUT2 (Prop_lut2_I1_O)        0.124     8.458 r  my_uart_send/bit_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     8.458    my_uart_send/bit_cnt[0]_i_7_n_0
    SLICE_X66Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.971 r  my_uart_send/bit_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.971    my_uart_send/bit_cnt_reg[0]_i_2_n_0
    SLICE_X66Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.088 r  my_uart_send/bit_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.088    my_uart_send/bit_cnt_reg[4]_i_1_n_0
    SLICE_X66Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.403 r  my_uart_send/bit_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.403    my_uart_send/bit_cnt_reg[8]_i_1_n_4
    SLICE_X66Y109        FDCE                                         r  my_uart_send/bit_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.497    14.972    my_uart_send/clk_IBUF_BUFG
    SLICE_X66Y109        FDCE                                         r  my_uart_send/bit_cnt_reg[11]/C
                         clock pessimism              0.276    15.248    
                         clock uncertainty           -0.035    15.213    
    SLICE_X66Y109        FDCE (Setup_fdce_C_D)        0.109    15.322    my_uart_send/bit_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  5.919    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 my_uart_send/bit_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_uart_send/bit_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 1.759ns (43.403%)  route 2.294ns (56.597%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.618     5.274    my_uart_send/clk_IBUF_BUFG
    SLICE_X66Y108        FDCE                                         r  my_uart_send/bit_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108        FDCE (Prop_fdce_C_Q)         0.518     5.792 f  my_uart_send/bit_cnt_reg[7]/Q
                         net (fo=2, routed)           0.991     6.783    my_uart_send/bit_cnt_reg[7]
    SLICE_X68Y108        LUT4 (Prop_lut4_I1_O)        0.124     6.907 f  my_uart_send/FSM_sequential_current_state[1]_i_3/O
                         net (fo=1, routed)           0.595     7.503    my_uart_send/FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X67Y107        LUT6 (Prop_lut6_I0_O)        0.124     7.627 f  my_uart_send/FSM_sequential_current_state[1]_i_2__0/O
                         net (fo=24, routed)          0.708     8.334    my_uart_send/bit_end__12
    SLICE_X66Y107        LUT2 (Prop_lut2_I1_O)        0.124     8.458 r  my_uart_send/bit_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     8.458    my_uart_send/bit_cnt[0]_i_7_n_0
    SLICE_X66Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.971 r  my_uart_send/bit_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.971    my_uart_send/bit_cnt_reg[0]_i_2_n_0
    SLICE_X66Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.088 r  my_uart_send/bit_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.088    my_uart_send/bit_cnt_reg[4]_i_1_n_0
    SLICE_X66Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.327 r  my_uart_send/bit_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.327    my_uart_send/bit_cnt_reg[8]_i_1_n_5
    SLICE_X66Y109        FDCE                                         r  my_uart_send/bit_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.497    14.972    my_uart_send/clk_IBUF_BUFG
    SLICE_X66Y109        FDCE                                         r  my_uart_send/bit_cnt_reg[10]/C
                         clock pessimism              0.276    15.248    
                         clock uncertainty           -0.035    15.213    
    SLICE_X66Y109        FDCE (Setup_fdce_C_D)        0.109    15.322    my_uart_send/bit_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                  5.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 tx_data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_uart_send/tx_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.021%)  route 0.115ns (44.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.563     1.541    clk_IBUF_BUFG
    SLICE_X68Y109        FDCE                                         r  tx_data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y109        FDCE (Prop_fdce_C_Q)         0.141     1.682 r  tx_data_out_reg[1]/Q
                         net (fo=1, routed)           0.115     1.797    my_uart_send/tx_data_reg[6]_0[1]
    SLICE_X65Y109        FDCE                                         r  my_uart_send/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.835     2.059    my_uart_send/clk_IBUF_BUFG
    SLICE_X65Y109        FDCE                                         r  my_uart_send/tx_data_reg[1]/C
                         clock pessimism             -0.480     1.579    
    SLICE_X65Y109        FDCE (Hold_fdce_C_D)         0.047     1.626    my_uart_send/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 tx_data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_uart_send/tx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.141ns (59.956%)  route 0.094ns (40.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.563     1.541    clk_IBUF_BUFG
    SLICE_X67Y109        FDCE                                         r  tx_data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y109        FDCE (Prop_fdce_C_Q)         0.141     1.682 r  tx_data_out_reg[2]/Q
                         net (fo=1, routed)           0.094     1.776    my_uart_send/tx_data_reg[6]_0[2]
    SLICE_X65Y109        FDCE                                         r  my_uart_send/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.835     2.059    my_uart_send/clk_IBUF_BUFG
    SLICE_X65Y109        FDCE                                         r  my_uart_send/tx_data_reg[2]/C
                         clock pessimism             -0.502     1.557    
    SLICE_X65Y109        FDCE (Hold_fdce_C_D)         0.047     1.604    my_uart_send/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 my_uart_send/valid_latched_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_uart_send/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.562     1.540    my_uart_send/clk_IBUF_BUFG
    SLICE_X65Y110        FDCE                                         r  my_uart_send/valid_latched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDCE (Prop_fdce_C_Q)         0.141     1.681 r  my_uart_send/valid_latched_reg/Q
                         net (fo=3, routed)           0.109     1.790    my_uart_send/valid_latched
    SLICE_X64Y110        LUT6 (Prop_lut6_I0_O)        0.045     1.835 r  my_uart_send/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.835    my_uart_send/next_state__0[0]
    SLICE_X64Y110        FDCE                                         r  my_uart_send/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.834     2.058    my_uart_send/clk_IBUF_BUFG
    SLICE_X64Y110        FDCE                                         r  my_uart_send/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.505     1.553    
    SLICE_X64Y110        FDCE (Hold_fdce_C_D)         0.091     1.644    my_uart_send/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_break_time/done_001_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.417%)  route 0.169ns (47.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.564     1.542    u_break_time/CLK
    SLICE_X63Y106        FDCE                                         r  u_break_time/done_001_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDCE (Prop_fdce_C_Q)         0.141     1.683 r  u_break_time/done_001_reg/Q
                         net (fo=4, routed)           0.169     1.852    my_uart_send/tx_001_done
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.045     1.897 r  my_uart_send/FSM_sequential_current_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.897    next_state__0[0]
    SLICE_X66Y106        FDCE                                         r  FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.836     2.060    clk_IBUF_BUFG
    SLICE_X66Y106        FDCE                                         r  FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.480     1.580    
    SLICE_X66Y106        FDCE (Hold_fdce_C_D)         0.120     1.700    FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u_break_time/done_001_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.833%)  route 0.173ns (48.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.564     1.542    u_break_time/CLK
    SLICE_X63Y106        FDCE                                         r  u_break_time/done_001_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDCE (Prop_fdce_C_Q)         0.141     1.683 f  u_break_time/done_001_reg/Q
                         net (fo=4, routed)           0.173     1.856    my_uart_send/tx_001_done
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.045     1.901 r  my_uart_send/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.901    next_state__0[1]
    SLICE_X66Y106        FDCE                                         r  FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.836     2.060    clk_IBUF_BUFG
    SLICE_X66Y106        FDCE                                         r  FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.480     1.580    
    SLICE_X66Y106        FDCE (Hold_fdce_C_D)         0.121     1.701    FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 tx_data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_uart_send/tx_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.816%)  route 0.154ns (52.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.563     1.541    clk_IBUF_BUFG
    SLICE_X67Y108        FDCE                                         r  tx_data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y108        FDCE (Prop_fdce_C_Q)         0.141     1.682 r  tx_data_out_reg[6]/Q
                         net (fo=1, routed)           0.154     1.836    my_uart_send/tx_data_reg[6]_0[6]
    SLICE_X65Y109        FDCE                                         r  my_uart_send/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.835     2.059    my_uart_send/clk_IBUF_BUFG
    SLICE_X65Y109        FDCE                                         r  my_uart_send/tx_data_reg[6]/C
                         clock pessimism             -0.502     1.557    
    SLICE_X65Y109        FDCE (Hold_fdce_C_D)         0.076     1.633    my_uart_send/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 my_uart_send/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_uart_send/valid_latched_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.562     1.540    my_uart_send/clk_IBUF_BUFG
    SLICE_X64Y110        FDCE                                         r  my_uart_send/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y110        FDCE (Prop_fdce_C_Q)         0.141     1.681 f  my_uart_send/FSM_sequential_current_state_reg[0]/Q
                         net (fo=11, routed)          0.121     1.802    my_uart_send/current_state_reg[0]
    SLICE_X65Y110        LUT4 (Prop_lut4_I1_O)        0.045     1.847 r  my_uart_send/valid_latched_i_1/O
                         net (fo=1, routed)           0.000     1.847    my_uart_send/valid_latched_i_1_n_0
    SLICE_X65Y110        FDCE                                         r  my_uart_send/valid_latched_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.834     2.058    my_uart_send/clk_IBUF_BUFG
    SLICE_X65Y110        FDCE                                         r  my_uart_send/valid_latched_reg/C
                         clock pessimism             -0.505     1.553    
    SLICE_X65Y110        FDCE (Hold_fdce_C_D)         0.091     1.644    my_uart_send/valid_latched_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 tx_data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_uart_send/tx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.920%)  route 0.160ns (53.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.563     1.541    clk_IBUF_BUFG
    SLICE_X67Y109        FDCE                                         r  tx_data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y109        FDCE (Prop_fdce_C_Q)         0.141     1.682 r  tx_data_out_reg[3]/Q
                         net (fo=1, routed)           0.160     1.841    my_uart_send/tx_data_reg[6]_0[3]
    SLICE_X65Y109        FDCE                                         r  my_uart_send/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.835     2.059    my_uart_send/clk_IBUF_BUFG
    SLICE_X65Y109        FDCE                                         r  my_uart_send/tx_data_reg[3]/C
                         clock pessimism             -0.502     1.557    
    SLICE_X65Y109        FDCE (Hold_fdce_C_D)         0.072     1.629    my_uart_send/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 tx_data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_uart_send/tx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.743%)  route 0.181ns (56.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.563     1.541    clk_IBUF_BUFG
    SLICE_X68Y109        FDCE                                         r  tx_data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y109        FDCE (Prop_fdce_C_Q)         0.141     1.682 r  tx_data_out_reg[5]/Q
                         net (fo=1, routed)           0.181     1.863    my_uart_send/tx_data_reg[6]_0[5]
    SLICE_X65Y109        FDCE                                         r  my_uart_send/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.835     2.059    my_uart_send/clk_IBUF_BUFG
    SLICE_X65Y109        FDCE                                         r  my_uart_send/tx_data_reg[5]/C
                         clock pessimism             -0.480     1.579    
    SLICE_X65Y109        FDCE (Hold_fdce_C_D)         0.071     1.650    my_uart_send/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 my_uart_send/tx_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_001s_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.563     1.541    my_uart_send/clk_IBUF_BUFG
    SLICE_X65Y108        FDCE                                         r  my_uart_send/tx_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y108        FDCE (Prop_fdce_C_Q)         0.128     1.669 r  my_uart_send/tx_done_reg_reg/Q
                         net (fo=3, routed)           0.082     1.751    my_uart_send/tx_done
    SLICE_X65Y108        LUT6 (Prop_lut6_I1_O)        0.099     1.850 r  my_uart_send/start_001s_reg_i_1/O
                         net (fo=1, routed)           0.000     1.850    my_uart_send_n_4
    SLICE_X65Y108        FDCE                                         r  start_001s_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.835     2.059    clk_IBUF_BUFG
    SLICE_X65Y108        FDCE                                         r  start_001s_reg_reg/C
                         clock pessimism             -0.518     1.541    
    SLICE_X65Y108        FDCE (Hold_fdce_C_D)         0.092     1.633    start_001s_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X66Y106  FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X66Y106  FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X68Y109  char_index_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X68Y109  char_index_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X67Y108  char_index_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X67Y108  char_index_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X68Y109  char_index_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y108  start_001s_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X66Y106  start_02s_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y106  FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y106  FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y106  FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y106  FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X68Y109  char_index_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X68Y109  char_index_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X68Y109  char_index_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X68Y109  char_index_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X67Y108  char_index_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X67Y108  char_index_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y106  FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y106  FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y106  FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y106  FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X68Y109  char_index_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X68Y109  char_index_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X68Y109  char_index_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X68Y109  char_index_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X67Y108  char_index_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X67Y108  char_index_reg[2]/C



