Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : aes_cipher_top
Version: J-2014.09-SP2
Date   : Sat Jun 10 18:35:29 2017
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_1.20V_25C   Library: CORE65LPSVT
Wire Load Model Mode: enclosed

  Startpoint: ld (input port clocked by clk)
  Endpoint: clk_r_REG5166_S3
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  aes_cipher_top     area_12Kto18K         CORE65LPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                0.000000   0.000000
  clock network delay (ideal)          0.050000   0.050000
  input external delay                 0.250000   0.300000 f
  ld (in)                              0.076893   0.376893 f
  U52762/Z (HS65_LS_IVX2)              0.212021   0.588914 r
  U52940/Z (HS65_LS_BFX2)              0.320246   0.909160 r
  U52729/Z (HS65_LS_IVX4)              0.304181   1.213341 f
  U52278/Z (HS65_LS_NAND2X2)           0.114020   1.327360 r
  U52277/Z (HS65_LS_OAI21X2)           0.165150   1.492510 f
  U53058/Z (HS65_LS_IVX2)              0.265435   1.757945 r
  U51016/Z (HS65_LS_NAND3X2)           0.218706   1.976651 f
  U50777/Z (HS65_LS_NOR2X2)            0.341492   2.318143 r
  U50721/Z (HS65_LS_IVX2)              0.251504   2.569647 f
  U50655/Z (HS65_LS_OAI22X1)           0.134747   2.704394 r
  U40281/Z (HS65_LS_AOI112X1)          0.075376   2.779769 f
  U40280/Z (HS65_LS_NAND4ABX3)         0.077793   2.857562 r
  U48852/Z (HS65_LS_AOI112X1)          0.055167   2.912729 f
  U45209/Z (HS65_LS_NAND4ABX3)         0.060153   2.972882 r
  U50559/Z (HS65_LS_AOI212X2)          0.043113   3.015995 f
  clk_r_REG5166_S3/D (HS65_LS_DFPQX4)  0.000015   3.016010 f
  data arrival time                               3.016010

  clock clk (rise edge)                25.000000  25.000000
  clock network delay (ideal)          0.050000   25.049999
  clock uncertainty                    -0.050000  25.000000
  clk_r_REG5166_S3/CP (HS65_LS_DFPQX4) 0.000000   25.000000 r
  library setup time                   -0.099032  24.900969
  data required time                              24.900969
  -----------------------------------------------------------
  data required time                              24.900969
  data arrival time                               -3.016010
  -----------------------------------------------------------
  slack (MET)                                     21.884958


1
