ModuleName Counter3
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 624 ,Y1: 336 ,X2: 656 ,Y2: 336
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 264 ,Y1: 432 ,X2: 304 ,Y2: 432
Edge X1: 304 ,Y1: 272 ,X2: 304 ,Y2: 432
Edge X1: 304 ,Y1: 432 ,X2: 408 ,Y2: 432
Edge X1: 304 ,Y1: 272 ,X2: 408 ,Y2: 272
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 264 ,Y1: 224 ,X2: 328 ,Y2: 224
Edge X1: 328 ,Y1: 224 ,X2: 328 ,Y2: 384
Edge X1: 328 ,Y1: 224 ,X2: 352 ,Y2: 224
Edge X1: 328 ,Y1: 384 ,X2: 352 ,Y2: 384
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 624 ,Y1: 176 ,X2: 656 ,Y2: 176
Edge X1: 656 ,Y1: 176 ,X2: 656 ,Y2: 320
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 464 ,Y1: 176 ,X2: 536 ,Y2: 176
Edge X1: 536 ,Y1: 128 ,X2: 536 ,Y2: 176
Edge X1: 536 ,Y1: 176 ,X2: 552 ,Y2: 176
Edge X1: 536 ,Y1: 128 ,X2: 632 ,Y2: 128
Edge X1: 552 ,Y1: 176 ,X2: 568 ,Y2: 176
Edge X1: 552 ,Y1: 176 ,X2: 552 ,Y2: 240
End
Branches
End
Wire Name: b7
LV: 1
RV: 0
Width: 2
Edges
Edge X1: 520 ,Y1: 240 ,X2: 584 ,Y2: 240
End
Branches
Branch Left: 552 ,Top: 240
BranchStrList
1
End
Branch Left: 536 ,Top: 240
BranchStrList
0
End
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 720 ,Y1: 328 ,X2: 736 ,Y2: 328
Edge X1: 736 ,Y1: 304 ,X2: 736 ,Y2: 328
Edge X1: 352 ,Y1: 304 ,X2: 736 ,Y2: 304
Edge X1: 352 ,Y1: 304 ,X2: 352 ,Y2: 336
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 464 ,Y1: 336 ,X2: 512 ,Y2: 336
Edge X1: 512 ,Y1: 144 ,X2: 512 ,Y2: 336
Edge X1: 512 ,Y1: 336 ,X2: 536 ,Y2: 336
Edge X1: 352 ,Y1: 144 ,X2: 512 ,Y2: 144
Edge X1: 352 ,Y1: 144 ,X2: 352 ,Y2: 176
Edge X1: 536 ,Y1: 336 ,X2: 568 ,Y2: 336
Edge X1: 536 ,Y1: 240 ,X2: 536 ,Y2: 336
End
Branches
End
End
Ports
Port Left: 264 Top: 432 ,Orientation: 0
Portname: RST ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 264 Top: 224 ,Orientation: 0
Portname: CLK ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 632 Top: 128 ,Orientation: 0
Portname: CR ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 584 Top: 240 ,Orientation: 0
Portname: VAL ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
1
,Width:
2
,RV:
0
End
Symbols
Symbol Left: 376 Top: 168
Name: s0
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
Symbol Left: 376 Top: 328
Name: s1
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
Symbol Left: 568 Top: 168
Name: s2
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 568 Top: 328
Name: s3
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 656 Top: 312
Name: s4
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
End
Texts
End
Links
End
