Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_layer_behav xil_defaultlib.tb_top_layer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.r16
Compiling module xil_defaultlib.flg
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.rgf
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.top_layer
Compiling module xil_defaultlib.tb_top_layer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_layer_behav
