Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id F27B6879335
	for <lists+qemu-devel@lfdr.de>; Tue, 12 Mar 2024 12:40:44 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1rk0TK-0000w0-NR; Tue, 12 Mar 2024 07:39:07 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <npiggin@gmail.com>)
 id 1rk0Sf-0000Mc-U3; Tue, 12 Mar 2024 07:38:27 -0400
Received: from mail-ot1-x332.google.com ([2607:f8b0:4864:20::332])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <npiggin@gmail.com>)
 id 1rk0Sb-0003SD-BN; Tue, 12 Mar 2024 07:38:24 -0400
Received: by mail-ot1-x332.google.com with SMTP id
 46e09a7af769-6e515dc7bd7so1560103a34.3; 
 Tue, 12 Mar 2024 04:38:20 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20230601; t=1710243499; x=1710848299; darn=nongnu.org;
 h=in-reply-to:references:to:from:subject:cc:message-id:date
 :content-transfer-encoding:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=QQb8H5J+f+dPRNic4P22ZrjoOCtgwPCzb2W1gSzrTRM=;
 b=G09kCZIqeNFkYNTQ+cOWZMxeCWb7aAYS2AAS5n2OQnpqSSftJAgKp/2S0zQWOngpeD
 zwTw8l/kKjebZ8Egyuk1qw4gc05hZ8bjCQ0YPSu1BpAJNFrhs2zD9tXgN6WAR4smh2WD
 hTnlhksGwMWtyk0fkmjaAZk9jv9eMezVwtaNKUGPQT+a8swud52oKeCc9zPtADy+wPqs
 EerhYFAzDzQeEMAh94OAI0zkaVxuNl2fR7DNX0Nr9bGKL1aJ7b2AqclTMfMtlRCyM7q2
 I6RfdK6OXUnsjs0pakMG33hCZ6N2NCwnjckZ+xO+mmS78GgrwiLYDv0MLivtR1cC1f7P
 aLtg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1710243499; x=1710848299;
 h=in-reply-to:references:to:from:subject:cc:message-id:date
 :content-transfer-encoding:mime-version:x-gm-message-state:from:to
 :cc:subject:date:message-id:reply-to;
 bh=QQb8H5J+f+dPRNic4P22ZrjoOCtgwPCzb2W1gSzrTRM=;
 b=qHT/11QJRYqM8DqicYy6hHeTZ4JfwhMPVV7HBlDhzB2/3CjTSDY4Lu6r7Y253NeGXF
 EMP4NF3a8r2hQ3DXivLpBBXtM0OyYTZnbElojPGWKaHVd6UWgWIW3Jtjo3iDISnYs61R
 rBTLMoeSEnhoIfPAetP1uUFV5s+ZrQHIgalZUlHPBebapAcG4N0gjVi/1ouzPhSYsu2K
 VROIAM3YVvi8JaZr1lMzw/yaOS/9PaV0XjMBXZWrXrvKH2PNcnixAv5+OcDtlgrQV7Xb
 jWEur3+jr/JlcyysfgVKUODMjVGY0CF9jLO5Lc2xkKfVCd8QsYq0G0MOFC3jkEUvcqMj
 yIhg==
X-Forwarded-Encrypted: i=1;
 AJvYcCV6m91mQFD3RJQSVUyOrF0YwOyxnmeBGCQWufOtKkeKkw/gkbSATvD0aalCJlWOjautib+jvvZqHpKDO63SCwxFaCMVDdv0siAv/KCOwFAgHjT7BnDmvSsTnkc=
X-Gm-Message-State: AOJu0YyoA8pyfcQxtSyPDPULXnRByfZvEyo5IhHAAI2r58FXhJFILXLS
 Y7tJ1tw0BavmOpPya5YW047jHYdVMbvwLmUKzBWjqY5OCwMvMYWi
X-Google-Smtp-Source: AGHT+IFqxPJ8T3PhYmBqfc7Wy8BG0CfMOJVcvqH8oQkLfUGzfpskvjW3Qp4BGQk3E45gDOfcrTnGRA==
X-Received: by 2002:a05:6870:204e:b0:21e:c5d7:5966 with SMTP id
 l14-20020a056870204e00b0021ec5d75966mr8305373oad.54.1710243499007; 
 Tue, 12 Mar 2024 04:38:19 -0700 (PDT)
Received: from localhost ([118.208.155.46]) by smtp.gmail.com with ESMTPSA id
 n13-20020a63e04d000000b005c662e103a1sm5862316pgj.41.2024.03.12.04.38.14
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Tue, 12 Mar 2024 04:38:18 -0700 (PDT)
Mime-Version: 1.0
Content-Transfer-Encoding: quoted-printable
Content-Type: text/plain; charset=UTF-8
Date: Tue, 12 Mar 2024 21:38:12 +1000
Message-Id: <CZRQPY3RUKP9.1JOPLKKN9HPWD@wheely>
Cc: <clg@kaod.org>, <mikey@neuling.org>, <amachhiw@linux.vnet.ibm.com>,
 <vaibhav@linux.ibm.com>, <sbhat@linux.ibm.com>, <danielhb413@gmail.com>,
 <qemu-devel@nongnu.org>
Subject: Re: [PATCH v5 10/14] spapr: nested: Initialize the GSB elements
 lookup table.
From: "Nicholas Piggin" <npiggin@gmail.com>
To: "Harsh Prateek Bora" <harshpb@linux.ibm.com>, <qemu-ppc@nongnu.org>
X-Mailer: aerc 0.15.2
References: <20240308111940.1617660-1-harshpb@linux.ibm.com>
 <20240308111940.1617660-11-harshpb@linux.ibm.com>
In-Reply-To: <20240308111940.1617660-11-harshpb@linux.ibm.com>
Received-SPF: pass client-ip=2607:f8b0:4864:20::332;
 envelope-from=npiggin@gmail.com; helo=mail-ot1-x332.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001,
 T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On Fri Mar 8, 2024 at 9:19 PM AEST, Harsh Prateek Bora wrote:
> Nested PAPR API provides a standard Guest State Buffer (GSB) format
> with unique IDs for each guest state element for which get/set state is
> supported by the API. Some of the elements are read-only and/or guest-wid=
e.
> Introducing additional required GSB elements and helper routines for stat=
e
> exchange of each of the nested guest state elements for which get/set sta=
te
> should be supported by the API.
>
> [amachhiw: set the PCR whenever logical PVR is set]
>
> Signed-off-by: Michael Neuling <mikey@neuling.org>
> Signed-off-by: Shivaprasad G Bhat <sbhat@linux.ibm.com>
> Signed-off-by: Amit Machhiwal <amachhiw@linux.vnet.ibm.com>
> Signed-off-by: Harsh Prateek Bora <harshpb@linux.ibm.com>

Reviewed-by: Nicholas Piggin <npiggin@gmail.com>

> ---
>  include/hw/ppc/spapr_nested.h | 312 ++++++++++++++++++++++
>  hw/ppc/spapr_nested.c         | 486 +++++++++++++++++++++++++++++++++-
>  2 files changed, 796 insertions(+), 2 deletions(-)
>
> diff --git a/include/hw/ppc/spapr_nested.h b/include/hw/ppc/spapr_nested.=
h
> index d232014ccb..433d93c480 100644
> --- a/include/hw/ppc/spapr_nested.h
> +++ b/include/hw/ppc/spapr_nested.h
> @@ -3,6 +3,191 @@
> =20
>  #include "target/ppc/cpu.h"
> =20
> +/* Guest State Buffer Element IDs */
> +#define GSB_HV_VCPU_IGNORED_ID  0x0000 /* An element whose value is igno=
red */
> +#define GSB_HV_VCPU_STATE_SIZE  0x0001 /* HV internal format VCPU state =
size */
> +#define GSB_VCPU_OUT_BUF_MIN_SZ 0x0002 /* Min size of the Run VCPU o/p b=
uffer */
> +#define GSB_VCPU_LPVR           0x0003 /* Logical PVR */
> +#define GSB_TB_OFFSET           0x0004 /* Timebase Offset */
> +#define GSB_PART_SCOPED_PAGETBL 0x0005 /* Partition Scoped Page Table */
> +#define GSB_PROCESS_TBL         0x0006 /* Process Table */
> +                    /* RESERVED 0x0007 - 0x0BFF */
> +#define GSB_VCPU_IN_BUFFER      0x0C00 /* Run VCPU Input Buffer */
> +#define GSB_VCPU_OUT_BUFFER     0x0C01 /* Run VCPU Out Buffer */
> +#define GSB_VCPU_VPA            0x0C02 /* HRA to Guest VCPU VPA */
> +                    /* RESERVED 0x0C03 - 0x0FFF */
> +#define GSB_VCPU_GPR0           0x1000
> +#define GSB_VCPU_GPR1           0x1001
> +#define GSB_VCPU_GPR2           0x1002
> +#define GSB_VCPU_GPR3           0x1003
> +#define GSB_VCPU_GPR4           0x1004
> +#define GSB_VCPU_GPR5           0x1005
> +#define GSB_VCPU_GPR6           0x1006
> +#define GSB_VCPU_GPR7           0x1007
> +#define GSB_VCPU_GPR8           0x1008
> +#define GSB_VCPU_GPR9           0x1009
> +#define GSB_VCPU_GPR10          0x100A
> +#define GSB_VCPU_GPR11          0x100B
> +#define GSB_VCPU_GPR12          0x100C
> +#define GSB_VCPU_GPR13          0x100D
> +#define GSB_VCPU_GPR14          0x100E
> +#define GSB_VCPU_GPR15          0x100F
> +#define GSB_VCPU_GPR16          0x1010
> +#define GSB_VCPU_GPR17          0x1011
> +#define GSB_VCPU_GPR18          0x1012
> +#define GSB_VCPU_GPR19          0x1013
> +#define GSB_VCPU_GPR20          0x1014
> +#define GSB_VCPU_GPR21          0x1015
> +#define GSB_VCPU_GPR22          0x1016
> +#define GSB_VCPU_GPR23          0x1017
> +#define GSB_VCPU_GPR24          0x1018
> +#define GSB_VCPU_GPR25          0x1019
> +#define GSB_VCPU_GPR26          0x101A
> +#define GSB_VCPU_GPR27          0x101B
> +#define GSB_VCPU_GPR28          0x101C
> +#define GSB_VCPU_GPR29          0x101D
> +#define GSB_VCPU_GPR30          0x101E
> +#define GSB_VCPU_GPR31          0x101F
> +#define GSB_VCPU_HDEC_EXPIRY_TB 0x1020
> +#define GSB_VCPU_SPR_NIA        0x1021
> +#define GSB_VCPU_SPR_MSR        0x1022
> +#define GSB_VCPU_SPR_LR         0x1023
> +#define GSB_VCPU_SPR_XER        0x1024
> +#define GSB_VCPU_SPR_CTR        0x1025
> +#define GSB_VCPU_SPR_CFAR       0x1026
> +#define GSB_VCPU_SPR_SRR0       0x1027
> +#define GSB_VCPU_SPR_SRR1       0x1028
> +#define GSB_VCPU_SPR_DAR        0x1029
> +#define GSB_VCPU_DEC_EXPIRE_TB  0x102A
> +#define GSB_VCPU_SPR_VTB        0x102B
> +#define GSB_VCPU_SPR_LPCR       0x102C
> +#define GSB_VCPU_SPR_HFSCR      0x102D
> +#define GSB_VCPU_SPR_FSCR       0x102E
> +#define GSB_VCPU_SPR_FPSCR      0x102F
> +#define GSB_VCPU_SPR_DAWR0      0x1030
> +#define GSB_VCPU_SPR_DAWR1      0x1031
> +#define GSB_VCPU_SPR_CIABR      0x1032
> +#define GSB_VCPU_SPR_PURR       0x1033
> +#define GSB_VCPU_SPR_SPURR      0x1034
> +#define GSB_VCPU_SPR_IC         0x1035
> +#define GSB_VCPU_SPR_SPRG0      0x1036
> +#define GSB_VCPU_SPR_SPRG1      0x1037
> +#define GSB_VCPU_SPR_SPRG2      0x1038
> +#define GSB_VCPU_SPR_SPRG3      0x1039
> +#define GSB_VCPU_SPR_PPR        0x103A
> +#define GSB_VCPU_SPR_MMCR0      0x103B
> +#define GSB_VCPU_SPR_MMCR1      0x103C
> +#define GSB_VCPU_SPR_MMCR2      0x103D
> +#define GSB_VCPU_SPR_MMCR3      0x103E
> +#define GSB_VCPU_SPR_MMCRA      0x103F
> +#define GSB_VCPU_SPR_SIER       0x1040
> +#define GSB_VCPU_SPR_SIER2      0x1041
> +#define GSB_VCPU_SPR_SIER3      0x1042
> +#define GSB_VCPU_SPR_BESCR      0x1043
> +#define GSB_VCPU_SPR_EBBHR      0x1044
> +#define GSB_VCPU_SPR_EBBRR      0x1045
> +#define GSB_VCPU_SPR_AMR        0x1046
> +#define GSB_VCPU_SPR_IAMR       0x1047
> +#define GSB_VCPU_SPR_AMOR       0x1048
> +#define GSB_VCPU_SPR_UAMOR      0x1049
> +#define GSB_VCPU_SPR_SDAR       0x104A
> +#define GSB_VCPU_SPR_SIAR       0x104B
> +#define GSB_VCPU_SPR_DSCR       0x104C
> +#define GSB_VCPU_SPR_TAR        0x104D
> +#define GSB_VCPU_SPR_DEXCR      0x104E
> +#define GSB_VCPU_SPR_HDEXCR     0x104F
> +#define GSB_VCPU_SPR_HASHKEYR   0x1050
> +#define GSB_VCPU_SPR_HASHPKEYR  0x1051
> +#define GSB_VCPU_SPR_CTRL       0x1052
> +                    /* RESERVED 0x1053 - 0x1FFF */
> +#define GSB_VCPU_SPR_CR         0x2000
> +#define GSB_VCPU_SPR_PIDR       0x2001
> +#define GSB_VCPU_SPR_DSISR      0x2002
> +#define GSB_VCPU_SPR_VSCR       0x2003
> +#define GSB_VCPU_SPR_VRSAVE     0x2004
> +#define GSB_VCPU_SPR_DAWRX0     0x2005
> +#define GSB_VCPU_SPR_DAWRX1     0x2006
> +#define GSB_VCPU_SPR_PMC1       0x2007
> +#define GSB_VCPU_SPR_PMC2       0x2008
> +#define GSB_VCPU_SPR_PMC3       0x2009
> +#define GSB_VCPU_SPR_PMC4       0x200A
> +#define GSB_VCPU_SPR_PMC5       0x200B
> +#define GSB_VCPU_SPR_PMC6       0x200C
> +#define GSB_VCPU_SPR_WORT       0x200D
> +#define GSB_VCPU_SPR_PSPB       0x200E
> +                    /* RESERVED 0x200F - 0x2FFF */
> +#define GSB_VCPU_SPR_VSR0       0x3000
> +#define GSB_VCPU_SPR_VSR1       0x3001
> +#define GSB_VCPU_SPR_VSR2       0x3002
> +#define GSB_VCPU_SPR_VSR3       0x3003
> +#define GSB_VCPU_SPR_VSR4       0x3004
> +#define GSB_VCPU_SPR_VSR5       0x3005
> +#define GSB_VCPU_SPR_VSR6       0x3006
> +#define GSB_VCPU_SPR_VSR7       0x3007
> +#define GSB_VCPU_SPR_VSR8       0x3008
> +#define GSB_VCPU_SPR_VSR9       0x3009
> +#define GSB_VCPU_SPR_VSR10      0x300A
> +#define GSB_VCPU_SPR_VSR11      0x300B
> +#define GSB_VCPU_SPR_VSR12      0x300C
> +#define GSB_VCPU_SPR_VSR13      0x300D
> +#define GSB_VCPU_SPR_VSR14      0x300E
> +#define GSB_VCPU_SPR_VSR15      0x300F
> +#define GSB_VCPU_SPR_VSR16      0x3010
> +#define GSB_VCPU_SPR_VSR17      0x3011
> +#define GSB_VCPU_SPR_VSR18      0x3012
> +#define GSB_VCPU_SPR_VSR19      0x3013
> +#define GSB_VCPU_SPR_VSR20      0x3014
> +#define GSB_VCPU_SPR_VSR21      0x3015
> +#define GSB_VCPU_SPR_VSR22      0x3016
> +#define GSB_VCPU_SPR_VSR23      0x3017
> +#define GSB_VCPU_SPR_VSR24      0x3018
> +#define GSB_VCPU_SPR_VSR25      0x3019
> +#define GSB_VCPU_SPR_VSR26      0x301A
> +#define GSB_VCPU_SPR_VSR27      0x301B
> +#define GSB_VCPU_SPR_VSR28      0x301C
> +#define GSB_VCPU_SPR_VSR29      0x301D
> +#define GSB_VCPU_SPR_VSR30      0x301E
> +#define GSB_VCPU_SPR_VSR31      0x301F
> +#define GSB_VCPU_SPR_VSR32      0x3020
> +#define GSB_VCPU_SPR_VSR33      0x3021
> +#define GSB_VCPU_SPR_VSR34      0x3022
> +#define GSB_VCPU_SPR_VSR35      0x3023
> +#define GSB_VCPU_SPR_VSR36      0x3024
> +#define GSB_VCPU_SPR_VSR37      0x3025
> +#define GSB_VCPU_SPR_VSR38      0x3026
> +#define GSB_VCPU_SPR_VSR39      0x3027
> +#define GSB_VCPU_SPR_VSR40      0x3028
> +#define GSB_VCPU_SPR_VSR41      0x3029
> +#define GSB_VCPU_SPR_VSR42      0x302A
> +#define GSB_VCPU_SPR_VSR43      0x302B
> +#define GSB_VCPU_SPR_VSR44      0x302C
> +#define GSB_VCPU_SPR_VSR45      0x302D
> +#define GSB_VCPU_SPR_VSR46      0x302E
> +#define GSB_VCPU_SPR_VSR47      0x302F
> +#define GSB_VCPU_SPR_VSR48      0x3030
> +#define GSB_VCPU_SPR_VSR49      0x3031
> +#define GSB_VCPU_SPR_VSR50      0x3032
> +#define GSB_VCPU_SPR_VSR51      0x3033
> +#define GSB_VCPU_SPR_VSR52      0x3034
> +#define GSB_VCPU_SPR_VSR53      0x3035
> +#define GSB_VCPU_SPR_VSR54      0x3036
> +#define GSB_VCPU_SPR_VSR55      0x3037
> +#define GSB_VCPU_SPR_VSR56      0x3038
> +#define GSB_VCPU_SPR_VSR57      0x3039
> +#define GSB_VCPU_SPR_VSR58      0x303A
> +#define GSB_VCPU_SPR_VSR59      0x303B
> +#define GSB_VCPU_SPR_VSR60      0x303C
> +#define GSB_VCPU_SPR_VSR61      0x303D
> +#define GSB_VCPU_SPR_VSR62      0x303E
> +#define GSB_VCPU_SPR_VSR63      0x303F
> +                    /* RESERVED 0x3040 - 0xEFFF */
> +#define GSB_VCPU_SPR_HDAR       0xF000
> +#define GSB_VCPU_SPR_HDSISR     0xF001
> +#define GSB_VCPU_SPR_HEIR       0xF002
> +#define GSB_VCPU_SPR_ASDR       0xF003
> +/* End of list of Guest State Buffer Element IDs */
> +#define GSB_LAST                GSB_VCPU_SPR_ASDR
> +
>  typedef struct SpaprMachineStateNested {
>      uint64_t ptcr;
>      uint8_t api;
> @@ -16,6 +201,8 @@ typedef struct SpaprMachineStateNested {
>  typedef struct SpaprMachineStateNestedGuest {
>      uint32_t pvr_logical;
>      unsigned long nr_vcpus;
> +    uint64_t parttbl[2];
> +    uint64_t tb_offset;
>      struct SpaprMachineStateNestedGuestVcpu *vcpus;
>  } SpaprMachineStateNestedGuest;
> =20
> @@ -31,6 +218,108 @@ typedef struct SpaprMachineStateNestedGuest {
>  #define PAPR_NESTED_GUEST_MAX         4096
>  #define H_GUEST_DELETE_ALL_FLAG       0x8000000000000000ULL
>  #define PAPR_NESTED_GUEST_VCPU_MAX    2048
> +#define VCPU_OUT_BUF_MIN_SZ           0x80ULL
> +#define HVMASK_DEFAULT                0xffffffffffffffff
> +#define HVMASK_LPCR                   0x0070000003820800
> +#define HVMASK_MSR                    0xEBFFFFFFFFBFEFFF
> +#define HVMASK_HDEXCR                 0x00000000FFFFFFFF
> +#define HVMASK_TB_OFFSET              0x000000FFFFFFFFFF
> +
> +/* As per ISA v3.1B, following bits are reserved:
> + *      0:2
> + *      4:57  (ISA mentions bit 58 as well but it should be used for P10=
)
> + *      61:63 (hence, haven't included PCR bits for v2.06 and v2.05
> + *             in LOW BITS)
> + */
> +#define PCR_LOW_BITS   (PCR_COMPAT_3_10 | PCR_COMPAT_3_00)
> +#define HVMASK_PCR     ~PCR_LOW_BITS
> +
> +#define GUEST_STATE_ELEMENT(i, sz, s, f, ptr, c) { \
> +    .id =3D (i),                                     \
> +    .size =3D (sz),                                  \
> +    .location =3D ptr,                               \
> +    .offset =3D offsetof(struct s, f),               \
> +    .copy =3D (c)                                    \
> +}
> +
> +#define GSBE_NESTED(i, sz, f, c) {                             \
> +    .id =3D (i),                                                 \
> +    .size =3D (sz),                                              \
> +    .location =3D get_guest_ptr,                                 \
> +    .offset =3D offsetof(struct SpaprMachineStateNestedGuest, f),\
> +    .copy =3D (c),                                               \
> +    .mask =3D HVMASK_DEFAULT                                     \
> +}
> +
> +#define GSBE_NESTED_MSK(i, sz, f, c, m) {                      \
> +    .id =3D (i),                                                 \
> +    .size =3D (sz),                                              \
> +    .location =3D get_guest_ptr,                                 \
> +    .offset =3D offsetof(struct SpaprMachineStateNestedGuest, f),\
> +    .copy =3D (c),                                               \
> +    .mask =3D (m)                                                \
> +}
> +
> +#define GSBE_NESTED_VCPU(i, sz, f, c) {                            \
> +    .id =3D (i),                                                     \
> +    .size =3D (sz),                                                  \
> +    .location =3D get_vcpu_ptr,                                      \
> +    .offset =3D offsetof(struct SpaprMachineStateNestedGuestVcpu, f),\
> +    .copy =3D (c),                                                   \
> +    .mask =3D HVMASK_DEFAULT                                         \
> +}
> +
> +#define GUEST_STATE_ELEMENT_NOP(i, sz) { \
> +    .id =3D (i),                             \
> +    .size =3D (sz),                          \
> +    .location =3D NULL,                      \
> +    .offset =3D 0,                           \
> +    .copy =3D NULL,                          \
> +    .mask =3D HVMASK_DEFAULT                 \
> +}
> +
> +#define GUEST_STATE_ELEMENT_NOP_DW(i)   \
> +        GUEST_STATE_ELEMENT_NOP(i, 8)
> +#define GUEST_STATE_ELEMENT_NOP_W(i) \
> +        GUEST_STATE_ELEMENT_NOP(i, 4)
> +
> +#define GUEST_STATE_ELEMENT_BASE(i, s, c) {  \
> +            .id =3D (i),                           \
> +            .size =3D (s),                         \
> +            .location =3D get_vcpu_state_ptr,      \
> +            .offset =3D 0,                         \
> +            .copy =3D (c),                         \
> +            .mask =3D HVMASK_DEFAULT               \
> +    }
> +
> +#define GUEST_STATE_ELEMENT_OFF(i, s, f, c) {    \
> +            .id =3D (i),                           \
> +            .size =3D (s),                         \
> +            .location =3D get_vcpu_state_ptr,      \
> +            .offset =3D offsetof(struct nested_ppc_state, f),  \
> +            .copy =3D (c),                         \
> +            .mask =3D HVMASK_DEFAULT               \
> +    }
> +
> +#define GUEST_STATE_ELEMENT_MSK(i, s, f, c, m) { \
> +            .id =3D (i),                           \
> +            .size =3D (s),                         \
> +            .location =3D get_vcpu_state_ptr,      \
> +            .offset =3D offsetof(struct nested_ppc_state, f),  \
> +            .copy =3D (c),                         \
> +            .mask =3D (m)                          \
> +    }
> +
> +#define GUEST_STATE_ELEMENT_ENV_QW(i, f) \
> +    GUEST_STATE_ELEMENT_OFF(i, 16, f, copy_state_16to16)
> +#define GUEST_STATE_ELEMENT_ENV_DW(i, f) \
> +    GUEST_STATE_ELEMENT_OFF(i, 8, f, copy_state_8to8)
> +#define GUEST_STATE_ELEMENT_ENV_W(i, f) \
> +    GUEST_STATE_ELEMENT_OFF(i, 4, f, copy_state_4to8)
> +#define GUEST_STATE_ELEMENT_ENV_WW(i, f) \
> +    GUEST_STATE_ELEMENT_OFF(i, 4, f, copy_state_4to4)
> +#define GSE_ENV_DWM(i, f, m) \
> +    GUEST_STATE_ELEMENT_MSK(i, 8, f, copy_state_8to8, m)
> =20
>  /*
>   * Register state for entering a nested guest with H_ENTER_NESTED.
> @@ -171,16 +460,39 @@ struct nested_ppc_state {
>      uint64_t sier;
>      uint32_t vscr;
>      uint64_t fpscr;
> +    int64_t dec_expiry_tb;
> +};
> +
> +struct SpaprMachineStateNestedGuestVcpuRunBuf {
> +    uint64_t addr;
> +    uint64_t size;
>  };
> =20
>  typedef struct SpaprMachineStateNestedGuestVcpu {
>      bool enabled;
>      struct nested_ppc_state state;
> +    struct SpaprMachineStateNestedGuestVcpuRunBuf runbufin;
> +    struct SpaprMachineStateNestedGuestVcpuRunBuf runbufout;
> +    int64_t tb_offset;
> +    uint64_t hdecr_expiry_tb;
>  } SpaprMachineStateNestedGuestVcpu;
> =20
> +struct guest_state_element_type {
> +    uint16_t id;
> +    int size;
> +#define GUEST_STATE_ELEMENT_TYPE_FLAG_GUEST_WIDE 0x1
> +#define GUEST_STATE_ELEMENT_TYPE_FLAG_READ_ONLY  0x2
> +   uint16_t flags;
> +    void *(*location)(SpaprMachineStateNestedGuest *, target_ulong);
> +    size_t offset;
> +    void (*copy)(void *, void *, bool);
> +    uint64_t mask;
> +};
> +
>  void spapr_exit_nested(PowerPCCPU *cpu, int excp);
>  typedef struct SpaprMachineState SpaprMachineState;
>  bool spapr_get_pate_nested_hv(SpaprMachineState *spapr, PowerPCCPU *cpu,
>                                target_ulong lpid, ppc_v3_pate_t *entry);
>  uint8_t spapr_nested_api(SpaprMachineState *spapr);
> +void spapr_nested_gsb_init(void);
>  #endif /* HW_SPAPR_NESTED_H */
> diff --git a/hw/ppc/spapr_nested.c b/hw/ppc/spapr_nested.c
> index 09ebf42a57..07dc294c5a 100644
> --- a/hw/ppc/spapr_nested.c
> +++ b/hw/ppc/spapr_nested.c
> @@ -19,6 +19,7 @@ void spapr_nested_reset(SpaprMachineState *spapr)
>      } else {
>          spapr->nested.api =3D 0;
>          spapr->nested.capabilities_set =3D false;
> +        spapr_nested_gsb_init();
>      }
>  }
> =20
> @@ -136,7 +137,6 @@ static void nested_save_state(struct nested_ppc_state=
 *save, PowerPCCPU *cpu)
>      save->ppr =3D env->spr[SPR_PPR];
> =20
>      if (spapr_nested_api(spapr) =3D=3D NESTED_API_PAPR) {
> -        save->pvr =3D env->spr[SPR_PVR];
>          save->amor =3D env->spr[SPR_AMOR];
>          save->dawr0 =3D env->spr[SPR_DAWR0];
>          save->dawrx0 =3D env->spr[SPR_DAWRX0];
> @@ -222,7 +222,6 @@ static void nested_load_state(PowerPCCPU *cpu, struct=
 nested_ppc_state *load)
>      env->spr[SPR_PPR] =3D load->ppr;
> =20
>      if (spapr_nested_api(spapr) =3D=3D NESTED_API_PAPR) {
> -        env->spr[SPR_PVR] =3D load->pvr;
>          env->spr[SPR_AMOR] =3D load->amor;
>          env->spr[SPR_DAWR0] =3D load->dawr0;
>          env->spr[SPR_DAWRX0] =3D load->dawrx0;
> @@ -551,6 +550,484 @@ SpaprMachineStateNestedGuest *spapr_get_nested_gues=
t(SpaprMachineState *spapr,
>      return guest;
>  }
> =20
> +static bool spapr_nested_vcpu_check(SpaprMachineStateNestedGuest *guest,
> +                                    target_ulong vcpuid, bool inoutbuf)
> +{
> +    struct SpaprMachineStateNestedGuestVcpu *vcpu;
> +    /*
> +     * Perform sanity checks for the provided vcpuid of a guest.
> +     * For now, ensure its valid, allocated and enabled for use.
> +     */
> +
> +    if (vcpuid >=3D PAPR_NESTED_GUEST_VCPU_MAX) {
> +        return false;
> +    }
> +
> +    if (!(vcpuid < guest->nr_vcpus)) {
> +        return false;
> +    }
> +
> +    vcpu =3D &guest->vcpus[vcpuid];
> +    if (!vcpu->enabled) {
> +        return false;
> +    }
> +
> +    if (!inoutbuf) {
> +        return true;
> +    }
> +
> +    /* Check to see if the in/out buffers are registered */
> +    if (vcpu->runbufin.addr && vcpu->runbufout.addr) {
> +        return true;
> +    }
> +
> +    return false;
> +}
> +
> +static void *get_vcpu_state_ptr(SpaprMachineStateNestedGuest *guest,
> +                              target_ulong vcpuid)
> +{
> +    assert(spapr_nested_vcpu_check(guest, vcpuid, false));
> +    return &guest->vcpus[vcpuid].state;
> +}
> +
> +static void *get_vcpu_ptr(SpaprMachineStateNestedGuest *guest,
> +                                   target_ulong vcpuid)
> +{
> +    assert(spapr_nested_vcpu_check(guest, vcpuid, false));
> +    return &guest->vcpus[vcpuid];
> +}
> +
> +static void *get_guest_ptr(SpaprMachineStateNestedGuest *guest,
> +                           target_ulong vcpuid)
> +{
> +    return guest; /* for GSBE_NESTED */
> +}
> +
> +/*
> + * set=3D1 means the L1 is trying to set some state
> + * set=3D0 means the L1 is trying to get some state
> + */
> +static void copy_state_8to8(void *a, void *b, bool set)
> +{
> +    /* set takes from the Big endian element_buf and sets internal buffe=
r */
> +
> +    if (set) {
> +        *(uint64_t *)a =3D be64_to_cpu(*(uint64_t *)b);
> +    } else {
> +        *(uint64_t *)b =3D cpu_to_be64(*(uint64_t *)a);
> +    }
> +}
> +
> +static void copy_state_4to4(void *a, void *b, bool set)
> +{
> +    if (set) {
> +        *(uint32_t *)a =3D be32_to_cpu(*(uint32_t *)b);
> +    } else {
> +        *(uint32_t *)b =3D cpu_to_be32(*((uint32_t *)a));
> +    }
> +}
> +
> +static void copy_state_16to16(void *a, void *b, bool set)
> +{
> +    uint64_t *src, *dst;
> +
> +    if (set) {
> +        src =3D b;
> +        dst =3D a;
> +
> +        dst[1] =3D be64_to_cpu(src[0]);
> +        dst[0] =3D be64_to_cpu(src[1]);
> +    } else {
> +        src =3D a;
> +        dst =3D b;
> +
> +        dst[1] =3D cpu_to_be64(src[0]);
> +        dst[0] =3D cpu_to_be64(src[1]);
> +    }
> +}
> +
> +static void copy_state_4to8(void *a, void *b, bool set)
> +{
> +    if (set) {
> +        *(uint64_t *)a  =3D (uint64_t) be32_to_cpu(*(uint32_t *)b);
> +    } else {
> +        *(uint32_t *)b =3D cpu_to_be32((uint32_t) (*((uint64_t *)a)));
> +    }
> +}
> +
> +static void copy_state_pagetbl(void *a, void *b, bool set)
> +{
> +    uint64_t *pagetbl;
> +    uint64_t *buf; /* 3 double words */
> +    uint64_t rts;
> +
> +    assert(set);
> +
> +    pagetbl =3D a;
> +    buf =3D b;
> +
> +    *pagetbl =3D be64_to_cpu(buf[0]);
> +    /* as per ISA section 6.7.6.1 */
> +    *pagetbl |=3D PATE0_HR; /* Host Radix bit is 1 */
> +
> +    /* RTS */
> +    rts =3D be64_to_cpu(buf[1]);
> +    assert(rts =3D=3D 52);
> +    rts =3D rts - 31; /* since radix tree size =3D 2^(RTS+31) */
> +    *pagetbl |=3D  ((rts & 0x7) << 5); /* RTS2 is bit 56:58 */
> +    *pagetbl |=3D  (((rts >> 3) & 0x3) << 61); /* RTS1 is bit 1:2 */
> +
> +    /* RPDS {Size =3D 2^(RPDS+3) , RPDS >=3D5} */
> +    *pagetbl |=3D 63 - clz64(be64_to_cpu(buf[2])) - 3;
> +}
> +
> +static void copy_state_proctbl(void *a, void *b, bool set)
> +{
> +    uint64_t *proctbl;
> +    uint64_t *buf; /* 2 double words */
> +
> +    assert(set);
> +
> +    proctbl =3D a;
> +    buf =3D b;
> +    /* PRTB: Process Table Base */
> +    *proctbl =3D be64_to_cpu(buf[0]);
> +    /* PRTS: Process Table Size =3D 2^(12+PRTS) */
> +    if (be64_to_cpu(buf[1]) =3D=3D (1ULL << 12)) {
> +            *proctbl |=3D 0;
> +    } else if (be64_to_cpu(buf[1]) =3D=3D (1ULL << 24)) {
> +            *proctbl |=3D 12;
> +    } else {
> +        g_assert_not_reached();
> +    }
> +}
> +
> +static void copy_state_runbuf(void *a, void *b, bool set)
> +{
> +    uint64_t *buf; /* 2 double words */
> +    struct SpaprMachineStateNestedGuestVcpuRunBuf *runbuf;
> +
> +    assert(set);
> +
> +    runbuf =3D a;
> +    buf =3D b;
> +
> +    runbuf->addr =3D be64_to_cpu(buf[0]);
> +    assert(runbuf->addr);
> +
> +    /* per spec */
> +    assert(be64_to_cpu(buf[1]) <=3D 16384);
> +
> +    /*
> +     * This will also hit in the input buffer but should be fine for
> +     * now. If not we can split this function.
> +     */
> +    assert(be64_to_cpu(buf[1]) >=3D VCPU_OUT_BUF_MIN_SZ);
> +
> +    runbuf->size =3D be64_to_cpu(buf[1]);
> +}
> +
> +/* tell the L1 how big we want the output vcpu run buffer */
> +static void out_buf_min_size(void *a, void *b, bool set)
> +{
> +    uint64_t *buf; /* 1 double word */
> +
> +    assert(!set);
> +
> +    buf =3D b;
> +
> +    buf[0] =3D cpu_to_be64(VCPU_OUT_BUF_MIN_SZ);
> +}
> +
> +static void copy_logical_pvr(void *a, void *b, bool set)
> +{
> +    SpaprMachineStateNestedGuest *guest;
> +    uint32_t *buf; /* 1 word */
> +    uint32_t *pvr_logical_ptr;
> +    uint32_t pvr_logical;
> +    target_ulong pcr =3D 0;
> +
> +    pvr_logical_ptr =3D a;
> +    buf =3D b;
> +
> +    if (!set) {
> +        buf[0] =3D cpu_to_be32(*pvr_logical_ptr);
> +        return;
> +    }
> +
> +    pvr_logical =3D be32_to_cpu(buf[0]);
> +
> +    *pvr_logical_ptr =3D pvr_logical;
> +
> +    if (*pvr_logical_ptr) {
> +        switch (*pvr_logical_ptr) {
> +            case CPU_POWERPC_LOGICAL_3_10:
> +                pcr =3D PCR_COMPAT_3_10 | PCR_COMPAT_3_00;
> +                break;
> +            case CPU_POWERPC_LOGICAL_3_00:
> +                pcr =3D PCR_COMPAT_3_00;
> +                break;
> +            default:
> +                qemu_log_mask(LOG_GUEST_ERROR,
> +                    "Could not set PCR for LPVR=3D0x%08x\n", *pvr_logica=
l_ptr);
> +                return;
> +        }
> +    }
> +
> +    guest =3D container_of(pvr_logical_ptr,
> +                         struct SpaprMachineStateNestedGuest,
> +                         pvr_logical);
> +    for (int i =3D 0; i < guest->nr_vcpus; i++) {
> +        guest->vcpus[i].state.pcr =3D ~pcr | HVMASK_PCR;
> +    }
> +}
> +
> +static void copy_tb_offset(void *a, void *b, bool set)
> +{
> +    SpaprMachineStateNestedGuest *guest;
> +    uint64_t *buf; /* 1 double word */
> +    uint64_t *tb_offset_ptr;
> +    uint64_t tb_offset;
> +
> +    tb_offset_ptr =3D a;
> +    buf =3D b;
> +
> +    if (!set) {
> +        buf[0] =3D cpu_to_be64(*tb_offset_ptr);
> +        return;
> +    }
> +
> +    tb_offset =3D be64_to_cpu(buf[0]);
> +    /* need to copy this to the individual tb_offset for each vcpu */
> +    guest =3D container_of(tb_offset_ptr,
> +                         struct SpaprMachineStateNestedGuest,
> +                         tb_offset);
> +    for (int i =3D 0; i < guest->nr_vcpus; i++) {
> +        guest->vcpus[i].tb_offset =3D tb_offset;
> +    }
> +}
> +
> +static void copy_state_hdecr(void *a, void *b, bool set)
> +{
> +    uint64_t *buf; /* 1 double word */
> +    uint64_t *hdecr_expiry_tb;
> +
> +    hdecr_expiry_tb =3D a;
> +    buf =3D b;
> +
> +    if (!set) {
> +        buf[0] =3D cpu_to_be64(*hdecr_expiry_tb);
> +        return;
> +    }
> +
> +    *hdecr_expiry_tb =3D be64_to_cpu(buf[0]);
> +}
> +
> +struct guest_state_element_type guest_state_element_types[] =3D {
> +    GUEST_STATE_ELEMENT_NOP(GSB_HV_VCPU_IGNORED_ID, 0),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_GPR0,  gpr[0]),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_GPR1,  gpr[1]),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_GPR2,  gpr[2]),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_GPR3,  gpr[3]),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_GPR4,  gpr[4]),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_GPR5,  gpr[5]),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_GPR6,  gpr[6]),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_GPR7,  gpr[7]),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_GPR8,  gpr[8]),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_GPR9,  gpr[9]),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_GPR10, gpr[10]),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_GPR11, gpr[11]),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_GPR12, gpr[12]),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_GPR13, gpr[13]),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_GPR14, gpr[14]),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_GPR15, gpr[15]),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_GPR16, gpr[16]),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_GPR17, gpr[17]),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_GPR18, gpr[18]),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_GPR19, gpr[19]),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_GPR20, gpr[20]),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_GPR21, gpr[21]),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_GPR22, gpr[22]),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_GPR23, gpr[23]),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_GPR24, gpr[24]),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_GPR25, gpr[25]),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_GPR26, gpr[26]),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_GPR27, gpr[27]),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_GPR28, gpr[28]),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_GPR29, gpr[29]),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_GPR30, gpr[30]),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_GPR31, gpr[31]),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_NIA, nip),
> +    GSE_ENV_DWM(GSB_VCPU_SPR_MSR, msr, HVMASK_MSR),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_CTR, ctr),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_LR, lr),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_XER, xer),
> +    GUEST_STATE_ELEMENT_ENV_WW(GSB_VCPU_SPR_CR, cr),
> +    GUEST_STATE_ELEMENT_NOP_DW(GSB_VCPU_SPR_MMCR3),
> +    GUEST_STATE_ELEMENT_NOP_DW(GSB_VCPU_SPR_SIER2),
> +    GUEST_STATE_ELEMENT_NOP_DW(GSB_VCPU_SPR_SIER3),
> +    GUEST_STATE_ELEMENT_NOP_W(GSB_VCPU_SPR_WORT),
> +    GSE_ENV_DWM(GSB_VCPU_SPR_LPCR, lpcr, HVMASK_LPCR),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_AMOR, amor),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_HFSCR, hfscr),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_DAWR0, dawr0),
> +    GUEST_STATE_ELEMENT_ENV_W(GSB_VCPU_SPR_DAWRX0, dawrx0),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_CIABR, ciabr),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_PURR,  purr),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_SPURR, spurr),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_IC,    ic),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_VTB,   vtb),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_HDAR,  hdar),
> +    GUEST_STATE_ELEMENT_ENV_W(GSB_VCPU_SPR_HDSISR, hdsisr),
> +    GUEST_STATE_ELEMENT_ENV_W(GSB_VCPU_SPR_HEIR,   heir),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_ASDR,  asdr),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_SRR0,  srr0),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_SRR1,  srr1),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_SPRG0, sprg0),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_SPRG1, sprg1),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_SPRG2, sprg2),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_SPRG3, sprg3),
> +    GUEST_STATE_ELEMENT_ENV_W(GSB_VCPU_SPR_PIDR,   pidr),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_CFAR,  cfar),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_PPR,   ppr),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_DAWR1, dawr1),
> +    GUEST_STATE_ELEMENT_ENV_W(GSB_VCPU_SPR_DAWRX1, dawrx1),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_DEXCR, dexcr),
> +    GSE_ENV_DWM(GSB_VCPU_SPR_HDEXCR, hdexcr, HVMASK_HDEXCR),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_HASHKEYR, hashkeyr),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_HASHPKEYR, hashpkeyr),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR0, vsr[0]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR1, vsr[1]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR2, vsr[2]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR3, vsr[3]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR4, vsr[4]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR5, vsr[5]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR6, vsr[6]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR7, vsr[7]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR8, vsr[8]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR9, vsr[9]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR10, vsr[10]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR11, vsr[11]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR12, vsr[12]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR13, vsr[13]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR14, vsr[14]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR15, vsr[15]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR16, vsr[16]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR17, vsr[17]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR18, vsr[18]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR19, vsr[19]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR20, vsr[20]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR21, vsr[21]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR22, vsr[22]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR23, vsr[23]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR24, vsr[24]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR25, vsr[25]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR26, vsr[26]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR27, vsr[27]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR28, vsr[28]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR29, vsr[29]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR30, vsr[30]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR31, vsr[31]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR32, vsr[32]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR33, vsr[33]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR34, vsr[34]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR35, vsr[35]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR36, vsr[36]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR37, vsr[37]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR38, vsr[38]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR39, vsr[39]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR40, vsr[40]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR41, vsr[41]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR42, vsr[42]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR43, vsr[43]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR44, vsr[44]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR45, vsr[45]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR46, vsr[46]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR47, vsr[47]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR48, vsr[48]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR49, vsr[49]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR50, vsr[50]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR51, vsr[51]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR52, vsr[52]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR53, vsr[53]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR54, vsr[54]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR55, vsr[55]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR56, vsr[56]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR57, vsr[57]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR58, vsr[58]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR59, vsr[59]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR60, vsr[60]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR61, vsr[61]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR62, vsr[62]),
> +    GUEST_STATE_ELEMENT_ENV_QW(GSB_VCPU_SPR_VSR63, vsr[63]),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_EBBHR, ebbhr),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_TAR,   tar),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_EBBRR, ebbrr),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_BESCR, bescr),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_IAMR,  iamr),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_AMR,   amr),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_UAMOR, uamor),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_DSCR,  dscr),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_FSCR,  fscr),
> +    GUEST_STATE_ELEMENT_ENV_W(GSB_VCPU_SPR_PSPB,   pspb),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_CTRL,  ctrl),
> +    GUEST_STATE_ELEMENT_ENV_W(GSB_VCPU_SPR_VRSAVE, vrsave),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_DAR,   dar),
> +    GUEST_STATE_ELEMENT_ENV_W(GSB_VCPU_SPR_DSISR,  dsisr),
> +    GUEST_STATE_ELEMENT_ENV_W(GSB_VCPU_SPR_PMC1,   pmc1),
> +    GUEST_STATE_ELEMENT_ENV_W(GSB_VCPU_SPR_PMC2,   pmc2),
> +    GUEST_STATE_ELEMENT_ENV_W(GSB_VCPU_SPR_PMC3,   pmc3),
> +    GUEST_STATE_ELEMENT_ENV_W(GSB_VCPU_SPR_PMC4,   pmc4),
> +    GUEST_STATE_ELEMENT_ENV_W(GSB_VCPU_SPR_PMC5,   pmc5),
> +    GUEST_STATE_ELEMENT_ENV_W(GSB_VCPU_SPR_PMC6,   pmc6),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_MMCR0, mmcr0),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_MMCR1, mmcr1),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_MMCR2, mmcr2),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_MMCRA, mmcra),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_SDAR , sdar),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_SIAR , siar),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_SIER , sier),
> +    GUEST_STATE_ELEMENT_ENV_WW(GSB_VCPU_SPR_VSCR,  vscr),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_SPR_FPSCR, fpscr),
> +    GUEST_STATE_ELEMENT_ENV_DW(GSB_VCPU_DEC_EXPIRE_TB, dec_expiry_tb),
> +    GSBE_NESTED(GSB_PART_SCOPED_PAGETBL, 0x18, parttbl[0],  copy_state_p=
agetbl),
> +    GSBE_NESTED(GSB_PROCESS_TBL,         0x10, parttbl[1],  copy_state_p=
roctbl),
> +    GSBE_NESTED(GSB_VCPU_LPVR,           0x4,  pvr_logical, copy_logical=
_pvr),
> +    GSBE_NESTED_MSK(GSB_TB_OFFSET, 0x8, tb_offset, copy_tb_offset,
> +                    HVMASK_TB_OFFSET),
> +    GSBE_NESTED_VCPU(GSB_VCPU_IN_BUFFER, 0x10, runbufin,    copy_state_r=
unbuf),
> +    GSBE_NESTED_VCPU(GSB_VCPU_OUT_BUFFER, 0x10, runbufout,   copy_state_=
runbuf),
> +    GSBE_NESTED_VCPU(GSB_VCPU_OUT_BUF_MIN_SZ, 0x8, runbufout, out_buf_mi=
n_size),
> +    GSBE_NESTED_VCPU(GSB_VCPU_HDEC_EXPIRY_TB, 0x8, hdecr_expiry_tb,
> +                     copy_state_hdecr)
> +};
> +
> +void spapr_nested_gsb_init(void)
> +{
> +    struct guest_state_element_type *type;
> +
> +    /* Init the guest state elements lookup table, flags for now */
> +    for (int i =3D 0; i < ARRAY_SIZE(guest_state_element_types); i++) {
> +        type =3D &guest_state_element_types[i];
> +
> +        assert(type->id <=3D GSB_LAST);
> +        if (type->id >=3D GSB_VCPU_SPR_HDAR)
> +            /* 0xf000 - 0xf005 Thread + RO */
> +            type->flags =3D GUEST_STATE_ELEMENT_TYPE_FLAG_READ_ONLY;
> +        else if (type->id >=3D GSB_VCPU_IN_BUFFER)
> +            /* 0x0c00 - 0xf000 Thread + RW */
> +            type->flags =3D 0;
> +        else if (type->id >=3D GSB_VCPU_LPVR)
> +            /* 0x0003 - 0x0bff Guest + RW */
> +            type->flags =3D GUEST_STATE_ELEMENT_TYPE_FLAG_GUEST_WIDE;
> +        else if (type->id >=3D GSB_HV_VCPU_STATE_SIZE)
> +            /* 0x0001 - 0x0002 Guest + RO */
> +            type->flags =3D GUEST_STATE_ELEMENT_TYPE_FLAG_READ_ONLY |
> +                          GUEST_STATE_ELEMENT_TYPE_FLAG_GUEST_WIDE;
> +    }
> +}
> +
>  static target_ulong h_guest_get_capabilities(PowerPCCPU *cpu,
>                                               SpaprMachineState *spapr,
>                                               target_ulong opcode,
> @@ -850,4 +1327,9 @@ void spapr_unregister_nested_papr(void)
>      /* DO NOTHING */
>  }
> =20
> +void spapr_nested_gsb_init(void)
> +{
> +    /* DO NOTHING */
> +}
> +
>  #endif


