---
outline: 2
---

# Esctrita e Retorno <Badge type="info" text="MODULE_WRITE_BACK.vhd"/>

![Diagrama de portas do módulo escrita e retorno](/images/referencia/componentes/module_write_back.drawio.svg)

[Ver código fonte](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/src/MODULE_WRITE_BACK.vhd).

## Interface genérica

::: danger TO DO

Work in progress.

:::

## Interface de portas

::: danger TO DO

Work in progress.

:::

## Diagrama RTL

<img src="/images/referencia/componentes/module_write_back_netlist.svg" alt="Diagrama de RTL da Escrita e Retorno" style="width: 100%; background-color: white;">

## Casos de teste

`test_MODULE_WRITE_BACK.py`.
[Ver código fonte](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/test/test_MODULE_WRITE_BACK.py).

::: danger TO DO

Work in progress.

:::
