
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117420                       # Number of seconds simulated
sim_ticks                                117420087337                       # Number of ticks simulated
final_tick                               1168766067329                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 100108                       # Simulator instruction rate (inst/s)
host_op_rate                                   126251                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5362597                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890148                       # Number of bytes of host memory used
host_seconds                                 21896.12                       # Real time elapsed on the host
sim_insts                                  2191981178                       # Number of instructions simulated
sim_ops                                    2764402709                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       754688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1566976                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2325248                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1456768                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1456768                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5896                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12242                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 18166                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11381                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11381                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16352                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6427248                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14171                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     13345042                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                19802813                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16352                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14171                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              30523                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12406463                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12406463                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12406463                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16352                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6427248                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14171                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     13345042                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               32209276                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140960490                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23684755                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19404482                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2009669                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9628078                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9356000                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2424431                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92179                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    105090012                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             127124871                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23684755                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11780431                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27544568                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6022624                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3821618                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12295663                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1571215                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140451858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.107715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.532650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       112907290     80.39%     80.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2222935      1.58%     81.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3773266      2.69%     84.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2194464      1.56%     86.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1717523      1.22%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1518326      1.08%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          928321      0.66%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2321688      1.65%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12868045      9.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140451858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.168024                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.901848                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       104426708                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4995049                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26963505                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        71137                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3995451                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3882444                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     153263082                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1197                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3995451                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       104954059                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         598775                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3495692                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26490141                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       917733                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152221021                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         93279                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       529720                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    214900985                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    708177578                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    708177578                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        42910610                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34228                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17141                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2671994                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14157784                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7225636                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        70047                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1647948                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         147224570                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34229                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        138169843                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        88689                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21975886                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48809851                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140451858                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.983752                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.546079                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84075535     59.86%     59.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21636616     15.41%     75.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11649097      8.29%     83.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8659852      6.17%     89.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8442673      6.01%     95.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3119913      2.22%     97.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2371172      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       317812      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       179188      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140451858                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         122918     28.00%     28.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        164399     37.45%     65.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151654     34.55%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116620509     84.40%     84.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1870803      1.35%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12460728      9.02%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7200716      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     138169843                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.980203                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             438971                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003177                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    417319198                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    169234919                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135217505                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138608814                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       282630                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2981977                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       118613                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3995451                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         401399                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53408                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    147258799                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       762961                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14157784                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7225636                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17141                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         43137                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          234                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1154601                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1070395                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2224996                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136017101                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12147781                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2152736                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19348303                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19248483                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7200522                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.964931                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135217576                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135217505                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79952050                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221493758                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.959258                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360968                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23994926                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2026601                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136456407                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.903323                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.712722                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     86602510     63.47%     63.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24030901     17.61%     81.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9393932      6.88%     87.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4941874      3.62%     91.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4207788      3.08%     94.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2022734      1.48%     96.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       951739      0.70%     96.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1474923      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2830006      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136456407                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2830006                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280885479                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          298515303                       # The number of ROB writes
system.switch_cpus0.timesIdled                  23597                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 508632                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.409605                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.409605                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.709419                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.709419                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611642120                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188794077                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      143055622                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140960490                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21674846                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17869159                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1926357                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8710239                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8297924                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2269201                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85070                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    105375441                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             119106855                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21674846                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10567125                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24877898                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5730234                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3668719                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12225646                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1594324                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    137693677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.061774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.482479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       112815779     81.93%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1294522      0.94%     82.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1835078      1.33%     84.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2396463      1.74%     85.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2689311      1.95%     87.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2005455      1.46%     89.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1153912      0.84%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1687692      1.23%     91.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11815465      8.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    137693677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.153765                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.844966                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       104206749                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5226969                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24431757                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        56820                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3771381                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3461059                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          242                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     143670447                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1311                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3771381                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       104933405                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1049938                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2875659                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23764675                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1298612                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     142719100                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1161                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        261370                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       536961                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          874                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    199024939                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    666762818                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    666762818                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162427068                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        36597864                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37650                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21793                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3924418                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13547099                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7047329                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       116378                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1537123                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         138735027                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37614                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        129718088                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26091                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20134907                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47667821                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5898                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    137693677                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.942077                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.504099                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82820875     60.15%     60.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22090416     16.04%     76.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12232972      8.88%     85.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7905189      5.74%     90.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7255269      5.27%     96.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2892568      2.10%     98.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1753694      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       501471      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       241223      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    137693677                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          62160     22.69%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         91363     33.35%     56.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       120389     43.95%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    108900690     83.95%     83.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1984751      1.53%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15856      0.01%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11825002      9.12%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6991789      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     129718088                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.920244                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             273912                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002112                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    397429856                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    158907875                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    127258167                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     129992000                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       318138                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2828052                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          103                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          327                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       176438                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           93                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3771381                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         797450                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       107180                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    138772641                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1324300                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13547099                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7047329                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21756                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         81435                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          327                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1127929                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1094888                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2222817                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    127980947                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11664263                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1737141                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18654488                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17928335                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6990225                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.907921                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             127258433                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            127258167                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         74547563                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        202523652                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.902793                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368093                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95126998                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    116914703                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21865352                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31716                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1958024                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    133922296                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.873004                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.681190                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86533969     64.62%     64.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22785354     17.01%     81.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8946365      6.68%     88.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4605601      3.44%     91.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4016471      3.00%     94.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1930072      1.44%     96.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1672500      1.25%     97.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       787140      0.59%     98.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2644824      1.97%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    133922296                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95126998                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     116914703                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17589935                       # Number of memory references committed
system.switch_cpus1.commit.loads             10719045                       # Number of loads committed
system.switch_cpus1.commit.membars              15858                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16767754                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        105383258                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2385532                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2644824                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           270057527                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          281331538                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44841                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3266813                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95126998                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            116914703                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95126998                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.481814                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.481814                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.674849                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.674849                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       576682536                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      176560624                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      134617060                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31716                       # number of misc regfile writes
system.l20.replacements                          5911                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          268934                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10007                       # Sample count of references to valid blocks.
system.l20.avg_refs                         26.874588                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks                 112                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     6.300044                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2184.579856                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1793.120100                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.027344                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001538                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.533345                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.437773                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        27087                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  27087                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8827                       # number of Writeback hits
system.l20.Writeback_hits::total                 8827                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        27087                       # number of demand (read+write) hits
system.l20.demand_hits::total                   27087                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        27087                       # number of overall hits
system.l20.overall_hits::total                  27087                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         5896                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 5911                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         5896                       # number of demand (read+write) misses
system.l20.demand_misses::total                  5911                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         5896                       # number of overall misses
system.l20.overall_misses::total                 5911                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2870472                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1371731762                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1374602234                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2870472                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1371731762                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1374602234                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2870472                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1371731762                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1374602234                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        32983                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              32998                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8827                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8827                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        32983                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               32998                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        32983                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              32998                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.178759                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.179132                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.178759                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.179132                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.178759                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.179132                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 191364.800000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 232654.640773                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 232549.861952                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 191364.800000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 232654.640773                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 232549.861952                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 191364.800000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 232654.640773                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 232549.861952                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3547                       # number of writebacks
system.l20.writebacks::total                     3547                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         5896                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            5911                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         5896                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             5911                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         5896                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            5911                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1971284                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1018093137                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1020064421                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1971284                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1018093137                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1020064421                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1971284                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1018093137                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1020064421                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.178759                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.179132                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.178759                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.179132                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.178759                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.179132                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 131418.933333                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 172675.226764                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 172570.533074                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 131418.933333                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 172675.226764                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 172570.533074                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 131418.933333                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 172675.226764                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 172570.533074                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12257                       # number of replacements
system.l21.tagsinuse                      4095.972704                       # Cycle average of tags in use
system.l21.total_refs                          387512                       # Total number of references to valid blocks.
system.l21.sampled_refs                         16353                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.696692                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           88.282892                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     3.315717                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2743.850852                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1260.523243                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.021553                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000810                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.669885                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.307745                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999993                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        37907                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  37907                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           22394                       # number of Writeback hits
system.l21.Writeback_hits::total                22394                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        37907                       # number of demand (read+write) hits
system.l21.demand_hits::total                   37907                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        37907                       # number of overall hits
system.l21.overall_hits::total                  37907                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        12235                       # number of ReadReq misses
system.l21.ReadReq_misses::total                12248                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            7                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  7                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        12242                       # number of demand (read+write) misses
system.l21.demand_misses::total                 12255                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        12242                       # number of overall misses
system.l21.overall_misses::total                12255                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3482311                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3331035399                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3334517710                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1527944                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1527944                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3482311                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3332563343                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3336045654                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3482311                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3332563343                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3336045654                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        50142                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              50155                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        22394                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            22394                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            7                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                7                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        50149                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               50162                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        50149                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              50162                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.244007                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.244203                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.244113                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.244308                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.244113                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.244308                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 267870.076923                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 272254.630078                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 272249.976323                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 218277.714286                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 218277.714286                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 267870.076923                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 272223.765970                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 272219.147613                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 267870.076923                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 272223.765970                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 272219.147613                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                7834                       # number of writebacks
system.l21.writebacks::total                     7834                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        12235                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           12248                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            7                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             7                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        12242                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            12255                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        12242                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           12255                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2700843                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2595831008                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2598531851                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      1107016                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      1107016                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2700843                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2596938024                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2599638867                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2700843                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2596938024                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2599638867                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.244007                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.244203                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.244113                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.244308                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.244113                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.244308                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 207757.153846                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 212164.365182                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 212159.687378                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 158145.142857                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 158145.142857                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 207757.153846                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 212133.476883                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 212128.834517                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 207757.153846                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 212133.476883                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 212128.834517                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               460.997296                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012303300                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2195885.683297                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.997296                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024034                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12295648                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12295648                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12295648                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12295648                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12295648                       # number of overall hits
system.cpu0.icache.overall_hits::total       12295648                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3152472                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3152472                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3152472                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3152472                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3152472                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3152472                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12295663                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12295663                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12295663                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12295663                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12295663                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12295663                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 210164.800000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 210164.800000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 210164.800000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 210164.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 210164.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 210164.800000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2994972                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2994972                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2994972                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2994972                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2994972                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2994972                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 199664.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 199664.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 199664.800000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 199664.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 199664.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 199664.800000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32983                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162340750                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33239                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4884.044345                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.416066                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.583934                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903969                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096031                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9060144                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9060144                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17117                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17117                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16132993                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16132993                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16132993                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16132993                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84414                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84414                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84414                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84414                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84414                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84414                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8594750992                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8594750992                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8594750992                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8594750992                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8594750992                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8594750992                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9144558                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9144558                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16217407                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16217407                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16217407                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16217407                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009231                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009231                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005205                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005205                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005205                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005205                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 101816.653541                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 101816.653541                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 101816.653541                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 101816.653541                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 101816.653541                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 101816.653541                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8827                       # number of writebacks
system.cpu0.dcache.writebacks::total             8827                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51431                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51431                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51431                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51431                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51431                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51431                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32983                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32983                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32983                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32983                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32983                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32983                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3186853124                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3186853124                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3186853124                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3186853124                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3186853124                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3186853124                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003607                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003607                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 96621.081284                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 96621.081284                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 96621.081284                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 96621.081284                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 96621.081284                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 96621.081284                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996099                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009087424                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2034450.451613                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996099                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12225629                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12225629                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12225629                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12225629                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12225629                       # number of overall hits
system.cpu1.icache.overall_hits::total       12225629                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4696334                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4696334                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4696334                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4696334                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4696334                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4696334                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12225646                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12225646                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12225646                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12225646                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12225646                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12225646                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 276254.941176                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 276254.941176                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 276254.941176                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 276254.941176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 276254.941176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 276254.941176                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3590211                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3590211                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3590211                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3590211                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3590211                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3590211                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 276170.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 276170.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 276170.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 276170.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 276170.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 276170.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50149                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171040014                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50405                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3393.314433                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.274117                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.725883                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911227                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088773                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8684439                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8684439                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6835176                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6835176                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16733                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16733                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15858                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15858                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15519615                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15519615                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15519615                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15519615                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       144318                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       144318                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3016                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3016                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       147334                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        147334                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       147334                       # number of overall misses
system.cpu1.dcache.overall_misses::total       147334                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20380721230                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20380721230                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    657882779                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    657882779                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  21038604009                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  21038604009                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  21038604009                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  21038604009                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8828757                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8828757                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6838192                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6838192                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15858                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15858                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15666949                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15666949                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15666949                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15666949                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016346                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016346                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000441                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000441                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009404                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009404                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009404                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009404                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 141220.923447                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 141220.923447                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 218130.894894                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 218130.894894                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 142795.308680                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 142795.308680                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 142795.308680                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 142795.308680                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1358381                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 169797.625000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22394                       # number of writebacks
system.cpu1.dcache.writebacks::total            22394                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        94176                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        94176                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3009                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3009                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        97185                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        97185                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        97185                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        97185                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50142                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50142                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            7                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50149                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50149                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50149                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50149                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5916677946                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5916677946                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1586044                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1586044                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5918263990                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5918263990                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5918263990                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5918263990                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005679                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005679                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003201                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003201                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003201                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003201                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 117998.443341                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 117998.443341                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 226577.714286                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 226577.714286                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 118013.599274                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 118013.599274                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 118013.599274                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 118013.599274                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
