// Seed: 2075891789
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input wor id_2,
    output supply0 id_3,
    input wor id_4,
    output wire id_5,
    input supply0 id_6,
    output wor id_7,
    output supply1 id_8
);
  wire id_10, id_11, id_12, id_13;
endmodule
module module_1 (
    output wand id_0,
    output wand id_1,
    input wire id_2,
    input wor id_3,
    input supply1 id_4
    , id_18,
    output tri0 id_5,
    input tri id_6,
    input wand id_7,
    output wand id_8,
    input tri0 id_9,
    input wire void id_10,
    input wor id_11,
    input wand id_12,
    output tri id_13,
    output uwire id_14,
    output wor id_15,
    input tri0 id_16
);
  wire  id_19 = !id_4;
  uwire id_20 = (1);
  id_21(
      1 && 1, 1, id_4, 1, 1
  );
  wire id_22;
  assign id_0 = 1;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_2,
      id_8,
      id_9,
      id_0,
      id_4,
      id_14,
      id_8
  );
  assign modCall_1.type_4 = 0;
  wire id_23, id_24;
  wire id_25;
endmodule
