INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/spike/Desktop/CMPE 140/Lab7/project_1/project_1.srcs/sources_1/imports/spike/Desktop/CMPE 140/Lab1/Vivado Files/Assignment_1.srcs/sources_1/new/CMP_ERROR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/spike/Desktop/CMPE 140/Lab7/project_1/project_1.srcs/sources_1/imports/spike/Desktop/CMPE 140/Lab1/Vivado Files/Assignment_1.srcs/sources_1/new/CMP_GT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMP1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/spike/Desktop/CMPE 140/Lab7/project_1/project_1.srcs/sources_1/imports/spike/Desktop/CMPE 140/Lab1/Vivado Files/Assignment_1.srcs/sources_1/new/CNT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/spike/Desktop/CMPE 140/New folder/Assignment6/Assignment6.srcs/sources_1/new/HILO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hiloregister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/spike/Desktop/CMPE 140/Lab7/project_1/project_1.srcs/sources_1/imports/spike/Desktop/CMPE 140/Lab1/Vivado Files/Assignment_1.srcs/sources_1/new/MUL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/spike/Desktop/CMPE 140/Lab7/project_1/project_1.srcs/sources_1/imports/spike/Desktop/CMPE 140/Lab1/Vivado Files/Assignment_1.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/spike/Desktop/CMPE 140/New folder/Assignment6/Assignment6.srcs/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/spike/Desktop/CMPE 140/New folder/Assignment6/Assignment6.srcs/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/spike/Desktop/CMPE 140/New folder/Assignment6/Assignment6.srcs/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/spike/Desktop/CMPE 140/New folder/Assignment6/Assignment6.srcs/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/spike/Desktop/CMPE 140/New folder/Assignment6/Assignment6.srcs/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/spike/Desktop/CMPE 140/New folder/Assignment6/Assignment6.srcs/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/spike/Desktop/CMPE 140/New folder/Assignment6/Assignment6.srcs/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/spike/Desktop/CMPE 140/New folder/Assignment6/Assignment6.srcs/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/spike/Desktop/CMPE 140/New folder/Assignment6/Assignment6.srcs/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/spike/Desktop/CMPE 140/New folder/Assignment6/Assignment6.srcs/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/spike/Desktop/CMPE 140/New folder/Assignment6/Assignment6.srcs/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/mips/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/spike/Desktop/CMPE 140/New folder/Assignment6/Assignment6.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/spike/Desktop/CMPE 140/New folder/Assignment6/Assignment6.srcs/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/spike/Desktop/CMPE 140/New folder/Assignment6/Assignment6.srcs/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/spike/Desktop/CMPE 140/New folder/Assignment6/Assignment6.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/spike/Desktop/CMPE 140/New folder/Assignment6/Assignment6.srcs/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/spike/Desktop/CMPE 140/New folder/Assignment6/Assignment6.srcs/sim_1/imports/testbench/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
