$comment
	File created using the following command:
		vcd file instructionlatch.msim.vcd -direction
$end
$date
	Fri Nov 15 16:09:27 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module instructionlatch_toplevel_vlg_vec_tst $end
$var reg 1 ! i_capturebyte $end
$var wire 1 " o_instructionlatch_Q0 [7] $end
$var wire 1 # o_instructionlatch_Q0 [6] $end
$var wire 1 $ o_instructionlatch_Q0 [5] $end
$var wire 1 % o_instructionlatch_Q0 [4] $end
$var wire 1 & o_instructionlatch_Q0 [3] $end
$var wire 1 ' o_instructionlatch_Q0 [2] $end
$var wire 1 ( o_instructionlatch_Q0 [1] $end
$var wire 1 ) o_instructionlatch_Q0 [0] $end
$var wire 1 * o_instructionlatch_Q1 [7] $end
$var wire 1 + o_instructionlatch_Q1 [6] $end
$var wire 1 , o_instructionlatch_Q1 [5] $end
$var wire 1 - o_instructionlatch_Q1 [4] $end
$var wire 1 . o_instructionlatch_Q1 [3] $end
$var wire 1 / o_instructionlatch_Q1 [2] $end
$var wire 1 0 o_instructionlatch_Q1 [1] $end
$var wire 1 1 o_instructionlatch_Q1 [0] $end

$scope module i1 $end
$var wire 1 2 gnd $end
$var wire 1 3 vcc $end
$var wire 1 4 unknown $end
$var tri1 1 5 devclrn $end
$var tri1 1 6 devpor $end
$var tri1 1 7 devoe $end
$var wire 1 8 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 9 i_capturebyte~input_o $end
$var wire 1 : i_capturebyte~inputCLKENA0_outclk $end
$var wire 1 ; counter[0]~0_combout $end
$var wire 1 < Add0~1_sumout $end
$var wire 1 = Add0~2 $end
$var wire 1 > Add0~5_sumout $end
$var wire 1 ? Add0~6 $end
$var wire 1 @ Add0~9_sumout $end
$var wire 1 A Add0~10 $end
$var wire 1 B Add0~13_sumout $end
$var wire 1 C Add0~14 $end
$var wire 1 D Add0~17_sumout $end
$var wire 1 E Add0~18 $end
$var wire 1 F Add0~21_sumout $end
$var wire 1 G Add0~22 $end
$var wire 1 H Add0~25_sumout $end
$var wire 1 I counter [7] $end
$var wire 1 J counter [6] $end
$var wire 1 K counter [5] $end
$var wire 1 L counter [4] $end
$var wire 1 M counter [3] $end
$var wire 1 N counter [2] $end
$var wire 1 O counter [1] $end
$var wire 1 P counter [0] $end
$var wire 1 Q instructionlatch|o_Q [7] $end
$var wire 1 R instructionlatch|o_Q [6] $end
$var wire 1 S instructionlatch|o_Q [5] $end
$var wire 1 T instructionlatch|o_Q [4] $end
$var wire 1 U instructionlatch|o_Q [3] $end
$var wire 1 V instructionlatch|o_Q [2] $end
$var wire 1 W instructionlatch|o_Q [1] $end
$var wire 1 X instructionlatch|o_Q [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0)
0(
0'
0&
0%
0$
0#
0"
01
00
0/
0.
0-
0,
0+
0*
02
13
x4
15
16
17
08
09
0:
1;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0P
0O
0N
0M
0L
0K
0J
0I
0X
0W
0V
0U
0T
0S
0R
0Q
$end
#20000
1!
19
1:
1P
1<
1X
0;
1)
11
#90000
0!
09
0:
#100000
1!
19
1:
1O
0P
0X
1;
1W
1(
10
0)
01
#110000
0!
09
0:
#120000
1!
19
1:
1P
1=
0<
1X
0;
1)
11
1>
#130000
0!
09
0:
#150000
1!
19
1:
1N
0O
0P
0=
1?
0X
1;
0W
1V
0>
1'
1/
0(
00
0)
01
0?
1>
1@
0@
#190000
0!
09
0:
#1000000
