library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity MUX_2_17Bit is
    Port(   In0_NA, In1_opcode : in STD_LOGIC_VECTOR(16 downto 0);
            S_mc : in STD_LOGIC;
            out_car : out STD_LOGIC_VECTOR(16 downto 0)
        );
end MUX_2_17Bit;

architecture Behavioral of MUX_2_17Bit is

begin
    out_car <= In0_NA after 1ns when S_mc='0' else
               In1_opcode after 1ns when S_mc='1' else
               "0" & x"0000" after 1ns;
end Behavioral;
