#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Dec 15 14:01:08 2018
# Process ID: 6384
# Current directory: C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.runs/synth_1
# Command line: vivado.exe -log seg_assembly.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source seg_assembly.tcl
# Log file: C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.runs/synth_1/seg_assembly.vds
# Journal file: C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source seg_assembly.tcl -notrace
