{"Source Block": ["verilog-ethernet/rtl/gmii_phy_if.v@68:135@HdlStmIf", "wire phy_gmii_rx_clk_io;\nwire phy_gmii_tx_clk_int;\n\ngenerate\n\nif (TARGET_XILINX) begin\n\n    // use Xilinx clocking primitives\n\n    // pass through RX clock to input buffers\n    BUFIO2\n    phy_gmii_rx_clk_bufio (\n        .I(phy_gmii_rx_clk),\n        .DIVCLK(phy_gmii_rx_clk_int),\n        .IOCLK(phy_gmii_rx_clk_io),\n        .SERDESSTROBE()\n    );\n\n    // pass through RX clock to MAC\n    BUFG\n    phy_gmii_rx_clk_bufg (\n        .I(phy_gmii_rx_clk_int),\n        .O(mac_gmii_rx_clk)\n    );\n\n    // pass through clock to MAC\n    assign mac_gmii_tx_clk = clk;\n\n    // pass through clock to PHY\n    assign phy_gmii_tx_clk_int = clk;\n    \n    // invert to center clock edge in valid window\n    ODDR2\n    phy_gmii_tx_clk_oddr (\n        .Q(phy_gmii_tx_clk),\n        .C0(phy_gmii_tx_clk_int),\n        .C1(~phy_gmii_tx_clk_int),\n        .CE(1),\n        .D0(0),\n        .D1(1),\n        .R(0),\n        .S(0)\n    );\n\nend else begin\n\n    // pass through RX clock to input buffers\n    assign phy_gmii_rx_clk_io = phy_gmii_rx_clk;\n\n    // pass through RX clock to MAC\n    assign phy_gmii_rx_clk_int = phy_gmii_rx_clk;\n    assign mac_gmii_rx_clk = phy_gmii_rx_clk_int;\n\n    // pass through clock to MAC\n    assign mac_gmii_tx_clk = clk;\n\n    // pass through clock to PHY\n    assign phy_gmii_tx_clk_int = clk;\n\n    // invert to center clock edge in valid window\n    assign phy_gmii_tx_clk = ~phy_gmii_tx_clk_int;\n\nend\n\nendgenerate\n\n// reset sync\nreg [3:0] tx_rst_reg = 4'hf;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[105, "        .CE(1),\n"], [106, "        .D0(0),\n"], [107, "        .D1(1),\n"], [108, "        .R(0),\n"], [109, "        .S(0)\n"]], "Add": [[109, "        .CE(1'b1),\n"], [109, "        .D0(1'b0),\n"], [109, "        .D1(1'b1),\n"], [109, "        .R(1'b0),\n"], [109, "        .S(1'b0)\n"]]}}