<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - trace.lcov_info_final - /src/bloaty/third_party/capstone/arch/AArch64/AArch64Disassembler.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../../index.html">top level</a> - <a href="index.html">src/bloaty/third_party/capstone/arch/AArch64</a> - AArch64Disassembler.c<span style="font-size: 80%;"> (source / <a href="AArch64Disassembler.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">trace.lcov_info_final</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">18</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2025-07-14 15:12:49</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">3</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : //===- AArch64Disassembler.cpp - Disassembler for AArch64 ISA -------------===//</a>
<a name="2"><span class="lineNum">       2 </span>            : //</a>
<a name="3"><span class="lineNum">       3 </span>            : //                     The LLVM Compiler Infrastructure</a>
<a name="4"><span class="lineNum">       4 </span>            : //</a>
<a name="5"><span class="lineNum">       5 </span>            : // This file is distributed under the University of Illinois Open Source</a>
<a name="6"><span class="lineNum">       6 </span>            : // License. See LICENSE.TXT for details.</a>
<a name="7"><span class="lineNum">       7 </span>            : //</a>
<a name="8"><span class="lineNum">       8 </span>            : //===----------------------------------------------------------------------===//</a>
<a name="9"><span class="lineNum">       9 </span>            : //</a>
<a name="10"><span class="lineNum">      10 </span>            : // This file contains the functions necessary to decode AArch64 instruction</a>
<a name="11"><span class="lineNum">      11 </span>            : // bitpatterns into MCInsts (with the help of TableGenerated information from</a>
<a name="12"><span class="lineNum">      12 </span>            : // the instruction definitions).</a>
<a name="13"><span class="lineNum">      13 </span>            : //</a>
<a name="14"><span class="lineNum">      14 </span>            : //===----------------------------------------------------------------------===//</a>
<a name="15"><span class="lineNum">      15 </span>            : </a>
<a name="16"><span class="lineNum">      16 </span>            : /* Capstone Disassembly Engine */</a>
<a name="17"><span class="lineNum">      17 </span>            : /* By Nguyen Anh Quynh &lt;aquynh@gmail.com&gt;, 2013-2015 */</a>
<a name="18"><span class="lineNum">      18 </span>            : </a>
<a name="19"><span class="lineNum">      19 </span>            : #ifdef CAPSTONE_HAS_ARM64</a>
<a name="20"><span class="lineNum">      20 </span>            : </a>
<a name="21"><span class="lineNum">      21 </span>            : #include &lt;stdio.h&gt;        // DEBUG</a>
<a name="22"><span class="lineNum">      22 </span>            : #include &lt;stdlib.h&gt;</a>
<a name="23"><span class="lineNum">      23 </span>            : </a>
<a name="24"><span class="lineNum">      24 </span>            : #include &quot;../../cs_priv.h&quot;</a>
<a name="25"><span class="lineNum">      25 </span>            : #include &quot;../../utils.h&quot;</a>
<a name="26"><span class="lineNum">      26 </span>            : </a>
<a name="27"><span class="lineNum">      27 </span>            : #include &quot;AArch64Disassembler.h&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            : </a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;../../MCInst.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &quot;../../MCInstrDesc.h&quot;</a>
<a name="31"><span class="lineNum">      31 </span>            : #include &quot;../../MCFixedLenDisassembler.h&quot;</a>
<a name="32"><span class="lineNum">      32 </span>            : #include &quot;../../MCRegisterInfo.h&quot;</a>
<a name="33"><span class="lineNum">      33 </span>            : #include &quot;../../MCDisassembler.h&quot;</a>
<a name="34"><span class="lineNum">      34 </span>            : </a>
<a name="35"><span class="lineNum">      35 </span>            : #include &quot;AArch64BaseInfo.h&quot;</a>
<a name="36"><span class="lineNum">      36 </span>            : #include &quot;AArch64AddressingModes.h&quot;</a>
<a name="37"><span class="lineNum">      37 </span>            : </a>
<a name="38"><span class="lineNum">      38 </span>            : </a>
<a name="39"><span class="lineNum">      39 </span>            : // Forward declare these because the autogenerated code will reference them.</a>
<a name="40"><span class="lineNum">      40 </span>            : // Definitions are further down.</a>
<a name="41"><span class="lineNum">      41 </span>            : static DecodeStatus DecodeFPR128RegisterClass(MCInst *Inst,</a>
<a name="42"><span class="lineNum">      42 </span>            :                 unsigned RegNo, uint64_t Address,</a>
<a name="43"><span class="lineNum">      43 </span>            :                 const void *Decoder);</a>
<a name="44"><span class="lineNum">      44 </span>            : static DecodeStatus DecodeFPR128_loRegisterClass(MCInst *Inst,</a>
<a name="45"><span class="lineNum">      45 </span>            :                 unsigned RegNo,</a>
<a name="46"><span class="lineNum">      46 </span>            :                 uint64_t Address,</a>
<a name="47"><span class="lineNum">      47 </span>            :                 const void *Decoder);</a>
<a name="48"><span class="lineNum">      48 </span>            : static DecodeStatus DecodeFPR64RegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="49"><span class="lineNum">      49 </span>            :                 uint64_t Address,</a>
<a name="50"><span class="lineNum">      50 </span>            :                 const void *Decoder);</a>
<a name="51"><span class="lineNum">      51 </span>            : static DecodeStatus DecodeFPR32RegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="52"><span class="lineNum">      52 </span>            :                 uint64_t Address,</a>
<a name="53"><span class="lineNum">      53 </span>            :                 const void *Decoder);</a>
<a name="54"><span class="lineNum">      54 </span>            : static DecodeStatus DecodeFPR16RegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="55"><span class="lineNum">      55 </span>            :                 uint64_t Address,</a>
<a name="56"><span class="lineNum">      56 </span>            :                 const void *Decoder);</a>
<a name="57"><span class="lineNum">      57 </span>            : static DecodeStatus DecodeFPR8RegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="58"><span class="lineNum">      58 </span>            :                 uint64_t Address,</a>
<a name="59"><span class="lineNum">      59 </span>            :                 const void *Decoder);</a>
<a name="60"><span class="lineNum">      60 </span>            : static DecodeStatus DecodeGPR64RegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="61"><span class="lineNum">      61 </span>            :                 uint64_t Address,</a>
<a name="62"><span class="lineNum">      62 </span>            :                 const void *Decoder);</a>
<a name="63"><span class="lineNum">      63 </span>            : static DecodeStatus DecodeGPR64spRegisterClass(MCInst *Inst,</a>
<a name="64"><span class="lineNum">      64 </span>            :                 unsigned RegNo, uint64_t Address,</a>
<a name="65"><span class="lineNum">      65 </span>            :                 const void *Decoder);</a>
<a name="66"><span class="lineNum">      66 </span>            : static DecodeStatus DecodeGPR32RegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="67"><span class="lineNum">      67 </span>            :                 uint64_t Address,</a>
<a name="68"><span class="lineNum">      68 </span>            :                 const void *Decoder);</a>
<a name="69"><span class="lineNum">      69 </span>            : static DecodeStatus DecodeGPR32spRegisterClass(MCInst *Inst,</a>
<a name="70"><span class="lineNum">      70 </span>            :                 unsigned RegNo, uint64_t Address,</a>
<a name="71"><span class="lineNum">      71 </span>            :                 const void *Decoder);</a>
<a name="72"><span class="lineNum">      72 </span>            : static DecodeStatus DecodeQQRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="73"><span class="lineNum">      73 </span>            :                 uint64_t Address,</a>
<a name="74"><span class="lineNum">      74 </span>            :                 const void *Decoder);</a>
<a name="75"><span class="lineNum">      75 </span>            : static DecodeStatus DecodeQQQRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="76"><span class="lineNum">      76 </span>            :                 uint64_t Address,</a>
<a name="77"><span class="lineNum">      77 </span>            :                 const void *Decoder);</a>
<a name="78"><span class="lineNum">      78 </span>            : static DecodeStatus DecodeQQQQRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="79"><span class="lineNum">      79 </span>            :                 uint64_t Address,</a>
<a name="80"><span class="lineNum">      80 </span>            :                 const void *Decoder);</a>
<a name="81"><span class="lineNum">      81 </span>            : static DecodeStatus DecodeDDRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="82"><span class="lineNum">      82 </span>            :                 uint64_t Address,</a>
<a name="83"><span class="lineNum">      83 </span>            :                 const void *Decoder);</a>
<a name="84"><span class="lineNum">      84 </span>            : static DecodeStatus DecodeDDDRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="85"><span class="lineNum">      85 </span>            :                 uint64_t Address,</a>
<a name="86"><span class="lineNum">      86 </span>            :                 const void *Decoder);</a>
<a name="87"><span class="lineNum">      87 </span>            : static DecodeStatus DecodeDDDDRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="88"><span class="lineNum">      88 </span>            :                 uint64_t Address,</a>
<a name="89"><span class="lineNum">      89 </span>            :                 const void *Decoder);</a>
<a name="90"><span class="lineNum">      90 </span>            : </a>
<a name="91"><span class="lineNum">      91 </span>            : static DecodeStatus DecodeFixedPointScaleImm32(MCInst *Inst, unsigned Imm,</a>
<a name="92"><span class="lineNum">      92 </span>            :                 uint64_t Address,</a>
<a name="93"><span class="lineNum">      93 </span>            :                 const void *Decoder);</a>
<a name="94"><span class="lineNum">      94 </span>            : static DecodeStatus DecodeFixedPointScaleImm64(MCInst *Inst, unsigned Imm,</a>
<a name="95"><span class="lineNum">      95 </span>            :                 uint64_t Address,</a>
<a name="96"><span class="lineNum">      96 </span>            :                 const void *Decoder);</a>
<a name="97"><span class="lineNum">      97 </span>            : static DecodeStatus DecodePCRelLabel19(MCInst *Inst, unsigned Imm,</a>
<a name="98"><span class="lineNum">      98 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="99"><span class="lineNum">      99 </span>            : static DecodeStatus DecodeMemExtend(MCInst *Inst, unsigned Imm,</a>
<a name="100"><span class="lineNum">     100 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="101"><span class="lineNum">     101 </span>            : static DecodeStatus DecodeMRSSystemRegister(MCInst *Inst, unsigned Imm,</a>
<a name="102"><span class="lineNum">     102 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="103"><span class="lineNum">     103 </span>            : static DecodeStatus DecodeMSRSystemRegister(MCInst *Inst, unsigned Imm,</a>
<a name="104"><span class="lineNum">     104 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="105"><span class="lineNum">     105 </span>            : static DecodeStatus DecodeThreeAddrSRegInstruction(MCInst *Inst,</a>
<a name="106"><span class="lineNum">     106 </span>            :                 uint32_t insn,</a>
<a name="107"><span class="lineNum">     107 </span>            :                 uint64_t Address,</a>
<a name="108"><span class="lineNum">     108 </span>            :                 const void *Decoder);</a>
<a name="109"><span class="lineNum">     109 </span>            : static DecodeStatus DecodeMoveImmInstruction(MCInst *Inst, uint32_t insn,</a>
<a name="110"><span class="lineNum">     110 </span>            :                 uint64_t Address,</a>
<a name="111"><span class="lineNum">     111 </span>            :                 const void *Decoder);</a>
<a name="112"><span class="lineNum">     112 </span>            : static DecodeStatus DecodeUnsignedLdStInstruction(MCInst *Inst,</a>
<a name="113"><span class="lineNum">     113 </span>            :                 uint32_t insn,</a>
<a name="114"><span class="lineNum">     114 </span>            :                 uint64_t Address,</a>
<a name="115"><span class="lineNum">     115 </span>            :                 const void *Decoder);</a>
<a name="116"><span class="lineNum">     116 </span>            : static DecodeStatus DecodeSignedLdStInstruction(MCInst *Inst,</a>
<a name="117"><span class="lineNum">     117 </span>            :                 uint32_t insn, uint64_t Address,</a>
<a name="118"><span class="lineNum">     118 </span>            :                 const void *Decoder);</a>
<a name="119"><span class="lineNum">     119 </span>            : static DecodeStatus DecodeExclusiveLdStInstruction(MCInst *Inst,</a>
<a name="120"><span class="lineNum">     120 </span>            :                 uint32_t insn,</a>
<a name="121"><span class="lineNum">     121 </span>            :                 uint64_t Address,</a>
<a name="122"><span class="lineNum">     122 </span>            :                 const void *Decoder);</a>
<a name="123"><span class="lineNum">     123 </span>            : static DecodeStatus DecodePairLdStInstruction(MCInst *Inst, uint32_t insn,</a>
<a name="124"><span class="lineNum">     124 </span>            :                 uint64_t Address,</a>
<a name="125"><span class="lineNum">     125 </span>            :                 const void *Decoder);</a>
<a name="126"><span class="lineNum">     126 </span>            : static DecodeStatus DecodeAddSubERegInstruction(MCInst *Inst,</a>
<a name="127"><span class="lineNum">     127 </span>            :                 uint32_t insn, uint64_t Address,</a>
<a name="128"><span class="lineNum">     128 </span>            :                 const void *Decoder);</a>
<a name="129"><span class="lineNum">     129 </span>            : static DecodeStatus DecodeLogicalImmInstruction(MCInst *Inst,</a>
<a name="130"><span class="lineNum">     130 </span>            :                 uint32_t insn, uint64_t Address,</a>
<a name="131"><span class="lineNum">     131 </span>            :                 const void *Decoder);</a>
<a name="132"><span class="lineNum">     132 </span>            : static DecodeStatus DecodeModImmInstruction(MCInst *Inst, uint32_t insn,</a>
<a name="133"><span class="lineNum">     133 </span>            :                 uint64_t Address,</a>
<a name="134"><span class="lineNum">     134 </span>            :                 const void *Decoder);</a>
<a name="135"><span class="lineNum">     135 </span>            : static DecodeStatus DecodeModImmTiedInstruction(MCInst *Inst,</a>
<a name="136"><span class="lineNum">     136 </span>            :                 uint32_t insn, uint64_t Address,</a>
<a name="137"><span class="lineNum">     137 </span>            :                 const void *Decoder);</a>
<a name="138"><span class="lineNum">     138 </span>            : static DecodeStatus DecodeAdrInstruction(MCInst *Inst, uint32_t insn,</a>
<a name="139"><span class="lineNum">     139 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="140"><span class="lineNum">     140 </span>            : static DecodeStatus DecodeBaseAddSubImm(MCInst *Inst, uint32_t insn,</a>
<a name="141"><span class="lineNum">     141 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="142"><span class="lineNum">     142 </span>            : static DecodeStatus DecodeUnconditionalBranch(MCInst *Inst, uint32_t insn,</a>
<a name="143"><span class="lineNum">     143 </span>            :                 uint64_t Address,</a>
<a name="144"><span class="lineNum">     144 </span>            :                 const void *Decoder);</a>
<a name="145"><span class="lineNum">     145 </span>            : static DecodeStatus DecodeSystemPStateInstruction(MCInst *Inst,</a>
<a name="146"><span class="lineNum">     146 </span>            :                 uint32_t insn,</a>
<a name="147"><span class="lineNum">     147 </span>            :                 uint64_t Address,</a>
<a name="148"><span class="lineNum">     148 </span>            :                 const void *Decoder);</a>
<a name="149"><span class="lineNum">     149 </span>            : static DecodeStatus DecodeTestAndBranch(MCInst *Inst, uint32_t insn,</a>
<a name="150"><span class="lineNum">     150 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="151"><span class="lineNum">     151 </span>            : </a>
<a name="152"><span class="lineNum">     152 </span>            : static DecodeStatus DecodeFMOVLaneInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="153"><span class="lineNum">     153 </span>            :                 uint64_t Address,</a>
<a name="154"><span class="lineNum">     154 </span>            :                 const void *Decoder);</a>
<a name="155"><span class="lineNum">     155 </span>            : static DecodeStatus DecodeVecShiftR64Imm(MCInst *Inst, unsigned Imm,</a>
<a name="156"><span class="lineNum">     156 </span>            :                 uint64_t Addr, const void *Decoder);</a>
<a name="157"><span class="lineNum">     157 </span>            : static DecodeStatus DecodeVecShiftR64ImmNarrow(MCInst *Inst, unsigned Imm,</a>
<a name="158"><span class="lineNum">     158 </span>            :                 uint64_t Addr,</a>
<a name="159"><span class="lineNum">     159 </span>            :                 const void *Decoder);</a>
<a name="160"><span class="lineNum">     160 </span>            : static DecodeStatus DecodeVecShiftR32Imm(MCInst *Inst, unsigned Imm,</a>
<a name="161"><span class="lineNum">     161 </span>            :                 uint64_t Addr, const void *Decoder);</a>
<a name="162"><span class="lineNum">     162 </span>            : static DecodeStatus DecodeVecShiftR32ImmNarrow(MCInst *Inst, unsigned Imm,</a>
<a name="163"><span class="lineNum">     163 </span>            :                 uint64_t Addr,</a>
<a name="164"><span class="lineNum">     164 </span>            :                 const void *Decoder);</a>
<a name="165"><span class="lineNum">     165 </span>            : static DecodeStatus DecodeVecShiftR16Imm(MCInst *Inst, unsigned Imm,</a>
<a name="166"><span class="lineNum">     166 </span>            :                 uint64_t Addr, const void *Decoder);</a>
<a name="167"><span class="lineNum">     167 </span>            : static DecodeStatus DecodeVecShiftR16ImmNarrow(MCInst *Inst, unsigned Imm,</a>
<a name="168"><span class="lineNum">     168 </span>            :                 uint64_t Addr,</a>
<a name="169"><span class="lineNum">     169 </span>            :                 const void *Decoder);</a>
<a name="170"><span class="lineNum">     170 </span>            : static DecodeStatus DecodeVecShiftR8Imm(MCInst *Inst, unsigned Imm,</a>
<a name="171"><span class="lineNum">     171 </span>            :                 uint64_t Addr, const void *Decoder);</a>
<a name="172"><span class="lineNum">     172 </span>            : static DecodeStatus DecodeVecShiftL64Imm(MCInst *Inst, unsigned Imm,</a>
<a name="173"><span class="lineNum">     173 </span>            :                 uint64_t Addr, const void *Decoder);</a>
<a name="174"><span class="lineNum">     174 </span>            : static DecodeStatus DecodeVecShiftL32Imm(MCInst *Inst, unsigned Imm,</a>
<a name="175"><span class="lineNum">     175 </span>            :                 uint64_t Addr, const void *Decoder);</a>
<a name="176"><span class="lineNum">     176 </span>            : static DecodeStatus DecodeVecShiftL16Imm(MCInst *Inst, unsigned Imm,</a>
<a name="177"><span class="lineNum">     177 </span>            :                 uint64_t Addr, const void *Decoder);</a>
<a name="178"><span class="lineNum">     178 </span>            : static DecodeStatus DecodeVecShiftL8Imm(MCInst *Inst, unsigned Imm,</a>
<a name="179"><span class="lineNum">     179 </span>            :                 uint64_t Addr, const void *Decoder);</a>
<a name="180"><span class="lineNum">     180 </span>            : </a>
<a name="181"><span class="lineNum">     181 </span><span class="lineNoCov">          0 : static bool Check(DecodeStatus *Out, DecodeStatus In)</span></a>
<a name="182"><span class="lineNum">     182 </span>            : {</a>
<a name="183"><span class="lineNum">     183 </span><span class="lineNoCov">          0 :         switch (In) {</span></a>
<a name="184"><span class="lineNum">     184 </span><span class="lineNoCov">          0 :                 default:        // never reach</span></a>
<a name="185"><span class="lineNum">     185 </span><span class="lineNoCov">          0 :                         return true;</span></a>
<a name="186"><span class="lineNum">     186 </span><span class="lineNoCov">          0 :                 case MCDisassembler_Success:</span></a>
<a name="187"><span class="lineNum">     187 </span>            :                         // Out stays the same.</a>
<a name="188"><span class="lineNum">     188 </span><span class="lineNoCov">          0 :                         return true;</span></a>
<a name="189"><span class="lineNum">     189 </span><span class="lineNoCov">          0 :                 case MCDisassembler_SoftFail:</span></a>
<a name="190"><span class="lineNum">     190 </span><span class="lineNoCov">          0 :                         *Out = In;</span></a>
<a name="191"><span class="lineNum">     191 </span><span class="lineNoCov">          0 :                         return true;</span></a>
<a name="192"><span class="lineNum">     192 </span><span class="lineNoCov">          0 :                 case MCDisassembler_Fail:</span></a>
<a name="193"><span class="lineNum">     193 </span><span class="lineNoCov">          0 :                         *Out = In;</span></a>
<a name="194"><span class="lineNum">     194 </span><span class="lineNoCov">          0 :                         return false;</span></a>
<a name="195"><span class="lineNum">     195 </span>            :         }</a>
<a name="196"><span class="lineNum">     196 </span>            :         // llvm_unreachable(&quot;Invalid DecodeStatus!&quot;);</a>
<a name="197"><span class="lineNum">     197 </span>            : }</a>
<a name="198"><span class="lineNum">     198 </span>            : </a>
<a name="199"><span class="lineNum">     199 </span>            : // Hacky: enable all features for disassembler</a>
<a name="200"><span class="lineNum">     200 </span>            : static uint64_t getFeatureBits(int feature)</a>
<a name="201"><span class="lineNum">     201 </span>            : {</a>
<a name="202"><span class="lineNum">     202 </span>            :         // enable all features</a>
<a name="203"><span class="lineNum">     203 </span>            :         return (uint64_t)-1;</a>
<a name="204"><span class="lineNum">     204 </span>            : }</a>
<a name="205"><span class="lineNum">     205 </span>            : </a>
<a name="206"><span class="lineNum">     206 </span>            : #define GET_SUBTARGETINFO_ENUM</a>
<a name="207"><span class="lineNum">     207 </span>            : #include &quot;AArch64GenSubtargetInfo.inc&quot;</a>
<a name="208"><span class="lineNum">     208 </span>            : </a>
<a name="209"><span class="lineNum">     209 </span>            : #include &quot;AArch64GenDisassemblerTables.inc&quot;</a>
<a name="210"><span class="lineNum">     210 </span>            : </a>
<a name="211"><span class="lineNum">     211 </span>            : #define GET_INSTRINFO_ENUM</a>
<a name="212"><span class="lineNum">     212 </span>            : #include &quot;AArch64GenInstrInfo.inc&quot;</a>
<a name="213"><span class="lineNum">     213 </span>            : </a>
<a name="214"><span class="lineNum">     214 </span>            : #define GET_REGINFO_ENUM</a>
<a name="215"><span class="lineNum">     215 </span>            : #define GET_REGINFO_MC_DESC</a>
<a name="216"><span class="lineNum">     216 </span>            : #include &quot;AArch64GenRegisterInfo.inc&quot;</a>
<a name="217"><span class="lineNum">     217 </span>            : </a>
<a name="218"><span class="lineNum">     218 </span>            : #define Success MCDisassembler_Success</a>
<a name="219"><span class="lineNum">     219 </span>            : #define Fail MCDisassembler_Fail</a>
<a name="220"><span class="lineNum">     220 </span>            : #define SoftFail MCDisassembler_SoftFail</a>
<a name="221"><span class="lineNum">     221 </span>            : </a>
<a name="222"><span class="lineNum">     222 </span>            : static DecodeStatus _getInstruction(cs_struct *ud, MCInst *MI,</a>
<a name="223"><span class="lineNum">     223 </span>            :                 const uint8_t *code, size_t code_len,</a>
<a name="224"><span class="lineNum">     224 </span>            :                 uint16_t *Size,</a>
<a name="225"><span class="lineNum">     225 </span>            :                 uint64_t Address, MCRegisterInfo *MRI)</a>
<a name="226"><span class="lineNum">     226 </span>            : {</a>
<a name="227"><span class="lineNum">     227 </span>            :         uint32_t insn;</a>
<a name="228"><span class="lineNum">     228 </span>            :         DecodeStatus result;</a>
<a name="229"><span class="lineNum">     229 </span>            :         size_t i;</a>
<a name="230"><span class="lineNum">     230 </span>            : </a>
<a name="231"><span class="lineNum">     231 </span>            :         if (code_len &lt; 4) {</a>
<a name="232"><span class="lineNum">     232 </span>            :                 // not enough data</a>
<a name="233"><span class="lineNum">     233 </span>            :                 *Size = 0;</a>
<a name="234"><span class="lineNum">     234 </span>            :                 return MCDisassembler_Fail;</a>
<a name="235"><span class="lineNum">     235 </span>            :         }</a>
<a name="236"><span class="lineNum">     236 </span>            : </a>
<a name="237"><span class="lineNum">     237 </span>            :         if (MI-&gt;flat_insn-&gt;detail) {</a>
<a name="238"><span class="lineNum">     238 </span>            :                 memset(MI-&gt;flat_insn-&gt;detail, 0, offsetof(cs_detail, arm64)+sizeof(cs_arm64));</a>
<a name="239"><span class="lineNum">     239 </span>            :                 for (i = 0; i &lt; ARR_SIZE(MI-&gt;flat_insn-&gt;detail-&gt;arm64.operands); i++)</a>
<a name="240"><span class="lineNum">     240 </span>            :                         MI-&gt;flat_insn-&gt;detail-&gt;arm64.operands[i].vector_index = -1;</a>
<a name="241"><span class="lineNum">     241 </span>            :         }</a>
<a name="242"><span class="lineNum">     242 </span>            : </a>
<a name="243"><span class="lineNum">     243 </span>            :         if (MODE_IS_BIG_ENDIAN(ud-&gt;mode))</a>
<a name="244"><span class="lineNum">     244 </span>            :                 insn = (code[3] &lt;&lt; 0) | (code[2] &lt;&lt; 8) |</a>
<a name="245"><span class="lineNum">     245 </span>            :                         (code[1] &lt;&lt;  16) | ((uint32_t) code[0] &lt;&lt; 24);</a>
<a name="246"><span class="lineNum">     246 </span>            :         else</a>
<a name="247"><span class="lineNum">     247 </span>            :                 insn = ((uint32_t) code[3] &lt;&lt; 24) | (code[2] &lt;&lt; 16) |</a>
<a name="248"><span class="lineNum">     248 </span>            :                         (code[1] &lt;&lt;  8) | (code[0] &lt;&lt;  0);</a>
<a name="249"><span class="lineNum">     249 </span>            : </a>
<a name="250"><span class="lineNum">     250 </span>            :         // Calling the auto-generated decoder function.</a>
<a name="251"><span class="lineNum">     251 </span>            :         result = decodeInstruction(DecoderTable32, MI, insn, Address, MRI, 0);</a>
<a name="252"><span class="lineNum">     252 </span>            :         if (result != MCDisassembler_Fail) {</a>
<a name="253"><span class="lineNum">     253 </span>            :                 *Size = 4;</a>
<a name="254"><span class="lineNum">     254 </span>            :                 return result;</a>
<a name="255"><span class="lineNum">     255 </span>            :         }</a>
<a name="256"><span class="lineNum">     256 </span>            : </a>
<a name="257"><span class="lineNum">     257 </span>            :         MCInst_clear(MI);</a>
<a name="258"><span class="lineNum">     258 </span>            :         *Size = 0;</a>
<a name="259"><span class="lineNum">     259 </span>            :         return MCDisassembler_Fail;</a>
<a name="260"><span class="lineNum">     260 </span>            : }</a>
<a name="261"><span class="lineNum">     261 </span>            : </a>
<a name="262"><span class="lineNum">     262 </span><span class="lineNoCov">          0 : bool AArch64_getInstruction(csh ud, const uint8_t *code, size_t code_len,</span></a>
<a name="263"><span class="lineNum">     263 </span>            :                 MCInst *instr, uint16_t *size, uint64_t address, void *info)</a>
<a name="264"><span class="lineNum">     264 </span>            : {</a>
<a name="265"><span class="lineNum">     265 </span><span class="lineNoCov">          0 :         DecodeStatus status = _getInstruction((cs_struct *)ud, instr,</span></a>
<a name="266"><span class="lineNum">     266 </span>            :                         code, code_len,</a>
<a name="267"><span class="lineNum">     267 </span>            :                         size,</a>
<a name="268"><span class="lineNum">     268 </span>            :                         address, (MCRegisterInfo *)info);</a>
<a name="269"><span class="lineNum">     269 </span>            : </a>
<a name="270"><span class="lineNum">     270 </span><span class="lineNoCov">          0 :         return status == MCDisassembler_Success;</span></a>
<a name="271"><span class="lineNum">     271 </span>            : }</a>
<a name="272"><span class="lineNum">     272 </span>            : </a>
<a name="273"><span class="lineNum">     273 </span>            : static const unsigned FPR128DecoderTable[] = {</a>
<a name="274"><span class="lineNum">     274 </span>            :         AArch64_Q0,  AArch64_Q1,  AArch64_Q2,  AArch64_Q3,  AArch64_Q4,</a>
<a name="275"><span class="lineNum">     275 </span>            :         AArch64_Q5,  AArch64_Q6,  AArch64_Q7,  AArch64_Q8,  AArch64_Q9,</a>
<a name="276"><span class="lineNum">     276 </span>            :         AArch64_Q10, AArch64_Q11, AArch64_Q12, AArch64_Q13, AArch64_Q14,</a>
<a name="277"><span class="lineNum">     277 </span>            :         AArch64_Q15, AArch64_Q16, AArch64_Q17, AArch64_Q18, AArch64_Q19,</a>
<a name="278"><span class="lineNum">     278 </span>            :         AArch64_Q20, AArch64_Q21, AArch64_Q22, AArch64_Q23, AArch64_Q24,</a>
<a name="279"><span class="lineNum">     279 </span>            :         AArch64_Q25, AArch64_Q26, AArch64_Q27, AArch64_Q28, AArch64_Q29,</a>
<a name="280"><span class="lineNum">     280 </span>            :         AArch64_Q30, AArch64_Q31</a>
<a name="281"><span class="lineNum">     281 </span>            : };</a>
<a name="282"><span class="lineNum">     282 </span>            : </a>
<a name="283"><span class="lineNum">     283 </span>            : static DecodeStatus DecodeFPR128RegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="284"><span class="lineNum">     284 </span>            :                 uint64_t Addr,</a>
<a name="285"><span class="lineNum">     285 </span>            :                 const void *Decoder)</a>
<a name="286"><span class="lineNum">     286 </span>            : {</a>
<a name="287"><span class="lineNum">     287 </span>            :         unsigned Register;</a>
<a name="288"><span class="lineNum">     288 </span>            :         if (RegNo &gt; 31)</a>
<a name="289"><span class="lineNum">     289 </span>            :                 return Fail;</a>
<a name="290"><span class="lineNum">     290 </span>            : </a>
<a name="291"><span class="lineNum">     291 </span>            :         Register = FPR128DecoderTable[RegNo];</a>
<a name="292"><span class="lineNum">     292 </span>            :         MCOperand_CreateReg0(Inst, Register);</a>
<a name="293"><span class="lineNum">     293 </span>            :         return Success;</a>
<a name="294"><span class="lineNum">     294 </span>            : }</a>
<a name="295"><span class="lineNum">     295 </span>            : </a>
<a name="296"><span class="lineNum">     296 </span>            : static DecodeStatus DecodeFPR128_loRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="297"><span class="lineNum">     297 </span>            :                 uint64_t Addr,</a>
<a name="298"><span class="lineNum">     298 </span>            :                 const void *Decoder)</a>
<a name="299"><span class="lineNum">     299 </span>            : {</a>
<a name="300"><span class="lineNum">     300 </span>            :         if (RegNo &gt; 15)</a>
<a name="301"><span class="lineNum">     301 </span>            :                 return Fail;</a>
<a name="302"><span class="lineNum">     302 </span>            : </a>
<a name="303"><span class="lineNum">     303 </span>            :         return DecodeFPR128RegisterClass(Inst, RegNo, Addr, Decoder);</a>
<a name="304"><span class="lineNum">     304 </span>            : }</a>
<a name="305"><span class="lineNum">     305 </span>            : </a>
<a name="306"><span class="lineNum">     306 </span>            : static const unsigned FPR64DecoderTable[] = {</a>
<a name="307"><span class="lineNum">     307 </span>            :         AArch64_D0,  AArch64_D1,  AArch64_D2,  AArch64_D3,  AArch64_D4,</a>
<a name="308"><span class="lineNum">     308 </span>            :         AArch64_D5,  AArch64_D6,  AArch64_D7,  AArch64_D8,  AArch64_D9,</a>
<a name="309"><span class="lineNum">     309 </span>            :         AArch64_D10, AArch64_D11, AArch64_D12, AArch64_D13, AArch64_D14,</a>
<a name="310"><span class="lineNum">     310 </span>            :         AArch64_D15, AArch64_D16, AArch64_D17, AArch64_D18, AArch64_D19,</a>
<a name="311"><span class="lineNum">     311 </span>            :         AArch64_D20, AArch64_D21, AArch64_D22, AArch64_D23, AArch64_D24,</a>
<a name="312"><span class="lineNum">     312 </span>            :         AArch64_D25, AArch64_D26, AArch64_D27, AArch64_D28, AArch64_D29,</a>
<a name="313"><span class="lineNum">     313 </span>            :         AArch64_D30, AArch64_D31</a>
<a name="314"><span class="lineNum">     314 </span>            : };</a>
<a name="315"><span class="lineNum">     315 </span>            : </a>
<a name="316"><span class="lineNum">     316 </span>            : static DecodeStatus DecodeFPR64RegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="317"><span class="lineNum">     317 </span>            :                 uint64_t Addr,</a>
<a name="318"><span class="lineNum">     318 </span>            :                 const void *Decoder)</a>
<a name="319"><span class="lineNum">     319 </span>            : {</a>
<a name="320"><span class="lineNum">     320 </span>            :         unsigned Register;</a>
<a name="321"><span class="lineNum">     321 </span>            : </a>
<a name="322"><span class="lineNum">     322 </span>            :         if (RegNo &gt; 31)</a>
<a name="323"><span class="lineNum">     323 </span>            :                 return Fail;</a>
<a name="324"><span class="lineNum">     324 </span>            : </a>
<a name="325"><span class="lineNum">     325 </span>            :         Register = FPR64DecoderTable[RegNo];</a>
<a name="326"><span class="lineNum">     326 </span>            :         MCOperand_CreateReg0(Inst, Register);</a>
<a name="327"><span class="lineNum">     327 </span>            :         return Success;</a>
<a name="328"><span class="lineNum">     328 </span>            : }</a>
<a name="329"><span class="lineNum">     329 </span>            : </a>
<a name="330"><span class="lineNum">     330 </span>            : static const unsigned FPR32DecoderTable[] = {</a>
<a name="331"><span class="lineNum">     331 </span>            :         AArch64_S0,  AArch64_S1,  AArch64_S2,  AArch64_S3,  AArch64_S4,</a>
<a name="332"><span class="lineNum">     332 </span>            :         AArch64_S5,  AArch64_S6,  AArch64_S7,  AArch64_S8,  AArch64_S9,</a>
<a name="333"><span class="lineNum">     333 </span>            :         AArch64_S10, AArch64_S11, AArch64_S12, AArch64_S13, AArch64_S14,</a>
<a name="334"><span class="lineNum">     334 </span>            :         AArch64_S15, AArch64_S16, AArch64_S17, AArch64_S18, AArch64_S19,</a>
<a name="335"><span class="lineNum">     335 </span>            :         AArch64_S20, AArch64_S21, AArch64_S22, AArch64_S23, AArch64_S24,</a>
<a name="336"><span class="lineNum">     336 </span>            :         AArch64_S25, AArch64_S26, AArch64_S27, AArch64_S28, AArch64_S29,</a>
<a name="337"><span class="lineNum">     337 </span>            :         AArch64_S30, AArch64_S31</a>
<a name="338"><span class="lineNum">     338 </span>            : };</a>
<a name="339"><span class="lineNum">     339 </span>            : </a>
<a name="340"><span class="lineNum">     340 </span>            : static DecodeStatus DecodeFPR32RegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="341"><span class="lineNum">     341 </span>            :                 uint64_t Addr,</a>
<a name="342"><span class="lineNum">     342 </span>            :                 const void *Decoder)</a>
<a name="343"><span class="lineNum">     343 </span>            : {</a>
<a name="344"><span class="lineNum">     344 </span>            :         unsigned Register;</a>
<a name="345"><span class="lineNum">     345 </span>            : </a>
<a name="346"><span class="lineNum">     346 </span>            :         if (RegNo &gt; 31)</a>
<a name="347"><span class="lineNum">     347 </span>            :                 return Fail;</a>
<a name="348"><span class="lineNum">     348 </span>            : </a>
<a name="349"><span class="lineNum">     349 </span>            :         Register = FPR32DecoderTable[RegNo];</a>
<a name="350"><span class="lineNum">     350 </span>            :         MCOperand_CreateReg0(Inst, Register);</a>
<a name="351"><span class="lineNum">     351 </span>            :         return Success;</a>
<a name="352"><span class="lineNum">     352 </span>            : }</a>
<a name="353"><span class="lineNum">     353 </span>            : </a>
<a name="354"><span class="lineNum">     354 </span>            : static const unsigned FPR16DecoderTable[] = {</a>
<a name="355"><span class="lineNum">     355 </span>            :         AArch64_H0,  AArch64_H1,  AArch64_H2,  AArch64_H3,  AArch64_H4,</a>
<a name="356"><span class="lineNum">     356 </span>            :         AArch64_H5,  AArch64_H6,  AArch64_H7,  AArch64_H8,  AArch64_H9,</a>
<a name="357"><span class="lineNum">     357 </span>            :         AArch64_H10, AArch64_H11, AArch64_H12, AArch64_H13, AArch64_H14,</a>
<a name="358"><span class="lineNum">     358 </span>            :         AArch64_H15, AArch64_H16, AArch64_H17, AArch64_H18, AArch64_H19,</a>
<a name="359"><span class="lineNum">     359 </span>            :         AArch64_H20, AArch64_H21, AArch64_H22, AArch64_H23, AArch64_H24,</a>
<a name="360"><span class="lineNum">     360 </span>            :         AArch64_H25, AArch64_H26, AArch64_H27, AArch64_H28, AArch64_H29,</a>
<a name="361"><span class="lineNum">     361 </span>            :         AArch64_H30, AArch64_H31</a>
<a name="362"><span class="lineNum">     362 </span>            : };</a>
<a name="363"><span class="lineNum">     363 </span>            : </a>
<a name="364"><span class="lineNum">     364 </span>            : static DecodeStatus DecodeFPR16RegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="365"><span class="lineNum">     365 </span>            :                 uint64_t Addr,</a>
<a name="366"><span class="lineNum">     366 </span>            :                 const void *Decoder)</a>
<a name="367"><span class="lineNum">     367 </span>            : {</a>
<a name="368"><span class="lineNum">     368 </span>            :         unsigned Register;</a>
<a name="369"><span class="lineNum">     369 </span>            : </a>
<a name="370"><span class="lineNum">     370 </span>            :         if (RegNo &gt; 31)</a>
<a name="371"><span class="lineNum">     371 </span>            :                 return Fail;</a>
<a name="372"><span class="lineNum">     372 </span>            : </a>
<a name="373"><span class="lineNum">     373 </span>            :         Register = FPR16DecoderTable[RegNo];</a>
<a name="374"><span class="lineNum">     374 </span>            :         MCOperand_CreateReg0(Inst, Register);</a>
<a name="375"><span class="lineNum">     375 </span>            :         return Success;</a>
<a name="376"><span class="lineNum">     376 </span>            : }</a>
<a name="377"><span class="lineNum">     377 </span>            : </a>
<a name="378"><span class="lineNum">     378 </span>            : static const unsigned FPR8DecoderTable[] = {</a>
<a name="379"><span class="lineNum">     379 </span>            :         AArch64_B0,  AArch64_B1,  AArch64_B2,  AArch64_B3,  AArch64_B4,</a>
<a name="380"><span class="lineNum">     380 </span>            :         AArch64_B5,  AArch64_B6,  AArch64_B7,  AArch64_B8,  AArch64_B9,</a>
<a name="381"><span class="lineNum">     381 </span>            :         AArch64_B10, AArch64_B11, AArch64_B12, AArch64_B13, AArch64_B14,</a>
<a name="382"><span class="lineNum">     382 </span>            :         AArch64_B15, AArch64_B16, AArch64_B17, AArch64_B18, AArch64_B19,</a>
<a name="383"><span class="lineNum">     383 </span>            :         AArch64_B20, AArch64_B21, AArch64_B22, AArch64_B23, AArch64_B24,</a>
<a name="384"><span class="lineNum">     384 </span>            :         AArch64_B25, AArch64_B26, AArch64_B27, AArch64_B28, AArch64_B29,</a>
<a name="385"><span class="lineNum">     385 </span>            :         AArch64_B30, AArch64_B31</a>
<a name="386"><span class="lineNum">     386 </span>            : };</a>
<a name="387"><span class="lineNum">     387 </span>            : </a>
<a name="388"><span class="lineNum">     388 </span>            : static DecodeStatus DecodeFPR8RegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="389"><span class="lineNum">     389 </span>            :                 uint64_t Addr,</a>
<a name="390"><span class="lineNum">     390 </span>            :                 const void *Decoder)</a>
<a name="391"><span class="lineNum">     391 </span>            : {</a>
<a name="392"><span class="lineNum">     392 </span>            :         unsigned Register;</a>
<a name="393"><span class="lineNum">     393 </span>            : </a>
<a name="394"><span class="lineNum">     394 </span>            :         if (RegNo &gt; 31)</a>
<a name="395"><span class="lineNum">     395 </span>            :                 return Fail;</a>
<a name="396"><span class="lineNum">     396 </span>            : </a>
<a name="397"><span class="lineNum">     397 </span>            :         Register = FPR8DecoderTable[RegNo];</a>
<a name="398"><span class="lineNum">     398 </span>            :         MCOperand_CreateReg0(Inst, Register);</a>
<a name="399"><span class="lineNum">     399 </span>            :         return Success;</a>
<a name="400"><span class="lineNum">     400 </span>            : }</a>
<a name="401"><span class="lineNum">     401 </span>            : </a>
<a name="402"><span class="lineNum">     402 </span>            : static const unsigned GPR64DecoderTable[] = {</a>
<a name="403"><span class="lineNum">     403 </span>            :         AArch64_X0,  AArch64_X1,  AArch64_X2,  AArch64_X3,  AArch64_X4,</a>
<a name="404"><span class="lineNum">     404 </span>            :         AArch64_X5,  AArch64_X6,  AArch64_X7,  AArch64_X8,  AArch64_X9,</a>
<a name="405"><span class="lineNum">     405 </span>            :         AArch64_X10, AArch64_X11, AArch64_X12, AArch64_X13, AArch64_X14,</a>
<a name="406"><span class="lineNum">     406 </span>            :         AArch64_X15, AArch64_X16, AArch64_X17, AArch64_X18, AArch64_X19,</a>
<a name="407"><span class="lineNum">     407 </span>            :         AArch64_X20, AArch64_X21, AArch64_X22, AArch64_X23, AArch64_X24,</a>
<a name="408"><span class="lineNum">     408 </span>            :         AArch64_X25, AArch64_X26, AArch64_X27, AArch64_X28, AArch64_FP,</a>
<a name="409"><span class="lineNum">     409 </span>            :         AArch64_LR,  AArch64_XZR</a>
<a name="410"><span class="lineNum">     410 </span>            : };</a>
<a name="411"><span class="lineNum">     411 </span>            : </a>
<a name="412"><span class="lineNum">     412 </span>            : static DecodeStatus DecodeGPR64RegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="413"><span class="lineNum">     413 </span>            :                 uint64_t Addr,</a>
<a name="414"><span class="lineNum">     414 </span>            :                 const void *Decoder)</a>
<a name="415"><span class="lineNum">     415 </span>            : {</a>
<a name="416"><span class="lineNum">     416 </span>            :         unsigned Register;</a>
<a name="417"><span class="lineNum">     417 </span>            : </a>
<a name="418"><span class="lineNum">     418 </span>            :         if (RegNo &gt; 31)</a>
<a name="419"><span class="lineNum">     419 </span>            :                 return Fail;</a>
<a name="420"><span class="lineNum">     420 </span>            : </a>
<a name="421"><span class="lineNum">     421 </span>            :         Register = GPR64DecoderTable[RegNo];</a>
<a name="422"><span class="lineNum">     422 </span>            :         MCOperand_CreateReg0(Inst, Register);</a>
<a name="423"><span class="lineNum">     423 </span>            :         return Success;</a>
<a name="424"><span class="lineNum">     424 </span>            : }</a>
<a name="425"><span class="lineNum">     425 </span>            : </a>
<a name="426"><span class="lineNum">     426 </span>            : static DecodeStatus DecodeGPR64spRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="427"><span class="lineNum">     427 </span>            :                 uint64_t Addr,</a>
<a name="428"><span class="lineNum">     428 </span>            :                 const void *Decoder)</a>
<a name="429"><span class="lineNum">     429 </span>            : {</a>
<a name="430"><span class="lineNum">     430 </span>            :         unsigned Register;</a>
<a name="431"><span class="lineNum">     431 </span>            : </a>
<a name="432"><span class="lineNum">     432 </span>            :         if (RegNo &gt; 31)</a>
<a name="433"><span class="lineNum">     433 </span>            :                 return Fail;</a>
<a name="434"><span class="lineNum">     434 </span>            : </a>
<a name="435"><span class="lineNum">     435 </span>            :         Register = GPR64DecoderTable[RegNo];</a>
<a name="436"><span class="lineNum">     436 </span>            :         if (Register == AArch64_XZR)</a>
<a name="437"><span class="lineNum">     437 </span>            :                 Register = AArch64_SP;</a>
<a name="438"><span class="lineNum">     438 </span>            : </a>
<a name="439"><span class="lineNum">     439 </span>            :         MCOperand_CreateReg0(Inst, Register);</a>
<a name="440"><span class="lineNum">     440 </span>            : </a>
<a name="441"><span class="lineNum">     441 </span>            :         return Success;</a>
<a name="442"><span class="lineNum">     442 </span>            : }</a>
<a name="443"><span class="lineNum">     443 </span>            : </a>
<a name="444"><span class="lineNum">     444 </span>            : static const unsigned GPR32DecoderTable[] = {</a>
<a name="445"><span class="lineNum">     445 </span>            :         AArch64_W0,  AArch64_W1,  AArch64_W2,  AArch64_W3,  AArch64_W4,</a>
<a name="446"><span class="lineNum">     446 </span>            :         AArch64_W5,  AArch64_W6,  AArch64_W7,  AArch64_W8,  AArch64_W9,</a>
<a name="447"><span class="lineNum">     447 </span>            :         AArch64_W10, AArch64_W11, AArch64_W12, AArch64_W13, AArch64_W14,</a>
<a name="448"><span class="lineNum">     448 </span>            :         AArch64_W15, AArch64_W16, AArch64_W17, AArch64_W18, AArch64_W19,</a>
<a name="449"><span class="lineNum">     449 </span>            :         AArch64_W20, AArch64_W21, AArch64_W22, AArch64_W23, AArch64_W24,</a>
<a name="450"><span class="lineNum">     450 </span>            :         AArch64_W25, AArch64_W26, AArch64_W27, AArch64_W28, AArch64_W29,</a>
<a name="451"><span class="lineNum">     451 </span>            :         AArch64_W30, AArch64_WZR</a>
<a name="452"><span class="lineNum">     452 </span>            : };</a>
<a name="453"><span class="lineNum">     453 </span>            : </a>
<a name="454"><span class="lineNum">     454 </span>            : static DecodeStatus DecodeGPR32RegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="455"><span class="lineNum">     455 </span>            :                 uint64_t Addr,</a>
<a name="456"><span class="lineNum">     456 </span>            :                 const void *Decoder)</a>
<a name="457"><span class="lineNum">     457 </span>            : {</a>
<a name="458"><span class="lineNum">     458 </span>            :         unsigned Register;</a>
<a name="459"><span class="lineNum">     459 </span>            : </a>
<a name="460"><span class="lineNum">     460 </span>            :         if (RegNo &gt; 31)</a>
<a name="461"><span class="lineNum">     461 </span>            :                 return Fail;</a>
<a name="462"><span class="lineNum">     462 </span>            : </a>
<a name="463"><span class="lineNum">     463 </span>            :         Register = GPR32DecoderTable[RegNo];</a>
<a name="464"><span class="lineNum">     464 </span>            :         MCOperand_CreateReg0(Inst, Register);</a>
<a name="465"><span class="lineNum">     465 </span>            :         return Success;</a>
<a name="466"><span class="lineNum">     466 </span>            : }</a>
<a name="467"><span class="lineNum">     467 </span>            : </a>
<a name="468"><span class="lineNum">     468 </span>            : static DecodeStatus DecodeGPR32spRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="469"><span class="lineNum">     469 </span>            :                 uint64_t Addr,</a>
<a name="470"><span class="lineNum">     470 </span>            :                 const void *Decoder)</a>
<a name="471"><span class="lineNum">     471 </span>            : {</a>
<a name="472"><span class="lineNum">     472 </span>            :         unsigned Register;</a>
<a name="473"><span class="lineNum">     473 </span>            : </a>
<a name="474"><span class="lineNum">     474 </span>            :         if (RegNo &gt; 31)</a>
<a name="475"><span class="lineNum">     475 </span>            :                 return Fail;</a>
<a name="476"><span class="lineNum">     476 </span>            : </a>
<a name="477"><span class="lineNum">     477 </span>            :         Register = GPR32DecoderTable[RegNo];</a>
<a name="478"><span class="lineNum">     478 </span>            :         if (Register == AArch64_WZR)</a>
<a name="479"><span class="lineNum">     479 </span>            :                 Register = AArch64_WSP;</a>
<a name="480"><span class="lineNum">     480 </span>            : </a>
<a name="481"><span class="lineNum">     481 </span>            :         MCOperand_CreateReg0(Inst, Register);</a>
<a name="482"><span class="lineNum">     482 </span>            :         return Success;</a>
<a name="483"><span class="lineNum">     483 </span>            : }</a>
<a name="484"><span class="lineNum">     484 </span>            : </a>
<a name="485"><span class="lineNum">     485 </span>            : static const unsigned VectorDecoderTable[] = {</a>
<a name="486"><span class="lineNum">     486 </span>            :         AArch64_Q0,  AArch64_Q1,  AArch64_Q2,  AArch64_Q3,  AArch64_Q4,</a>
<a name="487"><span class="lineNum">     487 </span>            :         AArch64_Q5,  AArch64_Q6,  AArch64_Q7,  AArch64_Q8,  AArch64_Q9,</a>
<a name="488"><span class="lineNum">     488 </span>            :         AArch64_Q10, AArch64_Q11, AArch64_Q12, AArch64_Q13, AArch64_Q14,</a>
<a name="489"><span class="lineNum">     489 </span>            :         AArch64_Q15, AArch64_Q16, AArch64_Q17, AArch64_Q18, AArch64_Q19,</a>
<a name="490"><span class="lineNum">     490 </span>            :         AArch64_Q20, AArch64_Q21, AArch64_Q22, AArch64_Q23, AArch64_Q24,</a>
<a name="491"><span class="lineNum">     491 </span>            :         AArch64_Q25, AArch64_Q26, AArch64_Q27, AArch64_Q28, AArch64_Q29,</a>
<a name="492"><span class="lineNum">     492 </span>            :         AArch64_Q30, AArch64_Q31</a>
<a name="493"><span class="lineNum">     493 </span>            : };</a>
<a name="494"><span class="lineNum">     494 </span>            : </a>
<a name="495"><span class="lineNum">     495 </span>            : static DecodeStatus DecodeVectorRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="496"><span class="lineNum">     496 </span>            :                 uint64_t Addr,</a>
<a name="497"><span class="lineNum">     497 </span>            :                 const void *Decoder)</a>
<a name="498"><span class="lineNum">     498 </span>            : {</a>
<a name="499"><span class="lineNum">     499 </span>            :         unsigned Register;</a>
<a name="500"><span class="lineNum">     500 </span>            : </a>
<a name="501"><span class="lineNum">     501 </span>            :         if (RegNo &gt; 31)</a>
<a name="502"><span class="lineNum">     502 </span>            :                 return Fail;</a>
<a name="503"><span class="lineNum">     503 </span>            : </a>
<a name="504"><span class="lineNum">     504 </span>            :         Register = VectorDecoderTable[RegNo];</a>
<a name="505"><span class="lineNum">     505 </span>            :         MCOperand_CreateReg0(Inst, Register);</a>
<a name="506"><span class="lineNum">     506 </span>            :         return Success;</a>
<a name="507"><span class="lineNum">     507 </span>            : }</a>
<a name="508"><span class="lineNum">     508 </span>            : </a>
<a name="509"><span class="lineNum">     509 </span>            : static const unsigned QQDecoderTable[] = {</a>
<a name="510"><span class="lineNum">     510 </span>            :         AArch64_Q0_Q1,   AArch64_Q1_Q2,   AArch64_Q2_Q3,   AArch64_Q3_Q4,</a>
<a name="511"><span class="lineNum">     511 </span>            :         AArch64_Q4_Q5,   AArch64_Q5_Q6,   AArch64_Q6_Q7,   AArch64_Q7_Q8,</a>
<a name="512"><span class="lineNum">     512 </span>            :         AArch64_Q8_Q9,   AArch64_Q9_Q10,  AArch64_Q10_Q11, AArch64_Q11_Q12,</a>
<a name="513"><span class="lineNum">     513 </span>            :         AArch64_Q12_Q13, AArch64_Q13_Q14, AArch64_Q14_Q15, AArch64_Q15_Q16,</a>
<a name="514"><span class="lineNum">     514 </span>            :         AArch64_Q16_Q17, AArch64_Q17_Q18, AArch64_Q18_Q19, AArch64_Q19_Q20,</a>
<a name="515"><span class="lineNum">     515 </span>            :         AArch64_Q20_Q21, AArch64_Q21_Q22, AArch64_Q22_Q23, AArch64_Q23_Q24,</a>
<a name="516"><span class="lineNum">     516 </span>            :         AArch64_Q24_Q25, AArch64_Q25_Q26, AArch64_Q26_Q27, AArch64_Q27_Q28,</a>
<a name="517"><span class="lineNum">     517 </span>            :         AArch64_Q28_Q29, AArch64_Q29_Q30, AArch64_Q30_Q31, AArch64_Q31_Q0</a>
<a name="518"><span class="lineNum">     518 </span>            : };</a>
<a name="519"><span class="lineNum">     519 </span>            : </a>
<a name="520"><span class="lineNum">     520 </span>            : static DecodeStatus DecodeQQRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="521"><span class="lineNum">     521 </span>            :                 uint64_t Addr, const void *Decoder)</a>
<a name="522"><span class="lineNum">     522 </span>            : {</a>
<a name="523"><span class="lineNum">     523 </span>            :         unsigned Register;</a>
<a name="524"><span class="lineNum">     524 </span>            : </a>
<a name="525"><span class="lineNum">     525 </span>            :         if (RegNo &gt; 31)</a>
<a name="526"><span class="lineNum">     526 </span>            :                 return Fail;</a>
<a name="527"><span class="lineNum">     527 </span>            : </a>
<a name="528"><span class="lineNum">     528 </span>            :         Register = QQDecoderTable[RegNo];</a>
<a name="529"><span class="lineNum">     529 </span>            :         MCOperand_CreateReg0(Inst, Register);</a>
<a name="530"><span class="lineNum">     530 </span>            :         return Success;</a>
<a name="531"><span class="lineNum">     531 </span>            : }</a>
<a name="532"><span class="lineNum">     532 </span>            : </a>
<a name="533"><span class="lineNum">     533 </span>            : static const unsigned QQQDecoderTable[] = {</a>
<a name="534"><span class="lineNum">     534 </span>            :         AArch64_Q0_Q1_Q2,    AArch64_Q1_Q2_Q3,    AArch64_Q2_Q3_Q4,</a>
<a name="535"><span class="lineNum">     535 </span>            :         AArch64_Q3_Q4_Q5,    AArch64_Q4_Q5_Q6,    AArch64_Q5_Q6_Q7,</a>
<a name="536"><span class="lineNum">     536 </span>            :         AArch64_Q6_Q7_Q8,    AArch64_Q7_Q8_Q9,    AArch64_Q8_Q9_Q10,</a>
<a name="537"><span class="lineNum">     537 </span>            :         AArch64_Q9_Q10_Q11,  AArch64_Q10_Q11_Q12, AArch64_Q11_Q12_Q13,</a>
<a name="538"><span class="lineNum">     538 </span>            :         AArch64_Q12_Q13_Q14, AArch64_Q13_Q14_Q15, AArch64_Q14_Q15_Q16,</a>
<a name="539"><span class="lineNum">     539 </span>            :         AArch64_Q15_Q16_Q17, AArch64_Q16_Q17_Q18, AArch64_Q17_Q18_Q19,</a>
<a name="540"><span class="lineNum">     540 </span>            :         AArch64_Q18_Q19_Q20, AArch64_Q19_Q20_Q21, AArch64_Q20_Q21_Q22,</a>
<a name="541"><span class="lineNum">     541 </span>            :         AArch64_Q21_Q22_Q23, AArch64_Q22_Q23_Q24, AArch64_Q23_Q24_Q25,</a>
<a name="542"><span class="lineNum">     542 </span>            :         AArch64_Q24_Q25_Q26, AArch64_Q25_Q26_Q27, AArch64_Q26_Q27_Q28,</a>
<a name="543"><span class="lineNum">     543 </span>            :         AArch64_Q27_Q28_Q29, AArch64_Q28_Q29_Q30, AArch64_Q29_Q30_Q31,</a>
<a name="544"><span class="lineNum">     544 </span>            :         AArch64_Q30_Q31_Q0,  AArch64_Q31_Q0_Q1</a>
<a name="545"><span class="lineNum">     545 </span>            : };</a>
<a name="546"><span class="lineNum">     546 </span>            : </a>
<a name="547"><span class="lineNum">     547 </span>            : static DecodeStatus DecodeQQQRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="548"><span class="lineNum">     548 </span>            :                 uint64_t Addr, const void *Decoder)</a>
<a name="549"><span class="lineNum">     549 </span>            : {</a>
<a name="550"><span class="lineNum">     550 </span>            :         unsigned Register;</a>
<a name="551"><span class="lineNum">     551 </span>            : </a>
<a name="552"><span class="lineNum">     552 </span>            :         if (RegNo &gt; 31)</a>
<a name="553"><span class="lineNum">     553 </span>            :                 return Fail;</a>
<a name="554"><span class="lineNum">     554 </span>            : </a>
<a name="555"><span class="lineNum">     555 </span>            :         Register = QQQDecoderTable[RegNo];</a>
<a name="556"><span class="lineNum">     556 </span>            :         MCOperand_CreateReg0(Inst, Register);</a>
<a name="557"><span class="lineNum">     557 </span>            :         return Success;</a>
<a name="558"><span class="lineNum">     558 </span>            : }</a>
<a name="559"><span class="lineNum">     559 </span>            : </a>
<a name="560"><span class="lineNum">     560 </span>            : static const unsigned QQQQDecoderTable[] = {</a>
<a name="561"><span class="lineNum">     561 </span>            :         AArch64_Q0_Q1_Q2_Q3,     AArch64_Q1_Q2_Q3_Q4,     AArch64_Q2_Q3_Q4_Q5,</a>
<a name="562"><span class="lineNum">     562 </span>            :         AArch64_Q3_Q4_Q5_Q6,     AArch64_Q4_Q5_Q6_Q7,     AArch64_Q5_Q6_Q7_Q8,</a>
<a name="563"><span class="lineNum">     563 </span>            :         AArch64_Q6_Q7_Q8_Q9,     AArch64_Q7_Q8_Q9_Q10,    AArch64_Q8_Q9_Q10_Q11,</a>
<a name="564"><span class="lineNum">     564 </span>            :         AArch64_Q9_Q10_Q11_Q12,  AArch64_Q10_Q11_Q12_Q13, AArch64_Q11_Q12_Q13_Q14,</a>
<a name="565"><span class="lineNum">     565 </span>            :         AArch64_Q12_Q13_Q14_Q15, AArch64_Q13_Q14_Q15_Q16, AArch64_Q14_Q15_Q16_Q17,</a>
<a name="566"><span class="lineNum">     566 </span>            :         AArch64_Q15_Q16_Q17_Q18, AArch64_Q16_Q17_Q18_Q19, AArch64_Q17_Q18_Q19_Q20,</a>
<a name="567"><span class="lineNum">     567 </span>            :         AArch64_Q18_Q19_Q20_Q21, AArch64_Q19_Q20_Q21_Q22, AArch64_Q20_Q21_Q22_Q23,</a>
<a name="568"><span class="lineNum">     568 </span>            :         AArch64_Q21_Q22_Q23_Q24, AArch64_Q22_Q23_Q24_Q25, AArch64_Q23_Q24_Q25_Q26,</a>
<a name="569"><span class="lineNum">     569 </span>            :         AArch64_Q24_Q25_Q26_Q27, AArch64_Q25_Q26_Q27_Q28, AArch64_Q26_Q27_Q28_Q29,</a>
<a name="570"><span class="lineNum">     570 </span>            :         AArch64_Q27_Q28_Q29_Q30, AArch64_Q28_Q29_Q30_Q31, AArch64_Q29_Q30_Q31_Q0,</a>
<a name="571"><span class="lineNum">     571 </span>            :         AArch64_Q30_Q31_Q0_Q1,   AArch64_Q31_Q0_Q1_Q2</a>
<a name="572"><span class="lineNum">     572 </span>            : };</a>
<a name="573"><span class="lineNum">     573 </span>            : </a>
<a name="574"><span class="lineNum">     574 </span>            : static DecodeStatus DecodeQQQQRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="575"><span class="lineNum">     575 </span>            :                 uint64_t Addr,</a>
<a name="576"><span class="lineNum">     576 </span>            :                 const void *Decoder)</a>
<a name="577"><span class="lineNum">     577 </span>            : {</a>
<a name="578"><span class="lineNum">     578 </span>            :         unsigned Register;</a>
<a name="579"><span class="lineNum">     579 </span>            :         if (RegNo &gt; 31)</a>
<a name="580"><span class="lineNum">     580 </span>            :                 return Fail;</a>
<a name="581"><span class="lineNum">     581 </span>            : </a>
<a name="582"><span class="lineNum">     582 </span>            :         Register = QQQQDecoderTable[RegNo];</a>
<a name="583"><span class="lineNum">     583 </span>            :         MCOperand_CreateReg0(Inst, Register);</a>
<a name="584"><span class="lineNum">     584 </span>            :         return Success;</a>
<a name="585"><span class="lineNum">     585 </span>            : }</a>
<a name="586"><span class="lineNum">     586 </span>            : </a>
<a name="587"><span class="lineNum">     587 </span>            : static const unsigned DDDecoderTable[] = {</a>
<a name="588"><span class="lineNum">     588 </span>            :         AArch64_D0_D1,   AArch64_D1_D2,   AArch64_D2_D3,   AArch64_D3_D4,</a>
<a name="589"><span class="lineNum">     589 </span>            :         AArch64_D4_D5,   AArch64_D5_D6,   AArch64_D6_D7,   AArch64_D7_D8,</a>
<a name="590"><span class="lineNum">     590 </span>            :         AArch64_D8_D9,   AArch64_D9_D10,  AArch64_D10_D11, AArch64_D11_D12,</a>
<a name="591"><span class="lineNum">     591 </span>            :         AArch64_D12_D13, AArch64_D13_D14, AArch64_D14_D15, AArch64_D15_D16,</a>
<a name="592"><span class="lineNum">     592 </span>            :         AArch64_D16_D17, AArch64_D17_D18, AArch64_D18_D19, AArch64_D19_D20,</a>
<a name="593"><span class="lineNum">     593 </span>            :         AArch64_D20_D21, AArch64_D21_D22, AArch64_D22_D23, AArch64_D23_D24,</a>
<a name="594"><span class="lineNum">     594 </span>            :         AArch64_D24_D25, AArch64_D25_D26, AArch64_D26_D27, AArch64_D27_D28,</a>
<a name="595"><span class="lineNum">     595 </span>            :         AArch64_D28_D29, AArch64_D29_D30, AArch64_D30_D31, AArch64_D31_D0</a>
<a name="596"><span class="lineNum">     596 </span>            : };</a>
<a name="597"><span class="lineNum">     597 </span>            : </a>
<a name="598"><span class="lineNum">     598 </span>            : static DecodeStatus DecodeDDRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="599"><span class="lineNum">     599 </span>            :                 uint64_t Addr, const void *Decoder)</a>
<a name="600"><span class="lineNum">     600 </span>            : {</a>
<a name="601"><span class="lineNum">     601 </span>            :         unsigned Register;</a>
<a name="602"><span class="lineNum">     602 </span>            : </a>
<a name="603"><span class="lineNum">     603 </span>            :         if (RegNo &gt; 31)</a>
<a name="604"><span class="lineNum">     604 </span>            :                 return Fail;</a>
<a name="605"><span class="lineNum">     605 </span>            : </a>
<a name="606"><span class="lineNum">     606 </span>            :         Register = DDDecoderTable[RegNo];</a>
<a name="607"><span class="lineNum">     607 </span>            :         MCOperand_CreateReg0(Inst, Register);</a>
<a name="608"><span class="lineNum">     608 </span>            :         return Success;</a>
<a name="609"><span class="lineNum">     609 </span>            : }</a>
<a name="610"><span class="lineNum">     610 </span>            : </a>
<a name="611"><span class="lineNum">     611 </span>            : static const unsigned DDDDecoderTable[] = {</a>
<a name="612"><span class="lineNum">     612 </span>            :         AArch64_D0_D1_D2,    AArch64_D1_D2_D3,    AArch64_D2_D3_D4,</a>
<a name="613"><span class="lineNum">     613 </span>            :         AArch64_D3_D4_D5,    AArch64_D4_D5_D6,    AArch64_D5_D6_D7,</a>
<a name="614"><span class="lineNum">     614 </span>            :         AArch64_D6_D7_D8,    AArch64_D7_D8_D9,    AArch64_D8_D9_D10,</a>
<a name="615"><span class="lineNum">     615 </span>            :         AArch64_D9_D10_D11,  AArch64_D10_D11_D12, AArch64_D11_D12_D13,</a>
<a name="616"><span class="lineNum">     616 </span>            :         AArch64_D12_D13_D14, AArch64_D13_D14_D15, AArch64_D14_D15_D16,</a>
<a name="617"><span class="lineNum">     617 </span>            :         AArch64_D15_D16_D17, AArch64_D16_D17_D18, AArch64_D17_D18_D19,</a>
<a name="618"><span class="lineNum">     618 </span>            :         AArch64_D18_D19_D20, AArch64_D19_D20_D21, AArch64_D20_D21_D22,</a>
<a name="619"><span class="lineNum">     619 </span>            :         AArch64_D21_D22_D23, AArch64_D22_D23_D24, AArch64_D23_D24_D25,</a>
<a name="620"><span class="lineNum">     620 </span>            :         AArch64_D24_D25_D26, AArch64_D25_D26_D27, AArch64_D26_D27_D28,</a>
<a name="621"><span class="lineNum">     621 </span>            :         AArch64_D27_D28_D29, AArch64_D28_D29_D30, AArch64_D29_D30_D31,</a>
<a name="622"><span class="lineNum">     622 </span>            :         AArch64_D30_D31_D0,  AArch64_D31_D0_D1</a>
<a name="623"><span class="lineNum">     623 </span>            : };</a>
<a name="624"><span class="lineNum">     624 </span>            : </a>
<a name="625"><span class="lineNum">     625 </span>            : static DecodeStatus DecodeDDDRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="626"><span class="lineNum">     626 </span>            :                 uint64_t Addr, const void *Decoder)</a>
<a name="627"><span class="lineNum">     627 </span>            : {</a>
<a name="628"><span class="lineNum">     628 </span>            :         unsigned Register;</a>
<a name="629"><span class="lineNum">     629 </span>            : </a>
<a name="630"><span class="lineNum">     630 </span>            :         if (RegNo &gt; 31)</a>
<a name="631"><span class="lineNum">     631 </span>            :                 return Fail;</a>
<a name="632"><span class="lineNum">     632 </span>            : </a>
<a name="633"><span class="lineNum">     633 </span>            :         Register = DDDDecoderTable[RegNo];</a>
<a name="634"><span class="lineNum">     634 </span>            :         MCOperand_CreateReg0(Inst, Register);</a>
<a name="635"><span class="lineNum">     635 </span>            :         return Success;</a>
<a name="636"><span class="lineNum">     636 </span>            : }</a>
<a name="637"><span class="lineNum">     637 </span>            : </a>
<a name="638"><span class="lineNum">     638 </span>            : static const unsigned DDDDDecoderTable[] = {</a>
<a name="639"><span class="lineNum">     639 </span>            :         AArch64_D0_D1_D2_D3,     AArch64_D1_D2_D3_D4,     AArch64_D2_D3_D4_D5,</a>
<a name="640"><span class="lineNum">     640 </span>            :         AArch64_D3_D4_D5_D6,     AArch64_D4_D5_D6_D7,     AArch64_D5_D6_D7_D8,</a>
<a name="641"><span class="lineNum">     641 </span>            :         AArch64_D6_D7_D8_D9,     AArch64_D7_D8_D9_D10,    AArch64_D8_D9_D10_D11,</a>
<a name="642"><span class="lineNum">     642 </span>            :         AArch64_D9_D10_D11_D12,  AArch64_D10_D11_D12_D13, AArch64_D11_D12_D13_D14,</a>
<a name="643"><span class="lineNum">     643 </span>            :         AArch64_D12_D13_D14_D15, AArch64_D13_D14_D15_D16, AArch64_D14_D15_D16_D17,</a>
<a name="644"><span class="lineNum">     644 </span>            :         AArch64_D15_D16_D17_D18, AArch64_D16_D17_D18_D19, AArch64_D17_D18_D19_D20,</a>
<a name="645"><span class="lineNum">     645 </span>            :         AArch64_D18_D19_D20_D21, AArch64_D19_D20_D21_D22, AArch64_D20_D21_D22_D23,</a>
<a name="646"><span class="lineNum">     646 </span>            :         AArch64_D21_D22_D23_D24, AArch64_D22_D23_D24_D25, AArch64_D23_D24_D25_D26,</a>
<a name="647"><span class="lineNum">     647 </span>            :         AArch64_D24_D25_D26_D27, AArch64_D25_D26_D27_D28, AArch64_D26_D27_D28_D29,</a>
<a name="648"><span class="lineNum">     648 </span>            :         AArch64_D27_D28_D29_D30, AArch64_D28_D29_D30_D31, AArch64_D29_D30_D31_D0,</a>
<a name="649"><span class="lineNum">     649 </span>            :         AArch64_D30_D31_D0_D1,   AArch64_D31_D0_D1_D2</a>
<a name="650"><span class="lineNum">     650 </span>            : };</a>
<a name="651"><span class="lineNum">     651 </span>            : </a>
<a name="652"><span class="lineNum">     652 </span>            : static DecodeStatus DecodeDDDDRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="653"><span class="lineNum">     653 </span>            :                 uint64_t Addr,</a>
<a name="654"><span class="lineNum">     654 </span>            :                 const void *Decoder)</a>
<a name="655"><span class="lineNum">     655 </span>            : {</a>
<a name="656"><span class="lineNum">     656 </span>            :         unsigned Register;</a>
<a name="657"><span class="lineNum">     657 </span>            : </a>
<a name="658"><span class="lineNum">     658 </span>            :         if (RegNo &gt; 31)</a>
<a name="659"><span class="lineNum">     659 </span>            :                 return Fail;</a>
<a name="660"><span class="lineNum">     660 </span>            : </a>
<a name="661"><span class="lineNum">     661 </span>            :         Register = DDDDDecoderTable[RegNo];</a>
<a name="662"><span class="lineNum">     662 </span>            :         MCOperand_CreateReg0(Inst, Register);</a>
<a name="663"><span class="lineNum">     663 </span>            :         return Success;</a>
<a name="664"><span class="lineNum">     664 </span>            : }</a>
<a name="665"><span class="lineNum">     665 </span>            : </a>
<a name="666"><span class="lineNum">     666 </span>            : static DecodeStatus DecodeFixedPointScaleImm32(MCInst *Inst, unsigned Imm,</a>
<a name="667"><span class="lineNum">     667 </span>            :                 uint64_t Addr,</a>
<a name="668"><span class="lineNum">     668 </span>            :                 const void *Decoder)</a>
<a name="669"><span class="lineNum">     669 </span>            : {</a>
<a name="670"><span class="lineNum">     670 </span>            :         // scale{5} is asserted as 1 in tblgen.</a>
<a name="671"><span class="lineNum">     671 </span>            :         Imm |= 0x20;  </a>
<a name="672"><span class="lineNum">     672 </span>            :         MCOperand_CreateImm0(Inst, 64 - Imm);</a>
<a name="673"><span class="lineNum">     673 </span>            :         return Success;</a>
<a name="674"><span class="lineNum">     674 </span>            : }</a>
<a name="675"><span class="lineNum">     675 </span>            : </a>
<a name="676"><span class="lineNum">     676 </span>            : static DecodeStatus DecodeFixedPointScaleImm64(MCInst *Inst, unsigned Imm,</a>
<a name="677"><span class="lineNum">     677 </span>            :                 uint64_t Addr,</a>
<a name="678"><span class="lineNum">     678 </span>            :                 const void *Decoder)</a>
<a name="679"><span class="lineNum">     679 </span>            : {</a>
<a name="680"><span class="lineNum">     680 </span>            :         MCOperand_CreateImm0(Inst, 64 - Imm);</a>
<a name="681"><span class="lineNum">     681 </span>            :         return Success;</a>
<a name="682"><span class="lineNum">     682 </span>            : }</a>
<a name="683"><span class="lineNum">     683 </span>            : </a>
<a name="684"><span class="lineNum">     684 </span>            : static DecodeStatus DecodePCRelLabel19(MCInst *Inst, unsigned Imm,</a>
<a name="685"><span class="lineNum">     685 </span>            :                 uint64_t Addr, const void *Decoder)</a>
<a name="686"><span class="lineNum">     686 </span>            : {</a>
<a name="687"><span class="lineNum">     687 </span>            :         int64_t ImmVal = Imm;</a>
<a name="688"><span class="lineNum">     688 </span>            : </a>
<a name="689"><span class="lineNum">     689 </span>            :         // Sign-extend 19-bit immediate.</a>
<a name="690"><span class="lineNum">     690 </span>            :         if (ImmVal &amp; (1 &lt;&lt; (19 - 1)))</a>
<a name="691"><span class="lineNum">     691 </span>            :                 ImmVal |= ~((1LL &lt;&lt; 19) - 1);</a>
<a name="692"><span class="lineNum">     692 </span>            : </a>
<a name="693"><span class="lineNum">     693 </span>            :         MCOperand_CreateImm0(Inst, ImmVal);</a>
<a name="694"><span class="lineNum">     694 </span>            :         return Success;</a>
<a name="695"><span class="lineNum">     695 </span>            : }</a>
<a name="696"><span class="lineNum">     696 </span>            : </a>
<a name="697"><span class="lineNum">     697 </span>            : static DecodeStatus DecodeMemExtend(MCInst *Inst, unsigned Imm,</a>
<a name="698"><span class="lineNum">     698 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="699"><span class="lineNum">     699 </span>            : {</a>
<a name="700"><span class="lineNum">     700 </span>            :         MCOperand_CreateImm0(Inst, (Imm  &gt;&gt; 1) &amp; 1);</a>
<a name="701"><span class="lineNum">     701 </span>            :         MCOperand_CreateImm0(Inst, Imm &amp; 1);</a>
<a name="702"><span class="lineNum">     702 </span>            :         return Success;</a>
<a name="703"><span class="lineNum">     703 </span>            : }</a>
<a name="704"><span class="lineNum">     704 </span>            : </a>
<a name="705"><span class="lineNum">     705 </span>            : static DecodeStatus DecodeMRSSystemRegister(MCInst *Inst, unsigned Imm,</a>
<a name="706"><span class="lineNum">     706 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="707"><span class="lineNum">     707 </span>            : {</a>
<a name="708"><span class="lineNum">     708 </span>            :         MCOperand_CreateImm0(Inst, Imm);</a>
<a name="709"><span class="lineNum">     709 </span>            : </a>
<a name="710"><span class="lineNum">     710 </span>            :         // Every system register in the encoding space is valid with the syntax</a>
<a name="711"><span class="lineNum">     711 </span>            :         // S&lt;op0&gt;_&lt;op1&gt;_&lt;Cn&gt;_&lt;Cm&gt;_&lt;op2&gt;, so decoding system registers always succeeds.</a>
<a name="712"><span class="lineNum">     712 </span>            :         return Success;</a>
<a name="713"><span class="lineNum">     713 </span>            : }</a>
<a name="714"><span class="lineNum">     714 </span>            : </a>
<a name="715"><span class="lineNum">     715 </span>            : static DecodeStatus DecodeMSRSystemRegister(MCInst *Inst, unsigned Imm,</a>
<a name="716"><span class="lineNum">     716 </span>            :                 uint64_t Address,</a>
<a name="717"><span class="lineNum">     717 </span>            :                 const void *Decoder)</a>
<a name="718"><span class="lineNum">     718 </span>            : {</a>
<a name="719"><span class="lineNum">     719 </span>            :         MCOperand_CreateImm0(Inst, Imm);</a>
<a name="720"><span class="lineNum">     720 </span>            : </a>
<a name="721"><span class="lineNum">     721 </span>            :         return Success;</a>
<a name="722"><span class="lineNum">     722 </span>            : }</a>
<a name="723"><span class="lineNum">     723 </span>            : </a>
<a name="724"><span class="lineNum">     724 </span>            : static DecodeStatus DecodeFMOVLaneInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="725"><span class="lineNum">     725 </span>            :                 uint64_t Address,</a>
<a name="726"><span class="lineNum">     726 </span>            :                 const void *Decoder)</a>
<a name="727"><span class="lineNum">     727 </span>            : {</a>
<a name="728"><span class="lineNum">     728 </span>            :         // This decoder exists to add the dummy Lane operand to the MCInst, which must</a>
<a name="729"><span class="lineNum">     729 </span>            :         // be 1 in assembly but has no other real manifestation.</a>
<a name="730"><span class="lineNum">     730 </span>            :         unsigned Rd = fieldFromInstruction(Insn, 0, 5);</a>
<a name="731"><span class="lineNum">     731 </span>            :         unsigned Rn = fieldFromInstruction(Insn, 5, 5);</a>
<a name="732"><span class="lineNum">     732 </span>            :         unsigned IsToVec = fieldFromInstruction(Insn, 16, 1);</a>
<a name="733"><span class="lineNum">     733 </span>            : </a>
<a name="734"><span class="lineNum">     734 </span>            :         if (IsToVec) {</a>
<a name="735"><span class="lineNum">     735 </span>            :                 DecodeFPR128RegisterClass(Inst, Rd, Address, Decoder);</a>
<a name="736"><span class="lineNum">     736 </span>            :                 DecodeGPR64RegisterClass(Inst, Rn, Address, Decoder);</a>
<a name="737"><span class="lineNum">     737 </span>            :         } else {</a>
<a name="738"><span class="lineNum">     738 </span>            :                 DecodeGPR64RegisterClass(Inst, Rd, Address, Decoder);</a>
<a name="739"><span class="lineNum">     739 </span>            :                 DecodeFPR128RegisterClass(Inst, Rn, Address, Decoder);</a>
<a name="740"><span class="lineNum">     740 </span>            :         }</a>
<a name="741"><span class="lineNum">     741 </span>            : </a>
<a name="742"><span class="lineNum">     742 </span>            :         // Add the lane</a>
<a name="743"><span class="lineNum">     743 </span>            :         MCOperand_CreateImm0(Inst, 1);</a>
<a name="744"><span class="lineNum">     744 </span>            : </a>
<a name="745"><span class="lineNum">     745 </span>            :         return Success;</a>
<a name="746"><span class="lineNum">     746 </span>            : }</a>
<a name="747"><span class="lineNum">     747 </span>            : </a>
<a name="748"><span class="lineNum">     748 </span>            : static DecodeStatus DecodeVecShiftRImm(MCInst *Inst, unsigned Imm,</a>
<a name="749"><span class="lineNum">     749 </span>            :                 unsigned Add)</a>
<a name="750"><span class="lineNum">     750 </span>            : {</a>
<a name="751"><span class="lineNum">     751 </span>            :         MCOperand_CreateImm0(Inst, Add - Imm);</a>
<a name="752"><span class="lineNum">     752 </span>            :         return Success;</a>
<a name="753"><span class="lineNum">     753 </span>            : }</a>
<a name="754"><span class="lineNum">     754 </span>            : </a>
<a name="755"><span class="lineNum">     755 </span>            : static DecodeStatus DecodeVecShiftLImm(MCInst *Inst, unsigned Imm,</a>
<a name="756"><span class="lineNum">     756 </span>            :                 unsigned Add)</a>
<a name="757"><span class="lineNum">     757 </span>            : {</a>
<a name="758"><span class="lineNum">     758 </span>            :         MCOperand_CreateImm0(Inst, (Imm + Add) &amp; (Add - 1));</a>
<a name="759"><span class="lineNum">     759 </span>            :         return Success;</a>
<a name="760"><span class="lineNum">     760 </span>            : }</a>
<a name="761"><span class="lineNum">     761 </span>            : </a>
<a name="762"><span class="lineNum">     762 </span>            : static DecodeStatus DecodeVecShiftR64Imm(MCInst *Inst, unsigned Imm,</a>
<a name="763"><span class="lineNum">     763 </span>            :                 uint64_t Addr, const void *Decoder)</a>
<a name="764"><span class="lineNum">     764 </span>            : {</a>
<a name="765"><span class="lineNum">     765 </span>            :         return DecodeVecShiftRImm(Inst, Imm, 64);</a>
<a name="766"><span class="lineNum">     766 </span>            : }</a>
<a name="767"><span class="lineNum">     767 </span>            : </a>
<a name="768"><span class="lineNum">     768 </span>            : static DecodeStatus DecodeVecShiftR64ImmNarrow(MCInst *Inst, unsigned Imm,</a>
<a name="769"><span class="lineNum">     769 </span>            :                 uint64_t Addr,</a>
<a name="770"><span class="lineNum">     770 </span>            :                 const void *Decoder)</a>
<a name="771"><span class="lineNum">     771 </span>            : {</a>
<a name="772"><span class="lineNum">     772 </span>            :         return DecodeVecShiftRImm(Inst, Imm | 0x20, 64);</a>
<a name="773"><span class="lineNum">     773 </span>            : }</a>
<a name="774"><span class="lineNum">     774 </span>            : </a>
<a name="775"><span class="lineNum">     775 </span>            : static DecodeStatus DecodeVecShiftR32Imm(MCInst *Inst, unsigned Imm,</a>
<a name="776"><span class="lineNum">     776 </span>            :                 uint64_t Addr, const void *Decoder)</a>
<a name="777"><span class="lineNum">     777 </span>            : {</a>
<a name="778"><span class="lineNum">     778 </span>            :         return DecodeVecShiftRImm(Inst, Imm, 32);</a>
<a name="779"><span class="lineNum">     779 </span>            : }</a>
<a name="780"><span class="lineNum">     780 </span>            : </a>
<a name="781"><span class="lineNum">     781 </span>            : static DecodeStatus DecodeVecShiftR32ImmNarrow(MCInst *Inst, unsigned Imm,</a>
<a name="782"><span class="lineNum">     782 </span>            :                 uint64_t Addr,</a>
<a name="783"><span class="lineNum">     783 </span>            :                 const void *Decoder)</a>
<a name="784"><span class="lineNum">     784 </span>            : {</a>
<a name="785"><span class="lineNum">     785 </span>            :         return DecodeVecShiftRImm(Inst, Imm | 0x10, 32);</a>
<a name="786"><span class="lineNum">     786 </span>            : }</a>
<a name="787"><span class="lineNum">     787 </span>            : </a>
<a name="788"><span class="lineNum">     788 </span>            : static DecodeStatus DecodeVecShiftR16Imm(MCInst *Inst, unsigned Imm,</a>
<a name="789"><span class="lineNum">     789 </span>            :                 uint64_t Addr, const void *Decoder)</a>
<a name="790"><span class="lineNum">     790 </span>            : {</a>
<a name="791"><span class="lineNum">     791 </span>            :         return DecodeVecShiftRImm(Inst, Imm, 16);</a>
<a name="792"><span class="lineNum">     792 </span>            : }</a>
<a name="793"><span class="lineNum">     793 </span>            : </a>
<a name="794"><span class="lineNum">     794 </span>            : static DecodeStatus DecodeVecShiftR16ImmNarrow(MCInst *Inst, unsigned Imm,</a>
<a name="795"><span class="lineNum">     795 </span>            :                 uint64_t Addr,</a>
<a name="796"><span class="lineNum">     796 </span>            :                 const void *Decoder)</a>
<a name="797"><span class="lineNum">     797 </span>            : {</a>
<a name="798"><span class="lineNum">     798 </span>            :         return DecodeVecShiftRImm(Inst, Imm | 0x8, 16);</a>
<a name="799"><span class="lineNum">     799 </span>            : }</a>
<a name="800"><span class="lineNum">     800 </span>            : </a>
<a name="801"><span class="lineNum">     801 </span>            : static DecodeStatus DecodeVecShiftR8Imm(MCInst *Inst, unsigned Imm,</a>
<a name="802"><span class="lineNum">     802 </span>            :                 uint64_t Addr, const void *Decoder)</a>
<a name="803"><span class="lineNum">     803 </span>            : {</a>
<a name="804"><span class="lineNum">     804 </span>            :         return DecodeVecShiftRImm(Inst, Imm, 8);</a>
<a name="805"><span class="lineNum">     805 </span>            : }</a>
<a name="806"><span class="lineNum">     806 </span>            : </a>
<a name="807"><span class="lineNum">     807 </span>            : static DecodeStatus DecodeVecShiftL64Imm(MCInst *Inst, unsigned Imm,</a>
<a name="808"><span class="lineNum">     808 </span>            :                 uint64_t Addr, const void *Decoder)</a>
<a name="809"><span class="lineNum">     809 </span>            : {</a>
<a name="810"><span class="lineNum">     810 </span>            :         return DecodeVecShiftLImm(Inst, Imm, 64);</a>
<a name="811"><span class="lineNum">     811 </span>            : }</a>
<a name="812"><span class="lineNum">     812 </span>            : </a>
<a name="813"><span class="lineNum">     813 </span>            : static DecodeStatus DecodeVecShiftL32Imm(MCInst *Inst, unsigned Imm,</a>
<a name="814"><span class="lineNum">     814 </span>            :                 uint64_t Addr, const void *Decoder)</a>
<a name="815"><span class="lineNum">     815 </span>            : {</a>
<a name="816"><span class="lineNum">     816 </span>            :         return DecodeVecShiftLImm(Inst, Imm, 32);</a>
<a name="817"><span class="lineNum">     817 </span>            : }</a>
<a name="818"><span class="lineNum">     818 </span>            : </a>
<a name="819"><span class="lineNum">     819 </span>            : static DecodeStatus DecodeVecShiftL16Imm(MCInst *Inst, unsigned Imm,</a>
<a name="820"><span class="lineNum">     820 </span>            :                 uint64_t Addr, const void *Decoder)</a>
<a name="821"><span class="lineNum">     821 </span>            : {</a>
<a name="822"><span class="lineNum">     822 </span>            :         return DecodeVecShiftLImm(Inst, Imm, 16);</a>
<a name="823"><span class="lineNum">     823 </span>            : }</a>
<a name="824"><span class="lineNum">     824 </span>            : </a>
<a name="825"><span class="lineNum">     825 </span>            : static DecodeStatus DecodeVecShiftL8Imm(MCInst *Inst, unsigned Imm,</a>
<a name="826"><span class="lineNum">     826 </span>            :                 uint64_t Addr, const void *Decoder)</a>
<a name="827"><span class="lineNum">     827 </span>            : {</a>
<a name="828"><span class="lineNum">     828 </span>            :         return DecodeVecShiftLImm(Inst, Imm, 8);</a>
<a name="829"><span class="lineNum">     829 </span>            : }</a>
<a name="830"><span class="lineNum">     830 </span>            : </a>
<a name="831"><span class="lineNum">     831 </span>            : static DecodeStatus DecodeThreeAddrSRegInstruction(MCInst *Inst,</a>
<a name="832"><span class="lineNum">     832 </span>            :                 uint32_t insn, uint64_t Addr,</a>
<a name="833"><span class="lineNum">     833 </span>            :                 const void *Decoder)</a>
<a name="834"><span class="lineNum">     834 </span>            : {</a>
<a name="835"><span class="lineNum">     835 </span>            :         unsigned Rd = fieldFromInstruction(insn, 0, 5);</a>
<a name="836"><span class="lineNum">     836 </span>            :         unsigned Rn = fieldFromInstruction(insn, 5, 5);</a>
<a name="837"><span class="lineNum">     837 </span>            :         unsigned Rm = fieldFromInstruction(insn, 16, 5);</a>
<a name="838"><span class="lineNum">     838 </span>            :         unsigned shiftHi = fieldFromInstruction(insn, 22, 2);</a>
<a name="839"><span class="lineNum">     839 </span>            :         unsigned shiftLo = fieldFromInstruction(insn, 10, 6);</a>
<a name="840"><span class="lineNum">     840 </span>            :         unsigned shift = (shiftHi &lt;&lt; 6) | shiftLo;</a>
<a name="841"><span class="lineNum">     841 </span>            : </a>
<a name="842"><span class="lineNum">     842 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="843"><span class="lineNum">     843 </span>            :                 default:</a>
<a name="844"><span class="lineNum">     844 </span>            :                         return Fail;</a>
<a name="845"><span class="lineNum">     845 </span>            :                 case AArch64_ADDWrs:</a>
<a name="846"><span class="lineNum">     846 </span>            :                 case AArch64_ADDSWrs:</a>
<a name="847"><span class="lineNum">     847 </span>            :                 case AArch64_SUBWrs:</a>
<a name="848"><span class="lineNum">     848 </span>            :                 case AArch64_SUBSWrs:</a>
<a name="849"><span class="lineNum">     849 </span>            :                         // if shift == '11' then ReservedValue()</a>
<a name="850"><span class="lineNum">     850 </span>            :                         if (shiftHi == 0x3)</a>
<a name="851"><span class="lineNum">     851 </span>            :                                 return Fail;</a>
<a name="852"><span class="lineNum">     852 </span>            :                         // Deliberate fallthrough</a>
<a name="853"><span class="lineNum">     853 </span>            :                 case AArch64_ANDWrs:</a>
<a name="854"><span class="lineNum">     854 </span>            :                 case AArch64_ANDSWrs:</a>
<a name="855"><span class="lineNum">     855 </span>            :                 case AArch64_BICWrs:</a>
<a name="856"><span class="lineNum">     856 </span>            :                 case AArch64_BICSWrs:</a>
<a name="857"><span class="lineNum">     857 </span>            :                 case AArch64_ORRWrs:</a>
<a name="858"><span class="lineNum">     858 </span>            :                 case AArch64_ORNWrs:</a>
<a name="859"><span class="lineNum">     859 </span>            :                 case AArch64_EORWrs:</a>
<a name="860"><span class="lineNum">     860 </span>            :                 case AArch64_EONWrs: {</a>
<a name="861"><span class="lineNum">     861 </span>            :                                 // if sf == '0' and imm6&lt;5&gt; == '1' then ReservedValue()</a>
<a name="862"><span class="lineNum">     862 </span>            :                                 if (shiftLo &gt;&gt; 5 == 1)</a>
<a name="863"><span class="lineNum">     863 </span>            :                                         return Fail;</a>
<a name="864"><span class="lineNum">     864 </span>            :                                 DecodeGPR32RegisterClass(Inst, Rd, Addr, Decoder);</a>
<a name="865"><span class="lineNum">     865 </span>            :                                 DecodeGPR32RegisterClass(Inst, Rn, Addr, Decoder);</a>
<a name="866"><span class="lineNum">     866 </span>            :                                 DecodeGPR32RegisterClass(Inst, Rm, Addr, Decoder);</a>
<a name="867"><span class="lineNum">     867 </span>            :                                 break;</a>
<a name="868"><span class="lineNum">     868 </span>            :                         }</a>
<a name="869"><span class="lineNum">     869 </span>            :                 case AArch64_ADDXrs:</a>
<a name="870"><span class="lineNum">     870 </span>            :                 case AArch64_ADDSXrs:</a>
<a name="871"><span class="lineNum">     871 </span>            :                 case AArch64_SUBXrs:</a>
<a name="872"><span class="lineNum">     872 </span>            :                 case AArch64_SUBSXrs:</a>
<a name="873"><span class="lineNum">     873 </span>            :                                  // if shift == '11' then ReservedValue()</a>
<a name="874"><span class="lineNum">     874 </span>            :                                  if (shiftHi == 0x3)</a>
<a name="875"><span class="lineNum">     875 </span>            :                                          return Fail;</a>
<a name="876"><span class="lineNum">     876 </span>            :                                  // Deliberate fallthrough</a>
<a name="877"><span class="lineNum">     877 </span>            :                 case AArch64_ANDXrs:</a>
<a name="878"><span class="lineNum">     878 </span>            :                 case AArch64_ANDSXrs:</a>
<a name="879"><span class="lineNum">     879 </span>            :                 case AArch64_BICXrs:</a>
<a name="880"><span class="lineNum">     880 </span>            :                 case AArch64_BICSXrs:</a>
<a name="881"><span class="lineNum">     881 </span>            :                 case AArch64_ORRXrs:</a>
<a name="882"><span class="lineNum">     882 </span>            :                 case AArch64_ORNXrs:</a>
<a name="883"><span class="lineNum">     883 </span>            :                 case AArch64_EORXrs:</a>
<a name="884"><span class="lineNum">     884 </span>            :                 case AArch64_EONXrs:</a>
<a name="885"><span class="lineNum">     885 </span>            :                                  DecodeGPR64RegisterClass(Inst, Rd, Addr, Decoder);</a>
<a name="886"><span class="lineNum">     886 </span>            :                                  DecodeGPR64RegisterClass(Inst, Rn, Addr, Decoder);</a>
<a name="887"><span class="lineNum">     887 </span>            :                                  DecodeGPR64RegisterClass(Inst, Rm, Addr, Decoder);</a>
<a name="888"><span class="lineNum">     888 </span>            :                                  break;</a>
<a name="889"><span class="lineNum">     889 </span>            :         }</a>
<a name="890"><span class="lineNum">     890 </span>            : </a>
<a name="891"><span class="lineNum">     891 </span>            :         MCOperand_CreateImm0(Inst, shift);</a>
<a name="892"><span class="lineNum">     892 </span>            :         return Success;</a>
<a name="893"><span class="lineNum">     893 </span>            : }</a>
<a name="894"><span class="lineNum">     894 </span>            : </a>
<a name="895"><span class="lineNum">     895 </span>            : static DecodeStatus DecodeMoveImmInstruction(MCInst *Inst, uint32_t insn,</a>
<a name="896"><span class="lineNum">     896 </span>            :                 uint64_t Addr,</a>
<a name="897"><span class="lineNum">     897 </span>            :                 const void *Decoder)</a>
<a name="898"><span class="lineNum">     898 </span>            : {</a>
<a name="899"><span class="lineNum">     899 </span>            :         unsigned Rd = fieldFromInstruction(insn, 0, 5);</a>
<a name="900"><span class="lineNum">     900 </span>            :         unsigned imm = fieldFromInstruction(insn, 5, 16);</a>
<a name="901"><span class="lineNum">     901 </span>            :         unsigned shift = fieldFromInstruction(insn, 21, 2);</a>
<a name="902"><span class="lineNum">     902 </span>            : </a>
<a name="903"><span class="lineNum">     903 </span>            :         shift &lt;&lt;= 4;</a>
<a name="904"><span class="lineNum">     904 </span>            : </a>
<a name="905"><span class="lineNum">     905 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="906"><span class="lineNum">     906 </span>            :                 default:</a>
<a name="907"><span class="lineNum">     907 </span>            :                         return Fail;</a>
<a name="908"><span class="lineNum">     908 </span>            :                 case AArch64_MOVZWi:</a>
<a name="909"><span class="lineNum">     909 </span>            :                 case AArch64_MOVNWi:</a>
<a name="910"><span class="lineNum">     910 </span>            :                 case AArch64_MOVKWi:</a>
<a name="911"><span class="lineNum">     911 </span>            :                         if (shift &amp; (1U &lt;&lt; 5))</a>
<a name="912"><span class="lineNum">     912 </span>            :                                 return Fail;</a>
<a name="913"><span class="lineNum">     913 </span>            :                         DecodeGPR32RegisterClass(Inst, Rd, Addr, Decoder);</a>
<a name="914"><span class="lineNum">     914 </span>            :                         break;</a>
<a name="915"><span class="lineNum">     915 </span>            :                 case AArch64_MOVZXi:</a>
<a name="916"><span class="lineNum">     916 </span>            :                 case AArch64_MOVNXi:</a>
<a name="917"><span class="lineNum">     917 </span>            :                 case AArch64_MOVKXi:</a>
<a name="918"><span class="lineNum">     918 </span>            :                         DecodeGPR64RegisterClass(Inst, Rd, Addr, Decoder);</a>
<a name="919"><span class="lineNum">     919 </span>            :                         break;</a>
<a name="920"><span class="lineNum">     920 </span>            :         }</a>
<a name="921"><span class="lineNum">     921 </span>            : </a>
<a name="922"><span class="lineNum">     922 </span>            :         if (MCInst_getOpcode(Inst) == AArch64_MOVKWi ||</a>
<a name="923"><span class="lineNum">     923 </span>            :                         MCInst_getOpcode(Inst) == AArch64_MOVKXi)</a>
<a name="924"><span class="lineNum">     924 </span>            :                 MCInst_addOperand2(Inst, MCInst_getOperand(Inst, 0));</a>
<a name="925"><span class="lineNum">     925 </span>            : </a>
<a name="926"><span class="lineNum">     926 </span>            :         MCOperand_CreateImm0(Inst, imm);</a>
<a name="927"><span class="lineNum">     927 </span>            :         MCOperand_CreateImm0(Inst, shift);</a>
<a name="928"><span class="lineNum">     928 </span>            :         return Success;</a>
<a name="929"><span class="lineNum">     929 </span>            : }</a>
<a name="930"><span class="lineNum">     930 </span>            : </a>
<a name="931"><span class="lineNum">     931 </span>            : static DecodeStatus DecodeUnsignedLdStInstruction(MCInst *Inst,</a>
<a name="932"><span class="lineNum">     932 </span>            :                 uint32_t insn, uint64_t Addr,</a>
<a name="933"><span class="lineNum">     933 </span>            :                 const void *Decoder)</a>
<a name="934"><span class="lineNum">     934 </span>            : {</a>
<a name="935"><span class="lineNum">     935 </span>            :         unsigned Rt = fieldFromInstruction(insn, 0, 5);</a>
<a name="936"><span class="lineNum">     936 </span>            :         unsigned Rn = fieldFromInstruction(insn, 5, 5);</a>
<a name="937"><span class="lineNum">     937 </span>            :         unsigned offset = fieldFromInstruction(insn, 10, 12);</a>
<a name="938"><span class="lineNum">     938 </span>            : </a>
<a name="939"><span class="lineNum">     939 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="940"><span class="lineNum">     940 </span>            :                 default:</a>
<a name="941"><span class="lineNum">     941 </span>            :                         return Fail;</a>
<a name="942"><span class="lineNum">     942 </span>            :                 case AArch64_PRFMui:</a>
<a name="943"><span class="lineNum">     943 </span>            :                         // Rt is an immediate in prefetch.</a>
<a name="944"><span class="lineNum">     944 </span>            :                         MCOperand_CreateImm0(Inst, Rt);</a>
<a name="945"><span class="lineNum">     945 </span>            :                         break;</a>
<a name="946"><span class="lineNum">     946 </span>            :                 case AArch64_STRBBui:</a>
<a name="947"><span class="lineNum">     947 </span>            :                 case AArch64_LDRBBui:</a>
<a name="948"><span class="lineNum">     948 </span>            :                 case AArch64_LDRSBWui:</a>
<a name="949"><span class="lineNum">     949 </span>            :                 case AArch64_STRHHui:</a>
<a name="950"><span class="lineNum">     950 </span>            :                 case AArch64_LDRHHui:</a>
<a name="951"><span class="lineNum">     951 </span>            :                 case AArch64_LDRSHWui:</a>
<a name="952"><span class="lineNum">     952 </span>            :                 case AArch64_STRWui:</a>
<a name="953"><span class="lineNum">     953 </span>            :                 case AArch64_LDRWui:</a>
<a name="954"><span class="lineNum">     954 </span>            :                         DecodeGPR32RegisterClass(Inst, Rt, Addr, Decoder);</a>
<a name="955"><span class="lineNum">     955 </span>            :                         break;</a>
<a name="956"><span class="lineNum">     956 </span>            :                 case AArch64_LDRSBXui:</a>
<a name="957"><span class="lineNum">     957 </span>            :                 case AArch64_LDRSHXui:</a>
<a name="958"><span class="lineNum">     958 </span>            :                 case AArch64_LDRSWui:</a>
<a name="959"><span class="lineNum">     959 </span>            :                 case AArch64_STRXui:</a>
<a name="960"><span class="lineNum">     960 </span>            :                 case AArch64_LDRXui:</a>
<a name="961"><span class="lineNum">     961 </span>            :                         DecodeGPR64RegisterClass(Inst, Rt, Addr, Decoder);</a>
<a name="962"><span class="lineNum">     962 </span>            :                         break;</a>
<a name="963"><span class="lineNum">     963 </span>            :                 case AArch64_LDRQui:</a>
<a name="964"><span class="lineNum">     964 </span>            :                 case AArch64_STRQui:</a>
<a name="965"><span class="lineNum">     965 </span>            :                         DecodeFPR128RegisterClass(Inst, Rt, Addr, Decoder);</a>
<a name="966"><span class="lineNum">     966 </span>            :                         break;</a>
<a name="967"><span class="lineNum">     967 </span>            :                 case AArch64_LDRDui:</a>
<a name="968"><span class="lineNum">     968 </span>            :                 case AArch64_STRDui:</a>
<a name="969"><span class="lineNum">     969 </span>            :                         DecodeFPR64RegisterClass(Inst, Rt, Addr, Decoder);</a>
<a name="970"><span class="lineNum">     970 </span>            :                         break;</a>
<a name="971"><span class="lineNum">     971 </span>            :                 case AArch64_LDRSui:</a>
<a name="972"><span class="lineNum">     972 </span>            :                 case AArch64_STRSui:</a>
<a name="973"><span class="lineNum">     973 </span>            :                         DecodeFPR32RegisterClass(Inst, Rt, Addr, Decoder);</a>
<a name="974"><span class="lineNum">     974 </span>            :                         break;</a>
<a name="975"><span class="lineNum">     975 </span>            :                 case AArch64_LDRHui:</a>
<a name="976"><span class="lineNum">     976 </span>            :                 case AArch64_STRHui:</a>
<a name="977"><span class="lineNum">     977 </span>            :                         DecodeFPR16RegisterClass(Inst, Rt, Addr, Decoder);</a>
<a name="978"><span class="lineNum">     978 </span>            :                         break;</a>
<a name="979"><span class="lineNum">     979 </span>            :                 case AArch64_LDRBui:</a>
<a name="980"><span class="lineNum">     980 </span>            :                 case AArch64_STRBui:</a>
<a name="981"><span class="lineNum">     981 </span>            :                         DecodeFPR8RegisterClass(Inst, Rt, Addr, Decoder);</a>
<a name="982"><span class="lineNum">     982 </span>            :                         break;</a>
<a name="983"><span class="lineNum">     983 </span>            :         }</a>
<a name="984"><span class="lineNum">     984 </span>            : </a>
<a name="985"><span class="lineNum">     985 </span>            :         DecodeGPR64spRegisterClass(Inst, Rn, Addr, Decoder);</a>
<a name="986"><span class="lineNum">     986 </span>            :         //if (!Dis-&gt;tryAddingSymbolicOperand(Inst, offset, Addr, Fail, 0, 4))</a>
<a name="987"><span class="lineNum">     987 </span>            :         MCOperand_CreateImm0(Inst, offset);</a>
<a name="988"><span class="lineNum">     988 </span>            : </a>
<a name="989"><span class="lineNum">     989 </span>            :         return Success;</a>
<a name="990"><span class="lineNum">     990 </span>            : }</a>
<a name="991"><span class="lineNum">     991 </span>            : </a>
<a name="992"><span class="lineNum">     992 </span>            : static DecodeStatus DecodeSignedLdStInstruction(MCInst *Inst,</a>
<a name="993"><span class="lineNum">     993 </span>            :                 uint32_t insn, uint64_t Addr,</a>
<a name="994"><span class="lineNum">     994 </span>            :                 const void *Decoder)</a>
<a name="995"><span class="lineNum">     995 </span>            : {</a>
<a name="996"><span class="lineNum">     996 </span>            :         bool IsLoad;</a>
<a name="997"><span class="lineNum">     997 </span>            :         bool IsIndexed;</a>
<a name="998"><span class="lineNum">     998 </span>            :         bool IsFP;</a>
<a name="999"><span class="lineNum">     999 </span>            :         unsigned Rt = fieldFromInstruction(insn, 0, 5);</a>
<a name="1000"><span class="lineNum">    1000 </span>            :         unsigned Rn = fieldFromInstruction(insn, 5, 5);</a>
<a name="1001"><span class="lineNum">    1001 </span>            :         int64_t offset = fieldFromInstruction(insn, 12, 9);</a>
<a name="1002"><span class="lineNum">    1002 </span>            : </a>
<a name="1003"><span class="lineNum">    1003 </span>            :         // offset is a 9-bit signed immediate, so sign extend it to</a>
<a name="1004"><span class="lineNum">    1004 </span>            :         // fill the unsigned.</a>
<a name="1005"><span class="lineNum">    1005 </span>            :         if (offset &amp; (1 &lt;&lt; (9 - 1)))</a>
<a name="1006"><span class="lineNum">    1006 </span>            :                 offset |= ~((1LL &lt;&lt; 9) - 1);</a>
<a name="1007"><span class="lineNum">    1007 </span>            : </a>
<a name="1008"><span class="lineNum">    1008 </span>            :         // First operand is always the writeback to the address register, if needed.</a>
<a name="1009"><span class="lineNum">    1009 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="1010"><span class="lineNum">    1010 </span>            :                 default:</a>
<a name="1011"><span class="lineNum">    1011 </span>            :                         break;</a>
<a name="1012"><span class="lineNum">    1012 </span>            :                 case AArch64_LDRSBWpre:</a>
<a name="1013"><span class="lineNum">    1013 </span>            :                 case AArch64_LDRSHWpre:</a>
<a name="1014"><span class="lineNum">    1014 </span>            :                 case AArch64_STRBBpre:</a>
<a name="1015"><span class="lineNum">    1015 </span>            :                 case AArch64_LDRBBpre:</a>
<a name="1016"><span class="lineNum">    1016 </span>            :                 case AArch64_STRHHpre:</a>
<a name="1017"><span class="lineNum">    1017 </span>            :                 case AArch64_LDRHHpre:</a>
<a name="1018"><span class="lineNum">    1018 </span>            :                 case AArch64_STRWpre:</a>
<a name="1019"><span class="lineNum">    1019 </span>            :                 case AArch64_LDRWpre:</a>
<a name="1020"><span class="lineNum">    1020 </span>            :                 case AArch64_LDRSBWpost:</a>
<a name="1021"><span class="lineNum">    1021 </span>            :                 case AArch64_LDRSHWpost:</a>
<a name="1022"><span class="lineNum">    1022 </span>            :                 case AArch64_STRBBpost:</a>
<a name="1023"><span class="lineNum">    1023 </span>            :                 case AArch64_LDRBBpost:</a>
<a name="1024"><span class="lineNum">    1024 </span>            :                 case AArch64_STRHHpost:</a>
<a name="1025"><span class="lineNum">    1025 </span>            :                 case AArch64_LDRHHpost:</a>
<a name="1026"><span class="lineNum">    1026 </span>            :                 case AArch64_STRWpost:</a>
<a name="1027"><span class="lineNum">    1027 </span>            :                 case AArch64_LDRWpost:</a>
<a name="1028"><span class="lineNum">    1028 </span>            :                 case AArch64_LDRSBXpre:</a>
<a name="1029"><span class="lineNum">    1029 </span>            :                 case AArch64_LDRSHXpre:</a>
<a name="1030"><span class="lineNum">    1030 </span>            :                 case AArch64_STRXpre:</a>
<a name="1031"><span class="lineNum">    1031 </span>            :                 case AArch64_LDRSWpre:</a>
<a name="1032"><span class="lineNum">    1032 </span>            :                 case AArch64_LDRXpre:</a>
<a name="1033"><span class="lineNum">    1033 </span>            :                 case AArch64_LDRSBXpost:</a>
<a name="1034"><span class="lineNum">    1034 </span>            :                 case AArch64_LDRSHXpost:</a>
<a name="1035"><span class="lineNum">    1035 </span>            :                 case AArch64_STRXpost:</a>
<a name="1036"><span class="lineNum">    1036 </span>            :                 case AArch64_LDRSWpost:</a>
<a name="1037"><span class="lineNum">    1037 </span>            :                 case AArch64_LDRXpost:</a>
<a name="1038"><span class="lineNum">    1038 </span>            :                 case AArch64_LDRQpre:</a>
<a name="1039"><span class="lineNum">    1039 </span>            :                 case AArch64_STRQpre:</a>
<a name="1040"><span class="lineNum">    1040 </span>            :                 case AArch64_LDRQpost:</a>
<a name="1041"><span class="lineNum">    1041 </span>            :                 case AArch64_STRQpost:</a>
<a name="1042"><span class="lineNum">    1042 </span>            :                 case AArch64_LDRDpre:</a>
<a name="1043"><span class="lineNum">    1043 </span>            :                 case AArch64_STRDpre:</a>
<a name="1044"><span class="lineNum">    1044 </span>            :                 case AArch64_LDRDpost:</a>
<a name="1045"><span class="lineNum">    1045 </span>            :                 case AArch64_STRDpost:</a>
<a name="1046"><span class="lineNum">    1046 </span>            :                 case AArch64_LDRSpre:</a>
<a name="1047"><span class="lineNum">    1047 </span>            :                 case AArch64_STRSpre:</a>
<a name="1048"><span class="lineNum">    1048 </span>            :                 case AArch64_LDRSpost:</a>
<a name="1049"><span class="lineNum">    1049 </span>            :                 case AArch64_STRSpost:</a>
<a name="1050"><span class="lineNum">    1050 </span>            :                 case AArch64_LDRHpre:</a>
<a name="1051"><span class="lineNum">    1051 </span>            :                 case AArch64_STRHpre:</a>
<a name="1052"><span class="lineNum">    1052 </span>            :                 case AArch64_LDRHpost:</a>
<a name="1053"><span class="lineNum">    1053 </span>            :                 case AArch64_STRHpost:</a>
<a name="1054"><span class="lineNum">    1054 </span>            :                 case AArch64_LDRBpre:</a>
<a name="1055"><span class="lineNum">    1055 </span>            :                 case AArch64_STRBpre:</a>
<a name="1056"><span class="lineNum">    1056 </span>            :                 case AArch64_LDRBpost:</a>
<a name="1057"><span class="lineNum">    1057 </span>            :                 case AArch64_STRBpost:</a>
<a name="1058"><span class="lineNum">    1058 </span>            :                         DecodeGPR64spRegisterClass(Inst, Rn, Addr, Decoder);</a>
<a name="1059"><span class="lineNum">    1059 </span>            :                         break;</a>
<a name="1060"><span class="lineNum">    1060 </span>            :         }</a>
<a name="1061"><span class="lineNum">    1061 </span>            : </a>
<a name="1062"><span class="lineNum">    1062 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="1063"><span class="lineNum">    1063 </span>            :                 default:</a>
<a name="1064"><span class="lineNum">    1064 </span>            :                         return Fail;</a>
<a name="1065"><span class="lineNum">    1065 </span>            :                 case AArch64_PRFUMi:</a>
<a name="1066"><span class="lineNum">    1066 </span>            :                         // Rt is an immediate in prefetch.</a>
<a name="1067"><span class="lineNum">    1067 </span>            :                         MCOperand_CreateImm0(Inst, Rt);</a>
<a name="1068"><span class="lineNum">    1068 </span>            :                         break;</a>
<a name="1069"><span class="lineNum">    1069 </span>            :                 case AArch64_STURBBi:</a>
<a name="1070"><span class="lineNum">    1070 </span>            :                 case AArch64_LDURBBi:</a>
<a name="1071"><span class="lineNum">    1071 </span>            :                 case AArch64_LDURSBWi:</a>
<a name="1072"><span class="lineNum">    1072 </span>            :                 case AArch64_STURHHi:</a>
<a name="1073"><span class="lineNum">    1073 </span>            :                 case AArch64_LDURHHi:</a>
<a name="1074"><span class="lineNum">    1074 </span>            :                 case AArch64_LDURSHWi:</a>
<a name="1075"><span class="lineNum">    1075 </span>            :                 case AArch64_STURWi:</a>
<a name="1076"><span class="lineNum">    1076 </span>            :                 case AArch64_LDURWi:</a>
<a name="1077"><span class="lineNum">    1077 </span>            :                 case AArch64_LDTRSBWi:</a>
<a name="1078"><span class="lineNum">    1078 </span>            :                 case AArch64_LDTRSHWi:</a>
<a name="1079"><span class="lineNum">    1079 </span>            :                 case AArch64_STTRWi:</a>
<a name="1080"><span class="lineNum">    1080 </span>            :                 case AArch64_LDTRWi:</a>
<a name="1081"><span class="lineNum">    1081 </span>            :                 case AArch64_STTRHi:</a>
<a name="1082"><span class="lineNum">    1082 </span>            :                 case AArch64_LDTRHi:</a>
<a name="1083"><span class="lineNum">    1083 </span>            :                 case AArch64_LDTRBi:</a>
<a name="1084"><span class="lineNum">    1084 </span>            :                 case AArch64_STTRBi:</a>
<a name="1085"><span class="lineNum">    1085 </span>            :                 case AArch64_LDRSBWpre:</a>
<a name="1086"><span class="lineNum">    1086 </span>            :                 case AArch64_LDRSHWpre:</a>
<a name="1087"><span class="lineNum">    1087 </span>            :                 case AArch64_STRBBpre:</a>
<a name="1088"><span class="lineNum">    1088 </span>            :                 case AArch64_LDRBBpre:</a>
<a name="1089"><span class="lineNum">    1089 </span>            :                 case AArch64_STRHHpre:</a>
<a name="1090"><span class="lineNum">    1090 </span>            :                 case AArch64_LDRHHpre:</a>
<a name="1091"><span class="lineNum">    1091 </span>            :                 case AArch64_STRWpre:</a>
<a name="1092"><span class="lineNum">    1092 </span>            :                 case AArch64_LDRWpre:</a>
<a name="1093"><span class="lineNum">    1093 </span>            :                 case AArch64_LDRSBWpost:</a>
<a name="1094"><span class="lineNum">    1094 </span>            :                 case AArch64_LDRSHWpost:</a>
<a name="1095"><span class="lineNum">    1095 </span>            :                 case AArch64_STRBBpost:</a>
<a name="1096"><span class="lineNum">    1096 </span>            :                 case AArch64_LDRBBpost:</a>
<a name="1097"><span class="lineNum">    1097 </span>            :                 case AArch64_STRHHpost:</a>
<a name="1098"><span class="lineNum">    1098 </span>            :                 case AArch64_LDRHHpost:</a>
<a name="1099"><span class="lineNum">    1099 </span>            :                 case AArch64_STRWpost:</a>
<a name="1100"><span class="lineNum">    1100 </span>            :                 case AArch64_LDRWpost:</a>
<a name="1101"><span class="lineNum">    1101 </span>            :                         DecodeGPR32RegisterClass(Inst, Rt, Addr, Decoder);</a>
<a name="1102"><span class="lineNum">    1102 </span>            :                         break;</a>
<a name="1103"><span class="lineNum">    1103 </span>            :                 case AArch64_LDURSBXi:</a>
<a name="1104"><span class="lineNum">    1104 </span>            :                 case AArch64_LDURSHXi:</a>
<a name="1105"><span class="lineNum">    1105 </span>            :                 case AArch64_LDURSWi:</a>
<a name="1106"><span class="lineNum">    1106 </span>            :                 case AArch64_STURXi:</a>
<a name="1107"><span class="lineNum">    1107 </span>            :                 case AArch64_LDURXi:</a>
<a name="1108"><span class="lineNum">    1108 </span>            :                 case AArch64_LDTRSBXi:</a>
<a name="1109"><span class="lineNum">    1109 </span>            :                 case AArch64_LDTRSHXi:</a>
<a name="1110"><span class="lineNum">    1110 </span>            :                 case AArch64_LDTRSWi:</a>
<a name="1111"><span class="lineNum">    1111 </span>            :                 case AArch64_STTRXi:</a>
<a name="1112"><span class="lineNum">    1112 </span>            :                 case AArch64_LDTRXi:</a>
<a name="1113"><span class="lineNum">    1113 </span>            :                 case AArch64_LDRSBXpre:</a>
<a name="1114"><span class="lineNum">    1114 </span>            :                 case AArch64_LDRSHXpre:</a>
<a name="1115"><span class="lineNum">    1115 </span>            :                 case AArch64_STRXpre:</a>
<a name="1116"><span class="lineNum">    1116 </span>            :                 case AArch64_LDRSWpre:</a>
<a name="1117"><span class="lineNum">    1117 </span>            :                 case AArch64_LDRXpre:</a>
<a name="1118"><span class="lineNum">    1118 </span>            :                 case AArch64_LDRSBXpost:</a>
<a name="1119"><span class="lineNum">    1119 </span>            :                 case AArch64_LDRSHXpost:</a>
<a name="1120"><span class="lineNum">    1120 </span>            :                 case AArch64_STRXpost:</a>
<a name="1121"><span class="lineNum">    1121 </span>            :                 case AArch64_LDRSWpost:</a>
<a name="1122"><span class="lineNum">    1122 </span>            :                 case AArch64_LDRXpost:</a>
<a name="1123"><span class="lineNum">    1123 </span>            :                         DecodeGPR64RegisterClass(Inst, Rt, Addr, Decoder);</a>
<a name="1124"><span class="lineNum">    1124 </span>            :                         break;</a>
<a name="1125"><span class="lineNum">    1125 </span>            :                 case AArch64_LDURQi:</a>
<a name="1126"><span class="lineNum">    1126 </span>            :                 case AArch64_STURQi:</a>
<a name="1127"><span class="lineNum">    1127 </span>            :                 case AArch64_LDRQpre:</a>
<a name="1128"><span class="lineNum">    1128 </span>            :                 case AArch64_STRQpre:</a>
<a name="1129"><span class="lineNum">    1129 </span>            :                 case AArch64_LDRQpost:</a>
<a name="1130"><span class="lineNum">    1130 </span>            :                 case AArch64_STRQpost:</a>
<a name="1131"><span class="lineNum">    1131 </span>            :                         DecodeFPR128RegisterClass(Inst, Rt, Addr, Decoder);</a>
<a name="1132"><span class="lineNum">    1132 </span>            :                         break;</a>
<a name="1133"><span class="lineNum">    1133 </span>            :                 case AArch64_LDURDi:</a>
<a name="1134"><span class="lineNum">    1134 </span>            :                 case AArch64_STURDi:</a>
<a name="1135"><span class="lineNum">    1135 </span>            :                 case AArch64_LDRDpre:</a>
<a name="1136"><span class="lineNum">    1136 </span>            :                 case AArch64_STRDpre:</a>
<a name="1137"><span class="lineNum">    1137 </span>            :                 case AArch64_LDRDpost:</a>
<a name="1138"><span class="lineNum">    1138 </span>            :                 case AArch64_STRDpost:</a>
<a name="1139"><span class="lineNum">    1139 </span>            :                         DecodeFPR64RegisterClass(Inst, Rt, Addr, Decoder);</a>
<a name="1140"><span class="lineNum">    1140 </span>            :                         break;</a>
<a name="1141"><span class="lineNum">    1141 </span>            :                 case AArch64_LDURSi:</a>
<a name="1142"><span class="lineNum">    1142 </span>            :                 case AArch64_STURSi:</a>
<a name="1143"><span class="lineNum">    1143 </span>            :                 case AArch64_LDRSpre:</a>
<a name="1144"><span class="lineNum">    1144 </span>            :                 case AArch64_STRSpre:</a>
<a name="1145"><span class="lineNum">    1145 </span>            :                 case AArch64_LDRSpost:</a>
<a name="1146"><span class="lineNum">    1146 </span>            :                 case AArch64_STRSpost:</a>
<a name="1147"><span class="lineNum">    1147 </span>            :                         DecodeFPR32RegisterClass(Inst, Rt, Addr, Decoder);</a>
<a name="1148"><span class="lineNum">    1148 </span>            :                         break;</a>
<a name="1149"><span class="lineNum">    1149 </span>            :                 case AArch64_LDURHi:</a>
<a name="1150"><span class="lineNum">    1150 </span>            :                 case AArch64_STURHi:</a>
<a name="1151"><span class="lineNum">    1151 </span>            :                 case AArch64_LDRHpre:</a>
<a name="1152"><span class="lineNum">    1152 </span>            :                 case AArch64_STRHpre:</a>
<a name="1153"><span class="lineNum">    1153 </span>            :                 case AArch64_LDRHpost:</a>
<a name="1154"><span class="lineNum">    1154 </span>            :                 case AArch64_STRHpost:</a>
<a name="1155"><span class="lineNum">    1155 </span>            :                         DecodeFPR16RegisterClass(Inst, Rt, Addr, Decoder);</a>
<a name="1156"><span class="lineNum">    1156 </span>            :                         break;</a>
<a name="1157"><span class="lineNum">    1157 </span>            :                 case AArch64_LDURBi:</a>
<a name="1158"><span class="lineNum">    1158 </span>            :                 case AArch64_STURBi:</a>
<a name="1159"><span class="lineNum">    1159 </span>            :                 case AArch64_LDRBpre:</a>
<a name="1160"><span class="lineNum">    1160 </span>            :                 case AArch64_STRBpre:</a>
<a name="1161"><span class="lineNum">    1161 </span>            :                 case AArch64_LDRBpost:</a>
<a name="1162"><span class="lineNum">    1162 </span>            :                 case AArch64_STRBpost:</a>
<a name="1163"><span class="lineNum">    1163 </span>            :                         DecodeFPR8RegisterClass(Inst, Rt, Addr, Decoder);</a>
<a name="1164"><span class="lineNum">    1164 </span>            :                         break;</a>
<a name="1165"><span class="lineNum">    1165 </span>            :         }</a>
<a name="1166"><span class="lineNum">    1166 </span>            : </a>
<a name="1167"><span class="lineNum">    1167 </span>            :         DecodeGPR64spRegisterClass(Inst, Rn, Addr, Decoder);</a>
<a name="1168"><span class="lineNum">    1168 </span>            :         MCOperand_CreateImm0(Inst, offset);</a>
<a name="1169"><span class="lineNum">    1169 </span>            : </a>
<a name="1170"><span class="lineNum">    1170 </span>            :         IsLoad = fieldFromInstruction(insn, 22, 1) != 0;</a>
<a name="1171"><span class="lineNum">    1171 </span>            :         IsIndexed = fieldFromInstruction(insn, 10, 2) != 0;</a>
<a name="1172"><span class="lineNum">    1172 </span>            :         IsFP = fieldFromInstruction(insn, 26, 1) != 0;</a>
<a name="1173"><span class="lineNum">    1173 </span>            : </a>
<a name="1174"><span class="lineNum">    1174 </span>            :         // Cannot write back to a transfer register (but xzr != sp).</a>
<a name="1175"><span class="lineNum">    1175 </span>            :         if (IsLoad &amp;&amp; IsIndexed &amp;&amp; !IsFP &amp;&amp; Rn != 31 &amp;&amp; Rt == Rn)</a>
<a name="1176"><span class="lineNum">    1176 </span>            :                 return SoftFail;</a>
<a name="1177"><span class="lineNum">    1177 </span>            : </a>
<a name="1178"><span class="lineNum">    1178 </span>            :         return Success;</a>
<a name="1179"><span class="lineNum">    1179 </span>            : }</a>
<a name="1180"><span class="lineNum">    1180 </span>            : </a>
<a name="1181"><span class="lineNum">    1181 </span>            : static DecodeStatus DecodeExclusiveLdStInstruction(MCInst *Inst,</a>
<a name="1182"><span class="lineNum">    1182 </span>            :                 uint32_t insn, uint64_t Addr,</a>
<a name="1183"><span class="lineNum">    1183 </span>            :                 const void *Decoder)</a>
<a name="1184"><span class="lineNum">    1184 </span>            : {</a>
<a name="1185"><span class="lineNum">    1185 </span>            :         unsigned Rt = fieldFromInstruction(insn, 0, 5);</a>
<a name="1186"><span class="lineNum">    1186 </span>            :         unsigned Rn = fieldFromInstruction(insn, 5, 5);</a>
<a name="1187"><span class="lineNum">    1187 </span>            :         unsigned Rt2 = fieldFromInstruction(insn, 10, 5);</a>
<a name="1188"><span class="lineNum">    1188 </span>            :         unsigned Rs = fieldFromInstruction(insn, 16, 5);</a>
<a name="1189"><span class="lineNum">    1189 </span>            :         unsigned Opcode = MCInst_getOpcode(Inst);</a>
<a name="1190"><span class="lineNum">    1190 </span>            : </a>
<a name="1191"><span class="lineNum">    1191 </span>            :         switch (Opcode) {</a>
<a name="1192"><span class="lineNum">    1192 </span>            :                 default:</a>
<a name="1193"><span class="lineNum">    1193 </span>            :                         return Fail;</a>
<a name="1194"><span class="lineNum">    1194 </span>            :                 case AArch64_STLXRW:</a>
<a name="1195"><span class="lineNum">    1195 </span>            :                 case AArch64_STLXRB:</a>
<a name="1196"><span class="lineNum">    1196 </span>            :                 case AArch64_STLXRH:</a>
<a name="1197"><span class="lineNum">    1197 </span>            :                 case AArch64_STXRW:</a>
<a name="1198"><span class="lineNum">    1198 </span>            :                 case AArch64_STXRB:</a>
<a name="1199"><span class="lineNum">    1199 </span>            :                 case AArch64_STXRH:</a>
<a name="1200"><span class="lineNum">    1200 </span>            :                         DecodeGPR32RegisterClass(Inst, Rs, Addr, Decoder);</a>
<a name="1201"><span class="lineNum">    1201 </span>            :                         // FALLTHROUGH</a>
<a name="1202"><span class="lineNum">    1202 </span>            :                 case AArch64_LDARW:</a>
<a name="1203"><span class="lineNum">    1203 </span>            :                 case AArch64_LDARB:</a>
<a name="1204"><span class="lineNum">    1204 </span>            :                 case AArch64_LDARH:</a>
<a name="1205"><span class="lineNum">    1205 </span>            :                 case AArch64_LDAXRW:</a>
<a name="1206"><span class="lineNum">    1206 </span>            :                 case AArch64_LDAXRB:</a>
<a name="1207"><span class="lineNum">    1207 </span>            :                 case AArch64_LDAXRH:</a>
<a name="1208"><span class="lineNum">    1208 </span>            :                 case AArch64_LDXRW:</a>
<a name="1209"><span class="lineNum">    1209 </span>            :                 case AArch64_LDXRB:</a>
<a name="1210"><span class="lineNum">    1210 </span>            :                 case AArch64_LDXRH:</a>
<a name="1211"><span class="lineNum">    1211 </span>            :                 case AArch64_STLRW:</a>
<a name="1212"><span class="lineNum">    1212 </span>            :                 case AArch64_STLRB:</a>
<a name="1213"><span class="lineNum">    1213 </span>            :                 case AArch64_STLRH:</a>
<a name="1214"><span class="lineNum">    1214 </span>            :                         DecodeGPR32RegisterClass(Inst, Rt, Addr, Decoder);</a>
<a name="1215"><span class="lineNum">    1215 </span>            :                         break;</a>
<a name="1216"><span class="lineNum">    1216 </span>            :                 case AArch64_STLXRX:</a>
<a name="1217"><span class="lineNum">    1217 </span>            :                 case AArch64_STXRX:</a>
<a name="1218"><span class="lineNum">    1218 </span>            :                         DecodeGPR32RegisterClass(Inst, Rs, Addr, Decoder);</a>
<a name="1219"><span class="lineNum">    1219 </span>            :                         // FALLTHROUGH</a>
<a name="1220"><span class="lineNum">    1220 </span>            :                 case AArch64_LDARX:</a>
<a name="1221"><span class="lineNum">    1221 </span>            :                 case AArch64_LDAXRX:</a>
<a name="1222"><span class="lineNum">    1222 </span>            :                 case AArch64_LDXRX:</a>
<a name="1223"><span class="lineNum">    1223 </span>            :                 case AArch64_STLRX:</a>
<a name="1224"><span class="lineNum">    1224 </span>            :                         DecodeGPR64RegisterClass(Inst, Rt, Addr, Decoder);</a>
<a name="1225"><span class="lineNum">    1225 </span>            :                         break;</a>
<a name="1226"><span class="lineNum">    1226 </span>            :                 case AArch64_STLXPW:</a>
<a name="1227"><span class="lineNum">    1227 </span>            :                 case AArch64_STXPW:</a>
<a name="1228"><span class="lineNum">    1228 </span>            :                         DecodeGPR32RegisterClass(Inst, Rs, Addr, Decoder);</a>
<a name="1229"><span class="lineNum">    1229 </span>            :                         // FALLTHROUGH</a>
<a name="1230"><span class="lineNum">    1230 </span>            :                 case AArch64_LDAXPW:</a>
<a name="1231"><span class="lineNum">    1231 </span>            :                 case AArch64_LDXPW:</a>
<a name="1232"><span class="lineNum">    1232 </span>            :                         DecodeGPR32RegisterClass(Inst, Rt, Addr, Decoder);</a>
<a name="1233"><span class="lineNum">    1233 </span>            :                         DecodeGPR32RegisterClass(Inst, Rt2, Addr, Decoder);</a>
<a name="1234"><span class="lineNum">    1234 </span>            :                         break;</a>
<a name="1235"><span class="lineNum">    1235 </span>            :                 case AArch64_STLXPX:</a>
<a name="1236"><span class="lineNum">    1236 </span>            :                 case AArch64_STXPX:</a>
<a name="1237"><span class="lineNum">    1237 </span>            :                         DecodeGPR32RegisterClass(Inst, Rs, Addr, Decoder);</a>
<a name="1238"><span class="lineNum">    1238 </span>            :                         // FALLTHROUGH</a>
<a name="1239"><span class="lineNum">    1239 </span>            :                 case AArch64_LDAXPX:</a>
<a name="1240"><span class="lineNum">    1240 </span>            :                 case AArch64_LDXPX:</a>
<a name="1241"><span class="lineNum">    1241 </span>            :                         DecodeGPR64RegisterClass(Inst, Rt, Addr, Decoder);</a>
<a name="1242"><span class="lineNum">    1242 </span>            :                         DecodeGPR64RegisterClass(Inst, Rt2, Addr, Decoder);</a>
<a name="1243"><span class="lineNum">    1243 </span>            :                         break;</a>
<a name="1244"><span class="lineNum">    1244 </span>            :         }</a>
<a name="1245"><span class="lineNum">    1245 </span>            : </a>
<a name="1246"><span class="lineNum">    1246 </span>            :         DecodeGPR64spRegisterClass(Inst, Rn, Addr, Decoder);</a>
<a name="1247"><span class="lineNum">    1247 </span>            : </a>
<a name="1248"><span class="lineNum">    1248 </span>            :         // You shouldn't load to the same register twice in an instruction...</a>
<a name="1249"><span class="lineNum">    1249 </span>            :         if ((Opcode == AArch64_LDAXPW || Opcode == AArch64_LDXPW ||</a>
<a name="1250"><span class="lineNum">    1250 </span>            :                                 Opcode == AArch64_LDAXPX || Opcode == AArch64_LDXPX) &amp;&amp;</a>
<a name="1251"><span class="lineNum">    1251 </span>            :                         Rt == Rt2)</a>
<a name="1252"><span class="lineNum">    1252 </span>            :                 return SoftFail;</a>
<a name="1253"><span class="lineNum">    1253 </span>            : </a>
<a name="1254"><span class="lineNum">    1254 </span>            :         return Success;</a>
<a name="1255"><span class="lineNum">    1255 </span>            : }</a>
<a name="1256"><span class="lineNum">    1256 </span>            : </a>
<a name="1257"><span class="lineNum">    1257 </span>            : static DecodeStatus DecodePairLdStInstruction(MCInst *Inst, uint32_t insn,</a>
<a name="1258"><span class="lineNum">    1258 </span>            :                 uint64_t Addr,</a>
<a name="1259"><span class="lineNum">    1259 </span>            :                 const void *Decoder)</a>
<a name="1260"><span class="lineNum">    1260 </span>            : {</a>
<a name="1261"><span class="lineNum">    1261 </span>            :         unsigned Rt = fieldFromInstruction(insn, 0, 5);</a>
<a name="1262"><span class="lineNum">    1262 </span>            :         unsigned Rn = fieldFromInstruction(insn, 5, 5);</a>
<a name="1263"><span class="lineNum">    1263 </span>            :         unsigned Rt2 = fieldFromInstruction(insn, 10, 5);</a>
<a name="1264"><span class="lineNum">    1264 </span>            :         int32_t offset = fieldFromInstruction(insn, 15, 7);</a>
<a name="1265"><span class="lineNum">    1265 </span>            :         bool IsLoad = fieldFromInstruction(insn, 22, 1) != 0;</a>
<a name="1266"><span class="lineNum">    1266 </span>            :         unsigned Opcode = MCInst_getOpcode(Inst);</a>
<a name="1267"><span class="lineNum">    1267 </span>            :         bool NeedsDisjointWritebackTransfer = false;</a>
<a name="1268"><span class="lineNum">    1268 </span>            : </a>
<a name="1269"><span class="lineNum">    1269 </span>            :         // offset is a 7-bit signed immediate, so sign extend it to</a>
<a name="1270"><span class="lineNum">    1270 </span>            :         // fill the unsigned.</a>
<a name="1271"><span class="lineNum">    1271 </span>            :         if (offset &amp; (1 &lt;&lt; (7 - 1)))</a>
<a name="1272"><span class="lineNum">    1272 </span>            :                 offset |= ~((1LL &lt;&lt; 7) - 1);</a>
<a name="1273"><span class="lineNum">    1273 </span>            : </a>
<a name="1274"><span class="lineNum">    1274 </span>            :         // First operand is always writeback of base register.</a>
<a name="1275"><span class="lineNum">    1275 </span>            :         switch (Opcode) {</a>
<a name="1276"><span class="lineNum">    1276 </span>            :                 default:</a>
<a name="1277"><span class="lineNum">    1277 </span>            :                         break;</a>
<a name="1278"><span class="lineNum">    1278 </span>            :                 case AArch64_LDPXpost:</a>
<a name="1279"><span class="lineNum">    1279 </span>            :                 case AArch64_STPXpost:</a>
<a name="1280"><span class="lineNum">    1280 </span>            :                 case AArch64_LDPSWpost:</a>
<a name="1281"><span class="lineNum">    1281 </span>            :                 case AArch64_LDPXpre:</a>
<a name="1282"><span class="lineNum">    1282 </span>            :                 case AArch64_STPXpre:</a>
<a name="1283"><span class="lineNum">    1283 </span>            :                 case AArch64_LDPSWpre:</a>
<a name="1284"><span class="lineNum">    1284 </span>            :                 case AArch64_LDPWpost:</a>
<a name="1285"><span class="lineNum">    1285 </span>            :                 case AArch64_STPWpost:</a>
<a name="1286"><span class="lineNum">    1286 </span>            :                 case AArch64_LDPWpre:</a>
<a name="1287"><span class="lineNum">    1287 </span>            :                 case AArch64_STPWpre:</a>
<a name="1288"><span class="lineNum">    1288 </span>            :                 case AArch64_LDPQpost:</a>
<a name="1289"><span class="lineNum">    1289 </span>            :                 case AArch64_STPQpost:</a>
<a name="1290"><span class="lineNum">    1290 </span>            :                 case AArch64_LDPQpre:</a>
<a name="1291"><span class="lineNum">    1291 </span>            :                 case AArch64_STPQpre:</a>
<a name="1292"><span class="lineNum">    1292 </span>            :                 case AArch64_LDPDpost:</a>
<a name="1293"><span class="lineNum">    1293 </span>            :                 case AArch64_STPDpost:</a>
<a name="1294"><span class="lineNum">    1294 </span>            :                 case AArch64_LDPDpre:</a>
<a name="1295"><span class="lineNum">    1295 </span>            :                 case AArch64_STPDpre:</a>
<a name="1296"><span class="lineNum">    1296 </span>            :                 case AArch64_LDPSpost:</a>
<a name="1297"><span class="lineNum">    1297 </span>            :                 case AArch64_STPSpost:</a>
<a name="1298"><span class="lineNum">    1298 </span>            :                 case AArch64_LDPSpre:</a>
<a name="1299"><span class="lineNum">    1299 </span>            :                 case AArch64_STPSpre:</a>
<a name="1300"><span class="lineNum">    1300 </span>            :                         DecodeGPR64spRegisterClass(Inst, Rn, Addr, Decoder);</a>
<a name="1301"><span class="lineNum">    1301 </span>            :                         break;</a>
<a name="1302"><span class="lineNum">    1302 </span>            :         }</a>
<a name="1303"><span class="lineNum">    1303 </span>            : </a>
<a name="1304"><span class="lineNum">    1304 </span>            :         switch (Opcode) {</a>
<a name="1305"><span class="lineNum">    1305 </span>            :                 default:</a>
<a name="1306"><span class="lineNum">    1306 </span>            :                         return Fail;</a>
<a name="1307"><span class="lineNum">    1307 </span>            :                 case AArch64_LDPXpost:</a>
<a name="1308"><span class="lineNum">    1308 </span>            :                 case AArch64_STPXpost:</a>
<a name="1309"><span class="lineNum">    1309 </span>            :                 case AArch64_LDPSWpost:</a>
<a name="1310"><span class="lineNum">    1310 </span>            :                 case AArch64_LDPXpre:</a>
<a name="1311"><span class="lineNum">    1311 </span>            :                 case AArch64_STPXpre:</a>
<a name="1312"><span class="lineNum">    1312 </span>            :                 case AArch64_LDPSWpre:</a>
<a name="1313"><span class="lineNum">    1313 </span>            :                         NeedsDisjointWritebackTransfer = true;</a>
<a name="1314"><span class="lineNum">    1314 </span>            :                         // Fallthrough</a>
<a name="1315"><span class="lineNum">    1315 </span>            :                 case AArch64_LDNPXi:</a>
<a name="1316"><span class="lineNum">    1316 </span>            :                 case AArch64_STNPXi:</a>
<a name="1317"><span class="lineNum">    1317 </span>            :                 case AArch64_LDPXi:</a>
<a name="1318"><span class="lineNum">    1318 </span>            :                 case AArch64_STPXi:</a>
<a name="1319"><span class="lineNum">    1319 </span>            :                 case AArch64_LDPSWi:</a>
<a name="1320"><span class="lineNum">    1320 </span>            :                         DecodeGPR64RegisterClass(Inst, Rt, Addr, Decoder);</a>
<a name="1321"><span class="lineNum">    1321 </span>            :                         DecodeGPR64RegisterClass(Inst, Rt2, Addr, Decoder);</a>
<a name="1322"><span class="lineNum">    1322 </span>            :                         break;</a>
<a name="1323"><span class="lineNum">    1323 </span>            :                 case AArch64_LDPWpost:</a>
<a name="1324"><span class="lineNum">    1324 </span>            :                 case AArch64_STPWpost:</a>
<a name="1325"><span class="lineNum">    1325 </span>            :                 case AArch64_LDPWpre:</a>
<a name="1326"><span class="lineNum">    1326 </span>            :                 case AArch64_STPWpre:</a>
<a name="1327"><span class="lineNum">    1327 </span>            :                         NeedsDisjointWritebackTransfer = true;</a>
<a name="1328"><span class="lineNum">    1328 </span>            :                         // Fallthrough</a>
<a name="1329"><span class="lineNum">    1329 </span>            :                 case AArch64_LDNPWi:</a>
<a name="1330"><span class="lineNum">    1330 </span>            :                 case AArch64_STNPWi:</a>
<a name="1331"><span class="lineNum">    1331 </span>            :                 case AArch64_LDPWi:</a>
<a name="1332"><span class="lineNum">    1332 </span>            :                 case AArch64_STPWi:</a>
<a name="1333"><span class="lineNum">    1333 </span>            :                         DecodeGPR32RegisterClass(Inst, Rt, Addr, Decoder);</a>
<a name="1334"><span class="lineNum">    1334 </span>            :                         DecodeGPR32RegisterClass(Inst, Rt2, Addr, Decoder);</a>
<a name="1335"><span class="lineNum">    1335 </span>            :                         break;</a>
<a name="1336"><span class="lineNum">    1336 </span>            :                 case AArch64_LDNPQi:</a>
<a name="1337"><span class="lineNum">    1337 </span>            :                 case AArch64_STNPQi:</a>
<a name="1338"><span class="lineNum">    1338 </span>            :                 case AArch64_LDPQpost:</a>
<a name="1339"><span class="lineNum">    1339 </span>            :                 case AArch64_STPQpost:</a>
<a name="1340"><span class="lineNum">    1340 </span>            :                 case AArch64_LDPQi:</a>
<a name="1341"><span class="lineNum">    1341 </span>            :                 case AArch64_STPQi:</a>
<a name="1342"><span class="lineNum">    1342 </span>            :                 case AArch64_LDPQpre:</a>
<a name="1343"><span class="lineNum">    1343 </span>            :                 case AArch64_STPQpre:</a>
<a name="1344"><span class="lineNum">    1344 </span>            :                         DecodeFPR128RegisterClass(Inst, Rt, Addr, Decoder);</a>
<a name="1345"><span class="lineNum">    1345 </span>            :                         DecodeFPR128RegisterClass(Inst, Rt2, Addr, Decoder);</a>
<a name="1346"><span class="lineNum">    1346 </span>            :                         break;</a>
<a name="1347"><span class="lineNum">    1347 </span>            :                 case AArch64_LDNPDi:</a>
<a name="1348"><span class="lineNum">    1348 </span>            :                 case AArch64_STNPDi:</a>
<a name="1349"><span class="lineNum">    1349 </span>            :                 case AArch64_LDPDpost:</a>
<a name="1350"><span class="lineNum">    1350 </span>            :                 case AArch64_STPDpost:</a>
<a name="1351"><span class="lineNum">    1351 </span>            :                 case AArch64_LDPDi:</a>
<a name="1352"><span class="lineNum">    1352 </span>            :                 case AArch64_STPDi:</a>
<a name="1353"><span class="lineNum">    1353 </span>            :                 case AArch64_LDPDpre:</a>
<a name="1354"><span class="lineNum">    1354 </span>            :                 case AArch64_STPDpre:</a>
<a name="1355"><span class="lineNum">    1355 </span>            :                         DecodeFPR64RegisterClass(Inst, Rt, Addr, Decoder);</a>
<a name="1356"><span class="lineNum">    1356 </span>            :                         DecodeFPR64RegisterClass(Inst, Rt2, Addr, Decoder);</a>
<a name="1357"><span class="lineNum">    1357 </span>            :                         break;</a>
<a name="1358"><span class="lineNum">    1358 </span>            :                 case AArch64_LDNPSi:</a>
<a name="1359"><span class="lineNum">    1359 </span>            :                 case AArch64_STNPSi:</a>
<a name="1360"><span class="lineNum">    1360 </span>            :                 case AArch64_LDPSpost:</a>
<a name="1361"><span class="lineNum">    1361 </span>            :                 case AArch64_STPSpost:</a>
<a name="1362"><span class="lineNum">    1362 </span>            :                 case AArch64_LDPSi:</a>
<a name="1363"><span class="lineNum">    1363 </span>            :                 case AArch64_STPSi:</a>
<a name="1364"><span class="lineNum">    1364 </span>            :                 case AArch64_LDPSpre:</a>
<a name="1365"><span class="lineNum">    1365 </span>            :                 case AArch64_STPSpre:</a>
<a name="1366"><span class="lineNum">    1366 </span>            :                         DecodeFPR32RegisterClass(Inst, Rt, Addr, Decoder);</a>
<a name="1367"><span class="lineNum">    1367 </span>            :                         DecodeFPR32RegisterClass(Inst, Rt2, Addr, Decoder);</a>
<a name="1368"><span class="lineNum">    1368 </span>            :                         break;</a>
<a name="1369"><span class="lineNum">    1369 </span>            :         }</a>
<a name="1370"><span class="lineNum">    1370 </span>            : </a>
<a name="1371"><span class="lineNum">    1371 </span>            :         DecodeGPR64spRegisterClass(Inst, Rn, Addr, Decoder);</a>
<a name="1372"><span class="lineNum">    1372 </span>            :         MCOperand_CreateImm0(Inst, offset);</a>
<a name="1373"><span class="lineNum">    1373 </span>            : </a>
<a name="1374"><span class="lineNum">    1374 </span>            :         // You shouldn't load to the same register twice in an instruction...</a>
<a name="1375"><span class="lineNum">    1375 </span>            :         if (IsLoad &amp;&amp; Rt == Rt2)</a>
<a name="1376"><span class="lineNum">    1376 </span>            :                 return SoftFail;</a>
<a name="1377"><span class="lineNum">    1377 </span>            : </a>
<a name="1378"><span class="lineNum">    1378 </span>            :         // ... or do any operation that writes-back to a transfer register. But note</a>
<a name="1379"><span class="lineNum">    1379 </span>            :         // that &quot;stp xzr, xzr, [sp], #4&quot; is fine because xzr and sp are different.</a>
<a name="1380"><span class="lineNum">    1380 </span>            :         if (NeedsDisjointWritebackTransfer &amp;&amp; Rn != 31 &amp;&amp; (Rt == Rn || Rt2 == Rn))</a>
<a name="1381"><span class="lineNum">    1381 </span>            :                 return SoftFail;</a>
<a name="1382"><span class="lineNum">    1382 </span>            : </a>
<a name="1383"><span class="lineNum">    1383 </span>            :         return Success;</a>
<a name="1384"><span class="lineNum">    1384 </span>            : }</a>
<a name="1385"><span class="lineNum">    1385 </span>            : </a>
<a name="1386"><span class="lineNum">    1386 </span>            : static DecodeStatus DecodeAddSubERegInstruction(MCInst *Inst,</a>
<a name="1387"><span class="lineNum">    1387 </span>            :                 uint32_t insn, uint64_t Addr,</a>
<a name="1388"><span class="lineNum">    1388 </span>            :                 const void *Decoder)</a>
<a name="1389"><span class="lineNum">    1389 </span>            : {</a>
<a name="1390"><span class="lineNum">    1390 </span>            :   unsigned Rd, Rn, Rm;</a>
<a name="1391"><span class="lineNum">    1391 </span>            :   unsigned extend = fieldFromInstruction(insn, 10, 6);</a>
<a name="1392"><span class="lineNum">    1392 </span>            :   unsigned shift = extend &amp; 0x7;</a>
<a name="1393"><span class="lineNum">    1393 </span>            : </a>
<a name="1394"><span class="lineNum">    1394 </span>            :   if (shift &gt; 4)</a>
<a name="1395"><span class="lineNum">    1395 </span>            :     return Fail;</a>
<a name="1396"><span class="lineNum">    1396 </span>            : </a>
<a name="1397"><span class="lineNum">    1397 </span>            :   Rd = fieldFromInstruction(insn, 0, 5);</a>
<a name="1398"><span class="lineNum">    1398 </span>            :   Rn = fieldFromInstruction(insn, 5, 5);</a>
<a name="1399"><span class="lineNum">    1399 </span>            :   Rm = fieldFromInstruction(insn, 16, 5);</a>
<a name="1400"><span class="lineNum">    1400 </span>            : </a>
<a name="1401"><span class="lineNum">    1401 </span>            :   switch (MCInst_getOpcode(Inst)) {</a>
<a name="1402"><span class="lineNum">    1402 </span>            :   default:</a>
<a name="1403"><span class="lineNum">    1403 </span>            :     return Fail;</a>
<a name="1404"><span class="lineNum">    1404 </span>            :   case AArch64_ADDWrx:</a>
<a name="1405"><span class="lineNum">    1405 </span>            :   case AArch64_SUBWrx:</a>
<a name="1406"><span class="lineNum">    1406 </span>            :     DecodeGPR32spRegisterClass(Inst, Rd, Addr, Decoder);</a>
<a name="1407"><span class="lineNum">    1407 </span>            :     DecodeGPR32spRegisterClass(Inst, Rn, Addr, Decoder);</a>
<a name="1408"><span class="lineNum">    1408 </span>            :     DecodeGPR32RegisterClass(Inst, Rm, Addr, Decoder);</a>
<a name="1409"><span class="lineNum">    1409 </span>            :     break;</a>
<a name="1410"><span class="lineNum">    1410 </span>            :   case AArch64_ADDSWrx:</a>
<a name="1411"><span class="lineNum">    1411 </span>            :   case AArch64_SUBSWrx:</a>
<a name="1412"><span class="lineNum">    1412 </span>            :     DecodeGPR32RegisterClass(Inst, Rd, Addr, Decoder);</a>
<a name="1413"><span class="lineNum">    1413 </span>            :     DecodeGPR32spRegisterClass(Inst, Rn, Addr, Decoder);</a>
<a name="1414"><span class="lineNum">    1414 </span>            :     DecodeGPR32RegisterClass(Inst, Rm, Addr, Decoder);</a>
<a name="1415"><span class="lineNum">    1415 </span>            :     break;</a>
<a name="1416"><span class="lineNum">    1416 </span>            :   case AArch64_ADDXrx:</a>
<a name="1417"><span class="lineNum">    1417 </span>            :   case AArch64_SUBXrx:</a>
<a name="1418"><span class="lineNum">    1418 </span>            :     DecodeGPR64spRegisterClass(Inst, Rd, Addr, Decoder);</a>
<a name="1419"><span class="lineNum">    1419 </span>            :     DecodeGPR64spRegisterClass(Inst, Rn, Addr, Decoder);</a>
<a name="1420"><span class="lineNum">    1420 </span>            :     DecodeGPR32RegisterClass(Inst, Rm, Addr, Decoder);</a>
<a name="1421"><span class="lineNum">    1421 </span>            :     break;</a>
<a name="1422"><span class="lineNum">    1422 </span>            :   case AArch64_ADDSXrx:</a>
<a name="1423"><span class="lineNum">    1423 </span>            :   case AArch64_SUBSXrx:</a>
<a name="1424"><span class="lineNum">    1424 </span>            :     DecodeGPR64RegisterClass(Inst, Rd, Addr, Decoder);</a>
<a name="1425"><span class="lineNum">    1425 </span>            :     DecodeGPR64spRegisterClass(Inst, Rn, Addr, Decoder);</a>
<a name="1426"><span class="lineNum">    1426 </span>            :     DecodeGPR32RegisterClass(Inst, Rm, Addr, Decoder);</a>
<a name="1427"><span class="lineNum">    1427 </span>            :     break;</a>
<a name="1428"><span class="lineNum">    1428 </span>            :   case AArch64_ADDXrx64:</a>
<a name="1429"><span class="lineNum">    1429 </span>            :   case AArch64_SUBXrx64:</a>
<a name="1430"><span class="lineNum">    1430 </span>            :     DecodeGPR64spRegisterClass(Inst, Rd, Addr, Decoder);</a>
<a name="1431"><span class="lineNum">    1431 </span>            :     DecodeGPR64spRegisterClass(Inst, Rn, Addr, Decoder);</a>
<a name="1432"><span class="lineNum">    1432 </span>            :     DecodeGPR64RegisterClass(Inst, Rm, Addr, Decoder);</a>
<a name="1433"><span class="lineNum">    1433 </span>            :     break;</a>
<a name="1434"><span class="lineNum">    1434 </span>            :   case AArch64_SUBSXrx64:</a>
<a name="1435"><span class="lineNum">    1435 </span>            :   case AArch64_ADDSXrx64:</a>
<a name="1436"><span class="lineNum">    1436 </span>            :     DecodeGPR64RegisterClass(Inst, Rd, Addr, Decoder);</a>
<a name="1437"><span class="lineNum">    1437 </span>            :     DecodeGPR64spRegisterClass(Inst, Rn, Addr, Decoder);</a>
<a name="1438"><span class="lineNum">    1438 </span>            :     DecodeGPR64RegisterClass(Inst, Rm, Addr, Decoder);</a>
<a name="1439"><span class="lineNum">    1439 </span>            :     break;</a>
<a name="1440"><span class="lineNum">    1440 </span>            :   }</a>
<a name="1441"><span class="lineNum">    1441 </span>            : </a>
<a name="1442"><span class="lineNum">    1442 </span>            :   MCOperand_CreateImm0(Inst, extend);</a>
<a name="1443"><span class="lineNum">    1443 </span>            :   return Success;</a>
<a name="1444"><span class="lineNum">    1444 </span>            : }</a>
<a name="1445"><span class="lineNum">    1445 </span>            : </a>
<a name="1446"><span class="lineNum">    1446 </span>            : static DecodeStatus DecodeLogicalImmInstruction(MCInst *Inst,</a>
<a name="1447"><span class="lineNum">    1447 </span>            :                 uint32_t insn, uint64_t Addr,</a>
<a name="1448"><span class="lineNum">    1448 </span>            :                 const void *Decoder)</a>
<a name="1449"><span class="lineNum">    1449 </span>            : {</a>
<a name="1450"><span class="lineNum">    1450 </span>            :         unsigned Rd = fieldFromInstruction(insn, 0, 5);</a>
<a name="1451"><span class="lineNum">    1451 </span>            :         unsigned Rn = fieldFromInstruction(insn, 5, 5);</a>
<a name="1452"><span class="lineNum">    1452 </span>            :         unsigned Datasize = fieldFromInstruction(insn, 31, 1);</a>
<a name="1453"><span class="lineNum">    1453 </span>            :         unsigned imm;</a>
<a name="1454"><span class="lineNum">    1454 </span>            : </a>
<a name="1455"><span class="lineNum">    1455 </span>            :         if (Datasize) {</a>
<a name="1456"><span class="lineNum">    1456 </span>            :                 if (MCInst_getOpcode(Inst) == AArch64_ANDSXri)</a>
<a name="1457"><span class="lineNum">    1457 </span>            :                         DecodeGPR64RegisterClass(Inst, Rd, Addr, Decoder);</a>
<a name="1458"><span class="lineNum">    1458 </span>            :                 else</a>
<a name="1459"><span class="lineNum">    1459 </span>            :                         DecodeGPR64spRegisterClass(Inst, Rd, Addr, Decoder);</a>
<a name="1460"><span class="lineNum">    1460 </span>            :                 DecodeGPR64RegisterClass(Inst, Rn, Addr, Decoder);</a>
<a name="1461"><span class="lineNum">    1461 </span>            :                 imm = fieldFromInstruction(insn, 10, 13);</a>
<a name="1462"><span class="lineNum">    1462 </span>            :                 if (!AArch64_AM_isValidDecodeLogicalImmediate(imm, 64))</a>
<a name="1463"><span class="lineNum">    1463 </span>            :                         return Fail;</a>
<a name="1464"><span class="lineNum">    1464 </span>            :         } else {</a>
<a name="1465"><span class="lineNum">    1465 </span>            :                 if (MCInst_getOpcode(Inst) == AArch64_ANDSWri)</a>
<a name="1466"><span class="lineNum">    1466 </span>            :                         DecodeGPR32RegisterClass(Inst, Rd, Addr, Decoder);</a>
<a name="1467"><span class="lineNum">    1467 </span>            :                 else</a>
<a name="1468"><span class="lineNum">    1468 </span>            :                         DecodeGPR32spRegisterClass(Inst, Rd, Addr, Decoder);</a>
<a name="1469"><span class="lineNum">    1469 </span>            :                 DecodeGPR32RegisterClass(Inst, Rn, Addr, Decoder);</a>
<a name="1470"><span class="lineNum">    1470 </span>            :                 imm = fieldFromInstruction(insn, 10, 12);</a>
<a name="1471"><span class="lineNum">    1471 </span>            :                 if (!AArch64_AM_isValidDecodeLogicalImmediate(imm, 32))</a>
<a name="1472"><span class="lineNum">    1472 </span>            :                         return Fail;</a>
<a name="1473"><span class="lineNum">    1473 </span>            :         }</a>
<a name="1474"><span class="lineNum">    1474 </span>            : </a>
<a name="1475"><span class="lineNum">    1475 </span>            :         MCOperand_CreateImm0(Inst, imm);</a>
<a name="1476"><span class="lineNum">    1476 </span>            :         return Success;</a>
<a name="1477"><span class="lineNum">    1477 </span>            : }</a>
<a name="1478"><span class="lineNum">    1478 </span>            : </a>
<a name="1479"><span class="lineNum">    1479 </span>            : static DecodeStatus DecodeModImmInstruction(MCInst *Inst, uint32_t insn,</a>
<a name="1480"><span class="lineNum">    1480 </span>            :                 uint64_t Addr,</a>
<a name="1481"><span class="lineNum">    1481 </span>            :                 const void *Decoder)</a>
<a name="1482"><span class="lineNum">    1482 </span>            : {</a>
<a name="1483"><span class="lineNum">    1483 </span>            :         unsigned Rd = fieldFromInstruction(insn, 0, 5);</a>
<a name="1484"><span class="lineNum">    1484 </span>            :         unsigned cmode = fieldFromInstruction(insn, 12, 4);</a>
<a name="1485"><span class="lineNum">    1485 </span>            :         unsigned imm = fieldFromInstruction(insn, 16, 3) &lt;&lt; 5;</a>
<a name="1486"><span class="lineNum">    1486 </span>            :         imm |= fieldFromInstruction(insn, 5, 5);</a>
<a name="1487"><span class="lineNum">    1487 </span>            : </a>
<a name="1488"><span class="lineNum">    1488 </span>            :         if (MCInst_getOpcode(Inst) == AArch64_MOVID)</a>
<a name="1489"><span class="lineNum">    1489 </span>            :                 DecodeFPR64RegisterClass(Inst, Rd, Addr, Decoder);</a>
<a name="1490"><span class="lineNum">    1490 </span>            :         else</a>
<a name="1491"><span class="lineNum">    1491 </span>            :                 DecodeVectorRegisterClass(Inst, Rd, Addr, Decoder);</a>
<a name="1492"><span class="lineNum">    1492 </span>            : </a>
<a name="1493"><span class="lineNum">    1493 </span>            :         MCOperand_CreateImm0(Inst, imm);</a>
<a name="1494"><span class="lineNum">    1494 </span>            : </a>
<a name="1495"><span class="lineNum">    1495 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="1496"><span class="lineNum">    1496 </span>            :                 default:</a>
<a name="1497"><span class="lineNum">    1497 </span>            :                         break;</a>
<a name="1498"><span class="lineNum">    1498 </span>            :                 case AArch64_MOVIv4i16:</a>
<a name="1499"><span class="lineNum">    1499 </span>            :                 case AArch64_MOVIv8i16:</a>
<a name="1500"><span class="lineNum">    1500 </span>            :                 case AArch64_MVNIv4i16:</a>
<a name="1501"><span class="lineNum">    1501 </span>            :                 case AArch64_MVNIv8i16:</a>
<a name="1502"><span class="lineNum">    1502 </span>            :                 case AArch64_MOVIv2i32:</a>
<a name="1503"><span class="lineNum">    1503 </span>            :                 case AArch64_MOVIv4i32:</a>
<a name="1504"><span class="lineNum">    1504 </span>            :                 case AArch64_MVNIv2i32:</a>
<a name="1505"><span class="lineNum">    1505 </span>            :                 case AArch64_MVNIv4i32:</a>
<a name="1506"><span class="lineNum">    1506 </span>            :                         MCOperand_CreateImm0(Inst, (cmode &amp; 6) &lt;&lt; 2);</a>
<a name="1507"><span class="lineNum">    1507 </span>            :                         break;</a>
<a name="1508"><span class="lineNum">    1508 </span>            :                 case AArch64_MOVIv2s_msl:</a>
<a name="1509"><span class="lineNum">    1509 </span>            :                 case AArch64_MOVIv4s_msl:</a>
<a name="1510"><span class="lineNum">    1510 </span>            :                 case AArch64_MVNIv2s_msl:</a>
<a name="1511"><span class="lineNum">    1511 </span>            :                 case AArch64_MVNIv4s_msl:</a>
<a name="1512"><span class="lineNum">    1512 </span>            :                         MCOperand_CreateImm0(Inst, cmode &amp; 1 ? 0x110 : 0x108);</a>
<a name="1513"><span class="lineNum">    1513 </span>            :                         break;</a>
<a name="1514"><span class="lineNum">    1514 </span>            :         }</a>
<a name="1515"><span class="lineNum">    1515 </span>            : </a>
<a name="1516"><span class="lineNum">    1516 </span>            :         return Success;</a>
<a name="1517"><span class="lineNum">    1517 </span>            : }</a>
<a name="1518"><span class="lineNum">    1518 </span>            : </a>
<a name="1519"><span class="lineNum">    1519 </span>            : static DecodeStatus DecodeModImmTiedInstruction(MCInst *Inst,</a>
<a name="1520"><span class="lineNum">    1520 </span>            :                 uint32_t insn, uint64_t Addr,</a>
<a name="1521"><span class="lineNum">    1521 </span>            :                 const void *Decoder)</a>
<a name="1522"><span class="lineNum">    1522 </span>            : {</a>
<a name="1523"><span class="lineNum">    1523 </span>            :         unsigned Rd = fieldFromInstruction(insn, 0, 5);</a>
<a name="1524"><span class="lineNum">    1524 </span>            :         unsigned cmode = fieldFromInstruction(insn, 12, 4);</a>
<a name="1525"><span class="lineNum">    1525 </span>            :         unsigned imm = fieldFromInstruction(insn, 16, 3) &lt;&lt; 5;</a>
<a name="1526"><span class="lineNum">    1526 </span>            :         imm |= fieldFromInstruction(insn, 5, 5);</a>
<a name="1527"><span class="lineNum">    1527 </span>            : </a>
<a name="1528"><span class="lineNum">    1528 </span>            :         // Tied operands added twice.</a>
<a name="1529"><span class="lineNum">    1529 </span>            :         DecodeVectorRegisterClass(Inst, Rd, Addr, Decoder);</a>
<a name="1530"><span class="lineNum">    1530 </span>            :         DecodeVectorRegisterClass(Inst, Rd, Addr, Decoder);</a>
<a name="1531"><span class="lineNum">    1531 </span>            : </a>
<a name="1532"><span class="lineNum">    1532 </span>            :         MCOperand_CreateImm0(Inst, imm);</a>
<a name="1533"><span class="lineNum">    1533 </span>            :         MCOperand_CreateImm0(Inst, (cmode &amp; 6) &lt;&lt; 2);</a>
<a name="1534"><span class="lineNum">    1534 </span>            : </a>
<a name="1535"><span class="lineNum">    1535 </span>            :         return Success;</a>
<a name="1536"><span class="lineNum">    1536 </span>            : }</a>
<a name="1537"><span class="lineNum">    1537 </span>            : </a>
<a name="1538"><span class="lineNum">    1538 </span>            : static DecodeStatus DecodeAdrInstruction(MCInst *Inst, uint32_t insn,</a>
<a name="1539"><span class="lineNum">    1539 </span>            :                 uint64_t Addr, const void *Decoder)</a>
<a name="1540"><span class="lineNum">    1540 </span>            : {</a>
<a name="1541"><span class="lineNum">    1541 </span>            :         unsigned Rd = fieldFromInstruction(insn, 0, 5);</a>
<a name="1542"><span class="lineNum">    1542 </span>            :         int64_t imm = fieldFromInstruction(insn, 5, 19) &lt;&lt; 2;</a>
<a name="1543"><span class="lineNum">    1543 </span>            :         imm |= fieldFromInstruction(insn, 29, 2);</a>
<a name="1544"><span class="lineNum">    1544 </span>            : </a>
<a name="1545"><span class="lineNum">    1545 </span>            :         // Sign-extend the 21-bit immediate.</a>
<a name="1546"><span class="lineNum">    1546 </span>            :         if (imm &amp; (1 &lt;&lt; (21 - 1)))</a>
<a name="1547"><span class="lineNum">    1547 </span>            :                 imm |= ~((1LL &lt;&lt; 21) - 1);</a>
<a name="1548"><span class="lineNum">    1548 </span>            : </a>
<a name="1549"><span class="lineNum">    1549 </span>            :         DecodeGPR64RegisterClass(Inst, Rd, Addr, Decoder);</a>
<a name="1550"><span class="lineNum">    1550 </span>            :         //if (!Dis-&gt;tryAddingSymbolicOperand(Inst, imm, Addr, Fail, 0, 4))</a>
<a name="1551"><span class="lineNum">    1551 </span>            :         MCOperand_CreateImm0(Inst, imm);</a>
<a name="1552"><span class="lineNum">    1552 </span>            : </a>
<a name="1553"><span class="lineNum">    1553 </span>            :         return Success;</a>
<a name="1554"><span class="lineNum">    1554 </span>            : }</a>
<a name="1555"><span class="lineNum">    1555 </span>            : </a>
<a name="1556"><span class="lineNum">    1556 </span>            : static DecodeStatus DecodeBaseAddSubImm(MCInst *Inst, uint32_t insn,</a>
<a name="1557"><span class="lineNum">    1557 </span>            :                 uint64_t Addr, const void *Decoder)</a>
<a name="1558"><span class="lineNum">    1558 </span>            : {</a>
<a name="1559"><span class="lineNum">    1559 </span>            :         unsigned Rd = fieldFromInstruction(insn, 0, 5);</a>
<a name="1560"><span class="lineNum">    1560 </span>            :         unsigned Rn = fieldFromInstruction(insn, 5, 5);</a>
<a name="1561"><span class="lineNum">    1561 </span>            :         unsigned Imm = fieldFromInstruction(insn, 10, 14);</a>
<a name="1562"><span class="lineNum">    1562 </span>            :         unsigned S = fieldFromInstruction(insn, 29, 1);</a>
<a name="1563"><span class="lineNum">    1563 </span>            :         unsigned Datasize = fieldFromInstruction(insn, 31, 1);</a>
<a name="1564"><span class="lineNum">    1564 </span>            : </a>
<a name="1565"><span class="lineNum">    1565 </span>            :         unsigned ShifterVal = (Imm &gt;&gt; 12) &amp; 3;</a>
<a name="1566"><span class="lineNum">    1566 </span>            :         unsigned ImmVal = Imm &amp; 0xFFF;</a>
<a name="1567"><span class="lineNum">    1567 </span>            : </a>
<a name="1568"><span class="lineNum">    1568 </span>            :         if (ShifterVal != 0 &amp;&amp; ShifterVal != 1)</a>
<a name="1569"><span class="lineNum">    1569 </span>            :                 return Fail;</a>
<a name="1570"><span class="lineNum">    1570 </span>            : </a>
<a name="1571"><span class="lineNum">    1571 </span>            :         if (Datasize) {</a>
<a name="1572"><span class="lineNum">    1572 </span>            :                 if (Rd == 31 &amp;&amp; !S)</a>
<a name="1573"><span class="lineNum">    1573 </span>            :                         DecodeGPR64spRegisterClass(Inst, Rd, Addr, Decoder);</a>
<a name="1574"><span class="lineNum">    1574 </span>            :                 else</a>
<a name="1575"><span class="lineNum">    1575 </span>            :                         DecodeGPR64RegisterClass(Inst, Rd, Addr, Decoder);</a>
<a name="1576"><span class="lineNum">    1576 </span>            :                 DecodeGPR64spRegisterClass(Inst, Rn, Addr, Decoder);</a>
<a name="1577"><span class="lineNum">    1577 </span>            :         } else {</a>
<a name="1578"><span class="lineNum">    1578 </span>            :                 if (Rd == 31 &amp;&amp; !S)</a>
<a name="1579"><span class="lineNum">    1579 </span>            :                         DecodeGPR32spRegisterClass(Inst, Rd, Addr, Decoder);</a>
<a name="1580"><span class="lineNum">    1580 </span>            :                 else</a>
<a name="1581"><span class="lineNum">    1581 </span>            :                         DecodeGPR32RegisterClass(Inst, Rd, Addr, Decoder);</a>
<a name="1582"><span class="lineNum">    1582 </span>            :                 DecodeGPR32spRegisterClass(Inst, Rn, Addr, Decoder);</a>
<a name="1583"><span class="lineNum">    1583 </span>            :         }</a>
<a name="1584"><span class="lineNum">    1584 </span>            : </a>
<a name="1585"><span class="lineNum">    1585 </span>            :         //if (!Dis-&gt;tryAddingSymbolicOperand(Inst, Imm, Addr, Fail, 0, 4))</a>
<a name="1586"><span class="lineNum">    1586 </span>            :         MCOperand_CreateImm0(Inst, ImmVal);</a>
<a name="1587"><span class="lineNum">    1587 </span>            :         MCOperand_CreateImm0(Inst, 12 * ShifterVal);</a>
<a name="1588"><span class="lineNum">    1588 </span>            :         return Success;</a>
<a name="1589"><span class="lineNum">    1589 </span>            : }</a>
<a name="1590"><span class="lineNum">    1590 </span>            : </a>
<a name="1591"><span class="lineNum">    1591 </span>            : static DecodeStatus DecodeUnconditionalBranch(MCInst *Inst, uint32_t insn,</a>
<a name="1592"><span class="lineNum">    1592 </span>            :                 uint64_t Addr,</a>
<a name="1593"><span class="lineNum">    1593 </span>            :                 const void *Decoder)</a>
<a name="1594"><span class="lineNum">    1594 </span>            : {</a>
<a name="1595"><span class="lineNum">    1595 </span>            :         int64_t imm = fieldFromInstruction(insn, 0, 26);</a>
<a name="1596"><span class="lineNum">    1596 </span>            : </a>
<a name="1597"><span class="lineNum">    1597 </span>            :         // Sign-extend the 26-bit immediate.</a>
<a name="1598"><span class="lineNum">    1598 </span>            :         if (imm &amp; (1 &lt;&lt; (26 - 1)))</a>
<a name="1599"><span class="lineNum">    1599 </span>            :                 imm |= ~((1LL &lt;&lt; 26) - 1);</a>
<a name="1600"><span class="lineNum">    1600 </span>            : </a>
<a name="1601"><span class="lineNum">    1601 </span>            :         // if (!Dis-&gt;tryAddingSymbolicOperand(Inst, imm &lt;&lt; 2, Addr, true, 0, 4))</a>
<a name="1602"><span class="lineNum">    1602 </span>            :         MCOperand_CreateImm0(Inst, imm);</a>
<a name="1603"><span class="lineNum">    1603 </span>            : </a>
<a name="1604"><span class="lineNum">    1604 </span>            :         return Success;</a>
<a name="1605"><span class="lineNum">    1605 </span>            : }</a>
<a name="1606"><span class="lineNum">    1606 </span>            : </a>
<a name="1607"><span class="lineNum">    1607 </span>            : static DecodeStatus DecodeSystemPStateInstruction(MCInst *Inst,</a>
<a name="1608"><span class="lineNum">    1608 </span>            :                 uint32_t insn, uint64_t Addr,</a>
<a name="1609"><span class="lineNum">    1609 </span>            :                 const void *Decoder)</a>
<a name="1610"><span class="lineNum">    1610 </span>            : {</a>
<a name="1611"><span class="lineNum">    1611 </span>            :         uint32_t op1 = fieldFromInstruction(insn, 16, 3);</a>
<a name="1612"><span class="lineNum">    1612 </span>            :         uint32_t op2 = fieldFromInstruction(insn, 5, 3);</a>
<a name="1613"><span class="lineNum">    1613 </span>            :         uint32_t crm = fieldFromInstruction(insn, 8, 4);</a>
<a name="1614"><span class="lineNum">    1614 </span>            :         bool ValidNamed;</a>
<a name="1615"><span class="lineNum">    1615 </span>            :         uint32_t pstate_field = (op1 &lt;&lt; 3) | op2;</a>
<a name="1616"><span class="lineNum">    1616 </span>            : </a>
<a name="1617"><span class="lineNum">    1617 </span>            :         MCOperand_CreateImm0(Inst, pstate_field);</a>
<a name="1618"><span class="lineNum">    1618 </span>            :         MCOperand_CreateImm0(Inst, crm);</a>
<a name="1619"><span class="lineNum">    1619 </span>            : </a>
<a name="1620"><span class="lineNum">    1620 </span>            :         A64NamedImmMapper_toString(&amp;A64PState_PStateMapper, pstate_field, &amp;ValidNamed);</a>
<a name="1621"><span class="lineNum">    1621 </span>            : </a>
<a name="1622"><span class="lineNum">    1622 </span>            :         return ValidNamed ? Success : Fail;</a>
<a name="1623"><span class="lineNum">    1623 </span>            : }</a>
<a name="1624"><span class="lineNum">    1624 </span>            : </a>
<a name="1625"><span class="lineNum">    1625 </span>            : static DecodeStatus DecodeTestAndBranch(MCInst *Inst, uint32_t insn,</a>
<a name="1626"><span class="lineNum">    1626 </span>            :                 uint64_t Addr, const void *Decoder)</a>
<a name="1627"><span class="lineNum">    1627 </span>            : {</a>
<a name="1628"><span class="lineNum">    1628 </span>            :         uint32_t Rt = fieldFromInstruction(insn, 0, 5);</a>
<a name="1629"><span class="lineNum">    1629 </span>            :         uint32_t bit = fieldFromInstruction(insn, 31, 1) &lt;&lt; 5;</a>
<a name="1630"><span class="lineNum">    1630 </span>            :         uint64_t dst = fieldFromInstruction(insn, 5, 14);</a>
<a name="1631"><span class="lineNum">    1631 </span>            : </a>
<a name="1632"><span class="lineNum">    1632 </span>            :         bit |= fieldFromInstruction(insn, 19, 5);</a>
<a name="1633"><span class="lineNum">    1633 </span>            : </a>
<a name="1634"><span class="lineNum">    1634 </span>            :         // Sign-extend 14-bit immediate.</a>
<a name="1635"><span class="lineNum">    1635 </span>            :         if (dst &amp; (1 &lt;&lt; (14 - 1)))</a>
<a name="1636"><span class="lineNum">    1636 </span>            :                 dst |= ~((1LL &lt;&lt; 14) - 1);</a>
<a name="1637"><span class="lineNum">    1637 </span>            : </a>
<a name="1638"><span class="lineNum">    1638 </span>            :         if (fieldFromInstruction(insn, 31, 1) == 0)</a>
<a name="1639"><span class="lineNum">    1639 </span>            :                 DecodeGPR32RegisterClass(Inst, Rt, Addr, Decoder);</a>
<a name="1640"><span class="lineNum">    1640 </span>            :         else</a>
<a name="1641"><span class="lineNum">    1641 </span>            :                 DecodeGPR64RegisterClass(Inst, Rt, Addr, Decoder);</a>
<a name="1642"><span class="lineNum">    1642 </span>            : </a>
<a name="1643"><span class="lineNum">    1643 </span>            :         MCOperand_CreateImm0(Inst, bit);</a>
<a name="1644"><span class="lineNum">    1644 </span>            :         //if (!Dis-&gt;tryAddingSymbolicOperand(Inst, dst &lt;&lt; 2, Addr, true, 0, 4))</a>
<a name="1645"><span class="lineNum">    1645 </span>            :         MCOperand_CreateImm0(Inst, dst);</a>
<a name="1646"><span class="lineNum">    1646 </span>            : </a>
<a name="1647"><span class="lineNum">    1647 </span>            :         return Success;</a>
<a name="1648"><span class="lineNum">    1648 </span>            : }</a>
<a name="1649"><span class="lineNum">    1649 </span>            : </a>
<a name="1650"><span class="lineNum">    1650 </span><span class="lineNoCov">          0 : void AArch64_init(MCRegisterInfo *MRI)</span></a>
<a name="1651"><span class="lineNum">    1651 </span>            : {</a>
<a name="1652"><span class="lineNum">    1652 </span>            :         /*</a>
<a name="1653"><span class="lineNum">    1653 </span>            :                 InitMCRegisterInfo(AArch64RegDesc, 420,</a>
<a name="1654"><span class="lineNum">    1654 </span>            :                         RA, PC,</a>
<a name="1655"><span class="lineNum">    1655 </span>            :                         AArch64MCRegisterClasses, 43,</a>
<a name="1656"><span class="lineNum">    1656 </span>            :                         AArch64RegUnitRoots, 66, AArch64RegDiffLists,</a>
<a name="1657"><span class="lineNum">    1657 </span>            :                         AArch64RegStrings,</a>
<a name="1658"><span class="lineNum">    1658 </span>            :                         AArch64SubRegIdxLists, 53,</a>
<a name="1659"><span class="lineNum">    1659 </span>            :                         AArch64SubRegIdxRanges,</a>
<a name="1660"><span class="lineNum">    1660 </span>            :                         AArch64RegEncodingTable);</a>
<a name="1661"><span class="lineNum">    1661 </span>            :         */</a>
<a name="1662"><span class="lineNum">    1662 </span>            : </a>
<a name="1663"><span class="lineNum">    1663 </span><span class="lineNoCov">          0 :         MCRegisterInfo_InitMCRegisterInfo(MRI, AArch64RegDesc, 420,</span></a>
<a name="1664"><span class="lineNum">    1664 </span>            :                         0, 0, </a>
<a name="1665"><span class="lineNum">    1665 </span>            :                         AArch64MCRegisterClasses, 43,</a>
<a name="1666"><span class="lineNum">    1666 </span>            :                         0, 0, AArch64RegDiffLists,</a>
<a name="1667"><span class="lineNum">    1667 </span>            :                         0, </a>
<a name="1668"><span class="lineNum">    1668 </span>            :                         AArch64SubRegIdxLists, 53,</a>
<a name="1669"><span class="lineNum">    1669 </span>            :                         0);</a>
<a name="1670"><span class="lineNum">    1670 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1671"><span class="lineNum">    1671 </span>            : </a>
<a name="1672"><span class="lineNum">    1672 </span>            : #endif</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
