Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jan 14 12:18:42 2022
| Host         : DESKTOP-816BTIT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.017        0.000                      0                31926        0.018        0.000                      0                31926        3.750        0.000                       0                 12780  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.017        0.000                      0                31926        0.018        0.000                      0                31926        3.750        0.000                       0                 12780  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pool_0/inst/gmem_addr_1_reg_1181_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.750ns  (logic 6.489ns (74.164%)  route 2.261ns (25.836%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       1.756     3.050    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/ap_clk
    DSP48_X2Y15          DSP48E1                                      r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      4.009     7.059 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p/P[4]
                         net (fo=3, routed)           1.467     8.526    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p_n_101
    SLICE_X57Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.650 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181[7]_i_10/O
                         net (fo=1, routed)           0.000     8.650    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181[7]_i_10_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.182 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.182    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[7]_i_2_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.516 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.793    10.309    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p_0[8]
    SLICE_X58Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    11.008 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.008    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[11]_i_1_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.125 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.125    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[15]_i_1_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.242 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.242    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[19]_i_1_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.359 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.359    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[23]_i_1_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.476 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.476    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[27]_i_1_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.799 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.799    design_1_i/Pool_0/inst/sext_ln51_fu_843_p1[29]
    SLICE_X58Y42         FDRE                                         r  design_1_i/Pool_0/inst/gmem_addr_1_reg_1181_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       1.553    12.733    design_1_i/Pool_0/inst/ap_clk
    SLICE_X58Y42         FDRE                                         r  design_1_i/Pool_0/inst/gmem_addr_1_reg_1181_reg[29]/C
                         clock pessimism              0.129    12.861    
                         clock uncertainty           -0.154    12.707    
    SLICE_X58Y42         FDRE (Setup_fdre_C_D)        0.109    12.816    design_1_i/Pool_0/inst/gmem_addr_1_reg_1181_reg[29]
  -------------------------------------------------------------------
                         required time                         12.816    
                         arrival time                         -11.799    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pool_0/inst/gmem_addr_3_reg_1135_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.690ns  (logic 6.744ns (77.604%)  route 1.946ns (22.396%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       1.756     3.050    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/ap_clk
    DSP48_X2Y15          DSP48E1                                      r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     7.059 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p/P[0]
                         net (fo=6, routed)           1.528     8.587    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p_n_105
    SLICE_X62Y33         LUT2 (Prop_lut2_I1_O)        0.124     8.711 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135[3]_i_10/O
                         net (fo=1, routed)           0.000     8.711    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135[3]_i_10_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.224 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.224    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[3]_i_6_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.341 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.341    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[7]_i_6_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.458 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.458    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[11]_i_6_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.575 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.575    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[15]_i_6_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.692 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.692    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[19]_i_6_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.809 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.809    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[23]_i_6_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.132 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[27]_i_6/O[1]
                         net (fo=1, routed)           0.418    10.550    design_1_i/Pool_0/inst/ret_V_15_fu_612_p2[25]
    SLICE_X60Y40         LUT2 (Prop_lut2_I1_O)        0.306    10.856 r  design_1_i/Pool_0/inst/gmem_addr_3_reg_1135[27]_i_4/O
                         net (fo=1, routed)           0.000    10.856    design_1_i/Pool_0/inst/gmem_addr_3_reg_1135[27]_i_4_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.406 r  design_1_i/Pool_0/inst/gmem_addr_3_reg_1135_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.406    design_1_i/Pool_0/inst/gmem_addr_3_reg_1135_reg[27]_i_1_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.740 r  design_1_i/Pool_0/inst/gmem_addr_3_reg_1135_reg[29]_i_2/O[1]
                         net (fo=1, routed)           0.000    11.740    design_1_i/Pool_0/inst/sext_ln53_fu_621_p1[29]
    SLICE_X60Y41         FDRE                                         r  design_1_i/Pool_0/inst/gmem_addr_3_reg_1135_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       1.555    12.734    design_1_i/Pool_0/inst/ap_clk
    SLICE_X60Y41         FDRE                                         r  design_1_i/Pool_0/inst/gmem_addr_3_reg_1135_reg[29]/C
                         clock pessimism              0.129    12.863    
                         clock uncertainty           -0.154    12.709    
    SLICE_X60Y41         FDRE (Setup_fdre_C_D)        0.062    12.771    design_1_i/Pool_0/inst/gmem_addr_3_reg_1135_reg[29]
  -------------------------------------------------------------------
                         required time                         12.771    
                         arrival time                         -11.740    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.121ns  (required time - arrival time)
  Source:                 design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pool_0/inst/gmem_addr_1_reg_1181_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.646ns  (logic 6.385ns (73.853%)  route 2.261ns (26.147%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       1.756     3.050    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/ap_clk
    DSP48_X2Y15          DSP48E1                                      r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      4.009     7.059 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p/P[4]
                         net (fo=3, routed)           1.467     8.526    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p_n_101
    SLICE_X57Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.650 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181[7]_i_10/O
                         net (fo=1, routed)           0.000     8.650    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181[7]_i_10_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.182 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.182    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[7]_i_2_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.516 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.793    10.309    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p_0[8]
    SLICE_X58Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    11.008 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.008    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[11]_i_1_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.125 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.125    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[15]_i_1_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.242 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.242    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[19]_i_1_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.359 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.359    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[23]_i_1_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.476 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.476    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[27]_i_1_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.695 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.695    design_1_i/Pool_0/inst/sext_ln51_fu_843_p1[28]
    SLICE_X58Y42         FDRE                                         r  design_1_i/Pool_0/inst/gmem_addr_1_reg_1181_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       1.553    12.733    design_1_i/Pool_0/inst/ap_clk
    SLICE_X58Y42         FDRE                                         r  design_1_i/Pool_0/inst/gmem_addr_1_reg_1181_reg[28]/C
                         clock pessimism              0.129    12.861    
                         clock uncertainty           -0.154    12.707    
    SLICE_X58Y42         FDRE (Setup_fdre_C_D)        0.109    12.816    design_1_i/Pool_0/inst/gmem_addr_1_reg_1181_reg[28]
  -------------------------------------------------------------------
                         required time                         12.816    
                         arrival time                         -11.695    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pool_0/inst/gmem_addr_1_reg_1181_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.633ns  (logic 6.372ns (73.814%)  route 2.261ns (26.186%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       1.756     3.050    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/ap_clk
    DSP48_X2Y15          DSP48E1                                      r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      4.009     7.059 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p/P[4]
                         net (fo=3, routed)           1.467     8.526    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p_n_101
    SLICE_X57Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.650 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181[7]_i_10/O
                         net (fo=1, routed)           0.000     8.650    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181[7]_i_10_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.182 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.182    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[7]_i_2_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.516 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.793    10.309    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p_0[8]
    SLICE_X58Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    11.008 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.008    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[11]_i_1_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.125 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.125    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[15]_i_1_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.242 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.242    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[19]_i_1_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.359 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.359    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[23]_i_1_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.682 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.682    design_1_i/Pool_0/inst/sext_ln51_fu_843_p1[25]
    SLICE_X58Y41         FDRE                                         r  design_1_i/Pool_0/inst/gmem_addr_1_reg_1181_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       1.553    12.733    design_1_i/Pool_0/inst/ap_clk
    SLICE_X58Y41         FDRE                                         r  design_1_i/Pool_0/inst/gmem_addr_1_reg_1181_reg[25]/C
                         clock pessimism              0.129    12.861    
                         clock uncertainty           -0.154    12.707    
    SLICE_X58Y41         FDRE (Setup_fdre_C_D)        0.109    12.816    design_1_i/Pool_0/inst/gmem_addr_1_reg_1181_reg[25]
  -------------------------------------------------------------------
                         required time                         12.816    
                         arrival time                         -11.682    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pool_0/inst/gmem_addr_1_reg_1181_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.625ns  (logic 6.364ns (73.790%)  route 2.261ns (26.210%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       1.756     3.050    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/ap_clk
    DSP48_X2Y15          DSP48E1                                      r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      4.009     7.059 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p/P[4]
                         net (fo=3, routed)           1.467     8.526    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p_n_101
    SLICE_X57Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.650 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181[7]_i_10/O
                         net (fo=1, routed)           0.000     8.650    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181[7]_i_10_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.182 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.182    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[7]_i_2_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.516 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.793    10.309    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p_0[8]
    SLICE_X58Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    11.008 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.008    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[11]_i_1_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.125 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.125    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[15]_i_1_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.242 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.242    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[19]_i_1_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.359 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.359    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[23]_i_1_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.674 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.674    design_1_i/Pool_0/inst/sext_ln51_fu_843_p1[27]
    SLICE_X58Y41         FDRE                                         r  design_1_i/Pool_0/inst/gmem_addr_1_reg_1181_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       1.553    12.733    design_1_i/Pool_0/inst/ap_clk
    SLICE_X58Y41         FDRE                                         r  design_1_i/Pool_0/inst/gmem_addr_1_reg_1181_reg[27]/C
                         clock pessimism              0.129    12.861    
                         clock uncertainty           -0.154    12.707    
    SLICE_X58Y41         FDRE (Setup_fdre_C_D)        0.109    12.816    design_1_i/Pool_0/inst/gmem_addr_1_reg_1181_reg[27]
  -------------------------------------------------------------------
                         required time                         12.816    
                         arrival time                         -11.674    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pool_0/inst/gmem_addr_3_reg_1135_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.579ns  (logic 6.633ns (77.315%)  route 1.946ns (22.685%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       1.756     3.050    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/ap_clk
    DSP48_X2Y15          DSP48E1                                      r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     7.059 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p/P[0]
                         net (fo=6, routed)           1.528     8.587    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p_n_105
    SLICE_X62Y33         LUT2 (Prop_lut2_I1_O)        0.124     8.711 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135[3]_i_10/O
                         net (fo=1, routed)           0.000     8.711    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135[3]_i_10_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.224 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.224    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[3]_i_6_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.341 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.341    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[7]_i_6_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.458 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.458    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[11]_i_6_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.575 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.575    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[15]_i_6_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.692 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.692    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[19]_i_6_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.809 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.809    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[23]_i_6_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.132 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[27]_i_6/O[1]
                         net (fo=1, routed)           0.418    10.550    design_1_i/Pool_0/inst/ret_V_15_fu_612_p2[25]
    SLICE_X60Y40         LUT2 (Prop_lut2_I1_O)        0.306    10.856 r  design_1_i/Pool_0/inst/gmem_addr_3_reg_1135[27]_i_4/O
                         net (fo=1, routed)           0.000    10.856    design_1_i/Pool_0/inst/gmem_addr_3_reg_1135[27]_i_4_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.406 r  design_1_i/Pool_0/inst/gmem_addr_3_reg_1135_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.406    design_1_i/Pool_0/inst/gmem_addr_3_reg_1135_reg[27]_i_1_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.629 r  design_1_i/Pool_0/inst/gmem_addr_3_reg_1135_reg[29]_i_2/O[0]
                         net (fo=1, routed)           0.000    11.629    design_1_i/Pool_0/inst/sext_ln53_fu_621_p1[28]
    SLICE_X60Y41         FDRE                                         r  design_1_i/Pool_0/inst/gmem_addr_3_reg_1135_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       1.555    12.734    design_1_i/Pool_0/inst/ap_clk
    SLICE_X60Y41         FDRE                                         r  design_1_i/Pool_0/inst/gmem_addr_3_reg_1135_reg[28]/C
                         clock pessimism              0.129    12.863    
                         clock uncertainty           -0.154    12.709    
    SLICE_X60Y41         FDRE (Setup_fdre_C_D)        0.062    12.771    design_1_i/Pool_0/inst/gmem_addr_3_reg_1135_reg[28]
  -------------------------------------------------------------------
                         required time                         12.771    
                         arrival time                         -11.629    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pool_0/inst/gmem_addr_3_reg_1135_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.573ns  (logic 6.627ns (77.299%)  route 1.946ns (22.701%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       1.756     3.050    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/ap_clk
    DSP48_X2Y15          DSP48E1                                      r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     7.059 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p/P[0]
                         net (fo=6, routed)           1.528     8.587    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p_n_105
    SLICE_X62Y33         LUT2 (Prop_lut2_I1_O)        0.124     8.711 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135[3]_i_10/O
                         net (fo=1, routed)           0.000     8.711    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135[3]_i_10_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.224 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.224    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[3]_i_6_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.341 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.341    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[7]_i_6_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.458 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.458    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[11]_i_6_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.575 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.575    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[15]_i_6_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.692 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.692    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[19]_i_6_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.015 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[23]_i_6/O[1]
                         net (fo=1, routed)           0.418    10.433    design_1_i/Pool_0/inst/ret_V_15_fu_612_p2[21]
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.306    10.739 r  design_1_i/Pool_0/inst/gmem_addr_3_reg_1135[23]_i_4/O
                         net (fo=1, routed)           0.000    10.739    design_1_i/Pool_0/inst/gmem_addr_3_reg_1135[23]_i_4_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.289 r  design_1_i/Pool_0/inst/gmem_addr_3_reg_1135_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.289    design_1_i/Pool_0/inst/gmem_addr_3_reg_1135_reg[23]_i_1_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.623 r  design_1_i/Pool_0/inst/gmem_addr_3_reg_1135_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.623    design_1_i/Pool_0/inst/sext_ln53_fu_621_p1[25]
    SLICE_X60Y40         FDRE                                         r  design_1_i/Pool_0/inst/gmem_addr_3_reg_1135_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       1.554    12.733    design_1_i/Pool_0/inst/ap_clk
    SLICE_X60Y40         FDRE                                         r  design_1_i/Pool_0/inst/gmem_addr_3_reg_1135_reg[25]/C
                         clock pessimism              0.129    12.862    
                         clock uncertainty           -0.154    12.708    
    SLICE_X60Y40         FDRE (Setup_fdre_C_D)        0.062    12.770    design_1_i/Pool_0/inst/gmem_addr_3_reg_1135_reg[25]
  -------------------------------------------------------------------
                         required time                         12.770    
                         arrival time                         -11.623    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pool_0/inst/gmem_addr_3_reg_1135_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.552ns  (logic 6.606ns (77.243%)  route 1.946ns (22.757%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       1.756     3.050    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/ap_clk
    DSP48_X2Y15          DSP48E1                                      r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     7.059 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p/P[0]
                         net (fo=6, routed)           1.528     8.587    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p_n_105
    SLICE_X62Y33         LUT2 (Prop_lut2_I1_O)        0.124     8.711 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135[3]_i_10/O
                         net (fo=1, routed)           0.000     8.711    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135[3]_i_10_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.224 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.224    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[3]_i_6_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.341 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.341    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[7]_i_6_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.458 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.458    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[11]_i_6_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.575 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.575    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[15]_i_6_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.692 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.692    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[19]_i_6_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.015 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_3_reg_1135_reg[23]_i_6/O[1]
                         net (fo=1, routed)           0.418    10.433    design_1_i/Pool_0/inst/ret_V_15_fu_612_p2[21]
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.306    10.739 r  design_1_i/Pool_0/inst/gmem_addr_3_reg_1135[23]_i_4/O
                         net (fo=1, routed)           0.000    10.739    design_1_i/Pool_0/inst/gmem_addr_3_reg_1135[23]_i_4_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.289 r  design_1_i/Pool_0/inst/gmem_addr_3_reg_1135_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.289    design_1_i/Pool_0/inst/gmem_addr_3_reg_1135_reg[23]_i_1_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.602 r  design_1_i/Pool_0/inst/gmem_addr_3_reg_1135_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.602    design_1_i/Pool_0/inst/sext_ln53_fu_621_p1[27]
    SLICE_X60Y40         FDRE                                         r  design_1_i/Pool_0/inst/gmem_addr_3_reg_1135_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       1.554    12.733    design_1_i/Pool_0/inst/ap_clk
    SLICE_X60Y40         FDRE                                         r  design_1_i/Pool_0/inst/gmem_addr_3_reg_1135_reg[27]/C
                         clock pessimism              0.129    12.862    
                         clock uncertainty           -0.154    12.708    
    SLICE_X60Y40         FDRE (Setup_fdre_C_D)        0.062    12.770    design_1_i/Pool_0/inst/gmem_addr_3_reg_1135_reg[27]
  -------------------------------------------------------------------
                         required time                         12.770    
                         arrival time                         -11.602    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pool_0/inst/gmem_addr_2_reg_1141_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.546ns  (logic 6.622ns (77.486%)  route 1.924ns (22.514%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       1.756     3.050    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/ap_clk
    DSP48_X2Y15          DSP48E1                                      r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     7.059 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p/P[0]
                         net (fo=6, routed)           1.429     8.487    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p_n_105
    SLICE_X61Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.611 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_2_reg_1141[3]_i_10/O
                         net (fo=1, routed)           0.000     8.611    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_2_reg_1141[3]_i_10_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.143 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_2_reg_1141_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.143    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_2_reg_1141_reg[3]_i_6_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.257 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_2_reg_1141_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.257    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_2_reg_1141_reg[7]_i_6_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.371 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_2_reg_1141_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.371    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_2_reg_1141_reg[11]_i_6_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.485 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_2_reg_1141_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.485    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_2_reg_1141_reg[15]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.599 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_2_reg_1141_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.599    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_2_reg_1141_reg[19]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.713 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_2_reg_1141_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.713    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_2_reg_1141_reg[23]_i_6_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.935 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_2_reg_1141_reg[27]_i_6/O[0]
                         net (fo=1, routed)           0.495    10.431    design_1_i/Pool_0/inst/ret_V_12_fu_634_p2[24]
    SLICE_X59Y41         LUT2 (Prop_lut2_I1_O)        0.299    10.730 r  design_1_i/Pool_0/inst/gmem_addr_2_reg_1141[27]_i_5/O
                         net (fo=1, routed)           0.000    10.730    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_2_reg_1141_reg[27][0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.262 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_2_reg_1141_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.262    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_2_reg_1141_reg[27]_i_1_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.596 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_2_reg_1141_reg[29]_i_2/O[1]
                         net (fo=1, routed)           0.000    11.596    design_1_i/Pool_0/inst/sext_ln52_fu_643_p1[29]
    SLICE_X59Y42         FDRE                                         r  design_1_i/Pool_0/inst/gmem_addr_2_reg_1141_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       1.553    12.733    design_1_i/Pool_0/inst/ap_clk
    SLICE_X59Y42         FDRE                                         r  design_1_i/Pool_0/inst/gmem_addr_2_reg_1141_reg[29]/C
                         clock pessimism              0.129    12.861    
                         clock uncertainty           -0.154    12.707    
    SLICE_X59Y42         FDRE (Setup_fdre_C_D)        0.062    12.769    design_1_i/Pool_0/inst/gmem_addr_2_reg_1141_reg[29]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                         -11.596    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pool_0/inst/gmem_addr_1_reg_1181_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 6.288ns (73.557%)  route 2.261ns (26.443%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       1.756     3.050    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/ap_clk
    DSP48_X2Y15          DSP48E1                                      r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      4.009     7.059 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p/P[4]
                         net (fo=3, routed)           1.467     8.526    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p_n_101
    SLICE_X57Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.650 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181[7]_i_10/O
                         net (fo=1, routed)           0.000     8.650    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181[7]_i_10_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.182 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.182    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[7]_i_2_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.516 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.793    10.309    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/p_0[8]
    SLICE_X58Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    11.008 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.008    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[11]_i_1_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.125 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.125    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[15]_i_1_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.242 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.242    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[19]_i_1_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.359 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.359    design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[23]_i_1_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.598 r  design_1_i/Pool_0/inst/Pool_mac_muladd_1hbi_U8/Pool_mac_muladd_1hbi_DSP48_1_U/gmem_addr_1_reg_1181_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.598    design_1_i/Pool_0/inst/sext_ln51_fu_843_p1[26]
    SLICE_X58Y41         FDRE                                         r  design_1_i/Pool_0/inst/gmem_addr_1_reg_1181_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       1.553    12.733    design_1_i/Pool_0/inst/ap_clk
    SLICE_X58Y41         FDRE                                         r  design_1_i/Pool_0/inst/gmem_addr_1_reg_1181_reg[26]/C
                         clock pessimism              0.129    12.861    
                         clock uncertainty           -0.154    12.707    
    SLICE_X58Y41         FDRE (Setup_fdre_C_D)        0.109    12.816    design_1_i/Pool_0/inst/gmem_addr_1_reg_1181_reg[26]
  -------------------------------------------------------------------
                         required time                         12.816    
                         arrival time                         -11.598    
  -------------------------------------------------------------------
                         slack                                  1.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/Conv_0/inst/gmem_addr_1_reg_1622_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.022%)  route 0.211ns (59.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       0.548     0.884    design_1_i/Conv_0/inst/ap_clk
    SLICE_X52Y27         FDRE                                         r  design_1_i/Conv_0/inst/gmem_addr_1_reg_1622_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/Conv_0/inst/gmem_addr_1_reg_1622_reg[28]/Q
                         net (fo=2, routed)           0.211     1.236    design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[29]_0[28]
    SLICE_X49Y28         FDRE                                         r  design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       0.817     1.183    design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X49Y28         FDRE                                         r  design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[28]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X49Y28         FDRE (Hold_fdre_C_D)         0.070     1.218    design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1032]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.621%)  route 0.215ns (60.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       0.551     0.887    design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X51Y57         FDRE                                         r  design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[7]/Q
                         net (fo=2, routed)           0.215     1.242    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/D[8]
    SLICE_X47Y60         FDRE                                         r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1032]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       0.822     1.188    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X47Y60         FDRE                                         r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1032]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X47Y60         FDRE (Hold_fdre_C_D)         0.070     1.223    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1032]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1045]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.854%)  route 0.231ns (62.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       0.551     0.887    design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X51Y58         FDRE                                         r  design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[20]/Q
                         net (fo=2, routed)           0.231     1.259    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/D[21]
    SLICE_X44Y58         FDRE                                         r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1045]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       0.823     1.189    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X44Y58         FDRE                                         r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1045]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X44Y58         FDRE (Hold_fdre_C_D)         0.072     1.226    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1045]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       0.595     0.931    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X23Y43         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/Q
                         net (fo=1, routed)           0.056     1.127    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIA0
    SLICE_X22Y43         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       0.863     1.229    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X22Y43         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.285     0.944    
    SLICE_X22Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1142]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1142]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.262%)  route 0.198ns (54.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       0.564     0.900    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/aclk
    SLICE_X32Y46         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1142]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1142]/Q
                         net (fo=2, routed)           0.198     1.262    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/D[46]
    SLICE_X32Y53         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1142]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       0.825     1.191    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/aclk
    SLICE_X32Y53         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1142]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X32Y53         FDRE (Hold_fdre_C_D)         0.063     1.224    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1142]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.470%)  route 0.231ns (58.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       0.584     0.920    design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X58Y49         FDRE                                         r  design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[10]/Q
                         net (fo=1, routed)           0.231     1.315    design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[29]_0[10]
    SLICE_X58Y53         SRL16E                                       r  design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       0.847     1.213    design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X58Y53         SRL16E                                       r  design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5/CLK
                         clock pessimism             -0.030     1.183    
    SLICE_X58Y53         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.277    design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1045]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.458%)  route 0.197ns (54.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       0.592     0.928    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X26Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.164     1.092 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[39]/Q
                         net (fo=2, routed)           0.197     1.288    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[21]
    SLICE_X27Y53         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1045]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       0.843     1.209    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X27Y53         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1045]/C
                         clock pessimism             -0.030     1.179    
    SLICE_X27Y53         FDRE (Hold_fdre_C_D)         0.070     1.249    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1045]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.902%)  route 0.171ns (51.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.171     1.330    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X30Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.291    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1141]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1141]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.214%)  route 0.238ns (62.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       0.545     0.881    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X52Y68         FDRE                                         r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1141]/Q
                         net (fo=2, routed)           0.238     1.259    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1144]_0[51]
    SLICE_X49Y66         FDRE                                         r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1141]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       0.817     1.183    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X49Y66         FDRE                                         r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1141]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X49Y66         FDRE (Hold_fdre_C_D)         0.071     1.219    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1141]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/Pool_0/inst/Pool_fdiv_32ns_32cud_U2/Pool_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pool_0/inst/Pool_fdiv_32ns_32cud_U2/Pool_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.765%)  route 0.183ns (55.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       0.557     0.893    design_1_i/Pool_0/inst/Pool_fdiv_32ns_32cud_U2/Pool_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/aclk
    SLICE_X50Y40         FDRE                                         r  design_1_i/Pool_0/inst/Pool_fdiv_32ns_32cud_U2/Pool_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  design_1_i/Pool_0/inst/Pool_fdiv_32ns_32cud_U2/Pool_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=3, routed)           0.183     1.223    design_1_i/Pool_0/inst/Pool_fdiv_32ns_32cud_U2/Pool_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL/i_pipe/ma[18]_32[17]
    SLICE_X49Y40         FDRE                                         r  design_1_i/Pool_0/inst/Pool_fdiv_32ns_32cud_U2/Pool_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12786, routed)       0.828     1.194    design_1_i/Pool_0/inst/Pool_fdiv_32ns_32cud_U2/Pool_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL/i_pipe/aclk
    SLICE_X49Y40         FDRE                                         r  design_1_i/Pool_0/inst/Pool_fdiv_32ns_32cud_U2/Pool_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X49Y40         FDRE (Hold_fdre_C_D)         0.022     1.181    design_1_i/Pool_0/inst/Pool_fdiv_32ns_32cud_U2/Pool_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y10   design_1_i/Conv_0/inst/ret_V_2_reg_1462_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y5    design_1_i/Conv_0/inst/ret_V_7_reg_1557_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y7    design_1_i/Conv_0/inst/tmp1639_reg_1567_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y12   design_1_i/Pool_0/inst/ret_V_reg_1108_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y8    design_1_i/Conv_0/inst/ret_V_1_reg_1452_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y6    design_1_i/Conv_0/inst/ret_V_5_reg_1523_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y4    design_1_i/Conv_0/inst/ret_V_4_reg_1508_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y13   design_1_i/Pool_0/inst/ret_V_5_reg_1077_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y14   design_1_i/Pool_0/inst/ret_V_2_reg_1113_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y4    design_1_i/Conv_0/inst/ret_V_10_reg_1528_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y67  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y67  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y67  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y67  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y67  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y67  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y67  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y67  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y66  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y66  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y64  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y64  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y64  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y64  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y64  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y64  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y64  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y64  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y64  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y64  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/CLK



