/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire [12:0] celloutsig_0_4z;
  reg [8:0] celloutsig_0_6z;
  wire [13:0] celloutsig_0_8z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  reg [9:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [31:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [22:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = celloutsig_1_4z[9] ? celloutsig_1_1z : in_data[110];
  assign celloutsig_1_14z = ~(celloutsig_1_1z & celloutsig_1_3z[4]);
  assign celloutsig_0_16z = !(celloutsig_0_4z[6] ? in_data[60] : celloutsig_0_11z[8]);
  assign celloutsig_1_6z = !(celloutsig_1_1z ? in_data[161] : celloutsig_1_4z[1]);
  assign celloutsig_1_18z = ~(celloutsig_1_5z[2] | celloutsig_1_15z);
  assign celloutsig_0_20z = ~(celloutsig_0_16z | celloutsig_0_11z[1]);
  assign celloutsig_1_5z = celloutsig_1_4z[3:1] & { celloutsig_1_0z[1:0], celloutsig_1_1z };
  assign celloutsig_1_0z = in_data[149:147] / { 1'h1, in_data[164:163] };
  assign celloutsig_1_7z = { in_data[119], celloutsig_1_2z, celloutsig_1_6z } === celloutsig_1_3z[4:2];
  assign celloutsig_0_12z = celloutsig_0_6z[8:4] > celloutsig_0_6z[6:2];
  assign celloutsig_0_21z = { in_data[24:21], celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_14z } <= { celloutsig_0_4z[9:5], celloutsig_0_4z[6], celloutsig_0_4z[3:2], celloutsig_0_4z[6] };
  assign celloutsig_1_4z = { in_data[111:99], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z } * { in_data[169:157], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[69] ? in_data[33:25] : in_data[17:9];
  assign { celloutsig_0_3z[4], celloutsig_0_3z[2:1] } = in_data[23] ? { celloutsig_0_0z[7], celloutsig_0_2z, celloutsig_0_1z } : { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_3z = celloutsig_1_2z ? { celloutsig_1_0z[2:1], celloutsig_1_0z, 1'h1 } : { in_data[175:172], 1'h0, celloutsig_1_1z };
  assign celloutsig_1_12z = { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z } !== { celloutsig_1_4z[19:5], celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_1z = in_data[90:62] !== in_data[82:54];
  assign celloutsig_1_9z = & { celloutsig_1_5z, in_data[164:156] };
  assign celloutsig_1_11z = | { celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_1_15z = | { celloutsig_1_5z[1:0], celloutsig_1_6z };
  assign celloutsig_0_17z = | { celloutsig_0_11z[5:3], celloutsig_0_2z };
  assign celloutsig_1_2z = | { in_data[145:144], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_13z = celloutsig_1_12z & celloutsig_1_7z;
  assign celloutsig_0_2z = celloutsig_0_0z[8] & celloutsig_0_1z;
  assign celloutsig_1_10z = celloutsig_1_3z[0] & celloutsig_1_7z;
  assign celloutsig_0_14z = ~^ celloutsig_0_8z[13:6];
  assign celloutsig_0_18z = ~^ { celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_3z[4], celloutsig_0_2z, celloutsig_0_3z[2:1], celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_16z };
  assign celloutsig_1_1z = ~^ { in_data[160], celloutsig_1_0z };
  assign celloutsig_0_8z = { in_data[40:36], celloutsig_0_6z } - { celloutsig_0_4z[10:6], celloutsig_0_0z };
  assign celloutsig_0_11z = { celloutsig_0_4z[10:5], celloutsig_0_4z[6], celloutsig_0_4z[3:2], celloutsig_0_2z } - { celloutsig_0_2z, celloutsig_0_3z[2:1], celloutsig_0_2z, celloutsig_0_3z[4], celloutsig_0_2z, celloutsig_0_3z[2:1], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_19z = { celloutsig_1_4z[22:15], celloutsig_1_4z, celloutsig_1_14z } ^ { in_data[165:164], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_17z, celloutsig_1_11z, celloutsig_1_18z, celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_12z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_17z = 10'h000;
    else if (clkin_data[32]) celloutsig_1_17z = { celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_13z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_6z = 9'h000;
    else if (!clkin_data[0]) celloutsig_0_6z = { celloutsig_0_0z[7:1], celloutsig_0_2z, celloutsig_0_2z };
  assign { celloutsig_0_4z[5], celloutsig_0_4z[3:2], celloutsig_0_4z[6], celloutsig_0_4z[0], celloutsig_0_4z[12:7] } = { celloutsig_0_3z[4], celloutsig_0_3z[2:1], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z[7:2] } | { celloutsig_0_3z[4], celloutsig_0_3z[2:1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z[4], celloutsig_0_2z, celloutsig_0_3z[2:1] };
  assign { celloutsig_0_3z[3], celloutsig_0_3z[0] } = { celloutsig_0_2z, celloutsig_0_2z };
  assign { celloutsig_0_4z[4], celloutsig_0_4z[1] } = { celloutsig_0_4z[6], celloutsig_0_4z[6] };
  assign { out_data[128:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
