// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
 */

#include <dm.h>
#include <clk.h>
#include <errno.h>
#include <linux/io.h>
#include <linux/delay.h>
#include <linux/bitops.h>
#include <linux/ipq-enable-all-clks.h>

/* Array size macro */
#define ARRAY_SIZE(x) (sizeof(x) / sizeof((x)[0]))

/* Timeout values */
#define PLL_LOCK_TIMEOUT_US     1000

/*
 * RCGR Configuration Data - Array-Based Implementation
 */
/* Source Mux Values */
#define SRC_XO              0  /* Crystal Oscillator */
#define SRC_GPLL0           1  /* GPLL0 */
#define SRC_GPLL2           2  /* GPLL2 */
#define SRC_GPLL4           2  /* GPLL4 (same mux value as GPLL2 in some domains) */
#define SRC_GPLL4_USB       1 /* USB MOCK CLK SRC setting */
#define SRC_GPLL4_QDSS       1 /* QDSS SRC setting */
#define SRC_NSS_CMN_CLK     1  /* NSS Common Clock */

/* CBCR Control Bits */
#define CBCR_CLK_OFF                                (1 << 31)
#define CBCR_CLK_ENABLE                             (1 << 0)

/* RCGR Control Bits */
#define RCGR_CFG_SRC_SEL_FMSK                       0x00000700
#define RCGR_CFG_SRC_SEL_SHIFT                      0x8
#define RCGR_CFG_SRC_DIV_FMSK                       0x0000001F
#define RCGR_CFG_SRC_DIV_SHIFT                      0
#define RCGR_CMD_UPDATE                             0x00000001

/* RCGR Mode Control Bits */
#define CLOCK_CFG_RCGR_MODE_FMSK                    0x00003000
#define CLOCK_CFG_RCGR_MODE_SHFT                    0xc
#define CLOCK_CFG_CFG_DUAL_EDGE_MODE_VAL            0x2

/*
 * NOT_2D / NOT_N_MINUS_M
 *
 * Macros to return the inverted value of the 2D field or (N - M)
 * in a type 1 mux structure. Used to prepare the value for writing
 * to the hardware register field.
 */
#define NOT_2D(n_val)           (~(n_val))
#define NOT_N_MINUS_M(n_val, m_val)  (~((n_val) - (m_val)))

static const unsigned long ipq52xx_ena_vote_clocks[] = {
	/* GCC Clocks */
	GCC_APCS_CLOCK_BRANCH_ENA_VOTE,
};

static const unsigned long ipq52xx_all_cbcr_clocks[] = {
	/* GCC Clocks */
	GCC_ADSS_PWM_CBCR,
	GCC_AHB_CBCR,
	GCC_APSS_AHB_CBCR,
	GCC_APSS_ATB_CBCR,
	GCC_APSS_AXI_CBCR,
	GCC_APSS_DBG_CBCR,
	GCC_APSS_TS_CBCR,
	GCC_BOOT_ROM_AHB_CBCR,
	GCC_CMN_12GPLL_AHB_CBCR,
	GCC_CMN_12GPLL_APU_CBCR,
	GCC_CMN_12GPLL_SYS_CBCR,
	GCC_CNOC_LPASS_CFG_CBCR,
	GCC_CNOC_PCIE0_1LANE_S_CBCR,
	GCC_CNOC_PCIE1_2LANE_S_CBCR,
	GCC_CNOC_QDSS_STM_AXI_CBCR,
	GCC_CNOC_QOSGEN_EXTREF_CBCR,
	GCC_CNOC_USB_CBCR,
	GCC_DCC_CBCR,
	GCC_DCC_XO_CBCR,
	GCC_DDRSS_AHB_CBCR,
	GCC_DDRSS_ATB_CBCR,
	GCC_DDRSS_LLCC_ATB_CBCR,
	GCC_DDRSS_MC_AHB_CBCR,
	GCC_DDRSS_SMS_SLOW_CBCR,
	GCC_GEMNOC_AHB_CBCR,
	GCC_GEMNOC_NSSNOC_CBCR,
	GCC_GEMNOC_QOSGEN_EXTREF_CBCR,
	GCC_GEMNOC_SNOC_CBCR,
	GCC_GEMNOC_TS_CBCR,
	GCC_GEMNOC_XO_DBG_CBCR,
	GCC_GEPHY_SYS_CBCR,
	GCC_GP1_CBCR,
	GCC_GP2_CBCR,
	GCC_GP3_CBCR,
	GCC_IMEM_AXI_CBCR,
	GCC_IMEM_CFG_AHB_CBCR,
	GCC_IM_SLEEP_CBCR,
	GCC_LLCC_TPDM_CFG_CBCR,
	GCC_LPASS_CORE_AXIM_CBCR,
	GCC_LPASS_SWAY_CBCR,
	GCC_MDIO_AHB_CBCR,
	GCC_MDIO_GEPHY_AHB_CBCR,
	GCC_MPM_AHB_CBCR,
	GCC_NSSCC_CBCR,
	GCC_NSSCFG_CBCR,
	GCC_NSSNOC_ATB_CBCR,
	GCC_NSSNOC_MEMNOC_1_CBCR,
	GCC_NSSNOC_MEMNOC_CBCR,
	GCC_NSSNOC_NSSCC_CBCR,
	GCC_NSSNOC_PCNOC_1_CBCR,
	GCC_NSSNOC_QOSGEN_REF_CBCR,
	GCC_NSSNOC_SNOC_1_CBCR,
	GCC_NSSNOC_SNOC_CBCR,
	GCC_NSSNOC_TIMEOUT_REF_CBCR,
	GCC_NSSNOC_XO_DCD_CBCR,
	GCC_NSS_TS_CBCR,
	GCC_PCIE0_AHB_CBCR,
	GCC_PCIE0_AUX_CBCR,
	GCC_PCIE0_AXI_M_CBCR,
	GCC_PCIE0_AXI_S_BRIDGE_CBCR,
	GCC_PCIE0_AXI_S_CBCR,
	GCC_PCIE1_AHB_CBCR,
	GCC_PCIE1_AUX_CBCR,
	GCC_PCIE1_AXI_M_CBCR,
	GCC_PCIE1_AXI_S_BRIDGE_CBCR,
	GCC_PCIE1_AXI_S_CBCR,
	GCC_PCNOC_AT_CBCR,
	GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR,
	GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR,
	GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR,
	GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR,
	GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR,
	GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR,
	GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR,
	GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR,
	GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR,
	GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR,
	GCC_PCNOC_TS_CBCR,
	GCC_PCNOC_XO_DBG_CBCR,
	GCC_PCNOC_XO_DCD_CBCR,
	GCC_PON_APB_CBCR,
	GCC_PON_TM2X_CBCR,
	GCC_PON_TM_CBCR,
	GCC_QDSS_APB2JTAG_CBCR,
	GCC_QDSS_AT_CBCR,
	GCC_QDSS_CFG_AHB_CBCR,
	GCC_QDSS_DAP_AHB_CBCR,
	GCC_QDSS_DAP_CBCR,
	GCC_QDSS_ETR_USB_CBCR,
	GCC_QDSS_EUD_AT_CBCR,
	GCC_QDSS_STM_CBCR,
	GCC_QDSS_TRACECLKIN_CBCR,
	GCC_QDSS_TSCTR_DIV16_CBCR,
	GCC_QDSS_TSCTR_DIV2_CBCR,
	GCC_QDSS_TSCTR_DIV3_CBCR,
	GCC_QDSS_TSCTR_DIV4_CBCR,
	GCC_QDSS_TSCTR_DIV8_CBCR,
	GCC_QDSS_TS_CBCR,
	GCC_QDSS_USB_CBCR,
	GCC_QPIC_AHB_CBCR,
	GCC_QPIC_CBCR,
	GCC_QPIC_IO_MACRO_CBCR,
	GCC_QPIC_SLEEP_CBCR,
	GCC_QRNG_AHB_CBCR,
	GCC_QUPV3_2X_CORE_CBCR,
	GCC_QUPV3_AHB_MST_CBCR,
	GCC_QUPV3_AHB_SLV_CBCR,
	GCC_QUPV3_CORE_CBCR,
	GCC_QUPV3_SLEEP_CBCR,
	GCC_QUPV3_WRAP_SE0_CBCR,
	GCC_QUPV3_WRAP_SE1_CBCR,
	GCC_QUPV3_WRAP_SE2_CBCR,
	GCC_QUPV3_WRAP_SE3_CBCR,
	GCC_QUPV3_WRAP_SE4_CBCR,
	GCC_QUPV3_WRAP_SE5_CBCR,
	GCC_RBCPR_AHB_CBCR,
	GCC_RBCPR_CBCR,
	GCC_SDCC1_AHB_CBCR,
	GCC_SDCC1_APPS_CBCR,
	GCC_SDCC1_ICE_CORE_CBCR,
	GCC_SNOC_LPASS_CBCR,
	GCC_SNOC_PCIE0_AXI_M_CBCR,
	GCC_SNOC_PCIE1_AXI_M_CBCR,
	GCC_SNOC_PCNOC_AHB_CBCR,
	GCC_SNOC_QOSGEN_EXTREF_CBCR,
	GCC_SNOC_TS_CBCR,
	GCC_SNOC_XO_DBG_CBCR,
	GCC_SNOC_XO_DCD_CBCR,
	GCC_SPDM_DEBUG_CY_CBCR,
	GCC_SPDM_FF_CBCR,
	GCC_SPDM_PCNOC_CY_CBCR,
	GCC_SPDM_SNOC_CY_CBCR,
	GCC_SYS_NOC_AT_CBCR,
	GCC_SYS_NOC_AXI_CBCR,
	GCC_TCSR_AHB_CBCR,
	GCC_TLMM_AHB_CBCR,
	GCC_TLMM_CBCR,
	GCC_UNIPHY0_AHB_CBCR,
	GCC_UNIPHY0_SYS_CBCR,
	GCC_UNIPHY1_AHB_CBCR,
	GCC_UNIPHY1_SYS_CBCR,
	GCC_UNIPHY2_AHB_CBCR,
	GCC_UNIPHY2_SYS_CBCR,
	GCC_USB0_EUD_AT_CBCR,
	GCC_USB0_MASTER_CBCR,
	GCC_USB0_MOCK_UTMI_CBCR,
	GCC_USB0_PHY_CFG_AHB_CBCR,
	GCC_USB0_SLEEP_CBCR,
	GCC_XO_CBCR,
	GCC_XO_DIV4_CBCR,
	GCC_GEMNOC_APSS_CBCR,
	GCC_GEMNOC_CNOC_CBCR,
	GCC_CNOC_APSS_AHB_CBCR,
	GCC_CNOC_AXI_CBCR,

#if 0
	GCC_APC0_VOLTAGE_DROOP_DETECTOR_GPLL0_CBCR,
	GCC_CNOC_TME_CFG_CBCR,
	GCC_DEBUG_CBCR,

	GCC_PCIE0_PIPE_CBCR,
	GCC_PCIE1_PIPE_CBCR,

	GCC_PCNOC_AHB_CBCR,
	GCC_PCNOC_TIC_CBCR,

	GCC_SEC_CTRL_ACC_CBCR,
	GCC_SEC_CTRL_AHB_CBCR,
	GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR,
	GCC_SEC_CTRL_CBCR,
	GCC_SEC_CTRL_SENSE_CBCR,

	GCC_SNOC_TME_CBCR,

	GCC_TME_APB_CBCR,
	GCC_TME_ATB_CBCR,
	GCC_TME_AT_CBCR,
	GCC_TME_BUS_CBCR,
	GCC_TME_CBCR,
	GCC_TME_DBGAPB_CBCR,
	GCC_TME_DEBUG_CBCR,
	GCC_TME_DMI_DBG_HS_CBCR,
	GCC_TME_RTC_TOGGLE_CBCR,
	GCC_TME_SLOW_CBCR,
	GCC_TME_TS_CBCR,

	GCC_TIC_CBCR,
	GCC_USB0_AUX_CBCR,
	GCC_USB0_PIPE_CBCR,

	/* APCS Clocks */
	APCS_ALIAS0_CORE_CBCR,
	APCS_ALIAS0_FFWD_CBCR,
	APCS_ALIAS0_L1_SLP_SEQ_CBCR,
	APCS_ALIAS0_L2_SLP_SEQ_CBCR,
	APCS_ALIAS0_RBCPR_CBCR,
	APCS_ALIAS0_SLEEP_CBCR,
	APCS_ALIAS0_XO_CBCR,

	/* LPASS Clocks */
	LPASS_AUDIO_CORE_GDSCR,
	LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR,
	LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR,
	LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR,
	LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR,
	LPASS_AUDIO_CORE_AVSYNC_STC_CBCR,
	LPASS_AUDIO_CORE_AXIM_CBCR,
	LPASS_AUDIO_CORE_BCR_SLP_CBCR,
	LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR,
	LPASS_AUDIO_CORE_CORE_CBCR,
	LPASS_AUDIO_CORE_GDSC_XO_CBCR,
	LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR,
	LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR,
	LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR,
	LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR,
	LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR,
	LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR,
	LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR,
	LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR,
	LPASS_AUDIO_CORE_LPAIF_RXTX_RD_MEM_CBCR,
	LPASS_AUDIO_CORE_LPAIF_RXTX_WR_MEM_CBCR,
	LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR,
	LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR,
	LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR,
	LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR,
	LPASS_AUDIO_CORE_LPM_CORE_CBCR,
	LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR,
	LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR,
	LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR,
	LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR,
	LPASS_AUDIO_CORE_LPM_MEM4_CORE_CBCR,
	LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR,
	LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR,
	LPASS_AUDIO_CORE_QDSP_SWAY_AON_CBCR,
	LPASS_AUDIO_CORE_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR,
	LPASS_AUDIO_CORE_RESAMPLER_CBCR,
	LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR,
	LPASS_AUDIO_CORE_SYSNOC_SWAY_SNOC_CBCR,
	LPASS_AUDIO_CORE_TX_MCLK_2X_CBCR,
	LPASS_AUDIO_CORE_TX_MCLK_CBCR,
	LPASS_AUDIO_CORE_VA_2X_CBCR,
	LPASS_AUDIO_CORE_VA_CBCR,
	LPASS_AUDIO_CORE_WSA_MCLK_2X_CBCR,
	LPASS_AUDIO_CORE_WSA_MCLK_CBCR,
	LPASS_AUDIO_CORE_ZSI_CBCR,
	LPASS_AUDIO_CORE_ZSI_FAST_CBCR,
	LPASS_AUDIO_WRAPPER_AON_CBCR,
	LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_CBCR,
	LPASS_AUDIO_WRAPPER_EXT_MCLK0_CBCR,
	LPASS_AUDIO_WRAPPER_EXT_MCLK1_CBCR,
	LPASS_AUDIO_WRAPPER_EXT_MCLK2_CBCR,
	LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CBCR,
	LPASS_AUDIO_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR,
	LPASS_AUDIO_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR,
	LPASS_AUDIO_WRAPPER_QOS_XO_LAT_COUNTER_CBCR,
	LPASS_AUDIO_WRAPPER_RSCC_AON_CBCR,
	LPASS_AUDIO_WRAPPER_RSCC_XO_CBCR,
	LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_AON_CBCR,
	LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_SNOC_CBCR,
	LPASS_LPASS_CC_DEBUG_CBCR,
	LPASS_LPASS_CC_PLL_TEST_CBCR,
	LPASS_Q6SS_AHBM_AON_CBCR,
	LPASS_Q6SS_AHBS_AON_CBCR,
	LPASS_Q6SS_ALT_RESET_AON_CBCR,
	LPASS_Q6SS_BCR_SLP_CBCR,
	LPASS_Q6SS_Q6_AXIM_CBCR,

	/* NSS_CC Clocks */
	NSS_CC_DEBUG_CBCR,
	NSS_CC_EIP_CBCR,
	NSS_CC_EPHY_RX_CBCR,
	NSS_CC_EPHY_TX_CBCR,
	NSS_CC_NSSNOC_EIP_CBCR,
	NSS_CC_NSSNOC_NSS_CSR_CBCR,
	NSS_CC_NSSNOC_PPE_CBCR,
	NSS_CC_NSSNOC_PPE_CFG_CBCR,
	NSS_CC_NSS_CSR_CBCR,
	NSS_CC_PON_CBCR,
	NSS_CC_PORT1_MAC_CBCR,
	NSS_CC_PORT1_RX_CBCR,
	NSS_CC_PORT1_TX_CBCR,
	NSS_CC_PORT2_MAC_CBCR,
	NSS_CC_PORT2_RX_CBCR,
	NSS_CC_PORT2_TX_CBCR,
	NSS_CC_PORT3_MAC_CBCR,
	NSS_CC_PORT3_RX_CBCR,
	NSS_CC_PORT3_TX_CBCR,
	NSS_CC_PORT4_MAC_CBCR,
	NSS_CC_PORT4_RX_CBCR,
	NSS_CC_PORT4_TX_CBCR,
	NSS_CC_PORT5_MAC_CBCR,
	NSS_CC_PORT5_RX_CBCR,
	NSS_CC_PORT5_TX_CBCR,
	NSS_CC_PORT6_MAC_CBCR,
	NSS_CC_PORT6_RX_CBCR,
	NSS_CC_PORT6_TX_CBCR,
	NSS_CC_PPE_EDMA_CBCR,
	NSS_CC_PPE_EDMA_CFG_CBCR,
	NSS_CC_PPE_SWITCH_BTQ_CBCR,
	NSS_CC_PPE_SWITCH_CBCR,
	NSS_CC_PPE_SWITCH_CFG_CBCR,
	NSS_CC_PPE_SWITCH_IPE_CBCR,
	NSS_CC_UNIPHY_PORT1_RX_CBCR,
	NSS_CC_UNIPHY_PORT1_RX_DIV4_CBCR,
	NSS_CC_UNIPHY_PORT1_TX_CBCR,
	NSS_CC_UNIPHY_PORT1_TX_DIV4_CBCR,
	NSS_CC_UNIPHY_PORT2_RX_CBCR,
	NSS_CC_UNIPHY_PORT2_RX_DIV4_CBCR,
	NSS_CC_UNIPHY_PORT2_TX_CBCR,
	NSS_CC_UNIPHY_PORT2_TX_DIV4_CBCR,
	NSS_CC_UNIPHY_PORT3_RX_CBCR,
	NSS_CC_UNIPHY_PORT3_RX_DIV4_CBCR,
	NSS_CC_UNIPHY_PORT3_TX_CBCR,
	NSS_CC_UNIPHY_PORT3_TX_DIV4_CBCR,
	NSS_CC_UNIPHY_PORT4_RX_CBCR,
	NSS_CC_UNIPHY_PORT4_RX_DIV4_CBCR,
	NSS_CC_UNIPHY_PORT4_TX_CBCR,
	NSS_CC_UNIPHY_PORT4_TX_DIV4_CBCR,
	NSS_CC_UNIPHY_PORT5_RX_CBCR,
	NSS_CC_UNIPHY_PORT5_TX_CBCR,
	NSS_CC_UNIPHY_PORT6_RX_CBCR,
	NSS_CC_UNIPHY_PORT6_TX_CBCR,
	NSS_CC_XGMAC0_PTP_REF_CBCR,
	NSS_CC_XGMAC1_PTP_REF_CBCR,
	NSS_CC_XGMAC2_PTP_REF_CBCR,
#endif
};

#ifdef ENABLE_PLL_CONFIG
/*
 * PLL Configuration Structure
 */
typedef struct {
	uint32_t mode_reg;      /* PLL_MODE register offset */
	uint8_t  l_val;         /* L value */
	uint64_t alpha_val;     /* Alpha value (0 if not used) */
	uint32_t config_ctl;    /* CONFIG_CTL value (0 if not used) */
} pll_config_entry_t;

/*
 * PLL Configuration Table
 * All 3 PLLs in one array
 */
static const pll_config_entry_t pll_configs[] = {
	{GCC_GPLL0_MODE, 33, 0x5555555555, 0},  /* GPLL0 */
	{GCC_GPLL2_MODE, 48, 0, 0},  /* GPLL2 */
	{GCC_GPLL4_MODE, 50, 0, 0},  /* GPLL4 */
//	{GCC_GPLL6_MODE, 50, 0, 0},  /* GPLL6 */
};

/*
 * Enable a single PLL from config entry
 */
static int hermosa_gcc_enable_pll_entry(const pll_config_entry_t *entry)
{
	uint32_t mode_val;
	int timeout = PLL_LOCK_TIMEOUT_US;

	/* Check if PLL is already enabled and locked */
	mode_val = readl(entry->mode_reg);
	if ((mode_val & PLL_MODE_LOCK_DET) && (mode_val & PLL_MODE_OUTCTRL))
		return HERMOSA_GCC_SUCCESS;

	/* Configure L value */
	writel(entry->l_val, entry->mode_reg + 0x4);  /* L_VAL offset */

	/* Configure Alpha values if provided */
	if (entry->alpha_val) {
		writel((uint32_t)(entry->alpha_val & 0xFFFFFFFF),
		       entry->mode_reg + 0x8);  /* ALPHA_VAL */
		writel((uint32_t)(entry->alpha_val >> 32),
		       entry->mode_reg + 0xC);  /* ALPHA_VAL_U */
	}

	/* Configure CONFIG_CTL if provided */
	if (entry->config_ctl)
		writel(entry->config_ctl, entry->mode_reg + 0x20);

	/* Enable PLL: Set BYPASSNL */
	mode_val = readl(entry->mode_reg);
	mode_val |= PLL_MODE_BYPASSNL;
	writel(mode_val, entry->mode_reg);
	udelay(5);

	/* De-assert reset: Set RESET_N */
	mode_val |= PLL_MODE_RESET_N;
	writel(mode_val, entry->mode_reg);
	udelay(50);

	/* Wait for PLL lock */
	while (timeout-- > 0) {
		mode_val = readl(entry->mode_reg);
		if (mode_val & PLL_MODE_LOCK_DET)
			break;
		udelay(1);
	}

	if (timeout <= 0)
		return HERMOSA_GCC_ERROR;

	/* Enable PLL output: Set OUTCTRL */
	mode_val |= PLL_MODE_OUTCTRL;
	writel(mode_val, entry->mode_reg);

	return HERMOSA_GCC_SUCCESS;
}

/*
 * Enable all PLLs using array and loop
 */
int hermosa_gcc_enable_plls(void)
{
	int i;
	int ret;

	/* Loop through all PLL configurations */
	for (i = 0; i < ARRAY_SIZE(pll_configs); i++) {
		ret = hermosa_gcc_enable_pll_entry(&pll_configs[i]);
		if (ret != HERMOSA_GCC_SUCCESS)
			return ret;
	}

	/* Vote for PLLs in APCS voter register */
	writel(0x7, GCC_APCS_GPLL_ENA_VOTE);  /* Enable all 3 PLLs */

	return HERMOSA_GCC_SUCCESS;
}
#endif

/*
 * RCGR Configuration Structure
 */
typedef struct {
	uint32_t cmd_rcgr;   /* CMD_RCGR register offset */
	uint32_t cfg_rcgr;   /* CFG_RCGR register offset */
	uint32_t m_reg;      /* M register offset (0 if not used) */
	uint32_t n_reg;      /* N register offset (0 if not used) */
	uint32_t d_reg;      /* D register offset (0 if not used) */
	uint8_t  src_sel;    /* Source selection */
	uint8_t  src_div;    /* Divider value (actual - 1) */
	uint16_t m_val;      /* M value (0 if not fractional) */
	uint16_t n_val;      /* N value (0 if not fractional) */
	uint16_t d_val;      /* D value (0 if not fractional) */
} rcgr_config_entry_t;

/*
 * RCGR Configuration Table
 * All 45 RCGR configurations in one array
 */
static const rcgr_config_entry_t rcgr_configs[] = {
	/* QUPV3 Clocks */
	{GCC_QUPV3_2X_CORE_CMD_RCGR, GCC_QUPV3_2X_CORE_CFG_RCGR, 0, 0, 0, SRC_GPLL0, 8, 0, 0, 0},
	{GCC_QUPV3_WRAP_SE0_CMD_RCGR, GCC_QUPV3_WRAP_SE0_CFG_RCGR, GCC_QUPV3_WRAP_SE0_M, GCC_QUPV3_WRAP_SE0_N, GCC_QUPV3_WRAP_SE0_D, SRC_GPLL0, 25, 0, 0, 0},
	//{GCC_QUPV3_WRAP_SE1_CMD_RCGR, GCC_QUPV3_WRAP_SE1_CFG_RCGR, GCC_QUPV3_WRAP_SE1_M, GCC_QUPV3_WRAP_SE1_N, GCC_QUPV3_WRAP_SE1_D, SRC_GPLL0, 25, 0, 0, 0}, //UART clock, should run in 1.8MHz for SPL
	{GCC_QUPV3_WRAP_SE2_CMD_RCGR, GCC_QUPV3_WRAP_SE2_CFG_RCGR, GCC_QUPV3_WRAP_SE2_M, GCC_QUPV3_WRAP_SE2_N, GCC_QUPV3_WRAP_SE2_D, SRC_GPLL0, 25, 0, 0, 0},
	{GCC_QUPV3_WRAP_SE3_CMD_RCGR, GCC_QUPV3_WRAP_SE3_CFG_RCGR, GCC_QUPV3_WRAP_SE3_M, GCC_QUPV3_WRAP_SE3_N, GCC_QUPV3_WRAP_SE3_D, SRC_GPLL0, 25, 0, 0, 0},
	{GCC_QUPV3_WRAP_SE4_CMD_RCGR, GCC_QUPV3_WRAP_SE4_CFG_RCGR, GCC_QUPV3_WRAP_SE4_M, GCC_QUPV3_WRAP_SE4_N, GCC_QUPV3_WRAP_SE4_D, SRC_GPLL0, 25, 0, 0, 0},
	{GCC_QUPV3_WRAP_SE5_CMD_RCGR, GCC_QUPV3_WRAP_SE5_CFG_RCGR, GCC_QUPV3_WRAP_SE5_M, GCC_QUPV3_WRAP_SE5_N, GCC_QUPV3_WRAP_SE5_D, SRC_GPLL0, 25, 0, 0, 0},

	/* GP Clocks */
	{GCC_GP1_CMD_RCGR, GCC_GP1_CFG_RCGR, GCC_GP1_M, GCC_GP1_N, GCC_GP1_D, SRC_GPLL0, 8, 0, 0, 0},
	{GCC_GP2_CMD_RCGR, GCC_GP2_CFG_RCGR, GCC_GP2_M, GCC_GP2_N, GCC_GP2_D, SRC_GPLL0, 8, 0, 0, 0},
	{GCC_GP3_CMD_RCGR, GCC_GP3_CFG_RCGR, GCC_GP3_M, GCC_GP3_N, GCC_GP3_D, SRC_GPLL0, 8, 0, 0, 0},

	/* APSS Clocks */
	{GCC_APSS_AXI_CMD_RCGR, GCC_APSS_AXI_CFG_RCGR, 0, 0, 0, SRC_GPLL0, 2, 0, 0, 0},
	{GCC_APSS_AHB_CMD_RCGR, GCC_APSS_AHB_CFG_RCGR, 0, 0, 0, SRC_GPLL0, 16, 0, 0, 0},

	/* LPASS Clocks */
	{GCC_LPASS_AXIM_CMD_RCGR, GCC_LPASS_AXIM_CFG_RCGR, 0, 0, 0, SRC_GPLL0, 12, 0, 0, 0},
	{GCC_LPASS_SWAY_CMD_RCGR, GCC_LPASS_SWAY_CFG_RCGR, 0, 0, 0, SRC_GPLL0, 12, 0, 0, 0},

	/* PCIe Clocks */
	{GCC_PCIE_AUX_CMD_RCGR, GCC_PCIE_AUX_CFG_RCGR, GCC_PCIE_AUX_M, GCC_PCIE_AUX_N, GCC_PCIE_AUX_D, SRC_GPLL0, 20, 1, 4, 8},
	{GCC_PCIE0_AXI_M_CMD_RCGR, GCC_PCIE0_AXI_M_CFG_RCGR, 0, 0, 0, SRC_GPLL4, 12, 0, 0, 0},
	{GCC_PCIE0_AXI_S_CMD_RCGR, GCC_PCIE0_AXI_S_CFG_RCGR, 0, 0, 0, SRC_GPLL4, 12, 0, 0, 0},
	{GCC_PCIE0_RCHNG_CMD_RCGR, GCC_PCIE0_RCHNG_CFG_RCGR, 0, 0, 0, SRC_GPLL0, 16, 0, 0, 0},
	{GCC_PCIE1_AXI_M_CMD_RCGR, GCC_PCIE1_AXI_M_CFG_RCGR, 0, 0, 0, SRC_GPLL4, 9, 0, 0, 0},
	{GCC_PCIE1_AXI_S_CMD_RCGR, GCC_PCIE1_AXI_S_CFG_RCGR, 0, 0, 0, SRC_GPLL4, 12, 0, 0, 0},
	{GCC_PCIE1_RCHNG_CMD_RCGR, GCC_PCIE1_RCHNG_CFG_RCGR, 0, 0, 0, SRC_GPLL0, 16, 0, 0, 0},

	/* USB Clocks */
	{GCC_USB0_MASTER_CMD_RCGR, GCC_USB0_MASTER_CFG_RCGR, GCC_USB0_MASTER_M, GCC_USB0_MASTER_N, GCC_USB0_MASTER_D, SRC_GPLL0, 8, 0, 0, 0},
	{GCC_USB0_AUX_CMD_RCGR, GCC_USB0_AUX_CFG_RCGR, GCC_USB0_AUX_M, GCC_USB0_AUX_N, GCC_USB0_AUX_D, SRC_XO, 2, 0, 0, 0},
	{GCC_USB0_MOCK_UTMI_CMD_RCGR, GCC_USB0_MOCK_UTMI_CFG_RCGR, GCC_USB0_MOCK_UTMI_M, GCC_USB0_MOCK_UTMI_N, GCC_USB0_MOCK_UTMI_D, SRC_GPLL4_USB, 20, 1, 2, 4},

	/* QDSS Clocks */
	{GCC_QDSS_AT_CMD_RCGR, GCC_QDSS_AT_CFG_RCGR, 0, 0, 0, SRC_GPLL4_QDSS, 10, 0, 0, 0},
	{GCC_QDSS_STM_CMD_RCGR, GCC_QDSS_STM_CFG_RCGR, 0, 0, 0, SRC_GPLL0, 8, 0, 0, 0},
	{GCC_QDSS_TRACECLKIN_CMD_RCGR, GCC_QDSS_TRACECLKIN_CFG_RCGR, 0, 0, 0, SRC_GPLL4_QDSS, 8, 0, 0, 0},
	{GCC_QDSS_TSCTR_CMD_RCGR, GCC_QDSS_TSCTR_CFG_RCGR, 0, 0, 0, SRC_GPLL4_QDSS, 4, 0, 0, 0},

	/* NOC Clocks */
	{GCC_SYSTEM_NOC_BFDCD_CMD_RCGR, GCC_SYSTEM_NOC_BFDCD_CFG_RCGR, 0, 0, 0, SRC_GPLL4, 9, 0, 0, 0},
	{GCC_PCNOC_BFDCD_CMD_RCGR, GCC_PCNOC_BFDCD_CFG_RCGR, 0, 0, 0, SRC_GPLL0, 16, 0, 0, 0},

	/* QPIC Clocks */
	{GCC_QPIC_CMD_RCGR, GCC_QPIC_CFG_RCGR, 0, 0, 0, SRC_GPLL0, 16, 0, 0, 0},
	{GCC_QPIC_IO_MACRO_CMD_RCGR, GCC_QPIC_IO_MACRO_CFG_RCGR, 0, 0, 0, SRC_GPLL0, 32, 0, 0, 0}, //SPL should run in 50MHz

	/* SDCC Clocks */
	{GCC_SDCC1_APPS_CMD_RCGR, GCC_SDCC1_APPS_CFG_RCGR, GCC_SDCC1_APPS_M, GCC_SDCC1_APPS_N, GCC_SDCC1_APPS_D, SRC_GPLL0, 8, 0, 0, 0},
	{GCC_SDCC1_ICE_CORE_CMD_RCGR, GCC_SDCC1_ICE_CORE_CFG_RCGR, GCC_SDCC1_ICE_CORE_M, GCC_SDCC1_ICE_CORE_N, GCC_SDCC1_ICE_CORE_D, SRC_GPLL4, 8, 0, 0, 0},

	/* Other Clocks */
	{GCC_XO_CMD_RCGR, GCC_XO_CFG_RCGR, 0, 0, 0, SRC_XO, 2, 0, 0, 0},
	{GCC_NSS_TS_CMD_RCGR, GCC_NSS_TS_CFG_RCGR, 0, 0, 0, SRC_XO, 2, 0, 0, 0},
	{GCC_NSSNOC_MEMNOC_BFDCD_CMD_RCGR, GCC_NSSNOC_MEMNOC_BFDCD_CFG_RCGR, 0, 0, 0, SRC_NSS_CMN_CLK, 2, 0, 0, 0},
	{GCC_UNIPHY_SYS_CMD_RCGR, GCC_UNIPHY_SYS_CFG_RCGR, 0, 0, 0, SRC_XO, 2, 0, 0, 0},
	{GCC_RBCPR_CMD_RCGR, GCC_RBCPR_CFG_RCGR, 0, 0, 0, SRC_GPLL0, 32, 0, 0, 0},
	{GCC_DDRSS_SMS_SLOW_CMD_RCGR, GCC_DDRSS_SMS_SLOW_CFG_RCGR, 0, 0, 0, SRC_GPLL0, 20, 0, 0, 0},
//	{GCC_ACC_CMD_RCGR, GCC_ACC_CFG_RCGR, 0, 0, 0, SRC_GPLL0, 8, 0, 0, 0},
//	{GCC_SEC_CTRL_CMD_RCGR, GCC_SEC_CTRL_CFG_RCGR, 0, 0, 0, SRC_XO, 2, 0, 0, 0},
	{GCC_ADSS_PWM_CMD_RCGR, GCC_ADSS_PWM_CFG_RCGR, 0, 0, 0, SRC_GPLL0, 16, 0, 0, 0},
	{GCC_APC0_VOLTAGE_DROOP_DETECTOR_CMD_RCGR, GCC_APC0_VOLTAGE_DROOP_DETECTOR_CFG_RCGR, 0, 0, 0, SRC_GPLL4, 4, 0, 0, 0},
	{GCC_PON_TM2X_CMD_RCGR, GCC_PON_TM2X_CFG_RCGR, 0, 0, 0, SRC_GPLL4, 7, 0, 0, 0},
};

/*
 * Helper function to configure a single RCGR from config entry
 */
int hermosa_gcc_configure_rcgr_entry(const rcgr_config_entry_t *entry)
{
	uint32_t cfg_val;
	uint32_t cmd_val;
	int timeout = 1000;

	/* Read current CMD and CFG register values */
	cmd_val = readl(entry->cmd_rcgr);
	cfg_val = readl(entry->cfg_rcgr);

	/* Clear the fields */
	cfg_val &= ~(RCGR_CFG_SRC_SEL_FMSK |
	             RCGR_CFG_SRC_DIV_FMSK |
	             CLOCK_CFG_RCGR_MODE_FMSK);

	/* Program the source and divider values */
	cfg_val |= (entry->src_sel << RCGR_CFG_SRC_SEL_SHIFT) & RCGR_CFG_SRC_SEL_FMSK;
	cfg_val |= ((entry->src_div - 1) << RCGR_CFG_SRC_DIV_SHIFT) & RCGR_CFG_SRC_DIV_FMSK;

	/* Set MND counter mode depending on if it is in use */
	if (entry->m_val != 0 && (entry->m_val < entry->n_val)) {
		if (entry->m_reg)
			writel(entry->m_val, entry->m_reg);
		if (entry->n_reg)
			writel(NOT_N_MINUS_M(entry->n_val, entry->m_val), entry->n_reg);
		if (entry->d_reg)
			writel(NOT_2D(entry->n_val), entry->d_reg);

		cfg_val |= ((CLOCK_CFG_CFG_DUAL_EDGE_MODE_VAL << CLOCK_CFG_RCGR_MODE_SHFT)
		            & CLOCK_CFG_RCGR_MODE_FMSK);
	}

	/* Write the final CFG register value */
	writel(cfg_val, entry->cfg_rcgr);

	/* Trigger update */
	cmd_val |= RCGR_CMD_UPDATE;
	writel(cmd_val, entry->cmd_rcgr);

	/* Wait for update to complete */
	while (timeout-- > 0) {
		cmd_val = readl(entry->cmd_rcgr);
		if (!(cmd_val & RCGR_CMD_UPDATE))
			return 0;
		udelay(1);
	}

	return -1;  /* Timeout */
}

void ipq_enable_all_clks(void)
{
	int ret;
	int timeout = 1000;
	uint32_t cbcr_val;
	uint32_t cbcr_reg;

#ifdef ENABLE_PLL_CONFIG
	/* Step 1: Enable all PLLs */
	ret = hermosa_gcc_enable_plls();
	if (ret != HERMOSA_GCC_SUCCESS)
		printf("PLL cock enable failed.\n");
#endif

	for (size_t i = 0; i < ARRAY_SIZE(ipq52xx_ena_vote_clocks); i++)
		writel(0xFFFFFFFF, (volatile void *)ipq52xx_ena_vote_clocks[i]);

	/* Step 2: Configure all RCGRs */
	/* Loop through all RCGR configurations */
	for (size_t i = 0; i < ARRAY_SIZE(rcgr_configs); i++) {
		ret = hermosa_gcc_configure_rcgr_entry(&rcgr_configs[i]);
		if (ret != 0) {
			/* Continue even if one fails */
			continue;
		}
	}

	/* Step 3: Enable all CBCRs */
	for (size_t i = 0; i < ARRAY_SIZE(ipq52xx_all_cbcr_clocks); i++) {

		cbcr_reg = ipq52xx_all_cbcr_clocks[i];

		/* Check if already enabled */
		cbcr_val = readl(cbcr_reg);
		if (!(cbcr_val & CBCR_CLK_OFF)) {
			pr_debug("clock 0x%08x already enabled\n", cbcr_reg);
			continue;
		}

		/* Enable the clock branch */
		cbcr_val |= CBCR_CLK_ENABLE;
		writel(cbcr_val, cbcr_reg);

                timeout = 10000;
		/* Wait for clock to turn on (CLK_OFF bit to clear) */
		while (timeout-- > 0) {
			cbcr_val = readl(cbcr_reg);
			if (!(cbcr_val & CBCR_CLK_OFF)) {
				 pr_debug("clock 0x%08x enabled\n", cbcr_reg);
				break;
			}
			udelay(1);
		}
		if (cbcr_val & CBCR_CLK_OFF)
			printf("clock 0x%08x failed to enable\n", cbcr_reg);
	}
}
