# Verilog Syntax Reference - MyLogic EDA Tool

## ðŸ“‹ **Tá»•ng há»£p Ä‘áº§y Ä‘á»§ syntax Verilog cho máº¡ch tá»• há»£p**

### ðŸŽ¯ **Tá»•ng quan**
MyLogic EDA Tool há»— trá»£ Ä‘áº§y Ä‘á»§ syntax Verilog cho máº¡ch tá»• há»£p vá»›i unified parser. TÃ i liá»‡u nÃ y tá»•ng há»£p táº¥t cáº£ syntax Ä‘Æ°á»£c há»— trá»£.

---

## 1. ðŸ“¦ **Module Declarations**

### Port List Style (Khuyáº¿n nghá»‹)
```verilog
module comprehensive_combinational(
    // Vector inputs
    input [3:0] a, b, c, d,           // 4-bit inputs
    input [1:0] sel,                  // 2-bit selector
    input [7:0] data_in,              // 8-bit data input
    
    // Scalar inputs
    input enable,                     // 1-bit enable
    input clk_en,                     // 1-bit clock enable
    
    // Vector outputs
    output [4:0] result1,             // 5-bit result
    output [7:0] result2,             // 8-bit result
    output [3:0] result3,             // 4-bit result
    
    // Scalar outputs
    output valid,                     // 1-bit valid flag
    output overflow                   // 1-bit overflow flag
);
```

### Module Body Style
```verilog
module simple_combinational(a, b, c, d, sel, result1, result2, result3, flags);
  input [3:0] a, b, c, d;      // 4-bit inputs
  input [1:0] sel;             // 2-bit selector
  output [4:0] result1;        // 5-bit result
  output [7:0] result2;        // 8-bit result
  output [3:0] result3;        // 4-bit result
  output [1:0] flags;          // 2-bit flags
```

---

## 2. ðŸ”Œ **Signal Declarations**

### Input Declarations
```verilog
// Vector inputs
input [3:0] a, b, c, d;        // Multiple 4-bit inputs
input [7:0] data_in;           // Single 8-bit input
input [1:0] sel;               // 2-bit selector

// Scalar inputs
input enable;                  // 1-bit enable
input clk_en, reset;           // Multiple 1-bit inputs
```

### Output Declarations
```verilog
// Vector outputs
output [4:0] result1;          // 5-bit result
output [7:0] result2;          // 8-bit result
output [3:0] result3;          // 4-bit result

// Scalar outputs
output valid;                  // 1-bit valid flag
output overflow, underflow;    // Multiple 1-bit outputs
```

### Wire Declarations
```verilog
// Vector wires
wire [4:0] sum_ab = a + b;     // 5-bit sum with assignment
wire [7:0] prod_ab;            // 8-bit product (no assignment)
wire [3:0] quot_cd = c / d;    // 4-bit quotient

// Scalar wires
wire and_result = a[0] & b[0]; // 1-bit AND
wire or_result;                // 1-bit OR (no assignment)
```

---

## 3. ðŸ§® **Arithmetic Operations**

### Basic Arithmetic
```verilog
// Addition
assign result = a + b;                    // Simple addition
assign sum = (a + b) + (c + d);          // Complex addition

// Subtraction
assign diff = a - b;                      // Simple subtraction
assign result = (a - b) - (c - d);       // Complex subtraction

// Multiplication
assign product = a * b;                   // Simple multiplication
assign result = (a * b) * (c * d);       // Complex multiplication

// Division
assign quotient = a / b;                  // Simple division
assign result = (a / b) / (c / d);       // Complex division
```

### Arithmetic with Constants
```verilog
assign result = a + 4'b0001;             // Add constant
assign result = a * 2;                   // Multiply by 2
assign result = a / 4;                   // Divide by 4
```

---

## 4. ðŸ”€ **Bitwise Operations**

### AND Operations
```verilog
// Vector AND
assign result = a & b;                   // 4-bit AND
assign result = (a & b) & (c & d);      // Complex AND

// Scalar AND
assign result = a[0] & b[0];             // Single bit AND
```

### OR Operations
```verilog
// Vector OR
assign result = a | b;                   // 4-bit OR
assign result = (a | b) | (c | d);      // Complex OR

// Scalar OR
assign result = a[1] | b[1];             // Single bit OR
```

### XOR Operations
```verilog
// Vector XOR
assign result = a ^ b;                   // 4-bit XOR
assign result = (a ^ b) ^ (c ^ d);      // Complex XOR

// Scalar XOR
assign result = a[2] ^ b[2];             // Single bit XOR
```

### NOT Operations
```verilog
// Vector NOT
assign result = ~a;                      // 4-bit NOT
assign result = ~(a & b);               // NOT of AND

// Scalar NOT
assign result = ~a[3];                   // Single bit NOT
```

---

## 5. â“ **Ternary Operators (Conditional Assignments)**

### Simple Ternary
```verilog
assign result = (condition) ? value1 : value2;
assign valid = (a > b) ? 1'b1 : 1'b0;
assign overflow = (a + b > 4'b1111) ? 1'b1 : 1'b0;
```

### Nested Ternary
```verilog
assign result = (sel == 2'b00) ? a :
                (sel == 2'b01) ? b :
                (sel == 2'b10) ? c :
                d;

assign priority = (data_in[7]) ? 3'b111 :
                  (data_in[6]) ? 3'b110 :
                  (data_in[5]) ? 3'b101 :
                  3'b000;
```

### Complex Ternary
```verilog
assign result = (sel == 2'b00) ? (a + b) :
                (sel == 2'b01) ? (a - b) :
                (sel == 2'b10) ? (a * b) :
                (a / b);
```

---

## 6. ðŸ§© **Complex Expressions with Parentheses**

### Arithmetic with Parentheses
```verilog
assign result = ((a + b) * (c - d)) + ((a * b) / (c + d));
assign result = (a + b) * (c - d) + (a * b) / (c + d);
```

### Bitwise with Parentheses
```verilog
assign result = ((a & b) | (c ^ d)) & ((~a) | (~b));
assign result = (a & b) | (c ^ d) & (~a) | (~b);
```

### Mixed Operations
```verilog
assign result = ((a + b) & (c - d)) | ((a * b) ^ (c / d));
assign result = (a + b) & (c - d) | (a * b) ^ (c / d);
```

---

## 7. ðŸ” **Bit Selections and Concatenations**

### Bit Selections
```verilog
// Single bit
assign result = a[3];                   // Bit 3 of a
assign result = a[0];                   // Bit 0 of a

// Bit ranges
assign result = a[3:0];                 // All bits of a
assign result = a[2:0];                 // Lower 3 bits
assign result = a[3:1];                 // Upper 3 bits
```

### Concatenations
```verilog
// Vector concatenation
assign result = {a, b};                 // Concatenate a and b
assign result = {a[2:0], b[3:0]};      // Mixed concatenation

// Scalar concatenation
assign result = {a[0], b[0], c[0], d[0]}; // 4-bit from scalars
```

---

## 8. ðŸšª **Gate Instantiations**

### Basic Gates
```verilog
// AND gates
and gate_and1 (output, input1, input2);
and gate_and2 (result, a[0], b[0]);

// OR gates
or gate_or1 (output, input1, input2);
or gate_or2 (result, a[1], b[1]);

// XOR gates
xor gate_xor1 (output, input1, input2);
xor gate_xor2 (result, a[2], b[2]);

// NOT gates
not gate_not1 (output, input);
not gate_not2 (result, a[3]);

// BUF gates
buf gate_buf1 (output, input);
buf gate_buf2 (result, a[0]);
```

### Advanced Gates
```verilog
// NAND gates
nand gate_nand1 (output, input1, input2);

// NOR gates
nor gate_nor1 (output, input1, input2);

// Gates without instance names
and (output, input1, input2);
or (result, a, b);
```

---

## 9. ðŸ”„ **Multiplexer Logic**

### 2-to-1 MUX
```verilog
assign mux2_1 = sel[0] ? a : b;
assign mux2_1 = (sel == 1'b0) ? a : b;
```

### 4-to-1 MUX
```verilog
assign mux4_1 = (sel == 2'b00) ? a :
                (sel == 2'b01) ? b :
                (sel == 2'b10) ? c :
                d;
```

### 8-to-1 MUX
```verilog
assign mux8_1 = (sel == 3'b000) ? data[0] :
                (sel == 3'b001) ? data[1] :
                (sel == 3'b010) ? data[2] :
                (sel == 3'b011) ? data[3] :
                (sel == 3'b100) ? data[4] :
                (sel == 3'b101) ? data[5] :
                (sel == 3'b110) ? data[6] :
                data[7];
```

---

## 10. âš–ï¸ **Comparison Operations**

### Equality
```verilog
assign equal = (a == b);                // Equality
assign not_equal = (a != b);            // Inequality
```

### Magnitude
```verilog
assign greater = (a > b);               // Greater than
assign greater_equal = (a >= b);        // Greater than or equal
assign less = (a < b);                  // Less than
assign less_equal = (a <= b);           // Less than or equal
```

### Complex Comparisons
```verilog
assign result = (a + b) > (c + d);
assign result = (a * b) == (c * d);
assign result = (a & b) != (c | d);
```

---

## 11. ðŸ§  **Logical Operations**

### Logical AND
```verilog
assign result = (a > 0) && (b > 0);
assign result = (a == b) && (c == d);
```

### Logical OR
```verilog
assign result = (a == 0) || (b == 0);
assign result = (a > b) || (c > d);
```

### Logical NOT
```verilog
assign result = !(a == b);
assign result = !(a > b);
```

---

## 12. ðŸŽ¯ **Functional Examples**

### Adder
```verilog
// Full adder
assign sum = a ^ b ^ cin;
assign cout = (a & b) | (a & cin) | (b & cin);

// Half adder
assign sum = a ^ b;
assign cout = a & b;

// Ripple carry adder
assign sum = a + b + cin;
```

### Multiplier
```verilog
assign product = a * b;
assign result = (a * b) + (c * d);
```

### Comparator
```verilog
assign result = (a > b) ? 3'b001 :
                (a < b) ? 3'b010 :
                3'b100;
```

### Decoder
```verilog
assign decoder = (sel == 2'b00) ? 4'b0001 :
                 (sel == 2'b01) ? 4'b0010 :
                 (sel == 2'b10) ? 4'b0100 :
                 4'b1000;
```

### Encoder
```verilog
assign encoder = (data_in[3]) ? 2'b11 :
                 (data_in[2]) ? 2'b10 :
                 (data_in[1]) ? 2'b01 :
                 2'b00;
```

### Priority Encoder
```verilog
assign priority_encoder = (data_in[7]) ? 3'b111 :
                          (data_in[6]) ? 3'b110 :
                          (data_in[5]) ? 3'b101 :
                          (data_in[4]) ? 3'b100 :
                          (data_in[3]) ? 3'b011 :
                          (data_in[2]) ? 3'b010 :
                          (data_in[1]) ? 3'b001 :
                          3'b000;
```

---

## 13. ðŸ“Š **Node Types Supported**

MyLogic EDA Tool há»— trá»£ cÃ¡c node types sau:

- **ADD**: Addition operations
- **SUB**: Subtraction operations  
- **MUL**: Multiplication operations
- **DIV**: Division operations
- **AND**: AND operations
- **OR**: OR operations
- **XOR**: XOR operations
- **NOT**: NOT operations
- **NAND**: NAND operations
- **NOR**: NOR operations
- **BUF**: Buffer operations
- **MUX**: Multiplexer operations
- **COMPLEX**: Complex expressions

---

## 14. ðŸŽ¯ **Best Practices**

### 1. Module Declaration
- Sá»­ dá»¥ng port list style cho clarity
- Äáº·t inputs trÆ°á»›c, outputs sau
- Group related signals together

### 2. Signal Naming
- Sá»­ dá»¥ng descriptive names
- Consistent naming convention
- Avoid reserved keywords

### 3. Expression Complexity
- Sá»­ dá»¥ng parentheses Ä‘á»ƒ clarify precedence
- Break complex expressions into smaller parts
- Use intermediate wires for readability

### 4. Comments
- Comment complex logic
- Explain non-obvious operations
- Document design decisions

---

## 15. ðŸš€ **Testing vá»›i MyLogic**

### Cháº¡y MyLogic
```bash
# Load file
python mylogic.py --file examples/comprehensive_combinational.v

# Commands trong shell
stats          # Thá»‘ng kÃª circuit
dce basic      # Dead Code Elimination
strash         # Structural Hashing
vsimulate      # Vector simulation
help           # Táº¥t cáº£ commands
```

### Expected Results
- **Inputs**: 8 signals
- **Outputs**: 5 signals  
- **Wires**: 30+ signals
- **Nodes**: 40+ nodes
- **Node Types**: ADD, AND, BUF, COMPLEX, MUX, NAND, NOR, NOT, OR, SUB, XOR

---

## ðŸŽ‰ **Káº¿t luáº­n**

MyLogic EDA Tool há»— trá»£ Ä‘áº§y Ä‘á»§ syntax Verilog cho máº¡ch tá»• há»£p vá»›i:
- âœ… 100% compatibility vá»›i standard Verilog
- âœ… Unified parser vá»›i táº¥t cáº£ tÃ­nh nÄƒng
- âœ… Comprehensive optimization support
- âœ… Professional synthesis capabilities

**Táº¥t cáº£ syntax trÃªn Ä‘á»u Ä‘Æ°á»£c há»— trá»£ vÃ  test thÃ nh cÃ´ng!** ðŸš€
