0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/Hp/Desktop/Desktop/Education/Certification/Electronics Design/Verilog for an FPGA Engineer with Xilinx Vivado Design Suite/half_adder_1/half_adder_1.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/Hp/Desktop/Desktop/Education/Certification/Electronics Design/Verilog for an FPGA Engineer with Xilinx Vivado Design Suite/half_adder_1/half_adder_1.srcs/sim_1/new/tb.v,1677177598,verilog,,,,tb,,,,,,,,
C:/Users/Hp/Desktop/Desktop/Education/Certification/Electronics Design/Verilog for an FPGA Engineer with Xilinx Vivado Design Suite/half_adder_1/half_adder_1.srcs/sources_1/new/ha.v,1677177175,verilog,,C:/Users/Hp/Desktop/Desktop/Education/Certification/Electronics Design/Verilog for an FPGA Engineer with Xilinx Vivado Design Suite/half_adder_1/half_adder_1.srcs/sim_1/new/tb.v,,ha,,,,,,,,
