    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; LCD_LCDPort
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; P0_1
P0_1__0__MASK EQU 0x40
P0_1__0__PC EQU CYREG_PRT1_PC6
P0_1__0__PORT EQU 1
P0_1__0__SHIFT EQU 6
P0_1__AG EQU CYREG_PRT1_AG
P0_1__AMUX EQU CYREG_PRT1_AMUX
P0_1__BIE EQU CYREG_PRT1_BIE
P0_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
P0_1__BYP EQU CYREG_PRT1_BYP
P0_1__CTL EQU CYREG_PRT1_CTL
P0_1__DM0 EQU CYREG_PRT1_DM0
P0_1__DM1 EQU CYREG_PRT1_DM1
P0_1__DM2 EQU CYREG_PRT1_DM2
P0_1__DR EQU CYREG_PRT1_DR
P0_1__INP_DIS EQU CYREG_PRT1_INP_DIS
P0_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
P0_1__LCD_EN EQU CYREG_PRT1_LCD_EN
P0_1__MASK EQU 0x40
P0_1__PORT EQU 1
P0_1__PRT EQU CYREG_PRT1_PRT
P0_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
P0_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
P0_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
P0_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
P0_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
P0_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
P0_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
P0_1__PS EQU CYREG_PRT1_PS
P0_1__SHIFT EQU 6
P0_1__SLW EQU CYREG_PRT1_SLW

; Pin_1
Pin_1__0__MASK EQU 0x01
Pin_1__0__PC EQU CYREG_PRT0_PC0
Pin_1__0__PORT EQU 0
Pin_1__0__SHIFT EQU 0
Pin_1__AG EQU CYREG_PRT0_AG
Pin_1__AMUX EQU CYREG_PRT0_AMUX
Pin_1__BIE EQU CYREG_PRT0_BIE
Pin_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_1__BYP EQU CYREG_PRT0_BYP
Pin_1__CTL EQU CYREG_PRT0_CTL
Pin_1__DM0 EQU CYREG_PRT0_DM0
Pin_1__DM1 EQU CYREG_PRT0_DM1
Pin_1__DM2 EQU CYREG_PRT0_DM2
Pin_1__DR EQU CYREG_PRT0_DR
Pin_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_1__MASK EQU 0x01
Pin_1__PORT EQU 0
Pin_1__PRT EQU CYREG_PRT0_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_1__PS EQU CYREG_PRT0_PS
Pin_1__SHIFT EQU 0
Pin_1__SLW EQU CYREG_PRT0_SLW

; Pin_2
Pin_2__0__MASK EQU 0x80
Pin_2__0__PC EQU CYREG_PRT1_PC7
Pin_2__0__PORT EQU 1
Pin_2__0__SHIFT EQU 7
Pin_2__AG EQU CYREG_PRT1_AG
Pin_2__AMUX EQU CYREG_PRT1_AMUX
Pin_2__BIE EQU CYREG_PRT1_BIE
Pin_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_2__BYP EQU CYREG_PRT1_BYP
Pin_2__CTL EQU CYREG_PRT1_CTL
Pin_2__DM0 EQU CYREG_PRT1_DM0
Pin_2__DM1 EQU CYREG_PRT1_DM1
Pin_2__DM2 EQU CYREG_PRT1_DM2
Pin_2__DR EQU CYREG_PRT1_DR
Pin_2__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_2__MASK EQU 0x80
Pin_2__PORT EQU 1
Pin_2__PRT EQU CYREG_PRT1_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_2__PS EQU CYREG_PRT1_PS
Pin_2__SHIFT EQU 7
Pin_2__SLW EQU CYREG_PRT1_SLW

; pwm_1
pwm_1__0__MASK EQU 0x01
pwm_1__0__PC EQU CYREG_PRT3_PC0
pwm_1__0__PORT EQU 3
pwm_1__0__SHIFT EQU 0
pwm_1__AG EQU CYREG_PRT3_AG
pwm_1__AMUX EQU CYREG_PRT3_AMUX
pwm_1__BIE EQU CYREG_PRT3_BIE
pwm_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
pwm_1__BYP EQU CYREG_PRT3_BYP
pwm_1__CTL EQU CYREG_PRT3_CTL
pwm_1__DM0 EQU CYREG_PRT3_DM0
pwm_1__DM1 EQU CYREG_PRT3_DM1
pwm_1__DM2 EQU CYREG_PRT3_DM2
pwm_1__DR EQU CYREG_PRT3_DR
pwm_1__INP_DIS EQU CYREG_PRT3_INP_DIS
pwm_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
pwm_1__LCD_EN EQU CYREG_PRT3_LCD_EN
pwm_1__MASK EQU 0x01
pwm_1__PORT EQU 3
pwm_1__PRT EQU CYREG_PRT3_PRT
pwm_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
pwm_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
pwm_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
pwm_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
pwm_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
pwm_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
pwm_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
pwm_1__PS EQU CYREG_PRT3_PS
pwm_1__SHIFT EQU 0
pwm_1__SLW EQU CYREG_PRT3_SLW

; EOC_SR
EOC_SR_sts_sts_reg__0__MASK EQU 0x01
EOC_SR_sts_sts_reg__0__POS EQU 0
EOC_SR_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
EOC_SR_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
EOC_SR_sts_sts_reg__MASK EQU 0x01
EOC_SR_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB06_MSK
EOC_SR_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
EOC_SR_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB06_ST

; tach_1
tach_1__0__MASK EQU 0x02
tach_1__0__PC EQU CYREG_PRT3_PC1
tach_1__0__PORT EQU 3
tach_1__0__SHIFT EQU 1
tach_1__AG EQU CYREG_PRT3_AG
tach_1__AMUX EQU CYREG_PRT3_AMUX
tach_1__BIE EQU CYREG_PRT3_BIE
tach_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
tach_1__BYP EQU CYREG_PRT3_BYP
tach_1__CTL EQU CYREG_PRT3_CTL
tach_1__DM0 EQU CYREG_PRT3_DM0
tach_1__DM1 EQU CYREG_PRT3_DM1
tach_1__DM2 EQU CYREG_PRT3_DM2
tach_1__DR EQU CYREG_PRT3_DR
tach_1__INP_DIS EQU CYREG_PRT3_INP_DIS
tach_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
tach_1__LCD_EN EQU CYREG_PRT3_LCD_EN
tach_1__MASK EQU 0x02
tach_1__PORT EQU 3
tach_1__PRT EQU CYREG_PRT3_PRT
tach_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
tach_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
tach_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
tach_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
tach_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
tach_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
tach_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
tach_1__PS EQU CYREG_PRT3_PS
tach_1__SHIFT EQU 1
tach_1__SLW EQU CYREG_PRT3_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x03
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x08
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x08

; clock_3
clock_3__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
clock_3__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
clock_3__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
clock_3__CFG2_SRC_SEL_MASK EQU 0x07
clock_3__INDEX EQU 0x05
clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clock_3__PM_ACT_MSK EQU 0x20
clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clock_3__PM_STBY_MSK EQU 0x20

; clock_4
clock_4__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
clock_4__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
clock_4__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
clock_4__CFG2_SRC_SEL_MASK EQU 0x07
clock_4__INDEX EQU 0x01
clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clock_4__PM_ACT_MSK EQU 0x02
clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clock_4__PM_STBY_MSK EQU 0x02

; Echo_Timer_TimerUDB
Echo_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Echo_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Echo_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Echo_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
Echo_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Echo_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Echo_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Echo_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Echo_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Echo_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
Echo_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Echo_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Echo_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Echo_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
Echo_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
Echo_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST
Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
Echo_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Echo_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Echo_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Echo_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Echo_Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Echo_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Echo_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Echo_Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Echo_Timer_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Echo_Timer_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Echo_Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Echo_Timer_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Echo_Timer_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Echo_Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Echo_Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Echo_Timer_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Echo_Timer_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Echo_Timer_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Echo_Timer_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Echo_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Echo_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Echo_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Echo_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Echo_Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Echo_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Echo_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Echo_Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Echo_Timer_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Echo_Timer_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Echo_Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Echo_Timer_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Echo_Timer_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Echo_Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Echo_Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Echo_Timer_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Echo_Timer_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
Echo_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Echo_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Echo_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Echo_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Echo_Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Echo_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Echo_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Echo_Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Echo_Timer_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
Echo_Timer_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
Echo_Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Echo_Timer_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
Echo_Timer_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
Echo_Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Echo_Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Echo_Timer_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
Echo_Timer_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_B1_UDB06_F1
Echo_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Echo_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Echo_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Echo_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Echo_Timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Echo_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Echo_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Echo_Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Echo_Timer_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_B1_UDB07_A0
Echo_Timer_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_B1_UDB07_A1
Echo_Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Echo_Timer_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_B1_UDB07_D0
Echo_Timer_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_B1_UDB07_D1
Echo_Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Echo_Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Echo_Timer_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_B1_UDB07_F0
Echo_Timer_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_B1_UDB07_F1

; ADC_DelSig_1_DEC
ADC_DelSig_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_1_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_1_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_1_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_1_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_1_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_1_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_1_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_1_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_1_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_1_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_1_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_1_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

; ADC_DelSig_1_DSM
ADC_DelSig_1_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_1_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_1_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_1_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_1_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_1_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_1_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_1_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_1_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_1_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_1_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_1_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_1_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_1_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_1_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_1_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_1_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_1_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_1_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_1_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_1_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_1_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_1_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_1_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_1_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_1_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_1_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_1_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_1_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_1_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_1_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_1_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_1_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_1_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_1_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_1_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_1_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_1_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_1_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_1_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_1_DSM__TST1 EQU CYREG_DSM0_TST1

; ADC_DelSig_1_Ext_CP_Clk
ADC_DelSig_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_DelSig_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_DelSig_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_Ext_CP_Clk__INDEX EQU 0x00
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x01

; ADC_DelSig_1_IRQ
ADC_DelSig_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_1_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_1_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_DelSig_1_theACLK
ADC_DelSig_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_DelSig_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_DelSig_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_1_theACLK__INDEX EQU 0x00
ADC_DelSig_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_1_theACLK__PM_STBY_MSK EQU 0x01

; end_echo_IRR
end_echo_IRR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
end_echo_IRR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
end_echo_IRR__INTC_MASK EQU 0x01
end_echo_IRR__INTC_NUMBER EQU 0
end_echo_IRR__INTC_PRIOR_NUM EQU 7
end_echo_IRR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
end_echo_IRR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
end_echo_IRR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; FanController_B_FanCtrl
FanController_B_FanCtrl_AlertMaskLSB__0__MASK EQU 0x01
FanController_B_FanCtrl_AlertMaskLSB__0__POS EQU 0
FanController_B_FanCtrl_AlertMaskLSB__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
FanController_B_FanCtrl_AlertMaskLSB__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
FanController_B_FanCtrl_AlertMaskLSB__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
FanController_B_FanCtrl_AlertMaskLSB__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
FanController_B_FanCtrl_AlertMaskLSB__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
FanController_B_FanCtrl_AlertMaskLSB__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
FanController_B_FanCtrl_AlertMaskLSB__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
FanController_B_FanCtrl_AlertMaskLSB__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
FanController_B_FanCtrl_AlertMaskLSB__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
FanController_B_FanCtrl_AlertMaskLSB__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
FanController_B_FanCtrl_AlertMaskLSB__CONTROL_REG EQU CYREG_B0_UDB03_CTL
FanController_B_FanCtrl_AlertMaskLSB__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
FanController_B_FanCtrl_AlertMaskLSB__COUNT_REG EQU CYREG_B0_UDB03_CTL
FanController_B_FanCtrl_AlertMaskLSB__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
FanController_B_FanCtrl_AlertMaskLSB__MASK EQU 0x01
FanController_B_FanCtrl_AlertMaskLSB__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
FanController_B_FanCtrl_AlertMaskLSB__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
FanController_B_FanCtrl_AlertMaskLSB__PERIOD_REG EQU CYREG_B0_UDB03_MSK
FanController_B_FanCtrl_AlertStatusReg__0__MASK EQU 0x01
FanController_B_FanCtrl_AlertStatusReg__0__POS EQU 0
FanController_B_FanCtrl_AlertStatusReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
FanController_B_FanCtrl_AlertStatusReg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
FanController_B_FanCtrl_AlertStatusReg__MASK EQU 0x01
FanController_B_FanCtrl_AlertStatusReg__MASK_REG EQU CYREG_B0_UDB06_MSK
FanController_B_FanCtrl_AlertStatusReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
FanController_B_FanCtrl_AlertStatusReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
FanController_B_FanCtrl_AlertStatusReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
FanController_B_FanCtrl_AlertStatusReg__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
FanController_B_FanCtrl_AlertStatusReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
FanController_B_FanCtrl_AlertStatusReg__STATUS_REG EQU CYREG_B0_UDB06_ST
FanController_B_FanCtrl_GlobalControlReg__0__MASK EQU 0x01
FanController_B_FanCtrl_GlobalControlReg__0__POS EQU 0
FanController_B_FanCtrl_GlobalControlReg__1__MASK EQU 0x02
FanController_B_FanCtrl_GlobalControlReg__1__POS EQU 1
FanController_B_FanCtrl_GlobalControlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
FanController_B_FanCtrl_GlobalControlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
FanController_B_FanCtrl_GlobalControlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
FanController_B_FanCtrl_GlobalControlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
FanController_B_FanCtrl_GlobalControlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
FanController_B_FanCtrl_GlobalControlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
FanController_B_FanCtrl_GlobalControlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
FanController_B_FanCtrl_GlobalControlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
FanController_B_FanCtrl_GlobalControlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
FanController_B_FanCtrl_GlobalControlReg__5__MASK EQU 0x20
FanController_B_FanCtrl_GlobalControlReg__5__POS EQU 5
FanController_B_FanCtrl_GlobalControlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
FanController_B_FanCtrl_GlobalControlReg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
FanController_B_FanCtrl_GlobalControlReg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
FanController_B_FanCtrl_GlobalControlReg__COUNT_REG EQU CYREG_B0_UDB06_CTL
FanController_B_FanCtrl_GlobalControlReg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
FanController_B_FanCtrl_GlobalControlReg__MASK EQU 0x23
FanController_B_FanCtrl_GlobalControlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
FanController_B_FanCtrl_GlobalControlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
FanController_B_FanCtrl_GlobalControlReg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__A0_REG EQU CYREG_B0_UDB06_A0
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__A1_REG EQU CYREG_B0_UDB06_A1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__D0_REG EQU CYREG_B0_UDB06_D0
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__D1_REG EQU CYREG_B0_UDB06_D1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__F0_REG EQU CYREG_B0_UDB06_F0
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__F1_REG EQU CYREG_B0_UDB06_F1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__A0_REG EQU CYREG_B0_UDB07_A0
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__A1_REG EQU CYREG_B0_UDB07_A1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__D0_REG EQU CYREG_B0_UDB07_D0
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__D1_REG EQU CYREG_B0_UDB07_D1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__F0_REG EQU CYREG_B0_UDB07_F0
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__F1_REG EQU CYREG_B0_UDB07_F1
FanController_B_FanCtrl_StallError_LSB__0__MASK EQU 0x01
FanController_B_FanCtrl_StallError_LSB__0__POS EQU 0
FanController_B_FanCtrl_StallError_LSB__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
FanController_B_FanCtrl_StallError_LSB__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
FanController_B_FanCtrl_StallError_LSB__MASK EQU 0x01
FanController_B_FanCtrl_StallError_LSB__MASK_REG EQU CYREG_B0_UDB03_MSK
FanController_B_FanCtrl_StallError_LSB__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
FanController_B_FanCtrl_StallError_LSB__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
FanController_B_FanCtrl_StallError_LSB__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
FanController_B_FanCtrl_StallError_LSB__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
FanController_B_FanCtrl_StallError_LSB__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
FanController_B_FanCtrl_StallError_LSB__STATUS_REG EQU CYREG_B0_UDB03_ST

; FanController_FanTach
FanController_FanTach_FanCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
FanController_FanTach_FanCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
FanController_FanTach_FanCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
FanController_FanTach_FanCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
FanController_FanTach_FanCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
FanController_FanTach_FanCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
FanController_FanTach_FanCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
FanController_FanTach_FanCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
FanController_FanTach_FanCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
FanController_FanTach_FanCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
FanController_FanTach_FanCounter__CONTROL_REG EQU CYREG_B0_UDB04_CTL
FanController_FanTach_FanCounter__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
FanController_FanTach_FanCounter__COUNT_REG EQU CYREG_B0_UDB04_CTL
FanController_FanTach_FanCounter__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
FanController_FanTach_FanCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
FanController_FanTach_FanCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
FanController_FanTach_FanCounter__PERIOD_REG EQU CYREG_B0_UDB04_MSK
FanController_FanTach_FanCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
FanController_FanTach_FanCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
FanController_FanTach_FanCounter_ST__MASK_REG EQU CYREG_B0_UDB04_MSK
FanController_FanTach_FanCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
FanController_FanTach_FanCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
FanController_FanTach_FanCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
FanController_FanTach_FanCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
FanController_FanTach_FanCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
FanController_FanTach_FanCounter_ST__STATUS_REG EQU CYREG_B0_UDB04_ST
FanController_FanTach_FanTachCounter_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
FanController_FanTach_FanTachCounter_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
FanController_FanTach_FanTachCounter_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
FanController_FanTach_FanTachCounter_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
FanController_FanTach_FanTachCounter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
FanController_FanTach_FanTachCounter_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
FanController_FanTach_FanTachCounter_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
FanController_FanTach_FanTachCounter_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
FanController_FanTach_FanTachCounter_u0__A0_REG EQU CYREG_B0_UDB04_A0
FanController_FanTach_FanTachCounter_u0__A1_REG EQU CYREG_B0_UDB04_A1
FanController_FanTach_FanTachCounter_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
FanController_FanTach_FanTachCounter_u0__D0_REG EQU CYREG_B0_UDB04_D0
FanController_FanTach_FanTachCounter_u0__D1_REG EQU CYREG_B0_UDB04_D1
FanController_FanTach_FanTachCounter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
FanController_FanTach_FanTachCounter_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
FanController_FanTach_FanTachCounter_u0__F0_REG EQU CYREG_B0_UDB04_F0
FanController_FanTach_FanTachCounter_u0__F1_REG EQU CYREG_B0_UDB04_F1
FanController_FanTach_FanTachCounter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
FanController_FanTach_FanTachCounter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
FanController_FanTach_FanTachCounter_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
FanController_FanTach_FanTachCounter_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
FanController_FanTach_FanTachCounter_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
FanController_FanTach_FanTachCounter_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
FanController_FanTach_FanTachCounter_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
FanController_FanTach_FanTachCounter_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
FanController_FanTach_FanTachCounter_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
FanController_FanTach_FanTachCounter_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
FanController_FanTach_FanTachCounter_u1__A0_REG EQU CYREG_B0_UDB05_A0
FanController_FanTach_FanTachCounter_u1__A1_REG EQU CYREG_B0_UDB05_A1
FanController_FanTach_FanTachCounter_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
FanController_FanTach_FanTachCounter_u1__D0_REG EQU CYREG_B0_UDB05_D0
FanController_FanTach_FanTachCounter_u1__D1_REG EQU CYREG_B0_UDB05_D1
FanController_FanTach_FanTachCounter_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
FanController_FanTach_FanTachCounter_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
FanController_FanTach_FanTachCounter_u1__F0_REG EQU CYREG_B0_UDB05_F0
FanController_FanTach_FanTachCounter_u1__F1_REG EQU CYREG_B0_UDB05_F1
FanController_FanTach_GlitchFilterTimer_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
FanController_FanTach_GlitchFilterTimer_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
FanController_FanTach_GlitchFilterTimer_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
FanController_FanTach_GlitchFilterTimer_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
FanController_FanTach_GlitchFilterTimer_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
FanController_FanTach_GlitchFilterTimer_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
FanController_FanTach_GlitchFilterTimer_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
FanController_FanTach_GlitchFilterTimer_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
FanController_FanTach_GlitchFilterTimer_u0__A0_REG EQU CYREG_B0_UDB03_A0
FanController_FanTach_GlitchFilterTimer_u0__A1_REG EQU CYREG_B0_UDB03_A1
FanController_FanTach_GlitchFilterTimer_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
FanController_FanTach_GlitchFilterTimer_u0__D0_REG EQU CYREG_B0_UDB03_D0
FanController_FanTach_GlitchFilterTimer_u0__D1_REG EQU CYREG_B0_UDB03_D1
FanController_FanTach_GlitchFilterTimer_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
FanController_FanTach_GlitchFilterTimer_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
FanController_FanTach_GlitchFilterTimer_u0__F0_REG EQU CYREG_B0_UDB03_F0
FanController_FanTach_GlitchFilterTimer_u0__F1_REG EQU CYREG_B0_UDB03_F1
FanController_FanTach_GlitchFilterTimer_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
FanController_FanTach_GlitchFilterTimer_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL

; FanController_TACH_CLK_500K
FanController_TACH_CLK_500K__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
FanController_TACH_CLK_500K__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
FanController_TACH_CLK_500K__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
FanController_TACH_CLK_500K__CFG2_SRC_SEL_MASK EQU 0x07
FanController_TACH_CLK_500K__INDEX EQU 0x04
FanController_TACH_CLK_500K__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
FanController_TACH_CLK_500K__PM_ACT_MSK EQU 0x10
FanController_TACH_CLK_500K__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
FanController_TACH_CLK_500K__PM_STBY_MSK EQU 0x10

; FanController_TachOutDMA
FanController_TachOutDMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
FanController_TachOutDMA__DRQ_NUMBER EQU 0
FanController_TachOutDMA__NUMBEROF_TDS EQU 0
FanController_TachOutDMA__PRIORITY EQU 2
FanController_TachOutDMA__TERMIN_EN EQU 0
FanController_TachOutDMA__TERMIN_SEL EQU 0
FanController_TachOutDMA__TERMOUT0_EN EQU 1
FanController_TachOutDMA__TERMOUT0_SEL EQU 0
FanController_TachOutDMA__TERMOUT1_EN EQU 0
FanController_TachOutDMA__TERMOUT1_SEL EQU 0

; Trigger_Timer_TimerUDB
Trigger_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Trigger_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Trigger_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Trigger_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
Trigger_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Trigger_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Trigger_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Trigger_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Trigger_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Trigger_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
Trigger_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Trigger_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
Trigger_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
Trigger_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
Trigger_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
Trigger_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
Trigger_Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Trigger_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
Trigger_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
Trigger_Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
Trigger_Timer_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
Trigger_Timer_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
Trigger_Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
Trigger_Timer_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
Trigger_Timer_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
Trigger_Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Trigger_Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
Trigger_Timer_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
Trigger_Timer_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
Trigger_Timer_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Trigger_Timer_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Trigger_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
Trigger_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
Trigger_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
Trigger_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
Trigger_Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Trigger_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
Trigger_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
Trigger_Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
Trigger_Timer_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
Trigger_Timer_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
Trigger_Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
Trigger_Timer_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
Trigger_Timer_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
Trigger_Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Trigger_Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
Trigger_Timer_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
Trigger_Timer_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
Trigger_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Trigger_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Trigger_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Trigger_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Trigger_Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Trigger_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Trigger_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Trigger_Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Trigger_Timer_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_B0_UDB10_A0
Trigger_Timer_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_B0_UDB10_A1
Trigger_Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Trigger_Timer_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_B0_UDB10_D0
Trigger_Timer_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_B0_UDB10_D1
Trigger_Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Trigger_Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Trigger_Timer_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_B0_UDB10_F0
Trigger_Timer_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_B0_UDB10_F1
Trigger_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Trigger_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Trigger_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Trigger_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Trigger_Timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Trigger_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Trigger_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Trigger_Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Trigger_Timer_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_B0_UDB11_A0
Trigger_Timer_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_B0_UDB11_A1
Trigger_Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Trigger_Timer_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_B0_UDB11_D0
Trigger_Timer_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_B0_UDB11_D1
Trigger_Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Trigger_Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Trigger_Timer_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_B0_UDB11_F0
Trigger_Timer_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_B0_UDB11_F1

; start_echo_IRR
start_echo_IRR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
start_echo_IRR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
start_echo_IRR__INTC_MASK EQU 0x02
start_echo_IRR__INTC_NUMBER EQU 1
start_echo_IRR__INTC_PRIOR_NUM EQU 7
start_echo_IRR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
start_echo_IRR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
start_echo_IRR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000001
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
