<!DOCTYPE html>

<html>
<!-- Styles -->
<style>
    #chartdiv {
      width: 100%;
      height: 1000px;
    }
</style>

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
  <title>OPTraceViewer</title>
  <script src="https://www.amcharts.com/lib/3/amcharts.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/serial.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/gantt.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/themes/light.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/plugins/export/export.min.js">
  </script>
  <link rel="stylesheet" href="https://www.amcharts.com/lib/3/plugins/export/export.css" type="text/css" media="all"/>

  <form name="userInputForm" action="javascript:userInputFormCallback()">
    <fieldset>
    <legend>Graph Filters:</legend>
    <table style="width:100%">
      <col width="50"></col>
      <col width="20"></col>
      <col width="60"></col>
      <tr>
        <td style="text-align: center"; colspan="3"><input type="number" name="userDurationFilterSecInput" id="userDurationFilterSecInput" value="2" min="0" max="6000" step="1"> sec</td>
        <td>Filter out run durations lower than this value</td>
      </tr>
      <tr>
        <td></td>
        <td></td>
        <td style="text-align: center"><input type="checkbox" name="userGroupPidSortSelected" id="userGroupPidSortSelected"></td>
        <td>Group sort by process ID</td>
      </tr>
      <tr>
        <td></td>
        <td bgcolor="#0099ff"></td>
        <td style="text-align: center"><input type="checkbox" name="userRollupSelected" id="userRollupSelected"></td>
        <td>Show rollup entries</td>
      </tr>
      <tr>
        <td></td>
        <td bgcolor="#8dc49f"></td>
        <td style="text-align: center"><input type="checkbox" name="userIndividualEntrySelected" id="userIndividualEntrySelected"></td>
        <td>Show individual entries</td>
      </tr>
      <tr>
        <td></td>
        <td bgcolor="#cd82ad"></td>
        <td style="text-align: center"><input type="checkbox" name="userCheckpointEntrySelected" id="userCheckpointEntrySelected"></td>
        <td>Show checkpoints entry</td>
      </tr>
       <tr>
        <td></td>
        <td bgcolor="#b9783f"></td>
        <td style="text-align: center"><input type="checkbox" name="userReportEntrySelected" id="userReportEntrySelected"></td>
        <td>Show report entry</td>
      </tr>

    </table>
    <br>
    <input name="Submit" type="submit" value="Update Graph">
    </fieldset>
  </form> 

  <div id="chartdiv">
  </div>

  <script>
  </script>

</head>


<body>
<table id="myDynamicTable" cellpadding="2" cellspacing="2" border="1" onclick="tester()">
  <tr>
  <td>Task</td>
  <td>Start</td>
  <td>Duration</td>
  </tr>
</table>
<script>
  // Default User Selected variables
  var m_secondFilter = 1;
  var m_groupPidSort = true;
  var m_showRollup = true;
  var m_showIndividualEntry = false;
  var m_showCheckpointEntry = false;
  var m_showReportEntry = false;

  function SetDefaultUserValues()
  {
    document.getElementById("userDurationFilterSecInput").value = m_secondFilter;
    document.getElementById("userGroupPidSortSelected").checked = m_groupPidSort;
    document.getElementById("userRollupSelected").checked = m_showRollup;
    document.getElementById("userIndividualEntrySelected").checked = m_showIndividualEntry;
    document.getElementById("userCheckpointEntrySelected").checked = m_showCheckpointEntry;
    document.getElementById("userReportEntrySelected").checked = m_showReportEntry;
  }

  window.onload = function(){
    SetDefaultUserValues();
  }




  // Header
  var header = "Keyword|pid|Entry|SrcFile|Catagory|TimeStampMSec|Action|Task|Tags|Misc";
                         
  // Insert Raw Data Here
  // Note: Do not change the following signature. 
  var csvData =    [
      "[OPTRACE]|1045|536|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1693887971325|START|ulp_ulp_cmp_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|1045|537|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1693887971327|START|Creating in-memory project|",
      "[OPTRACE]|1045|542|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1693887978272|END|Creating in-memory project|",
      "[OPTRACE]|1045|543|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1693887978272|START|Adding files|",
      "[OPTRACE]|1045|544|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1693887979608|END|Adding files|",
      "[OPTRACE]|1045|545|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1693887979610|START|Configure IP Cache|",
      "[OPTRACE]|1045|546|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1693887979612|END|Configure IP Cache|",
      "[OPTRACE]|1045|547|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1693887979613|START|synth_design|",
      "[OPTRACE]|1045|614|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1693888040226|END|synth_design|",
      "[OPTRACE]|1045|615|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1693888040226|START|Write IP Cache|",
      "[OPTRACE]|1045|616|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1693888041696|END|Write IP Cache|",
      "[OPTRACE]|1045|617|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1693888041697|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|1045|618|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1693888042267|END|write_checkpoint|",
      "[OPTRACE]|1045|619|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1693888042268|START|synth reports|REPORT",
      "[OPTRACE]|1045|626|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1693888042777|END|synth reports|",
      "[OPTRACE]|1045|629|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1693888043690|END|ulp_ulp_cmp_0_synth_1|",
      "[OPTRACE]|11240|754|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1693888155192|START|bd_22c0_psreset_aclk_freerun_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|11240|755|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1693888155193|START|Creating in-memory project|",
      "[OPTRACE]|11240|765|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1693888162286|END|Creating in-memory project|",
      "[OPTRACE]|11240|766|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1693888162287|START|Adding files|",
      "[OPTRACE]|11240|767|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1693888162448|END|Adding files|",
      "[OPTRACE]|11240|768|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1693888162449|START|Configure IP Cache|",
      "[OPTRACE]|11240|769|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1693888162451|END|Configure IP Cache|",
      "[OPTRACE]|11240|770|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1693888162452|START|synth_design|",
      "[OPTRACE]|11240|850|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1693888222874|END|synth_design|",
      "[OPTRACE]|11240|851|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1693888222874|START|Write IP Cache|",
      "[OPTRACE]|11240|852|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1693888224260|END|Write IP Cache|",
      "[OPTRACE]|11240|853|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1693888224261|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|11240|856|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1693888224790|END|write_checkpoint|",
      "[OPTRACE]|11240|857|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1693888224790|START|synth reports|REPORT",
      "[OPTRACE]|11240|858|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1693888225310|END|synth reports|",
      "[OPTRACE]|11240|863|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1693888226072|END|bd_22c0_psreset_aclk_freerun_0_synth_1|",
      "[OPTRACE]|11536|772|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1693888162609|START|bd_22c0_aclk_kernel_00_adapt_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|11536|773|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1693888162610|START|Creating in-memory project|",
      "[OPTRACE]|11536|780|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1693888169683|END|Creating in-memory project|",
      "[OPTRACE]|11536|781|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1693888169683|START|Adding files|",
      "[OPTRACE]|11536|782|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1693888169827|END|Adding files|",
      "[OPTRACE]|11536|783|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1693888169829|START|Configure IP Cache|",
      "[OPTRACE]|11536|784|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1693888169830|END|Configure IP Cache|",
      "[OPTRACE]|11536|785|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1693888169831|START|synth_design|",
      "[OPTRACE]|11536|854|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1693888224360|END|synth_design|",
      "[OPTRACE]|11536|855|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1693888224360|START|Write IP Cache|",
      "[OPTRACE]|11536|861|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1693888225783|END|Write IP Cache|",
      "[OPTRACE]|11536|862|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1693888225784|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|11536|864|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1693888226310|END|write_checkpoint|",
      "[OPTRACE]|11536|865|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1693888226311|START|synth reports|REPORT",
      "[OPTRACE]|11536|866|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1693888226821|END|synth reports|",
      "[OPTRACE]|11536|867|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1693888227723|END|bd_22c0_aclk_kernel_00_adapt_0_synth_1|",
      "[OPTRACE]|12621|1014|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1693888342172|END|synth_design|",
      "[OPTRACE]|12621|1015|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1693888342172|START|Write IP Cache|",
      "[OPTRACE]|12621|1024|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1693888344194|END|Write IP Cache|",
      "[OPTRACE]|12621|1025|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1693888344195|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|12621|1032|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1693888344993|END|write_checkpoint|",
      "[OPTRACE]|12621|1033|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1693888344993|START|synth reports|REPORT",
      "[OPTRACE]|12621|1039|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1693888345540|END|synth reports|",
      "[OPTRACE]|12621|1041|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1693888346700|END|bd_22c0_clkwiz_aclk_kernel_00_0_synth_1|",
      "[OPTRACE]|12621|799|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1693888184323|START|bd_22c0_clkwiz_aclk_kernel_00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|12621|800|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1693888184324|START|Creating in-memory project|",
      "[OPTRACE]|12621|806|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1693888190933|END|Creating in-memory project|",
      "[OPTRACE]|12621|807|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1693888190933|START|Adding files|",
      "[OPTRACE]|12621|808|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1693888191153|END|Adding files|",
      "[OPTRACE]|12621|809|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1693888191154|START|Configure IP Cache|",
      "[OPTRACE]|12621|810|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1693888191156|END|Configure IP Cache|",
      "[OPTRACE]|12621|811|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1693888191157|START|synth_design|",
      "[OPTRACE]|12845|804|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1693888187258|START|bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|12845|805|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1693888187260|START|Creating in-memory project|",
      "[OPTRACE]|12845|812|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1693888194430|END|Creating in-memory project|",
      "[OPTRACE]|12845|813|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1693888194431|START|Adding files|",
      "[OPTRACE]|12845|814|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1693888194612|END|Adding files|",
      "[OPTRACE]|12845|815|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1693888194614|START|Configure IP Cache|",
      "[OPTRACE]|12845|816|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1693888194615|END|Configure IP Cache|",
      "[OPTRACE]|12845|817|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1693888194616|START|synth_design|",
      "[OPTRACE]|12845|898|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1693888256055|END|synth_design|",
      "[OPTRACE]|12845|899|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1693888256055|START|Write IP Cache|",
      "[OPTRACE]|12845|900|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1693888257511|END|Write IP Cache|",
      "[OPTRACE]|12845|901|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1693888257512|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|12845|902|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1693888258048|END|write_checkpoint|",
      "[OPTRACE]|12845|903|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1693888258048|START|synth reports|REPORT",
      "[OPTRACE]|12845|904|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1693888258543|END|synth reports|",
      "[OPTRACE]|12845|905|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1693888259398|END|bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1|",
      "[OPTRACE]|133473|1778|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1693898042097|START|my_rm_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|133473|1779|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1693898042098|START|Creating in-memory project|",
      "[OPTRACE]|133473|1780|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1693898049635|END|Creating in-memory project|",
      "[OPTRACE]|133473|1781|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1693898049635|START|Adding files|",
      "[OPTRACE]|133473|1782|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1693898061362|END|Adding files|",
      "[OPTRACE]|133473|1783|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1693898061394|START|synth_design|",
      "[OPTRACE]|133473|1784|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1693898122870|END|synth_design|",
      "[OPTRACE]|133473|1785|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1693898122886|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|133473|1786|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1693898123814|END|write_checkpoint|",
      "[OPTRACE]|133473|1787|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1693898123815|START|synth reports|REPORT",
      "[OPTRACE]|133473|1788|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1693898123815|END|synth reports|",
      "[OPTRACE]|133473|1789|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1693898125037|END|my_rm_synth_1|",
      "[OPTRACE]|135081|1791|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693898154132|START|impl_1|ROLLUP_1",
      "[OPTRACE]|135081|1792|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693898154133|START|Phase: Init Design|ROLLUP_AUTO",
      "[OPTRACE]|135081|1793|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693898154133|START|Design Initialization: pre hook|",
      "[OPTRACE]|135081|1794|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693898154157|END|Design Initialization: pre hook|",
      "[OPTRACE]|135081|1795|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693898154158|START|create in-memory project|",
      "[OPTRACE]|135081|1796|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693898158973|END|create in-memory project|",
      "[OPTRACE]|135081|1797|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693898158973|START|set parameters|",
      "[OPTRACE]|135081|1798|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693898161116|END|set parameters|",
      "[OPTRACE]|135081|1799|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693898161116|START|add files|",
      "[OPTRACE]|135081|1800|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693898174287|START|read constraints: implementation|",
      "[OPTRACE]|135081|1801|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693898174288|END|read constraints: implementation|",
      "[OPTRACE]|135081|1802|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693898174290|END|add files|",
      "[OPTRACE]|135081|1803|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693898174290|START|link_design|",
      "[OPTRACE]|135081|1804|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693899641325|END|link_design|",
      "[OPTRACE]|135081|1805|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693899641325|START|gray box cells|",
      "[OPTRACE]|135081|1806|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693899641325|END|gray box cells|",
      "[OPTRACE]|135081|1807|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693899641325|START|Design Initialization: post hook|",
      "[OPTRACE]|135081|1808|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693899642009|END|Design Initialization: post hook|",
      "[OPTRACE]|135081|1809|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693899642010|START|init_design_reports|REPORT",
      "[OPTRACE]|135081|1810|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693899642010|END|init_design_reports|",
      "[OPTRACE]|135081|1811|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693899642010|START|init_design_write_hwdef|",
      "[OPTRACE]|135081|1812|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693899642010|END|init_design_write_hwdef|",
      "[OPTRACE]|135081|1813|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693899642011|END|Phase: Init Design|",
      "[OPTRACE]|135081|1814|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693899642011|START|Phase: Opt Design|ROLLUP_AUTO",
      "[OPTRACE]|135081|1815|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693899642011|START|Opt Design: pre hook|",
      "[OPTRACE]|135081|1816|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693899817820|END|Opt Design: pre hook|",
      "[OPTRACE]|135081|1817|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693899817820|START|read constraints: opt_design|",
      "[OPTRACE]|135081|1818|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693899817821|END|read constraints: opt_design|",
      "[OPTRACE]|135081|1819|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693899817821|START|opt_design|",
      "[OPTRACE]|135081|1820|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693900360370|END|opt_design|",
      "[OPTRACE]|135081|1821|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693900360371|START|read constraints: opt_design_post|",
      "[OPTRACE]|135081|1822|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693900360371|END|read constraints: opt_design_post|",
      "[OPTRACE]|135081|1823|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693900360371|START|Opt Design: post hook|",
      "[OPTRACE]|135081|1824|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693900360402|END|Opt Design: post hook|",
      "[OPTRACE]|135081|1825|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693900360402|START|opt_design reports|REPORT",
      "[OPTRACE]|135081|1826|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693900360402|END|opt_design reports|",
      "[OPTRACE]|135081|1827|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693900360402|END|Phase: Opt Design|",
      "[OPTRACE]|135081|1828|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693900360403|START|Phase: Place Design|ROLLUP_AUTO",
      "[OPTRACE]|135081|1829|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693900360403|START|Place Design: pre hook|",
      "[OPTRACE]|135081|1830|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693900360445|END|Place Design: pre hook|",
      "[OPTRACE]|135081|1831|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693900360446|START|read constraints: place_design|",
      "[OPTRACE]|135081|1832|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693900360446|END|read constraints: place_design|",
      "[OPTRACE]|135081|1833|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693900360446|START|implement_debug_core|",
      "[OPTRACE]|135081|1834|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693900360608|END|implement_debug_core|",
      "[OPTRACE]|135081|1835|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693900360608|START|place_design|",
      "[OPTRACE]|135081|1836|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693900674624|END|impl_1|",
      "[OPTRACE]|14038|826|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1693888206219|START|bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|14038|827|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1693888206220|START|Creating in-memory project|",
      "[OPTRACE]|14038|838|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1693888213101|END|Creating in-memory project|",
      "[OPTRACE]|14038|839|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1693888213101|START|Adding files|",
      "[OPTRACE]|14038|840|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1693888213254|END|Adding files|",
      "[OPTRACE]|14038|841|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1693888213255|START|Configure IP Cache|",
      "[OPTRACE]|14038|842|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1693888213256|END|Configure IP Cache|",
      "[OPTRACE]|14038|843|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1693888213257|START|synth_design|",
      "[OPTRACE]|14038|916|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1693888270137|END|synth_design|",
      "[OPTRACE]|14038|917|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1693888270138|START|Write IP Cache|",
      "[OPTRACE]|14038|922|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1693888271549|END|Write IP Cache|",
      "[OPTRACE]|14038|923|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1693888271550|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|14038|924|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1693888272063|END|write_checkpoint|",
      "[OPTRACE]|14038|925|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1693888272063|START|synth reports|REPORT",
      "[OPTRACE]|14038|927|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1693888272591|END|synth reports|",
      "[OPTRACE]|14038|929|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1693888273404|END|bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1|",
      "[OPTRACE]|140907|10|run|cpp|1693887256447|START|OCL_LINK|",
      "[OPTRACE]|140907|11|setupBinaryForLink|cpp|1693887256448|START|Create Binary|",
      "[OPTRACE]|140907|12||cpp|1693887256448|END|Create Binary|",
      "[OPTRACE]|140907|13|setupBinaryForLink|cpp|1693887256448|START|Extract Kernels|",
      "[OPTRACE]|140907|14||cpp|1693887354696|END|Extract Kernels|",
      "[OPTRACE]|140907|15|launchStep_|cpp|1693887359304|START|Launch Step: system_link|",
      "[OPTRACE]|140907|16||cpp|1693887394972|END|Launch Step: system_link|",
      "[OPTRACE]|140907|17|launchStep_|cpp|1693887394973|START|Launch Step: cf2sw|",
      "[OPTRACE]|140907|1842||cpp|1693900697077|END|Launch Step: vpl|",
      "[OPTRACE]|140907|1843||cpp|1693900697079|END|OCL_LINK|",
      "[OPTRACE]|140907|1844||cpp|1693900697265|END|v++|",
      "[OPTRACE]|140907|18||cpp|1693887404628|END|Launch Step: cf2sw|",
      "[OPTRACE]|140907|19|launchStep_|cpp|1693887404630|START|Launch Step: rtd2_system_diagram|",
      "[OPTRACE]|140907|1|main|cpp|1693887233938|START|v++|ROLLUP_0",
      "[OPTRACE]|140907|20||cpp|1693887407728|END|Launch Step: rtd2_system_diagram|",
      "[OPTRACE]|140907|21|launchStep_|cpp|1693887407732|START|Launch Step: vpl|",
      "[OPTRACE]|140907|2|run|cpp|1693887233938|START|Validate Kernels|",
      "[OPTRACE]|140907|3||cpp|1693887237486|END|Validate Kernels|",
      "[OPTRACE]|140907|4|prepareProject|cpp|1693887237516|START|Create Solution|",
      "[OPTRACE]|140907|5||cpp|1693887249814|END|Create Solution|",
      "[OPTRACE]|140907|6|prepareProject|cpp|1693887249814|START|Add Device|",
      "[OPTRACE]|140907|7|addDevice|cpp|1693887249814|START|Find & Load Device|",
      "[OPTRACE]|140907|8||cpp|1693887254439|END|Find & Load Device|",
      "[OPTRACE]|140907|9||cpp|1693887256432|END|Add Device|",
      "[OPTRACE]|14188|830|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1693888207934|START|bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|14188|831|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1693888207936|START|Creating in-memory project|",
      "[OPTRACE]|14188|844|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1693888214767|END|Creating in-memory project|",
      "[OPTRACE]|14188|845|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1693888214767|START|Adding files|",
      "[OPTRACE]|14188|846|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1693888214913|END|Adding files|",
      "[OPTRACE]|14188|847|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1693888214914|START|Configure IP Cache|",
      "[OPTRACE]|14188|848|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1693888214915|END|Configure IP Cache|",
      "[OPTRACE]|14188|849|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1693888214916|START|synth_design|",
      "[OPTRACE]|14188|914|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1693888269460|END|synth_design|",
      "[OPTRACE]|14188|915|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1693888269461|START|Write IP Cache|",
      "[OPTRACE]|14188|918|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1693888271024|END|Write IP Cache|",
      "[OPTRACE]|14188|919|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1693888271026|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|14188|920|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1693888271523|END|write_checkpoint|",
      "[OPTRACE]|14188|921|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1693888271523|START|synth reports|REPORT",
      "[OPTRACE]|14188|926|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1693888272088|END|synth reports|",
      "[OPTRACE]|14188|928|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1693888273000|END|bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1|",
      "[OPTRACE]|143469|1838|runPlatformLinker|cpp|1693900697034|START|Generate Resource Availability Report|",
      "[OPTRACE]|143469|1839||cpp|1693900697035|END|Generate Resource Availability Report|",
      "[OPTRACE]|143469|1840||cpp|1693900697035|END|runPlatformLinker|",
      "[OPTRACE]|143469|1841||cpp|1693900697038|END|vpl|",
      "[OPTRACE]|143469|22|main|cpp|1693887409780|START|vpl|",
      "[OPTRACE]|143469|23|runPlatformLinker|cpp|1693887409810|START|runPlatformLinker|",
      "[OPTRACE]|143469|24|setupBinaryForLink|cpp|1693887409810|START|Create Solution|",
      "[OPTRACE]|143469|25||cpp|1693887409816|END|Create Solution|",
      "[OPTRACE]|143469|26|setupBinaryForLink|cpp|1693887409816|START|Add platform|",
      "[OPTRACE]|143469|27||cpp|1693887417063|END|Add platform|",
      "[OPTRACE]|143469|28|setupBinaryForLink|cpp|1693887417063|START|Create Binary|",
      "[OPTRACE]|143469|29||cpp|1693887417064|END|Create Binary|",
      "[OPTRACE]|143469|30|setupBinaryForLink|cpp|1693887417064|START|Create Kernels|",
      "[OPTRACE]|143469|31||cpp|1693887418186|END|Create Kernels|",
      "[OPTRACE]|143469|32|runPlatformLinker|cpp|1693887418385|START|Process Kernels|",
      "[OPTRACE]|143469|33|runPlatformLinker|cpp|1693887418385|START|Set Board Repo Paths and Connections|",
      "[OPTRACE]|143469|34||cpp|1693887418385|END|Set Board Repo Paths and Connections|",
      "[OPTRACE]|143469|35|runPlatformLinker|cpp|1693887418385|START|Process Kernel Profiles|",
      "[OPTRACE]|143469|36||cpp|1693887418386|END|Process Kernel Profiles|",
      "[OPTRACE]|143469|37|runPlatformLinker|cpp|1693887418386|START|Process Trace Memory|",
      "[OPTRACE]|143469|38||cpp|1693887418386|END|Process Trace Memory|",
      "[OPTRACE]|143469|39||cpp|1693887418386|END|Process Kernels|",
      "[OPTRACE]|143469|40|runPlatformLinker|cpp|1693887418386|START|Process Kernel Debug|",
      "[OPTRACE]|143469|41||cpp|1693887418386|END|Process Kernel Debug|",
      "[OPTRACE]|143469|42|runPlatformLinker|cpp|1693887418386|START|Set Kernel Debug|",
      "[OPTRACE]|143469|43||cpp|1693887418386|END|Set Kernel Debug|",
      "[OPTRACE]|143469|44|runPlatformLinker|cpp|1693887418386|START|Set Miscellaneous|",
      "[OPTRACE]|143469|45||cpp|1693887418386|END|Set Miscellaneous|",
      "[OPTRACE]|143469|46|run|cpp|1693887418387|START|Extract Platform|",
      "[OPTRACE]|143469|47||cpp|1693887418969|END|Extract Platform|",
      "[OPTRACE]|143829|1790|ipirun.tcl|vpl|1693898137357|END|Synthesis|",
      "[OPTRACE]|143829|1837|ipirun.tcl|vpl|1693900695002|END|Implementation|",
      "[OPTRACE]|143829|48|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/vpl.tcl|vivado_impl|1693887446933|START|Implementation|ROLLUP_1",
      "[OPTRACE]|143829|49|ipirun.tcl|vpl|1693887446999|START|ipirun|ROLLUP_0",
      "[OPTRACE]|143829|50|ipirun.tcl|vpl|1693887447000|END|ipirun|",
      "[OPTRACE]|143829|51|ipirun.tcl|vpl|1693887447033|START|Source pre_sys_link Tcl script|",
      "[OPTRACE]|143829|52|ipirun.tcl|vpl|1693887447034|END|Source pre_sys_link Tcl script|",
      "[OPTRACE]|143829|53|ipirun.tcl|vpl|1693887447034|START|Create project|",
      "[OPTRACE]|143829|54|ipirun.tcl|vpl|1693887454168|END|Create project|",
      "[OPTRACE]|143829|55|ipirun.tcl|vpl|1693887454180|START|Create IP caching environment|",
      "[OPTRACE]|143829|56|ipirun.tcl|vpl|1693887457104|END|Create IP caching environment|",
      "[OPTRACE]|143829|57|ipirun.tcl|vpl|1693887457105|START|Import/add dynamic BD|",
      "[OPTRACE]|143829|58|ipirun.tcl|vpl|1693887467467|END|Import/add dynamic BD|",
      "[OPTRACE]|143829|59|ipirun.tcl|vpl|1693887467467|START|Open BD and insert kernels|",
      "[OPTRACE]|143829|60|ipirun.tcl|vpl|1693887503858|END|Open BD and insert kernels|",
      "[OPTRACE]|143829|61|ipirun.tcl|vpl|1693887503860|START|Add debug/profiling support|",
      "[OPTRACE]|143829|62|ipirun.tcl|vpl|1693887504110|END|Add debug/profiling support|",
      "[OPTRACE]|143829|63|ipirun.tcl|vpl|1693887504111|START|IPI address assignments|",
      "[OPTRACE]|143829|64|ipirun.tcl|vpl|1693887504137|END|IPI address assignments|",
      "[OPTRACE]|143829|65|ipirun.tcl|vpl|1693887504138|START|Source hardware platform post_sys_link Tcl script|",
      "[OPTRACE]|143829|66|ipirun.tcl|vpl|1693887504294|END|Source hardware platform post_sys_link Tcl script|",
      "[OPTRACE]|143829|67|ipirun.tcl|vpl|1693887504302|START|Save BD|",
      "[OPTRACE]|143829|68|ipirun.tcl|vpl|1693887504509|END|Save BD|",
      "[OPTRACE]|143829|69|ipirun.tcl|vpl|1693887504510|START|Create address map and debug IP profile files|",
      "[OPTRACE]|143829|70|ipirun.tcl|vpl|1693887504534|END|Create address map and debug IP profile files|",
      "[OPTRACE]|143829|71|ipirun.tcl|vpl|1693887504534|START|Collect BD interface connectivity and write automation summary report|",
      "[OPTRACE]|143829|72|ipirun.tcl|vpl|1693887504544|END|Collect BD interface connectivity and write automation summary report|",
      "[OPTRACE]|143829|73|ipirun.tcl|vpl|1693887504545|START|Generate output products|",
      "[OPTRACE]|143829|74|ipirun.tcl|vpl|1693887562267|END|Generate output products|",
      "[OPTRACE]|143829|75|ipirun.tcl|vpl|1693887562273|START|Source report_commands_tcl|",
      "[OPTRACE]|143829|76|ipirun.tcl|vpl|1693887562477|END|Source report_commands_tcl|",
      "[OPTRACE]|143829|77|ipirun.tcl|vpl|1693887562477|START|Source synth_props_tcl|",
      "[OPTRACE]|143829|78|ipirun.tcl|vpl|1693887608180|END|Source synth_props_tcl|",
      "[OPTRACE]|143829|79|ipirun.tcl|vpl|1693887608229|START|Source impl_props_tcl|",
      "[OPTRACE]|143829|80|ipirun.tcl|vpl|1693887608811|END|Source impl_props_tcl|",
      "[OPTRACE]|143829|81|ipirun.tcl|vpl|1693887608814|START|Synthesis|ROLLUP_1,SYNTH",
      "[OPTRACE]|147333|110|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1693887638639|END|Creating in-memory project|",
      "[OPTRACE]|147333|111|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1693887638639|START|Adding files|",
      "[OPTRACE]|147333|130|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1693887638828|END|Adding files|",
      "[OPTRACE]|147333|133|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1693887638829|START|Configure IP Cache|",
      "[OPTRACE]|147333|136|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1693887638831|END|Configure IP Cache|",
      "[OPTRACE]|147333|137|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1693887638831|START|synth_design|",
      "[OPTRACE]|147333|164|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1693887703144|END|synth_design|",
      "[OPTRACE]|147333|165|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1693887703144|START|Write IP Cache|",
      "[OPTRACE]|147333|183|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1693887704439|END|Write IP Cache|",
      "[OPTRACE]|147333|184|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1693887704440|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|147333|190|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1693887704931|END|write_checkpoint|",
      "[OPTRACE]|147333|191|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1693887704931|START|synth reports|REPORT",
      "[OPTRACE]|147333|192|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1693887705414|END|synth reports|",
      "[OPTRACE]|147333|195|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1693887706253|END|ulp_proc_sys_reset_freerun_slr1_0_synth_1|",
      "[OPTRACE]|147333|84|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1693887631376|START|ulp_proc_sys_reset_freerun_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|147333|88|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1693887631377|START|Creating in-memory project|",
      "[OPTRACE]|147334|101|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1693887638621|END|Creating in-memory project|",
      "[OPTRACE]|147334|106|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1693887638621|START|Adding files|",
      "[OPTRACE]|147334|138|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1693887638860|END|Adding files|",
      "[OPTRACE]|147334|139|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1693887638862|START|Configure IP Cache|",
      "[OPTRACE]|147334|140|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1693887638864|END|Configure IP Cache|",
      "[OPTRACE]|147334|141|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1693887638865|START|synth_design|",
      "[OPTRACE]|147334|154|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1693887701859|END|synth_design|",
      "[OPTRACE]|147334|155|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1693887701859|START|Write IP Cache|",
      "[OPTRACE]|147334|166|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1693887703154|END|Write IP Cache|",
      "[OPTRACE]|147334|167|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1693887703155|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|147334|174|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1693887703607|END|write_checkpoint|",
      "[OPTRACE]|147334|175|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1693887703607|START|synth reports|REPORT",
      "[OPTRACE]|147334|180|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1693887704072|END|synth reports|",
      "[OPTRACE]|147334|189|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1693887704853|END|ulp_proc_sys_reset_freerun_slr2_0_synth_1|",
      "[OPTRACE]|147334|91|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1693887631383|START|ulp_proc_sys_reset_freerun_slr2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|147334|93|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1693887631384|START|Creating in-memory project|",
      "[OPTRACE]|147335|112|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1693887638641|END|Creating in-memory project|",
      "[OPTRACE]|147335|113|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1693887638641|START|Adding files|",
      "[OPTRACE]|147335|114|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1693887638811|END|Adding files|",
      "[OPTRACE]|147335|115|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1693887638812|START|Configure IP Cache|",
      "[OPTRACE]|147335|116|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1693887638817|END|Configure IP Cache|",
      "[OPTRACE]|147335|117|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1693887638818|START|synth_design|",
      "[OPTRACE]|147335|193|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1693887705938|END|synth_design|",
      "[OPTRACE]|147335|194|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1693887705938|START|Write IP Cache|",
      "[OPTRACE]|147335|196|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1693887707567|END|Write IP Cache|",
      "[OPTRACE]|147335|197|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1693887707569|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|147335|198|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1693887708177|END|write_checkpoint|",
      "[OPTRACE]|147335|199|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1693887708177|START|synth reports|REPORT",
      "[OPTRACE]|147335|200|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1693887708688|END|synth reports|",
      "[OPTRACE]|147335|201|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1693887709634|END|ulp_axi_gpio_null_0_synth_1|",
      "[OPTRACE]|147335|94|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1693887631404|START|ulp_axi_gpio_null_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|147335|95|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1693887631405|START|Creating in-memory project|",
      "[OPTRACE]|147336|100|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1693887638621|END|Creating in-memory project|",
      "[OPTRACE]|147336|105|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1693887638621|START|Adding files|",
      "[OPTRACE]|147336|142|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1693887640181|END|Adding files|",
      "[OPTRACE]|147336|143|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1693887640184|START|Configure IP Cache|",
      "[OPTRACE]|147336|144|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1693887640185|END|Configure IP Cache|",
      "[OPTRACE]|147336|145|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1693887640185|START|synth_design|",
      "[OPTRACE]|147336|202|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1693887715230|END|synth_design|",
      "[OPTRACE]|147336|203|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1693887715231|START|Write IP Cache|",
      "[OPTRACE]|147336|204|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1693887719950|END|Write IP Cache|",
      "[OPTRACE]|147336|205|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1693887719952|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|147336|206|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1693887721952|END|write_checkpoint|",
      "[OPTRACE]|147336|207|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1693887721953|START|synth reports|REPORT",
      "[OPTRACE]|147336|208|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1693887722452|END|synth reports|",
      "[OPTRACE]|147336|209|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1693887724943|END|ulp_ii_level0_wire_0_synth_1|",
      "[OPTRACE]|147336|90|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1693887631383|START|ulp_ii_level0_wire_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|147336|92|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1693887631384|START|Creating in-memory project|",
      "[OPTRACE]|147337|108|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1693887638621|END|Creating in-memory project|",
      "[OPTRACE]|147337|109|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1693887638622|START|Adding files|",
      "[OPTRACE]|147337|120|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1693887638823|END|Adding files|",
      "[OPTRACE]|147337|121|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1693887638824|START|Configure IP Cache|",
      "[OPTRACE]|147337|127|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1693887638826|END|Configure IP Cache|",
      "[OPTRACE]|147337|128|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1693887638827|START|synth_design|",
      "[OPTRACE]|147337|152|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1693887701778|END|synth_design|",
      "[OPTRACE]|147337|153|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1693887701778|START|Write IP Cache|",
      "[OPTRACE]|147337|160|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1693887703095|END|Write IP Cache|",
      "[OPTRACE]|147337|161|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1693887703096|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|147337|170|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1693887703583|END|write_checkpoint|",
      "[OPTRACE]|147337|171|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1693887703583|START|synth reports|REPORT",
      "[OPTRACE]|147337|179|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1693887704067|END|synth reports|",
      "[OPTRACE]|147337|186|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1693887704728|END|ulp_regslice_control_userpf_1_synth_1|",
      "[OPTRACE]|147337|96|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1693887631433|START|ulp_regslice_control_userpf_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|147337|97|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1693887631434|START|Creating in-memory project|",
      "[OPTRACE]|147338|103|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1693887638621|START|Adding files|",
      "[OPTRACE]|147338|118|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1693887638821|END|Adding files|",
      "[OPTRACE]|147338|119|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1693887638822|START|Configure IP Cache|",
      "[OPTRACE]|147338|122|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1693887638825|END|Configure IP Cache|",
      "[OPTRACE]|147338|124|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1693887638825|START|synth_design|",
      "[OPTRACE]|147338|146|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1693887701475|END|synth_design|",
      "[OPTRACE]|147338|147|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1693887701475|START|Write IP Cache|",
      "[OPTRACE]|147338|156|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1693887702919|END|Write IP Cache|",
      "[OPTRACE]|147338|157|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1693887702921|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|147338|168|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1693887703432|END|write_checkpoint|",
      "[OPTRACE]|147338|169|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1693887703432|START|synth reports|REPORT",
      "[OPTRACE]|147338|178|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1693887703977|END|synth reports|",
      "[OPTRACE]|147338|185|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1693887704679|END|ulp_axi_vip_ctrl_userpf_0_synth_1|",
      "[OPTRACE]|147338|85|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1693887631376|START|ulp_axi_vip_ctrl_userpf_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|147338|89|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1693887631377|START|Creating in-memory project|",
      "[OPTRACE]|147338|98|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1693887638620|END|Creating in-memory project|",
      "[OPTRACE]|147339|102|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1693887638621|END|Creating in-memory project|",
      "[OPTRACE]|147339|107|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1693887638621|START|Adding files|",
      "[OPTRACE]|147339|126|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1693887638826|END|Adding files|",
      "[OPTRACE]|147339|129|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1693887638828|START|Configure IP Cache|",
      "[OPTRACE]|147339|134|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1693887638830|END|Configure IP Cache|",
      "[OPTRACE]|147339|135|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1693887638830|START|synth_design|",
      "[OPTRACE]|147339|148|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1693887701666|END|synth_design|",
      "[OPTRACE]|147339|149|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1693887701666|START|Write IP Cache|",
      "[OPTRACE]|147339|158|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1693887703017|END|Write IP Cache|",
      "[OPTRACE]|147339|159|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1693887703019|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|147339|172|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1693887703587|END|write_checkpoint|",
      "[OPTRACE]|147339|173|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1693887703587|START|synth reports|REPORT",
      "[OPTRACE]|147339|181|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1693887704088|END|synth reports|",
      "[OPTRACE]|147339|187|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1693887704783|END|ulp_regslice_control_userpf_0_synth_1|",
      "[OPTRACE]|147339|83|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1693887631376|START|ulp_regslice_control_userpf_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|147339|87|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1693887631377|START|Creating in-memory project|",
      "[OPTRACE]|147340|104|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1693887638621|START|Adding files|",
      "[OPTRACE]|147340|123|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1693887638825|END|Adding files|",
      "[OPTRACE]|147340|125|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1693887638826|START|Configure IP Cache|",
      "[OPTRACE]|147340|131|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1693887638828|END|Configure IP Cache|",
      "[OPTRACE]|147340|132|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1693887638828|START|synth_design|",
      "[OPTRACE]|147340|150|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1693887701734|END|synth_design|",
      "[OPTRACE]|147340|151|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1693887701734|START|Write IP Cache|",
      "[OPTRACE]|147340|162|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1693887703098|END|Write IP Cache|",
      "[OPTRACE]|147340|163|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1693887703100|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|147340|176|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1693887703641|END|write_checkpoint|",
      "[OPTRACE]|147340|177|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1693887703642|START|synth reports|REPORT",
      "[OPTRACE]|147340|182|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1693887704142|END|synth reports|",
      "[OPTRACE]|147340|188|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1693887704841|END|ulp_regslice_control_userpf_2_synth_1|",
      "[OPTRACE]|147340|82|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1693887631376|START|ulp_regslice_control_userpf_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|147340|86|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1693887631377|START|Creating in-memory project|",
      "[OPTRACE]|147340|99|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1693887638621|END|Creating in-memory project|",
      "[OPTRACE]|151993|210|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1693887726398|START|bd_58f6_xsdbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|151993|213|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1693887726399|START|Creating in-memory project|",
      "[OPTRACE]|151993|226|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1693887733887|END|Creating in-memory project|",
      "[OPTRACE]|151993|227|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1693887733887|START|Adding files|",
      "[OPTRACE]|151993|250|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1693887734213|END|Adding files|",
      "[OPTRACE]|151993|251|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1693887734215|START|Configure IP Cache|",
      "[OPTRACE]|151993|252|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1693887734264|END|Configure IP Cache|",
      "[OPTRACE]|151993|253|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1693887734264|START|synth_design|",
      "[OPTRACE]|151993|322|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1693887805927|END|synth_design|",
      "[OPTRACE]|151993|323|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1693887805928|START|Write IP Cache|",
      "[OPTRACE]|151993|326|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1693887807827|END|Write IP Cache|",
      "[OPTRACE]|151993|327|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1693887807829|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|151993|330|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1693887808450|END|write_checkpoint|",
      "[OPTRACE]|151993|331|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1693887808450|START|synth reports|REPORT",
      "[OPTRACE]|151993|332|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1693887808989|END|synth reports|",
      "[OPTRACE]|151993|336|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1693887810156|END|bd_58f6_xsdbm_0_synth_1|",
      "[OPTRACE]|152063|212|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1693887726398|START|bd_22c0_psreset_kernel_00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|152063|215|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1693887726399|START|Creating in-memory project|",
      "[OPTRACE]|152063|224|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1693887733886|END|Creating in-memory project|",
      "[OPTRACE]|152063|225|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1693887733887|START|Adding files|",
      "[OPTRACE]|152063|234|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1693887734058|END|Adding files|",
      "[OPTRACE]|152063|235|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1693887734060|START|Configure IP Cache|",
      "[OPTRACE]|152063|236|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1693887734063|END|Configure IP Cache|",
      "[OPTRACE]|152063|237|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1693887734064|START|synth_design|",
      "[OPTRACE]|152063|314|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1693887796338|END|synth_design|",
      "[OPTRACE]|152063|315|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1693887796339|START|Write IP Cache|",
      "[OPTRACE]|152063|316|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1693887797670|END|Write IP Cache|",
      "[OPTRACE]|152063|317|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1693887797672|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|152063|318|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1693887798248|END|write_checkpoint|",
      "[OPTRACE]|152063|319|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1693887798249|START|synth reports|REPORT",
      "[OPTRACE]|152063|320|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1693887798799|END|synth reports|",
      "[OPTRACE]|152063|321|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1693887799683|END|bd_22c0_psreset_kernel_00_0_synth_1|",
      "[OPTRACE]|152157|216|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1693887726407|START|ulp_auto_cc_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|152157|218|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1693887726409|START|Creating in-memory project|",
      "[OPTRACE]|152157|230|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1693887733904|END|Creating in-memory project|",
      "[OPTRACE]|152157|231|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1693887733905|START|Adding files|",
      "[OPTRACE]|152157|246|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1693887734145|END|Adding files|",
      "[OPTRACE]|152157|247|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1693887734147|START|Configure IP Cache|",
      "[OPTRACE]|152157|248|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1693887734195|END|Configure IP Cache|",
      "[OPTRACE]|152157|249|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1693887734196|START|synth_design|",
      "[OPTRACE]|152157|324|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1693887806761|END|synth_design|",
      "[OPTRACE]|152157|325|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1693887806762|START|Write IP Cache|",
      "[OPTRACE]|152157|328|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1693887808374|END|Write IP Cache|",
      "[OPTRACE]|152157|329|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1693887808376|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|152157|333|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1693887809028|END|write_checkpoint|",
      "[OPTRACE]|152157|334|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1693887809028|START|synth reports|REPORT",
      "[OPTRACE]|152157|335|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1693887809539|END|synth reports|",
      "[OPTRACE]|152157|337|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1693887810487|END|ulp_auto_cc_0_synth_1|",
      "[OPTRACE]|152162|211|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1693887726398|START|ulp_axi_vip_ctrl_userpf_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|152162|214|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1693887726399|START|Creating in-memory project|",
      "[OPTRACE]|152162|232|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1693887733906|END|Creating in-memory project|",
      "[OPTRACE]|152162|233|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1693887733906|START|Adding files|",
      "[OPTRACE]|152162|242|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1693887734115|END|Adding files|",
      "[OPTRACE]|152162|243|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1693887734116|START|Configure IP Cache|",
      "[OPTRACE]|152162|244|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1693887734125|END|Configure IP Cache|",
      "[OPTRACE]|152162|245|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1693887734126|END|ulp_axi_vip_ctrl_userpf_1_synth_1|",
      "[OPTRACE]|152269|217|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/ulp_axi_vip_ctrl_userpf_2.tcl|vivado_synth|1693887726408|START|ulp_axi_vip_ctrl_userpf_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|152269|219|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/ulp_axi_vip_ctrl_userpf_2.tcl|vivado_synth|1693887726409|START|Creating in-memory project|",
      "[OPTRACE]|152269|228|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/ulp_axi_vip_ctrl_userpf_2.tcl|vivado_synth|1693887733893|END|Creating in-memory project|",
      "[OPTRACE]|152269|229|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/ulp_axi_vip_ctrl_userpf_2.tcl|vivado_synth|1693887733893|START|Adding files|",
      "[OPTRACE]|152269|238|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/ulp_axi_vip_ctrl_userpf_2.tcl|vivado_synth|1693887734083|END|Adding files|",
      "[OPTRACE]|152269|239|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/ulp_axi_vip_ctrl_userpf_2.tcl|vivado_synth|1693887734084|START|Configure IP Cache|",
      "[OPTRACE]|152269|240|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/ulp_axi_vip_ctrl_userpf_2.tcl|vivado_synth|1693887734094|END|Configure IP Cache|",
      "[OPTRACE]|152269|241|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/ulp_axi_vip_ctrl_userpf_2.tcl|vivado_synth|1693887734095|END|ulp_axi_vip_ctrl_userpf_2_synth_1|",
      "[OPTRACE]|152474|220|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1693887727536|START|bd_58f6_lut_buffer_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|152474|221|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1693887727537|START|Creating in-memory project|",
      "[OPTRACE]|152474|254|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1693887734495|END|Creating in-memory project|",
      "[OPTRACE]|152474|255|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1693887734495|START|Adding files|",
      "[OPTRACE]|152474|256|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1693887734704|END|Adding files|",
      "[OPTRACE]|152474|257|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1693887734705|START|Configure IP Cache|",
      "[OPTRACE]|152474|258|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1693887734707|END|Configure IP Cache|",
      "[OPTRACE]|152474|259|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1693887734709|START|synth_design|",
      "[OPTRACE]|152474|306|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1693887790617|END|synth_design|",
      "[OPTRACE]|152474|307|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1693887790617|START|Write IP Cache|",
      "[OPTRACE]|152474|308|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1693887792305|END|Write IP Cache|",
      "[OPTRACE]|152474|309|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1693887792306|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|152474|310|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1693887792850|END|write_checkpoint|",
      "[OPTRACE]|152474|311|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1693887792851|START|synth reports|REPORT",
      "[OPTRACE]|152474|312|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1693887793397|END|synth reports|",
      "[OPTRACE]|152474|313|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1693887794422|END|bd_58f6_lut_buffer_0_synth_1|",
      "[OPTRACE]|152692|222|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1693887730275|START|ulp_axi_gpio_null_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|152692|223|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1693887730276|START|Creating in-memory project|",
      "[OPTRACE]|152692|260|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1693887736870|END|Creating in-memory project|",
      "[OPTRACE]|152692|261|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1693887736870|START|Adding files|",
      "[OPTRACE]|152692|262|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1693887737113|END|Adding files|",
      "[OPTRACE]|152692|263|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1693887737114|START|Configure IP Cache|",
      "[OPTRACE]|152692|264|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1693887737142|END|Configure IP Cache|",
      "[OPTRACE]|152692|265|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1693887737143|END|ulp_axi_gpio_null_1_synth_1|",
      "[OPTRACE]|153160|266|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1693887745922|START|bd_22c0_auto_cc_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|153160|267|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1693887745923|START|Creating in-memory project|",
      "[OPTRACE]|153160|268|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1693887752870|END|Creating in-memory project|",
      "[OPTRACE]|153160|269|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1693887752870|START|Adding files|",
      "[OPTRACE]|153160|270|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1693887753065|END|Adding files|",
      "[OPTRACE]|153160|271|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1693887753066|START|Configure IP Cache|",
      "[OPTRACE]|153160|272|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1693887753111|END|Configure IP Cache|",
      "[OPTRACE]|153160|273|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1693887753112|START|synth_design|",
      "[OPTRACE]|153160|350|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1693887824564|END|synth_design|",
      "[OPTRACE]|153160|351|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1693887824565|START|Write IP Cache|",
      "[OPTRACE]|153160|358|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1693887826079|END|Write IP Cache|",
      "[OPTRACE]|153160|359|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1693887826080|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|153160|360|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1693887826700|END|write_checkpoint|",
      "[OPTRACE]|153160|361|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1693887826700|START|synth reports|REPORT",
      "[OPTRACE]|153160|362|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1693887827243|END|synth reports|",
      "[OPTRACE]|153160|367|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1693887828085|END|bd_22c0_auto_cc_0_synth_1|",
      "[OPTRACE]|153452|274|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/ulp_axi_gpio_null_2.tcl|vivado_synth|1693887753647|START|ulp_axi_gpio_null_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|153452|276|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/ulp_axi_gpio_null_2.tcl|vivado_synth|1693887753648|START|Creating in-memory project|",
      "[OPTRACE]|153452|286|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/ulp_axi_gpio_null_2.tcl|vivado_synth|1693887760646|END|Creating in-memory project|",
      "[OPTRACE]|153452|287|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/ulp_axi_gpio_null_2.tcl|vivado_synth|1693887760647|START|Adding files|",
      "[OPTRACE]|153452|288|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/ulp_axi_gpio_null_2.tcl|vivado_synth|1693887760832|END|Adding files|",
      "[OPTRACE]|153452|289|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/ulp_axi_gpio_null_2.tcl|vivado_synth|1693887760834|START|Configure IP Cache|",
      "[OPTRACE]|153452|290|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/ulp_axi_gpio_null_2.tcl|vivado_synth|1693887760855|END|Configure IP Cache|",
      "[OPTRACE]|153452|291|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/ulp_axi_gpio_null_2.tcl|vivado_synth|1693887760857|END|ulp_axi_gpio_null_2_synth_1|",
      "[OPTRACE]|153453|275|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1693887753647|START|bd_7cf0_bs_switch_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|153453|277|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1693887753649|START|Creating in-memory project|",
      "[OPTRACE]|153453|280|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1693887760434|END|Creating in-memory project|",
      "[OPTRACE]|153453|281|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1693887760434|START|Adding files|",
      "[OPTRACE]|153453|282|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1693887760627|END|Adding files|",
      "[OPTRACE]|153453|283|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1693887760629|START|Configure IP Cache|",
      "[OPTRACE]|153453|284|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1693887760631|END|Configure IP Cache|",
      "[OPTRACE]|153453|285|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1693887760632|START|synth_design|",
      "[OPTRACE]|153453|338|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1693887816273|END|synth_design|",
      "[OPTRACE]|153453|339|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1693887816274|START|Write IP Cache|",
      "[OPTRACE]|153453|340|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1693887818047|END|Write IP Cache|",
      "[OPTRACE]|153453|341|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1693887818048|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|153453|344|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1693887818588|END|write_checkpoint|",
      "[OPTRACE]|153453|345|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1693887818588|START|synth reports|REPORT",
      "[OPTRACE]|153453|346|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1693887819065|END|synth reports|",
      "[OPTRACE]|153453|347|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1693887820212|END|bd_7cf0_bs_switch_1_0_synth_1|",
      "[OPTRACE]|153586|278|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1693887757142|START|bd_7cf0_bsip_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|153586|279|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1693887757143|START|Creating in-memory project|",
      "[OPTRACE]|153586|292|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1693887764710|END|Creating in-memory project|",
      "[OPTRACE]|153586|293|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1693887764711|START|Adding files|",
      "[OPTRACE]|153586|294|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1693887764929|END|Adding files|",
      "[OPTRACE]|153586|295|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1693887764931|START|Configure IP Cache|",
      "[OPTRACE]|153586|296|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1693887764932|END|Configure IP Cache|",
      "[OPTRACE]|153586|297|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1693887764933|START|synth_design|",
      "[OPTRACE]|153586|363|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1693887827514|END|synth_design|",
      "[OPTRACE]|153586|364|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1693887827514|START|Write IP Cache|",
      "[OPTRACE]|153586|372|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1693887829111|END|Write IP Cache|",
      "[OPTRACE]|153586|373|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1693887829112|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|153586|374|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1693887829627|END|write_checkpoint|",
      "[OPTRACE]|153586|375|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1693887829628|START|synth reports|REPORT",
      "[OPTRACE]|153586|376|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1693887830169|END|synth reports|",
      "[OPTRACE]|153586|379|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1693887831259|END|bd_7cf0_bsip_0_synth_1|",
      "[OPTRACE]|15361|859|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1693888225702|START|bd_22c0_clk_hbm_adapt_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|15361|860|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1693888225704|START|Creating in-memory project|",
      "[OPTRACE]|15361|870|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1693888232944|END|Creating in-memory project|",
      "[OPTRACE]|15361|871|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1693888232945|START|Adding files|",
      "[OPTRACE]|15361|872|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1693888233119|END|Adding files|",
      "[OPTRACE]|15361|873|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1693888233120|START|Configure IP Cache|",
      "[OPTRACE]|15361|874|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1693888233122|END|Configure IP Cache|",
      "[OPTRACE]|15361|875|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1693888233122|START|synth_design|",
      "[OPTRACE]|15361|940|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1693888287258|END|synth_design|",
      "[OPTRACE]|15361|941|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1693888287259|START|Write IP Cache|",
      "[OPTRACE]|15361|948|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1693888288766|END|Write IP Cache|",
      "[OPTRACE]|15361|949|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1693888288767|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|15361|950|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1693888289266|END|write_checkpoint|",
      "[OPTRACE]|15361|951|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1693888289267|START|synth reports|REPORT",
      "[OPTRACE]|15361|952|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1693888289782|END|synth reports|",
      "[OPTRACE]|15361|953|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1693888290683|END|bd_22c0_clk_hbm_adapt_0_synth_1|",
      "[OPTRACE]|154391|298|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1693887780130|START|bd_7cf0_axi_jtag_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|154391|299|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1693887780132|START|Creating in-memory project|",
      "[OPTRACE]|154391|300|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1693887787199|END|Creating in-memory project|",
      "[OPTRACE]|154391|301|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1693887787200|START|Adding files|",
      "[OPTRACE]|154391|302|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1693887787418|END|Adding files|",
      "[OPTRACE]|154391|303|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1693887787420|START|Configure IP Cache|",
      "[OPTRACE]|154391|304|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1693887787421|END|Configure IP Cache|",
      "[OPTRACE]|154391|305|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1693887787422|START|synth_design|",
      "[OPTRACE]|154391|404|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1693887852378|END|synth_design|",
      "[OPTRACE]|154391|405|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1693887852378|START|Write IP Cache|",
      "[OPTRACE]|154391|408|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1693887854025|END|Write IP Cache|",
      "[OPTRACE]|154391|409|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1693887854026|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|154391|410|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1693887854586|END|write_checkpoint|",
      "[OPTRACE]|154391|411|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1693887854587|START|synth reports|REPORT",
      "[OPTRACE]|154391|412|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1693887855086|END|synth reports|",
      "[OPTRACE]|154391|413|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1693887856068|END|bd_7cf0_axi_jtag_0_synth_1|",
      "[OPTRACE]|155915|342|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1693887818167|START|bd_097b_build_info_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|155915|343|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1693887818169|START|Creating in-memory project|",
      "[OPTRACE]|155915|352|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1693887825471|END|Creating in-memory project|",
      "[OPTRACE]|155915|353|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1693887825472|START|Adding files|",
      "[OPTRACE]|155915|354|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1693887825668|END|Adding files|",
      "[OPTRACE]|155915|355|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1693887825670|START|Configure IP Cache|",
      "[OPTRACE]|155915|356|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1693887825671|END|Configure IP Cache|",
      "[OPTRACE]|155915|357|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1693887825672|START|synth_design|",
      "[OPTRACE]|155915|434|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1693887891208|END|synth_design|",
      "[OPTRACE]|155915|435|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1693887891208|START|Write IP Cache|",
      "[OPTRACE]|155915|436|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1693887892714|END|Write IP Cache|",
      "[OPTRACE]|155915|437|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1693887892715|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|155915|438|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1693887893310|END|write_checkpoint|",
      "[OPTRACE]|155915|439|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1693887893310|START|synth reports|REPORT",
      "[OPTRACE]|155915|440|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1693887893847|END|synth reports|",
      "[OPTRACE]|155915|441|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1693887894785|END|bd_097b_build_info_0_synth_1|",
      "[OPTRACE]|15605|868|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_01_0.tcl|vivado_synth|1693888232490|START|bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|15605|869|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_01_0.tcl|vivado_synth|1693888232492|START|Creating in-memory project|",
      "[OPTRACE]|15605|876|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_01_0.tcl|vivado_synth|1693888239379|END|Creating in-memory project|",
      "[OPTRACE]|15605|877|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_01_0.tcl|vivado_synth|1693888239379|START|Adding files|",
      "[OPTRACE]|15605|878|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_01_0.tcl|vivado_synth|1693888239538|END|Adding files|",
      "[OPTRACE]|15605|879|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_01_0.tcl|vivado_synth|1693888239539|START|Configure IP Cache|",
      "[OPTRACE]|15605|880|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_01_0.tcl|vivado_synth|1693888239553|END|Configure IP Cache|",
      "[OPTRACE]|15605|881|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_01_0.tcl|vivado_synth|1693888239554|END|bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1|",
      "[OPTRACE]|156780|348|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1693887820820|START|bd_85ad_slice1_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|156780|349|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1693887820822|START|Creating in-memory project|",
      "[OPTRACE]|156780|365|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1693887827995|END|Creating in-memory project|",
      "[OPTRACE]|156780|366|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1693887827995|START|Adding files|",
      "[OPTRACE]|156780|368|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1693887828261|END|Adding files|",
      "[OPTRACE]|156780|369|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1693887828263|START|Configure IP Cache|",
      "[OPTRACE]|156780|370|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1693887828265|END|Configure IP Cache|",
      "[OPTRACE]|156780|371|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1693887828266|START|synth_design|",
      "[OPTRACE]|156780|442|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1693887895052|END|synth_design|",
      "[OPTRACE]|156780|443|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1693887895053|START|Write IP Cache|",
      "[OPTRACE]|156780|444|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1693887897050|END|Write IP Cache|",
      "[OPTRACE]|156780|445|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1693887897051|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|156780|446|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1693887897896|END|write_checkpoint|",
      "[OPTRACE]|156780|447|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1693887897896|START|synth reports|REPORT",
      "[OPTRACE]|156780|448|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1693887898514|END|synth reports|",
      "[OPTRACE]|156780|449|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1693887899642|END|bd_85ad_slice1_0_0_synth_1|",
      "[OPTRACE]|157517|380|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1693887831325|START|bd_85ad_interconnect1_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|157517|381|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1693887831326|START|Creating in-memory project|",
      "[OPTRACE]|157517|384|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1693887838247|END|Creating in-memory project|",
      "[OPTRACE]|157517|385|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1693887838247|START|Adding files|",
      "[OPTRACE]|157517|390|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1693887839204|END|Adding files|",
      "[OPTRACE]|157517|391|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1693887839206|START|Configure IP Cache|",
      "[OPTRACE]|157517|392|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1693887839279|END|Configure IP Cache|",
      "[OPTRACE]|157517|393|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1693887839280|START|synth_design|",
      "[OPTRACE]|157517|510|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1693887953611|END|synth_design|",
      "[OPTRACE]|157517|511|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1693887953611|START|Write IP Cache|",
      "[OPTRACE]|157517|524|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1693887959587|END|Write IP Cache|",
      "[OPTRACE]|157517|525|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1693887959590|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|157517|526|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1693887962007|END|write_checkpoint|",
      "[OPTRACE]|157517|527|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1693887962008|START|synth reports|REPORT",
      "[OPTRACE]|157517|528|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1693887962599|END|synth reports|",
      "[OPTRACE]|157517|531|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1693887965923|END|bd_85ad_interconnect1_0_0_synth_1|",
      "[OPTRACE]|157518|377|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1693887831220|START|bd_097b_user_debug_hub_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|157518|378|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1693887831222|START|Creating in-memory project|",
      "[OPTRACE]|157518|382|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1693887838207|END|Creating in-memory project|",
      "[OPTRACE]|157518|383|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1693887838208|START|Adding files|",
      "[OPTRACE]|157518|386|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1693887838578|END|Adding files|",
      "[OPTRACE]|157518|387|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1693887838579|START|Configure IP Cache|",
      "[OPTRACE]|157518|388|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1693887838609|END|Configure IP Cache|",
      "[OPTRACE]|157518|389|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1693887838610|START|synth_design|",
      "[OPTRACE]|157518|450|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1693887901098|END|synth_design|",
      "[OPTRACE]|157518|451|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1693887901098|START|Write IP Cache|",
      "[OPTRACE]|157518|452|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1693887902486|END|Write IP Cache|",
      "[OPTRACE]|157518|453|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1693887902487|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|157518|454|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1693887903027|END|write_checkpoint|",
      "[OPTRACE]|157518|455|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1693887903027|START|synth reports|REPORT",
      "[OPTRACE]|157518|456|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1693887903536|END|synth reports|",
      "[OPTRACE]|157518|457|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1693887904452|END|bd_097b_user_debug_hub_0_synth_1|",
      "[OPTRACE]|158435|394|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1693887840382|START|bd_85ad_interconnect0_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|158435|395|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1693887840383|START|Creating in-memory project|",
      "[OPTRACE]|158435|396|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1693887847187|END|Creating in-memory project|",
      "[OPTRACE]|158435|397|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1693887847187|START|Adding files|",
      "[OPTRACE]|158435|398|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1693887848104|END|Adding files|",
      "[OPTRACE]|158435|399|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1693887848106|START|Configure IP Cache|",
      "[OPTRACE]|158435|400|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1693887848168|END|Configure IP Cache|",
      "[OPTRACE]|158435|401|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1693887848169|START|synth_design|",
      "[OPTRACE]|158435|529|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1693887962684|END|synth_design|",
      "[OPTRACE]|158435|530|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1693887962684|START|Write IP Cache|",
      "[OPTRACE]|158435|532|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1693887968559|END|Write IP Cache|",
      "[OPTRACE]|158435|533|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1693887968562|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|158435|534|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1693887971070|END|write_checkpoint|",
      "[OPTRACE]|158435|535|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1693887971070|START|synth reports|REPORT",
      "[OPTRACE]|158435|538|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1693887971604|END|synth reports|",
      "[OPTRACE]|158435|541|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1693887974649|END|bd_85ad_interconnect0_1_0_synth_1|",
      "[OPTRACE]|158710|402|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1693887849390|START|bd_85ad_hbm_reset_sync_SLR2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|158710|403|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1693887849391|START|Creating in-memory project|",
      "[OPTRACE]|158710|414|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1693887856295|END|Creating in-memory project|",
      "[OPTRACE]|158710|415|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1693887856296|START|Adding files|",
      "[OPTRACE]|158710|416|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1693887856451|END|Adding files|",
      "[OPTRACE]|158710|417|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1693887856453|START|Configure IP Cache|",
      "[OPTRACE]|158710|418|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1693887856455|END|Configure IP Cache|",
      "[OPTRACE]|158710|419|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1693887856455|START|synth_design|",
      "[OPTRACE]|158710|460|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1693887918374|END|synth_design|",
      "[OPTRACE]|158710|461|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1693887918374|START|Write IP Cache|",
      "[OPTRACE]|158710|462|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1693887919900|END|Write IP Cache|",
      "[OPTRACE]|158710|463|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1693887919901|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|158710|464|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1693887920449|END|write_checkpoint|",
      "[OPTRACE]|158710|465|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1693887920449|START|synth reports|REPORT",
      "[OPTRACE]|158710|468|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1693887920946|END|synth reports|",
      "[OPTRACE]|158710|469|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1693887921764|END|bd_85ad_hbm_reset_sync_SLR2_0_synth_1|",
      "[OPTRACE]|1587|539|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1693887973328|START|bd_85ad_slice0_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|1587|540|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1693887973329|START|Creating in-memory project|",
      "[OPTRACE]|1587|548|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1693887980243|END|Creating in-memory project|",
      "[OPTRACE]|1587|549|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1693887980243|START|Adding files|",
      "[OPTRACE]|1587|550|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1693887980443|END|Adding files|",
      "[OPTRACE]|1587|551|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1693887980445|START|Configure IP Cache|",
      "[OPTRACE]|1587|552|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1693887980447|END|Configure IP Cache|",
      "[OPTRACE]|1587|553|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1693887980448|START|synth_design|",
      "[OPTRACE]|1587|668|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1693888074454|END|synth_design|",
      "[OPTRACE]|1587|669|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1693888074454|START|Write IP Cache|",
      "[OPTRACE]|1587|678|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1693888078329|END|Write IP Cache|",
      "[OPTRACE]|1587|679|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1693888078336|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|1587|680|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1693888080114|END|write_checkpoint|",
      "[OPTRACE]|1587|681|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1693888080114|START|synth reports|REPORT",
      "[OPTRACE]|1587|682|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1693888080693|END|synth reports|",
      "[OPTRACE]|1587|683|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1693888082933|END|bd_85ad_slice0_1_0_synth_1|",
      "[OPTRACE]|158950|406|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1693887852626|START|bd_85ad_axi_apb_bridge_inst_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|158950|407|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1693887852627|START|Creating in-memory project|",
      "[OPTRACE]|158950|420|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1693887859578|END|Creating in-memory project|",
      "[OPTRACE]|158950|421|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1693887859579|START|Adding files|",
      "[OPTRACE]|158950|422|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1693887859759|END|Adding files|",
      "[OPTRACE]|158950|423|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1693887859760|START|Configure IP Cache|",
      "[OPTRACE]|158950|424|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1693887859763|END|Configure IP Cache|",
      "[OPTRACE]|158950|425|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1693887859764|START|synth_design|",
      "[OPTRACE]|158950|470|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1693887922928|END|synth_design|",
      "[OPTRACE]|158950|471|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1693887922928|START|Write IP Cache|",
      "[OPTRACE]|158950|478|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1693887924523|END|Write IP Cache|",
      "[OPTRACE]|158950|479|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1693887924525|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|158950|480|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1693887925103|END|write_checkpoint|",
      "[OPTRACE]|158950|481|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1693887925103|START|synth reports|REPORT",
      "[OPTRACE]|158950|484|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1693887925604|END|synth reports|",
      "[OPTRACE]|158950|485|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1693887926493|END|bd_85ad_axi_apb_bridge_inst_0_synth_1|",
      "[OPTRACE]|159964|426|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1693887879843|START|bd_097b_user_debug_bridge_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|159964|427|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1693887879844|START|Creating in-memory project|",
      "[OPTRACE]|159964|428|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1693887886916|END|Creating in-memory project|",
      "[OPTRACE]|159964|429|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1693887886916|START|Adding files|",
      "[OPTRACE]|159964|430|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1693887887166|END|Adding files|",
      "[OPTRACE]|159964|431|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1693887887168|START|Configure IP Cache|",
      "[OPTRACE]|159964|432|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1693887887239|END|Configure IP Cache|",
      "[OPTRACE]|159964|433|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1693887887239|START|synth_design|",
      "[OPTRACE]|159964|500|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1693887946973|END|synth_design|",
      "[OPTRACE]|159964|501|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1693887946973|START|Write IP Cache|",
      "[OPTRACE]|159964|502|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1693887948306|END|Write IP Cache|",
      "[OPTRACE]|159964|503|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1693887948307|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|159964|506|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1693887948871|END|write_checkpoint|",
      "[OPTRACE]|159964|507|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1693887948871|START|synth reports|REPORT",
      "[OPTRACE]|159964|508|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1693887949351|END|synth reports|",
      "[OPTRACE]|159964|509|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1693887950275|END|bd_097b_user_debug_bridge_0_synth_1|",
      "[OPTRACE]|161870|458|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1693887916342|START|bd_85ad_vip_S00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|161870|459|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1693887916343|START|Creating in-memory project|",
      "[OPTRACE]|161870|472|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1693887923703|END|Creating in-memory project|",
      "[OPTRACE]|161870|473|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1693887923703|START|Adding files|",
      "[OPTRACE]|161870|474|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1693887923943|END|Adding files|",
      "[OPTRACE]|161870|475|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1693887923945|START|Configure IP Cache|",
      "[OPTRACE]|161870|476|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1693887923947|END|Configure IP Cache|",
      "[OPTRACE]|161870|477|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1693887923948|START|synth_design|",
      "[OPTRACE]|161870|556|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1693887987165|END|synth_design|",
      "[OPTRACE]|161870|557|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1693887987165|START|Write IP Cache|",
      "[OPTRACE]|161870|558|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1693887988818|END|Write IP Cache|",
      "[OPTRACE]|161870|559|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1693887988819|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|161870|560|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1693887989426|END|write_checkpoint|",
      "[OPTRACE]|161870|561|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1693887989426|START|synth reports|REPORT",
      "[OPTRACE]|161870|562|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1693887989945|END|synth reports|",
      "[OPTRACE]|161870|563|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1693887990975|END|bd_85ad_vip_S00_0_synth_1|",
      "[OPTRACE]|162015|466|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1693887920630|START|ulp_auto_cc_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|162015|467|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1693887920632|START|Creating in-memory project|",
      "[OPTRACE]|162015|486|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1693887927469|END|Creating in-memory project|",
      "[OPTRACE]|162015|487|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1693887927470|START|Adding files|",
      "[OPTRACE]|162015|488|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1693887927651|END|Adding files|",
      "[OPTRACE]|162015|489|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1693887927652|START|Configure IP Cache|",
      "[OPTRACE]|162015|490|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1693887927695|END|Configure IP Cache|",
      "[OPTRACE]|162015|491|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1693887927696|START|synth_design|",
      "[OPTRACE]|162015|572|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1693887999507|END|synth_design|",
      "[OPTRACE]|162015|573|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1693887999508|START|Write IP Cache|",
      "[OPTRACE]|162015|574|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1693888001174|END|Write IP Cache|",
      "[OPTRACE]|162015|575|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1693888001175|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|162015|576|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1693888001840|END|write_checkpoint|",
      "[OPTRACE]|162015|577|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1693888001840|START|synth reports|REPORT",
      "[OPTRACE]|162015|578|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1693888002457|END|synth reports|",
      "[OPTRACE]|162015|585|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1693888003349|END|ulp_auto_cc_1_synth_1|",
      "[OPTRACE]|162167|482|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1693887925136|START|bd_85ad_hbm_inst_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|162167|483|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1693887925137|START|Creating in-memory project|",
      "[OPTRACE]|162167|492|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1693887931846|END|Creating in-memory project|",
      "[OPTRACE]|162167|493|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1693887931847|START|Adding files|",
      "[OPTRACE]|162167|494|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1693887933471|END|Adding files|",
      "[OPTRACE]|162167|495|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1693887933473|START|Configure IP Cache|",
      "[OPTRACE]|162167|496|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1693887933477|END|Configure IP Cache|",
      "[OPTRACE]|162167|497|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1693887933478|START|synth_design|",
      "[OPTRACE]|162167|612|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1693888039335|END|synth_design|",
      "[OPTRACE]|162167|613|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1693888039335|START|Write IP Cache|",
      "[OPTRACE]|162167|627|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1693888043464|END|Write IP Cache|",
      "[OPTRACE]|162167|628|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1693888043465|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|162167|630|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1693888044786|END|write_checkpoint|",
      "[OPTRACE]|162167|631|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1693888044787|START|synth reports|REPORT",
      "[OPTRACE]|162167|632|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1693888045314|END|synth reports|",
      "[OPTRACE]|162167|633|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1693888048268|END|bd_85ad_hbm_inst_0_synth_1|",
      "[OPTRACE]|163190|498|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1693887946141|START|bd_85ad_hbm_reset_sync_SLR0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|163190|499|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1693887946143|START|Creating in-memory project|",
      "[OPTRACE]|163190|512|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1693887953688|END|Creating in-memory project|",
      "[OPTRACE]|163190|513|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1693887953688|START|Adding files|",
      "[OPTRACE]|163190|514|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1693887953848|END|Adding files|",
      "[OPTRACE]|163190|515|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1693887953849|START|Configure IP Cache|",
      "[OPTRACE]|163190|516|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1693887953857|END|Configure IP Cache|",
      "[OPTRACE]|163190|517|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1693887953858|END|bd_85ad_hbm_reset_sync_SLR0_0_synth_1|",
      "[OPTRACE]|163421|504|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1693887948450|START|bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|163421|505|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1693887948451|START|Creating in-memory project|",
      "[OPTRACE]|163421|518|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1693887955662|END|Creating in-memory project|",
      "[OPTRACE]|163421|519|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1693887955663|START|Adding files|",
      "[OPTRACE]|163421|520|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1693887955805|END|Adding files|",
      "[OPTRACE]|163421|521|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1693887955807|START|Configure IP Cache|",
      "[OPTRACE]|163421|522|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1693887955808|END|Configure IP Cache|",
      "[OPTRACE]|163421|523|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1693887955809|START|synth_design|",
      "[OPTRACE]|163421|586|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1693888010835|END|synth_design|",
      "[OPTRACE]|163421|587|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1693888010836|START|Write IP Cache|",
      "[OPTRACE]|163421|588|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1693888012248|END|Write IP Cache|",
      "[OPTRACE]|163421|589|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1693888012249|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|163421|590|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1693888012699|END|write_checkpoint|",
      "[OPTRACE]|163421|591|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1693888012699|START|synth reports|REPORT",
      "[OPTRACE]|163421|592|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1693888013178|END|synth reports|",
      "[OPTRACE]|163421|593|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1693888013857|END|bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1|",
      "[OPTRACE]|16734|882|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1693888246842|START|bd_22c0_aclk_kernel_01_adapt_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16734|883|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1693888246844|START|Creating in-memory project|",
      "[OPTRACE]|16734|886|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1693888253781|END|Creating in-memory project|",
      "[OPTRACE]|16734|887|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1693888253781|START|Adding files|",
      "[OPTRACE]|16734|888|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1693888253979|END|Adding files|",
      "[OPTRACE]|16734|889|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1693888253981|START|Configure IP Cache|",
      "[OPTRACE]|16734|890|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1693888253982|END|Configure IP Cache|",
      "[OPTRACE]|16734|891|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1693888253983|START|synth_design|",
      "[OPTRACE]|16734|970|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1693888309384|END|synth_design|",
      "[OPTRACE]|16734|971|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1693888309384|START|Write IP Cache|",
      "[OPTRACE]|16734|972|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1693888310833|END|Write IP Cache|",
      "[OPTRACE]|16734|973|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1693888310834|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|16734|974|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1693888311383|END|write_checkpoint|",
      "[OPTRACE]|16734|975|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1693888311384|START|synth reports|REPORT",
      "[OPTRACE]|16734|978|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1693888311927|END|synth reports|",
      "[OPTRACE]|16734|979|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1693888312847|END|bd_22c0_aclk_kernel_01_adapt_0_synth_1|",
      "[OPTRACE]|16868|884|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_00_cont_adapt_0.tcl|vivado_synth|1693888248969|START|bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16868|885|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_00_cont_adapt_0.tcl|vivado_synth|1693888248971|START|Creating in-memory project|",
      "[OPTRACE]|16868|892|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_00_cont_adapt_0.tcl|vivado_synth|1693888255831|END|Creating in-memory project|",
      "[OPTRACE]|16868|893|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_00_cont_adapt_0.tcl|vivado_synth|1693888255831|START|Adding files|",
      "[OPTRACE]|16868|894|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_00_cont_adapt_0.tcl|vivado_synth|1693888255975|END|Adding files|",
      "[OPTRACE]|16868|895|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_00_cont_adapt_0.tcl|vivado_synth|1693888255976|START|Configure IP Cache|",
      "[OPTRACE]|16868|896|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_00_cont_adapt_0.tcl|vivado_synth|1693888255982|END|Configure IP Cache|",
      "[OPTRACE]|16868|897|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_00_cont_adapt_0.tcl|vivado_synth|1693888255983|END|bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1|",
      "[OPTRACE]|17237|1162|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1693888415140|END|synth_design|",
      "[OPTRACE]|17237|1163|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1693888415140|START|Write IP Cache|",
      "[OPTRACE]|17237|1164|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1693888417136|END|Write IP Cache|",
      "[OPTRACE]|17237|1165|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1693888417137|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|17237|1170|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1693888417946|END|write_checkpoint|",
      "[OPTRACE]|17237|1171|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1693888417947|START|synth reports|REPORT",
      "[OPTRACE]|17237|1174|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1693888418481|END|synth reports|",
      "[OPTRACE]|17237|1177|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1693888419567|END|bd_22c0_clkwiz_aclk_kernel_01_0_synth_1|",
      "[OPTRACE]|17237|906|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1693888259439|START|bd_22c0_clkwiz_aclk_kernel_01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17237|907|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1693888259440|START|Creating in-memory project|",
      "[OPTRACE]|17237|908|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1693888267017|END|Creating in-memory project|",
      "[OPTRACE]|17237|909|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1693888267017|START|Adding files|",
      "[OPTRACE]|17237|910|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1693888267279|END|Adding files|",
      "[OPTRACE]|17237|911|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1693888267280|START|Configure IP Cache|",
      "[OPTRACE]|17237|912|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1693888267283|END|Configure IP Cache|",
      "[OPTRACE]|17237|913|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1693888267285|START|synth_design|",
      "[OPTRACE]|17852|1012|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1693888342017|END|synth_design|",
      "[OPTRACE]|17852|1013|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1693888342017|START|Write IP Cache|",
      "[OPTRACE]|17852|1018|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1693888343536|END|Write IP Cache|",
      "[OPTRACE]|17852|1019|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1693888343537|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|17852|1022|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1693888344012|END|write_checkpoint|",
      "[OPTRACE]|17852|1023|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1693888344013|START|synth reports|REPORT",
      "[OPTRACE]|17852|1028|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1693888344495|END|synth reports|",
      "[OPTRACE]|17852|1038|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1693888345398|END|bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1|",
      "[OPTRACE]|17852|930|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1693888275228|START|bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17852|931|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1693888275229|START|Creating in-memory project|",
      "[OPTRACE]|17852|934|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1693888282081|END|Creating in-memory project|",
      "[OPTRACE]|17852|935|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1693888282082|START|Adding files|",
      "[OPTRACE]|17852|936|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1693888282231|END|Adding files|",
      "[OPTRACE]|17852|937|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1693888282233|START|Configure IP Cache|",
      "[OPTRACE]|17852|938|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1693888282234|END|Configure IP Cache|",
      "[OPTRACE]|17852|939|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1693888282235|START|synth_design|",
      "[OPTRACE]|18468|1016|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1693888342479|END|synth_design|",
      "[OPTRACE]|18468|1017|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1693888342479|START|Write IP Cache|",
      "[OPTRACE]|18468|1020|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1693888343866|END|Write IP Cache|",
      "[OPTRACE]|18468|1021|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1693888343867|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|18468|1026|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1693888344424|END|write_checkpoint|",
      "[OPTRACE]|18468|1027|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1693888344424|START|synth reports|REPORT",
      "[OPTRACE]|18468|1029|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1693888344943|END|synth reports|",
      "[OPTRACE]|18468|1040|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1693888345747|END|bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1|",
      "[OPTRACE]|18468|932|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1693888280380|START|bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18468|933|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1693888280389|START|Creating in-memory project|",
      "[OPTRACE]|18468|942|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1693888287493|END|Creating in-memory project|",
      "[OPTRACE]|18468|943|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1693888287493|START|Adding files|",
      "[OPTRACE]|18468|944|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1693888287693|END|Adding files|",
      "[OPTRACE]|18468|945|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1693888287694|START|Configure IP Cache|",
      "[OPTRACE]|18468|946|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1693888287696|END|Configure IP Cache|",
      "[OPTRACE]|18468|947|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1693888287697|START|synth_design|",
      "[OPTRACE]|19200|956|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.tcl|vivado_synth|1693888295623|START|bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|19200|957|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.tcl|vivado_synth|1693888295624|START|Creating in-memory project|",
      "[OPTRACE]|19200|958|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.tcl|vivado_synth|1693888302808|END|Creating in-memory project|",
      "[OPTRACE]|19200|959|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.tcl|vivado_synth|1693888302808|START|Adding files|",
      "[OPTRACE]|19200|964|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.tcl|vivado_synth|1693888302978|END|Adding files|",
      "[OPTRACE]|19200|966|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.tcl|vivado_synth|1693888302980|START|Configure IP Cache|",
      "[OPTRACE]|19200|968|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.tcl|vivado_synth|1693888302989|END|Configure IP Cache|",
      "[OPTRACE]|19200|969|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.tcl|vivado_synth|1693888302990|END|bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1|",
      "[OPTRACE]|19310|954|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.tcl|vivado_synth|1693888295585|START|bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|19310|955|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.tcl|vivado_synth|1693888295587|START|Creating in-memory project|",
      "[OPTRACE]|19310|960|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.tcl|vivado_synth|1693888302819|END|Creating in-memory project|",
      "[OPTRACE]|19310|961|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.tcl|vivado_synth|1693888302819|START|Adding files|",
      "[OPTRACE]|19310|962|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.tcl|vivado_synth|1693888302972|END|Adding files|",
      "[OPTRACE]|19310|963|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.tcl|vivado_synth|1693888302973|START|Configure IP Cache|",
      "[OPTRACE]|19310|965|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.tcl|vivado_synth|1693888302979|END|Configure IP Cache|",
      "[OPTRACE]|19310|967|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.tcl|vivado_synth|1693888302980|END|bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1|",
      "[OPTRACE]|20114|976|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.tcl|vivado_synth|1693888311656|START|bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|20114|977|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.tcl|vivado_synth|1693888311658|START|Creating in-memory project|",
      "[OPTRACE]|20114|980|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.tcl|vivado_synth|1693888318658|END|Creating in-memory project|",
      "[OPTRACE]|20114|981|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.tcl|vivado_synth|1693888318659|START|Adding files|",
      "[OPTRACE]|20114|982|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.tcl|vivado_synth|1693888318807|END|Adding files|",
      "[OPTRACE]|20114|983|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.tcl|vivado_synth|1693888318809|START|Configure IP Cache|",
      "[OPTRACE]|20114|984|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.tcl|vivado_synth|1693888318815|END|Configure IP Cache|",
      "[OPTRACE]|20114|985|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.tcl|vivado_synth|1693888318816|END|bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1|",
      "[OPTRACE]|20824|986|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.tcl|vivado_synth|1693888322089|START|bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|20824|987|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.tcl|vivado_synth|1693888322090|START|Creating in-memory project|",
      "[OPTRACE]|20824|990|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.tcl|vivado_synth|1693888328707|END|Creating in-memory project|",
      "[OPTRACE]|20824|991|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.tcl|vivado_synth|1693888328708|START|Adding files|",
      "[OPTRACE]|20824|992|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.tcl|vivado_synth|1693888328848|END|Adding files|",
      "[OPTRACE]|20824|993|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.tcl|vivado_synth|1693888328850|START|Configure IP Cache|",
      "[OPTRACE]|20824|994|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.tcl|vivado_synth|1693888328855|END|Configure IP Cache|",
      "[OPTRACE]|20824|995|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.tcl|vivado_synth|1693888328857|END|bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1|",
      "[OPTRACE]|20825|1000|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.tcl|vivado_synth|1693888329139|END|Configure IP Cache|",
      "[OPTRACE]|20825|1001|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.tcl|vivado_synth|1693888329140|END|bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1|",
      "[OPTRACE]|20825|988|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.tcl|vivado_synth|1693888322226|START|bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|20825|989|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.tcl|vivado_synth|1693888322227|START|Creating in-memory project|",
      "[OPTRACE]|20825|996|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.tcl|vivado_synth|1693888328985|END|Creating in-memory project|",
      "[OPTRACE]|20825|997|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.tcl|vivado_synth|1693888328985|START|Adding files|",
      "[OPTRACE]|20825|998|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.tcl|vivado_synth|1693888329132|END|Adding files|",
      "[OPTRACE]|20825|999|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.tcl|vivado_synth|1693888329133|START|Configure IP Cache|",
      "[OPTRACE]|21062|1002|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.tcl|vivado_synth|1693888334091|START|bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|21062|1003|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.tcl|vivado_synth|1693888334092|START|Creating in-memory project|",
      "[OPTRACE]|21062|1006|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.tcl|vivado_synth|1693888341279|END|Creating in-memory project|",
      "[OPTRACE]|21062|1007|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.tcl|vivado_synth|1693888341279|START|Adding files|",
      "[OPTRACE]|21062|1008|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.tcl|vivado_synth|1693888341487|END|Adding files|",
      "[OPTRACE]|21062|1009|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.tcl|vivado_synth|1693888341489|START|Configure IP Cache|",
      "[OPTRACE]|21062|1010|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.tcl|vivado_synth|1693888341496|END|Configure IP Cache|",
      "[OPTRACE]|21062|1011|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.tcl|vivado_synth|1693888341497|END|bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1|",
      "[OPTRACE]|21190|1004|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.tcl|vivado_synth|1693888337927|START|bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|21190|1005|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.tcl|vivado_synth|1693888337928|START|Creating in-memory project|",
      "[OPTRACE]|21190|1030|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.tcl|vivado_synth|1693888344985|END|Creating in-memory project|",
      "[OPTRACE]|21190|1031|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.tcl|vivado_synth|1693888344986|START|Adding files|",
      "[OPTRACE]|21190|1034|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.tcl|vivado_synth|1693888345140|END|Adding files|",
      "[OPTRACE]|21190|1035|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.tcl|vivado_synth|1693888345141|START|Configure IP Cache|",
      "[OPTRACE]|21190|1036|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.tcl|vivado_synth|1693888345147|END|Configure IP Cache|",
      "[OPTRACE]|21190|1037|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.tcl|vivado_synth|1693888345148|END|bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1|",
      "[OPTRACE]|21409|1044|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.tcl|vivado_synth|1693888348428|START|bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|21409|1045|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.tcl|vivado_synth|1693888348429|START|Creating in-memory project|",
      "[OPTRACE]|21409|1052|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.tcl|vivado_synth|1693888354988|END|Creating in-memory project|",
      "[OPTRACE]|21409|1053|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.tcl|vivado_synth|1693888354988|START|Adding files|",
      "[OPTRACE]|21409|1054|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.tcl|vivado_synth|1693888355126|END|Adding files|",
      "[OPTRACE]|21409|1055|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.tcl|vivado_synth|1693888355127|START|Configure IP Cache|",
      "[OPTRACE]|21409|1056|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.tcl|vivado_synth|1693888355133|END|Configure IP Cache|",
      "[OPTRACE]|21409|1057|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.tcl|vivado_synth|1693888355134|END|bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1|",
      "[OPTRACE]|21515|1042|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.tcl|vivado_synth|1693888348260|START|bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|21515|1043|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.tcl|vivado_synth|1693888348262|START|Creating in-memory project|",
      "[OPTRACE]|21515|1046|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.tcl|vivado_synth|1693888354517|END|Creating in-memory project|",
      "[OPTRACE]|21515|1047|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.tcl|vivado_synth|1693888354517|START|Adding files|",
      "[OPTRACE]|21515|1048|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.tcl|vivado_synth|1693888354655|END|Adding files|",
      "[OPTRACE]|21515|1049|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.tcl|vivado_synth|1693888354657|START|Configure IP Cache|",
      "[OPTRACE]|21515|1050|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.tcl|vivado_synth|1693888354662|END|Configure IP Cache|",
      "[OPTRACE]|21515|1051|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.tcl|vivado_synth|1693888354663|END|bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1|",
      "[OPTRACE]|22887|1058|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.tcl|vivado_synth|1693888363907|START|bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|22887|1059|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.tcl|vivado_synth|1693888363909|START|Creating in-memory project|",
      "[OPTRACE]|22887|1068|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.tcl|vivado_synth|1693888371369|END|Creating in-memory project|",
      "[OPTRACE]|22887|1069|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.tcl|vivado_synth|1693888371369|START|Adding files|",
      "[OPTRACE]|22887|1070|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.tcl|vivado_synth|1693888371516|END|Adding files|",
      "[OPTRACE]|22887|1071|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.tcl|vivado_synth|1693888371518|START|Configure IP Cache|",
      "[OPTRACE]|22887|1072|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.tcl|vivado_synth|1693888371526|END|Configure IP Cache|",
      "[OPTRACE]|22887|1073|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.tcl|vivado_synth|1693888371529|END|bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1|",
      "[OPTRACE]|23018|1060|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.tcl|vivado_synth|1693888365242|START|bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|23018|1061|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.tcl|vivado_synth|1693888365243|START|Creating in-memory project|",
      "[OPTRACE]|23018|1074|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.tcl|vivado_synth|1693888372041|END|Creating in-memory project|",
      "[OPTRACE]|23018|1075|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.tcl|vivado_synth|1693888372042|START|Adding files|",
      "[OPTRACE]|23018|1076|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.tcl|vivado_synth|1693888372192|END|Adding files|",
      "[OPTRACE]|23018|1077|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.tcl|vivado_synth|1693888372193|START|Configure IP Cache|",
      "[OPTRACE]|23018|1078|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.tcl|vivado_synth|1693888372199|END|Configure IP Cache|",
      "[OPTRACE]|23018|1079|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.tcl|vivado_synth|1693888372200|END|bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1|",
      "[OPTRACE]|23134|1062|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.tcl|vivado_synth|1693888365518|START|bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|23134|1063|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.tcl|vivado_synth|1693888365519|START|Creating in-memory project|",
      "[OPTRACE]|23134|1080|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.tcl|vivado_synth|1693888372389|END|Creating in-memory project|",
      "[OPTRACE]|23134|1081|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.tcl|vivado_synth|1693888372390|START|Adding files|",
      "[OPTRACE]|23134|1082|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.tcl|vivado_synth|1693888372533|END|Adding files|",
      "[OPTRACE]|23134|1083|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.tcl|vivado_synth|1693888372535|START|Configure IP Cache|",
      "[OPTRACE]|23134|1084|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.tcl|vivado_synth|1693888372540|END|Configure IP Cache|",
      "[OPTRACE]|23134|1085|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.tcl|vivado_synth|1693888372541|END|bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1|",
      "[OPTRACE]|2321|554|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1693887986829|START|bd_85ad_init_reduce_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|2321|555|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1693887986830|START|Creating in-memory project|",
      "[OPTRACE]|2321|564|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1693887994283|END|Creating in-memory project|",
      "[OPTRACE]|2321|565|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1693887994284|START|Adding files|",
      "[OPTRACE]|2321|566|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1693887994485|END|Adding files|",
      "[OPTRACE]|2321|567|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1693887994486|START|Configure IP Cache|",
      "[OPTRACE]|2321|568|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1693887994488|END|Configure IP Cache|",
      "[OPTRACE]|2321|569|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1693887994490|START|synth_design|",
      "[OPTRACE]|2321|634|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1693888051602|END|synth_design|",
      "[OPTRACE]|2321|635|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1693888051602|START|Write IP Cache|",
      "[OPTRACE]|2321|638|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1693888053120|END|Write IP Cache|",
      "[OPTRACE]|2321|639|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1693888053121|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|2321|640|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1693888053666|END|write_checkpoint|",
      "[OPTRACE]|2321|641|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1693888053667|START|synth reports|REPORT",
      "[OPTRACE]|2321|642|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1693888054222|END|synth reports|",
      "[OPTRACE]|2321|643|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1693888054996|END|bd_85ad_init_reduce_0_synth_1|",
      "[OPTRACE]|23248|1064|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1693888366673|START|bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|23248|1065|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1693888366674|START|Creating in-memory project|",
      "[OPTRACE]|23248|1086|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1693888373454|END|Creating in-memory project|",
      "[OPTRACE]|23248|1087|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1693888373454|START|Adding files|",
      "[OPTRACE]|23248|1088|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1693888373598|END|Adding files|",
      "[OPTRACE]|23248|1089|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1693888373599|START|Configure IP Cache|",
      "[OPTRACE]|23248|1090|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1693888373611|END|Configure IP Cache|",
      "[OPTRACE]|23248|1091|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1693888373613|END|bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1|",
      "[OPTRACE]|23366|1066|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1693888367680|START|ulp_proc_sys_reset_ctrl_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|23366|1067|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1693888367681|START|Creating in-memory project|",
      "[OPTRACE]|23366|1096|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1693888374880|END|Creating in-memory project|",
      "[OPTRACE]|23366|1097|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1693888374881|START|Adding files|",
      "[OPTRACE]|23366|1098|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1693888375033|END|Adding files|",
      "[OPTRACE]|23366|1099|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1693888375035|START|Configure IP Cache|",
      "[OPTRACE]|23366|1100|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1693888375037|END|Configure IP Cache|",
      "[OPTRACE]|23366|1101|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1693888375038|START|synth_design|",
      "[OPTRACE]|23366|1218|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1693888435477|END|synth_design|",
      "[OPTRACE]|23366|1219|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1693888435477|START|Write IP Cache|",
      "[OPTRACE]|23366|1220|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1693888436933|END|Write IP Cache|",
      "[OPTRACE]|23366|1221|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1693888436934|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|23366|1222|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1693888437494|END|write_checkpoint|",
      "[OPTRACE]|23366|1223|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1693888437495|START|synth reports|REPORT",
      "[OPTRACE]|23366|1224|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1693888438037|END|synth reports|",
      "[OPTRACE]|23366|1225|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1693888438947|END|ulp_proc_sys_reset_ctrl_slr1_0_synth_1|",
      "[OPTRACE]|23534|1092|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.tcl|vivado_synth|1693888373795|START|bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|23534|1093|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.tcl|vivado_synth|1693888373796|START|Creating in-memory project|",
      "[OPTRACE]|23534|1102|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.tcl|vivado_synth|1693888380259|END|Creating in-memory project|",
      "[OPTRACE]|23534|1103|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.tcl|vivado_synth|1693888380259|START|Adding files|",
      "[OPTRACE]|23534|1106|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.tcl|vivado_synth|1693888380406|END|Adding files|",
      "[OPTRACE]|23534|1107|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.tcl|vivado_synth|1693888380407|START|Configure IP Cache|",
      "[OPTRACE]|23534|1108|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.tcl|vivado_synth|1693888380412|END|Configure IP Cache|",
      "[OPTRACE]|23534|1109|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.tcl|vivado_synth|1693888380414|END|bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1|",
      "[OPTRACE]|23649|1094|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.tcl|vivado_synth|1693888373846|START|bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|23649|1095|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.tcl|vivado_synth|1693888373847|START|Creating in-memory project|",
      "[OPTRACE]|23649|1104|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.tcl|vivado_synth|1693888380324|END|Creating in-memory project|",
      "[OPTRACE]|23649|1105|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.tcl|vivado_synth|1693888380324|START|Adding files|",
      "[OPTRACE]|23649|1110|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.tcl|vivado_synth|1693888380460|END|Adding files|",
      "[OPTRACE]|23649|1111|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.tcl|vivado_synth|1693888380461|START|Configure IP Cache|",
      "[OPTRACE]|23649|1112|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.tcl|vivado_synth|1693888380466|END|Configure IP Cache|",
      "[OPTRACE]|23649|1113|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.tcl|vivado_synth|1693888380468|END|bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1|",
      "[OPTRACE]|23936|1114|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.tcl|vivado_synth|1693888391075|START|bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|23936|1115|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.tcl|vivado_synth|1693888391076|START|Creating in-memory project|",
      "[OPTRACE]|23936|1124|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.tcl|vivado_synth|1693888398439|END|Creating in-memory project|",
      "[OPTRACE]|23936|1125|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.tcl|vivado_synth|1693888398440|START|Adding files|",
      "[OPTRACE]|23936|1130|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.tcl|vivado_synth|1693888398646|END|Adding files|",
      "[OPTRACE]|23936|1131|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.tcl|vivado_synth|1693888398648|START|Configure IP Cache|",
      "[OPTRACE]|23936|1132|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.tcl|vivado_synth|1693888398653|END|Configure IP Cache|",
      "[OPTRACE]|23936|1133|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.tcl|vivado_synth|1693888398654|END|bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1|",
      "[OPTRACE]|24053|1116|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.tcl|vivado_synth|1693888391315|START|bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|24053|1117|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.tcl|vivado_synth|1693888391316|START|Creating in-memory project|",
      "[OPTRACE]|24053|1122|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.tcl|vivado_synth|1693888398300|END|Creating in-memory project|",
      "[OPTRACE]|24053|1123|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.tcl|vivado_synth|1693888398300|START|Adding files|",
      "[OPTRACE]|24053|1126|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.tcl|vivado_synth|1693888398446|END|Adding files|",
      "[OPTRACE]|24053|1127|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.tcl|vivado_synth|1693888398447|START|Configure IP Cache|",
      "[OPTRACE]|24053|1128|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.tcl|vivado_synth|1693888398458|END|Configure IP Cache|",
      "[OPTRACE]|24053|1129|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.tcl|vivado_synth|1693888398459|END|bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1|",
      "[OPTRACE]|24160|1118|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.tcl|vivado_synth|1693888391705|START|bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|24160|1119|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.tcl|vivado_synth|1693888391706|START|Creating in-memory project|",
      "[OPTRACE]|24160|1134|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.tcl|vivado_synth|1693888398679|END|Creating in-memory project|",
      "[OPTRACE]|24160|1135|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.tcl|vivado_synth|1693888398680|START|Adding files|",
      "[OPTRACE]|24160|1136|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.tcl|vivado_synth|1693888398830|END|Adding files|",
      "[OPTRACE]|24160|1137|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.tcl|vivado_synth|1693888398831|START|Configure IP Cache|",
      "[OPTRACE]|24160|1138|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.tcl|vivado_synth|1693888398838|END|Configure IP Cache|",
      "[OPTRACE]|24160|1139|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.tcl|vivado_synth|1693888398839|END|bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1|",
      "[OPTRACE]|24286|1120|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.tcl|vivado_synth|1693888392787|START|bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|24286|1121|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.tcl|vivado_synth|1693888392788|START|Creating in-memory project|",
      "[OPTRACE]|24286|1140|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.tcl|vivado_synth|1693888399477|END|Creating in-memory project|",
      "[OPTRACE]|24286|1141|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.tcl|vivado_synth|1693888399477|START|Adding files|",
      "[OPTRACE]|24286|1142|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.tcl|vivado_synth|1693888399623|END|Adding files|",
      "[OPTRACE]|24286|1143|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.tcl|vivado_synth|1693888399624|START|Configure IP Cache|",
      "[OPTRACE]|24286|1145|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.tcl|vivado_synth|1693888399630|END|Configure IP Cache|",
      "[OPTRACE]|24286|1147|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.tcl|vivado_synth|1693888399630|END|bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1|",
      "[OPTRACE]|24656|1148|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.tcl|vivado_synth|1693888399994|START|bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|24656|1149|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.tcl|vivado_synth|1693888399997|START|Creating in-memory project|",
      "[OPTRACE]|24656|1152|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.tcl|vivado_synth|1693888406666|END|Creating in-memory project|",
      "[OPTRACE]|24656|1153|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.tcl|vivado_synth|1693888406666|START|Adding files|",
      "[OPTRACE]|24656|1158|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.tcl|vivado_synth|1693888406821|END|Adding files|",
      "[OPTRACE]|24656|1159|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.tcl|vivado_synth|1693888406822|START|Configure IP Cache|",
      "[OPTRACE]|24656|1160|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.tcl|vivado_synth|1693888406828|END|Configure IP Cache|",
      "[OPTRACE]|24656|1161|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.tcl|vivado_synth|1693888406829|END|bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1|",
      "[OPTRACE]|24657|1144|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.tcl|vivado_synth|1693888399628|START|bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|24657|1146|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.tcl|vivado_synth|1693888399630|START|Creating in-memory project|",
      "[OPTRACE]|24657|1150|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.tcl|vivado_synth|1693888406659|END|Creating in-memory project|",
      "[OPTRACE]|24657|1151|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.tcl|vivado_synth|1693888406659|START|Adding files|",
      "[OPTRACE]|24657|1154|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.tcl|vivado_synth|1693888406801|END|Adding files|",
      "[OPTRACE]|24657|1155|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.tcl|vivado_synth|1693888406802|START|Configure IP Cache|",
      "[OPTRACE]|24657|1156|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.tcl|vivado_synth|1693888406808|END|Configure IP Cache|",
      "[OPTRACE]|24657|1157|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.tcl|vivado_synth|1693888406809|END|bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1|",
      "[OPTRACE]|24970|1166|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1693888417332|START|bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|24970|1167|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1693888417334|START|Creating in-memory project|",
      "[OPTRACE]|24970|1178|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1693888424312|END|Creating in-memory project|",
      "[OPTRACE]|24970|1179|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1693888424313|START|Adding files|",
      "[OPTRACE]|24970|1180|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1693888424459|END|Adding files|",
      "[OPTRACE]|24970|1181|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1693888424460|START|Configure IP Cache|",
      "[OPTRACE]|24970|1182|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1693888424467|END|Configure IP Cache|",
      "[OPTRACE]|24970|1183|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1693888424470|END|bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1|",
      "[OPTRACE]|2498|570|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1693887995567|START|ulp_axi_vip_data_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|2498|571|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1693887995569|START|Creating in-memory project|",
      "[OPTRACE]|2498|579|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1693888002719|END|Creating in-memory project|",
      "[OPTRACE]|2498|580|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1693888002720|START|Adding files|",
      "[OPTRACE]|2498|581|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1693888002932|END|Adding files|",
      "[OPTRACE]|2498|582|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1693888002934|START|Configure IP Cache|",
      "[OPTRACE]|2498|583|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1693888002936|END|Configure IP Cache|",
      "[OPTRACE]|2498|584|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1693888002937|START|synth_design|",
      "[OPTRACE]|2498|652|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1693888065720|END|synth_design|",
      "[OPTRACE]|2498|653|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1693888065721|START|Write IP Cache|",
      "[OPTRACE]|2498|654|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1693888067471|END|Write IP Cache|",
      "[OPTRACE]|2498|655|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1693888067472|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|2498|656|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1693888068063|END|write_checkpoint|",
      "[OPTRACE]|2498|657|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1693888068063|START|synth reports|REPORT",
      "[OPTRACE]|2498|658|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1693888068579|END|synth reports|",
      "[OPTRACE]|2498|659|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1693888069630|END|ulp_axi_vip_data_0_synth_1|",
      "[OPTRACE]|25089|1168|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1693888417790|START|bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|25089|1169|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1693888417791|START|Creating in-memory project|",
      "[OPTRACE]|25089|1184|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1693888424629|END|Creating in-memory project|",
      "[OPTRACE]|25089|1185|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1693888424629|START|Adding files|",
      "[OPTRACE]|25089|1186|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1693888424781|END|Adding files|",
      "[OPTRACE]|25089|1187|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1693888424782|START|Configure IP Cache|",
      "[OPTRACE]|25089|1188|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1693888424788|END|Configure IP Cache|",
      "[OPTRACE]|25089|1189|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1693888424789|END|bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1|",
      "[OPTRACE]|25155|1172|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_4_0.tcl|vivado_synth|1693888418291|START|bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|25155|1173|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_4_0.tcl|vivado_synth|1693888418292|START|Creating in-memory project|",
      "[OPTRACE]|25155|1190|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_4_0.tcl|vivado_synth|1693888425185|END|Creating in-memory project|",
      "[OPTRACE]|25155|1191|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_4_0.tcl|vivado_synth|1693888425185|START|Adding files|",
      "[OPTRACE]|25155|1192|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_4_0.tcl|vivado_synth|1693888425341|END|Adding files|",
      "[OPTRACE]|25155|1193|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_4_0.tcl|vivado_synth|1693888425342|START|Configure IP Cache|",
      "[OPTRACE]|25155|1194|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_4_0.tcl|vivado_synth|1693888425349|END|Configure IP Cache|",
      "[OPTRACE]|25155|1195|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_4_0.tcl|vivado_synth|1693888425349|END|bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1|",
      "[OPTRACE]|25258|1175|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.tcl|vivado_synth|1693888418823|START|bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|25258|1176|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.tcl|vivado_synth|1693888418825|START|Creating in-memory project|",
      "[OPTRACE]|25258|1196|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.tcl|vivado_synth|1693888425720|END|Creating in-memory project|",
      "[OPTRACE]|25258|1197|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.tcl|vivado_synth|1693888425721|START|Adding files|",
      "[OPTRACE]|25258|1198|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.tcl|vivado_synth|1693888425868|END|Adding files|",
      "[OPTRACE]|25258|1199|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.tcl|vivado_synth|1693888425869|START|Configure IP Cache|",
      "[OPTRACE]|25258|1200|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.tcl|vivado_synth|1693888425875|END|Configure IP Cache|",
      "[OPTRACE]|25258|1201|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.tcl|vivado_synth|1693888425876|END|bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1|",
      "[OPTRACE]|25752|1202|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.tcl|vivado_synth|1693888426953|START|bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|25752|1203|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.tcl|vivado_synth|1693888426954|START|Creating in-memory project|",
      "[OPTRACE]|25752|1206|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.tcl|vivado_synth|1693888433645|END|Creating in-memory project|",
      "[OPTRACE]|25752|1207|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.tcl|vivado_synth|1693888433646|START|Adding files|",
      "[OPTRACE]|25752|1210|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.tcl|vivado_synth|1693888433785|END|Adding files|",
      "[OPTRACE]|25752|1211|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.tcl|vivado_synth|1693888433786|START|Configure IP Cache|",
      "[OPTRACE]|25752|1212|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.tcl|vivado_synth|1693888433791|END|Configure IP Cache|",
      "[OPTRACE]|25752|1213|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.tcl|vivado_synth|1693888433792|END|bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1|",
      "[OPTRACE]|25753|1204|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.tcl|vivado_synth|1693888427015|START|bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|25753|1205|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.tcl|vivado_synth|1693888427016|START|Creating in-memory project|",
      "[OPTRACE]|25753|1208|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.tcl|vivado_synth|1693888433765|END|Creating in-memory project|",
      "[OPTRACE]|25753|1209|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.tcl|vivado_synth|1693888433766|START|Adding files|",
      "[OPTRACE]|25753|1214|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.tcl|vivado_synth|1693888433911|END|Adding files|",
      "[OPTRACE]|25753|1215|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.tcl|vivado_synth|1693888433913|START|Configure IP Cache|",
      "[OPTRACE]|25753|1216|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.tcl|vivado_synth|1693888433918|END|Configure IP Cache|",
      "[OPTRACE]|25753|1217|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.tcl|vivado_synth|1693888433919|END|bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1|",
      "[OPTRACE]|26204|1226|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.tcl|vivado_synth|1693888440972|START|bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|26204|1227|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.tcl|vivado_synth|1693888440974|START|Creating in-memory project|",
      "[OPTRACE]|26204|1236|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.tcl|vivado_synth|1693888447763|END|Creating in-memory project|",
      "[OPTRACE]|26204|1237|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.tcl|vivado_synth|1693888447763|START|Adding files|",
      "[OPTRACE]|26204|1238|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.tcl|vivado_synth|1693888447903|END|Adding files|",
      "[OPTRACE]|26204|1239|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.tcl|vivado_synth|1693888447905|START|Configure IP Cache|",
      "[OPTRACE]|26204|1240|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.tcl|vivado_synth|1693888447910|END|Configure IP Cache|",
      "[OPTRACE]|26204|1241|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.tcl|vivado_synth|1693888447911|END|bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1|",
      "[OPTRACE]|26359|1228|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.tcl|vivado_synth|1693888443895|START|bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|26359|1229|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.tcl|vivado_synth|1693888443897|START|Creating in-memory project|",
      "[OPTRACE]|26359|1242|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.tcl|vivado_synth|1693888450657|END|Creating in-memory project|",
      "[OPTRACE]|26359|1243|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.tcl|vivado_synth|1693888450657|START|Adding files|",
      "[OPTRACE]|26359|1244|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.tcl|vivado_synth|1693888450803|END|Adding files|",
      "[OPTRACE]|26359|1245|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.tcl|vivado_synth|1693888450804|START|Configure IP Cache|",
      "[OPTRACE]|26359|1246|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.tcl|vivado_synth|1693888450811|END|Configure IP Cache|",
      "[OPTRACE]|26359|1247|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.tcl|vivado_synth|1693888450812|END|bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1|",
      "[OPTRACE]|26451|1230|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.tcl|vivado_synth|1693888444355|START|bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|26451|1231|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.tcl|vivado_synth|1693888444357|START|Creating in-memory project|",
      "[OPTRACE]|26451|1248|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.tcl|vivado_synth|1693888451162|END|Creating in-memory project|",
      "[OPTRACE]|26451|1249|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.tcl|vivado_synth|1693888451162|START|Adding files|",
      "[OPTRACE]|26451|1250|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.tcl|vivado_synth|1693888451308|END|Adding files|",
      "[OPTRACE]|26451|1251|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.tcl|vivado_synth|1693888451309|START|Configure IP Cache|",
      "[OPTRACE]|26451|1252|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.tcl|vivado_synth|1693888451319|END|Configure IP Cache|",
      "[OPTRACE]|26451|1253|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.tcl|vivado_synth|1693888451319|END|bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1|",
      "[OPTRACE]|26588|1232|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_4_0.tcl|vivado_synth|1693888444582|START|bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|26588|1233|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_4_0.tcl|vivado_synth|1693888444583|START|Creating in-memory project|",
      "[OPTRACE]|26588|1254|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_4_0.tcl|vivado_synth|1693888451418|END|Creating in-memory project|",
      "[OPTRACE]|26588|1255|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_4_0.tcl|vivado_synth|1693888451418|START|Adding files|",
      "[OPTRACE]|26588|1256|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_4_0.tcl|vivado_synth|1693888451565|END|Adding files|",
      "[OPTRACE]|26588|1257|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_4_0.tcl|vivado_synth|1693888451566|START|Configure IP Cache|",
      "[OPTRACE]|26588|1258|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_4_0.tcl|vivado_synth|1693888451574|END|Configure IP Cache|",
      "[OPTRACE]|26588|1259|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_4_0.tcl|vivado_synth|1693888451576|END|bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1|",
      "[OPTRACE]|26769|1234|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_1_0.tcl|vivado_synth|1693888444811|START|bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|26769|1235|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_1_0.tcl|vivado_synth|1693888444812|START|Creating in-memory project|",
      "[OPTRACE]|26769|1260|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_1_0.tcl|vivado_synth|1693888451679|END|Creating in-memory project|",
      "[OPTRACE]|26769|1261|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_1_0.tcl|vivado_synth|1693888451679|START|Adding files|",
      "[OPTRACE]|26769|1262|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_1_0.tcl|vivado_synth|1693888451827|END|Adding files|",
      "[OPTRACE]|26769|1263|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_1_0.tcl|vivado_synth|1693888451828|START|Configure IP Cache|",
      "[OPTRACE]|26769|1264|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_1_0.tcl|vivado_synth|1693888451833|END|Configure IP Cache|",
      "[OPTRACE]|26769|1265|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_1_0.tcl|vivado_synth|1693888451835|END|bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1|",
      "[OPTRACE]|27305|1266|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.tcl|vivado_synth|1693888452422|START|bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|27305|1267|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.tcl|vivado_synth|1693888452423|START|Creating in-memory project|",
      "[OPTRACE]|27305|1270|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.tcl|vivado_synth|1693888458918|END|Creating in-memory project|",
      "[OPTRACE]|27305|1271|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.tcl|vivado_synth|1693888458919|START|Adding files|",
      "[OPTRACE]|27305|1272|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.tcl|vivado_synth|1693888459072|END|Adding files|",
      "[OPTRACE]|27305|1273|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.tcl|vivado_synth|1693888459073|START|Configure IP Cache|",
      "[OPTRACE]|27305|1274|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.tcl|vivado_synth|1693888459078|END|Configure IP Cache|",
      "[OPTRACE]|27305|1275|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.tcl|vivado_synth|1693888459080|END|bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1|",
      "[OPTRACE]|27372|1268|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.tcl|vivado_synth|1693888452997|START|bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|27372|1269|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.tcl|vivado_synth|1693888452998|START|Creating in-memory project|",
      "[OPTRACE]|27372|1278|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.tcl|vivado_synth|1693888459842|END|Creating in-memory project|",
      "[OPTRACE]|27372|1279|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.tcl|vivado_synth|1693888459842|START|Adding files|",
      "[OPTRACE]|27372|1280|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.tcl|vivado_synth|1693888459976|END|Adding files|",
      "[OPTRACE]|27372|1281|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.tcl|vivado_synth|1693888459977|START|Configure IP Cache|",
      "[OPTRACE]|27372|1282|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.tcl|vivado_synth|1693888459984|END|Configure IP Cache|",
      "[OPTRACE]|27372|1283|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.tcl|vivado_synth|1693888459985|END|bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1|",
      "[OPTRACE]|27538|1276|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_4_0.tcl|vivado_synth|1693888459433|START|bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|27538|1277|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_4_0.tcl|vivado_synth|1693888459435|START|Creating in-memory project|",
      "[OPTRACE]|27538|1284|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_4_0.tcl|vivado_synth|1693888466115|END|Creating in-memory project|",
      "[OPTRACE]|27538|1285|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_4_0.tcl|vivado_synth|1693888466115|START|Adding files|",
      "[OPTRACE]|27538|1286|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_4_0.tcl|vivado_synth|1693888466253|END|Adding files|",
      "[OPTRACE]|27538|1287|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_4_0.tcl|vivado_synth|1693888466254|START|Configure IP Cache|",
      "[OPTRACE]|27538|1288|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_4_0.tcl|vivado_synth|1693888466266|END|Configure IP Cache|",
      "[OPTRACE]|27538|1289|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_4_0.tcl|vivado_synth|1693888466268|END|bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1|",
      "[OPTRACE]|27726|1290|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1693888467050|START|bd_22c0_gpio_gapping_demand_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|27726|1291|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1693888467051|START|Creating in-memory project|",
      "[OPTRACE]|27726|1300|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1693888473732|END|Creating in-memory project|",
      "[OPTRACE]|27726|1301|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1693888473732|START|Adding files|",
      "[OPTRACE]|27726|1302|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1693888473901|END|Adding files|",
      "[OPTRACE]|27726|1303|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1693888473903|START|Configure IP Cache|",
      "[OPTRACE]|27726|1304|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1693888473906|END|Configure IP Cache|",
      "[OPTRACE]|27726|1305|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1693888473907|START|synth_design|",
      "[OPTRACE]|27726|1378|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1693888540961|END|synth_design|",
      "[OPTRACE]|27726|1379|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1693888540962|START|Write IP Cache|",
      "[OPTRACE]|27726|1386|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1693888542608|END|Write IP Cache|",
      "[OPTRACE]|27726|1387|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1693888542609|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|27726|1389|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1693888543275|END|write_checkpoint|",
      "[OPTRACE]|27726|1390|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1693888543275|START|synth reports|REPORT",
      "[OPTRACE]|27726|1391|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1693888543838|END|synth reports|",
      "[OPTRACE]|27726|1393|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1693888544816|END|bd_22c0_gpio_gapping_demand_0_synth_1|",
      "[OPTRACE]|27860|1292|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1693888469882|START|bd_22c0_gapping_demand_update_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|27860|1293|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1693888469884|START|Creating in-memory project|",
      "[OPTRACE]|27860|1310|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1693888477138|END|Creating in-memory project|",
      "[OPTRACE]|27860|1311|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1693888477139|START|Adding files|",
      "[OPTRACE]|27860|1316|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1693888477289|END|Adding files|",
      "[OPTRACE]|27860|1317|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1693888477291|START|Configure IP Cache|",
      "[OPTRACE]|27860|1318|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1693888477292|END|Configure IP Cache|",
      "[OPTRACE]|27860|1319|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1693888477293|START|synth_design|",
      "[OPTRACE]|27860|1362|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1693888534330|END|synth_design|",
      "[OPTRACE]|27860|1363|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1693888534330|START|Write IP Cache|",
      "[OPTRACE]|27860|1364|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1693888535820|END|Write IP Cache|",
      "[OPTRACE]|27860|1365|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1693888535821|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|27860|1366|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1693888536360|END|write_checkpoint|",
      "[OPTRACE]|27860|1367|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1693888536360|START|synth reports|REPORT",
      "[OPTRACE]|27860|1368|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1693888536894|END|synth reports|",
      "[OPTRACE]|27860|1369|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1693888537723|END|bd_22c0_gapping_demand_update_0_synth_1|",
      "[OPTRACE]|27970|1298|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1693888470503|START|bd_22c0_gapping_demand_toggle_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|27970|1299|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1693888470504|START|Creating in-memory project|",
      "[OPTRACE]|27970|1306|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1693888476954|END|Creating in-memory project|",
      "[OPTRACE]|27970|1307|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1693888476954|START|Adding files|",
      "[OPTRACE]|27970|1308|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1693888477116|END|Adding files|",
      "[OPTRACE]|27970|1309|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1693888477117|START|Configure IP Cache|",
      "[OPTRACE]|27970|1312|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1693888477147|END|Configure IP Cache|",
      "[OPTRACE]|27970|1313|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1693888477149|START|synth_design|",
      "[OPTRACE]|27970|1372|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1693888540019|END|synth_design|",
      "[OPTRACE]|27970|1373|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1693888540020|START|Write IP Cache|",
      "[OPTRACE]|27970|1381|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1693888541791|END|Write IP Cache|",
      "[OPTRACE]|27970|1382|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1693888541792|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|27970|1384|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1693888542304|END|write_checkpoint|",
      "[OPTRACE]|27970|1385|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1693888542304|START|synth reports|REPORT",
      "[OPTRACE]|27970|1388|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1693888542879|END|synth reports|",
      "[OPTRACE]|27970|1392|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1693888544068|END|bd_22c0_gapping_demand_toggle_0_synth_1|",
      "[OPTRACE]|28121|1294|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1693888470430|START|bd_22c0_build_info_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|28121|1295|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1693888470431|START|Creating in-memory project|",
      "[OPTRACE]|28121|1314|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1693888477239|END|Creating in-memory project|",
      "[OPTRACE]|28121|1315|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1693888477239|START|Adding files|",
      "[OPTRACE]|28121|1320|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1693888477394|END|Adding files|",
      "[OPTRACE]|28121|1321|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1693888477396|START|Configure IP Cache|",
      "[OPTRACE]|28121|1322|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1693888477397|END|Configure IP Cache|",
      "[OPTRACE]|28121|1323|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1693888477398|START|synth_design|",
      "[OPTRACE]|28121|1370|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1693888538461|END|synth_design|",
      "[OPTRACE]|28121|1371|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1693888538461|START|Write IP Cache|",
      "[OPTRACE]|28121|1374|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1693888540092|END|Write IP Cache|",
      "[OPTRACE]|28121|1375|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1693888540093|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|28121|1376|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1693888540662|END|write_checkpoint|",
      "[OPTRACE]|28121|1377|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1693888540663|START|synth reports|REPORT",
      "[OPTRACE]|28121|1380|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1693888541179|END|synth reports|",
      "[OPTRACE]|28121|1383|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1693888542066|END|bd_22c0_build_info_0_synth_1|",
      "[OPTRACE]|28180|1296|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1693888470491|START|bd_22c0_xbar_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|28180|1297|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1693888470493|START|Creating in-memory project|",
      "[OPTRACE]|28180|1324|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1693888477860|END|Creating in-memory project|",
      "[OPTRACE]|28180|1325|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1693888477860|START|Adding files|",
      "[OPTRACE]|28180|1326|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1693888478631|END|Adding files|",
      "[OPTRACE]|28180|1327|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1693888478632|START|Configure IP Cache|",
      "[OPTRACE]|28180|1330|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1693888478706|END|Configure IP Cache|",
      "[OPTRACE]|28180|1331|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1693888478707|START|synth_design|",
      "[OPTRACE]|28180|1408|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1693888553443|END|synth_design|",
      "[OPTRACE]|28180|1409|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1693888553444|START|Write IP Cache|",
      "[OPTRACE]|28180|1412|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1693888555132|END|Write IP Cache|",
      "[OPTRACE]|28180|1413|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1693888555134|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|28180|1414|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1693888555784|END|write_checkpoint|",
      "[OPTRACE]|28180|1415|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1693888555784|START|synth reports|REPORT",
      "[OPTRACE]|28180|1416|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1693888556334|END|synth reports|",
      "[OPTRACE]|28180|1417|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1693888557309|END|bd_22c0_xbar_0_synth_1|",
      "[OPTRACE]|28363|1328|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1693888478693|START|bd_22c0_gpio_ucs_control_status_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|28363|1329|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1693888478695|START|Creating in-memory project|",
      "[OPTRACE]|28363|1336|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1693888485743|END|Creating in-memory project|",
      "[OPTRACE]|28363|1337|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1693888485744|START|Adding files|",
      "[OPTRACE]|28363|1338|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1693888485924|END|Adding files|",
      "[OPTRACE]|28363|1339|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1693888485925|START|Configure IP Cache|",
      "[OPTRACE]|28363|1340|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1693888485929|END|Configure IP Cache|",
      "[OPTRACE]|28363|1341|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1693888485930|START|synth_design|",
      "[OPTRACE]|28363|1398|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1693888551110|END|synth_design|",
      "[OPTRACE]|28363|1399|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1693888551110|START|Write IP Cache|",
      "[OPTRACE]|28363|1403|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1693888552563|END|Write IP Cache|",
      "[OPTRACE]|28363|1404|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1693888552565|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|28363|1406|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1693888553160|END|write_checkpoint|",
      "[OPTRACE]|28363|1407|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1693888553161|START|synth reports|REPORT",
      "[OPTRACE]|28363|1410|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1693888553684|END|synth reports|",
      "[OPTRACE]|28363|1411|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1693888554437|END|bd_22c0_gpio_ucs_control_status_0_synth_1|",
      "[OPTRACE]|28475|1332|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1693888479100|START|bd_22c0_clock_shutdown_latch_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|28475|1333|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1693888479102|START|Creating in-memory project|",
      "[OPTRACE]|28475|1342|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1693888486144|END|Creating in-memory project|",
      "[OPTRACE]|28475|1343|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1693888486144|START|Adding files|",
      "[OPTRACE]|28475|1344|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1693888486309|END|Adding files|",
      "[OPTRACE]|28475|1345|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1693888486311|START|Configure IP Cache|",
      "[OPTRACE]|28475|1346|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1693888486312|END|Configure IP Cache|",
      "[OPTRACE]|28475|1347|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1693888486314|START|synth_design|",
      "[OPTRACE]|28475|1394|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1693888548931|END|synth_design|",
      "[OPTRACE]|28475|1395|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1693888548932|START|Write IP Cache|",
      "[OPTRACE]|28475|1396|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1693888550589|END|Write IP Cache|",
      "[OPTRACE]|28475|1397|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1693888550590|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|28475|1400|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1693888551216|END|write_checkpoint|",
      "[OPTRACE]|28475|1401|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1693888551216|START|synth reports|REPORT",
      "[OPTRACE]|28475|1402|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1693888551820|END|synth reports|",
      "[OPTRACE]|28475|1405|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1693888552707|END|bd_22c0_clock_shutdown_latch_0_synth_1|",
      "[OPTRACE]|28648|1334|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1693888485202|START|bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|28648|1335|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1693888485203|START|Creating in-memory project|",
      "[OPTRACE]|28648|1348|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1693888492140|END|Creating in-memory project|",
      "[OPTRACE]|28648|1349|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1693888492140|START|Adding files|",
      "[OPTRACE]|28648|1350|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1693888492285|END|Adding files|",
      "[OPTRACE]|28648|1351|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1693888492287|START|Configure IP Cache|",
      "[OPTRACE]|28648|1352|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1693888492292|END|Configure IP Cache|",
      "[OPTRACE]|28648|1353|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1693888492293|END|bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1|",
      "[OPTRACE]|29674|1354|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1693888514789|START|ulp_m00_regslice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|29674|1355|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1693888514791|START|Creating in-memory project|",
      "[OPTRACE]|29674|1356|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1693888522407|END|Creating in-memory project|",
      "[OPTRACE]|29674|1357|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1693888522407|START|Adding files|",
      "[OPTRACE]|29674|1358|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1693888522604|END|Adding files|",
      "[OPTRACE]|29674|1359|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1693888522606|START|Configure IP Cache|",
      "[OPTRACE]|29674|1360|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1693888522608|END|Configure IP Cache|",
      "[OPTRACE]|29674|1361|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1693888522609|START|synth_design|",
      "[OPTRACE]|29674|1456|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1693888582330|END|synth_design|",
      "[OPTRACE]|29674|1457|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1693888582330|START|Write IP Cache|",
      "[OPTRACE]|29674|1470|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1693888583698|END|Write IP Cache|",
      "[OPTRACE]|29674|1471|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1693888583700|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|29674|1472|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1693888584213|END|write_checkpoint|",
      "[OPTRACE]|29674|1473|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1693888584213|START|synth reports|REPORT",
      "[OPTRACE]|29674|1474|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1693888584685|END|synth reports|",
      "[OPTRACE]|29674|1483|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1693888585493|END|ulp_m00_regslice_0_synth_1|",
      "[OPTRACE]|31961|1418|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_2_0.tcl|vivado_synth|1693888558928|START|bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|31961|1419|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_2_0.tcl|vivado_synth|1693888558930|START|Creating in-memory project|",
      "[OPTRACE]|31961|1426|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_2_0.tcl|vivado_synth|1693888565766|END|Creating in-memory project|",
      "[OPTRACE]|31961|1427|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_2_0.tcl|vivado_synth|1693888565767|START|Adding files|",
      "[OPTRACE]|31961|1428|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_2_0.tcl|vivado_synth|1693888565913|END|Adding files|",
      "[OPTRACE]|31961|1429|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_2_0.tcl|vivado_synth|1693888565914|START|Configure IP Cache|",
      "[OPTRACE]|31961|1430|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_2_0.tcl|vivado_synth|1693888565920|END|Configure IP Cache|",
      "[OPTRACE]|31961|1431|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_2_0.tcl|vivado_synth|1693888565921|END|bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1|",
      "[OPTRACE]|32755|1420|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_3_0.tcl|vivado_synth|1693888562268|START|bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|32755|1421|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_3_0.tcl|vivado_synth|1693888562270|START|Creating in-memory project|",
      "[OPTRACE]|32755|1432|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_3_0.tcl|vivado_synth|1693888569000|END|Creating in-memory project|",
      "[OPTRACE]|32755|1433|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_3_0.tcl|vivado_synth|1693888569001|START|Adding files|",
      "[OPTRACE]|32755|1434|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_3_0.tcl|vivado_synth|1693888569141|END|Adding files|",
      "[OPTRACE]|32755|1435|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_3_0.tcl|vivado_synth|1693888569142|START|Configure IP Cache|",
      "[OPTRACE]|32755|1436|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_3_0.tcl|vivado_synth|1693888569148|END|Configure IP Cache|",
      "[OPTRACE]|32755|1437|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_3_0.tcl|vivado_synth|1693888569148|END|bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1|",
      "[OPTRACE]|33124|1422|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_4_0.tcl|vivado_synth|1693888564665|START|bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|33124|1423|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_4_0.tcl|vivado_synth|1693888564666|START|Creating in-memory project|",
      "[OPTRACE]|33124|1438|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_4_0.tcl|vivado_synth|1693888571550|END|Creating in-memory project|",
      "[OPTRACE]|33124|1439|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_4_0.tcl|vivado_synth|1693888571550|START|Adding files|",
      "[OPTRACE]|33124|1440|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_4_0.tcl|vivado_synth|1693888571691|END|Adding files|",
      "[OPTRACE]|33124|1441|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_4_0.tcl|vivado_synth|1693888571692|START|Configure IP Cache|",
      "[OPTRACE]|33124|1442|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_4_0.tcl|vivado_synth|1693888571698|END|Configure IP Cache|",
      "[OPTRACE]|33124|1443|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_4_0.tcl|vivado_synth|1693888571698|END|bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1|",
      "[OPTRACE]|33328|1424|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_1_0.tcl|vivado_synth|1693888565477|START|bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|33328|1425|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_1_0.tcl|vivado_synth|1693888565479|START|Creating in-memory project|",
      "[OPTRACE]|33328|1444|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_1_0.tcl|vivado_synth|1693888572333|END|Creating in-memory project|",
      "[OPTRACE]|33328|1445|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_1_0.tcl|vivado_synth|1693888572333|START|Adding files|",
      "[OPTRACE]|33328|1446|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_1_0.tcl|vivado_synth|1693888572473|END|Adding files|",
      "[OPTRACE]|33328|1447|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_1_0.tcl|vivado_synth|1693888572474|START|Configure IP Cache|",
      "[OPTRACE]|33328|1448|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_1_0.tcl|vivado_synth|1693888572479|END|Configure IP Cache|",
      "[OPTRACE]|33328|1449|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_1_0.tcl|vivado_synth|1693888572480|END|bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1|",
      "[OPTRACE]|33609|1450|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_2_0.tcl|vivado_synth|1693888575485|START|bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|33609|1451|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_2_0.tcl|vivado_synth|1693888575486|START|Creating in-memory project|",
      "[OPTRACE]|33609|1458|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_2_0.tcl|vivado_synth|1693888582625|END|Creating in-memory project|",
      "[OPTRACE]|33609|1459|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_2_0.tcl|vivado_synth|1693888582626|START|Adding files|",
      "[OPTRACE]|33609|1462|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_2_0.tcl|vivado_synth|1693888582775|END|Adding files|",
      "[OPTRACE]|33609|1463|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_2_0.tcl|vivado_synth|1693888582776|START|Configure IP Cache|",
      "[OPTRACE]|33609|1464|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_2_0.tcl|vivado_synth|1693888582782|END|Configure IP Cache|",
      "[OPTRACE]|33609|1465|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_2_0.tcl|vivado_synth|1693888582783|END|bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1|",
      "[OPTRACE]|33725|1452|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_3_0.tcl|vivado_synth|1693888575664|START|bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|33725|1453|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_3_0.tcl|vivado_synth|1693888575665|START|Creating in-memory project|",
      "[OPTRACE]|33725|1460|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_3_0.tcl|vivado_synth|1693888582657|END|Creating in-memory project|",
      "[OPTRACE]|33725|1461|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_3_0.tcl|vivado_synth|1693888582658|START|Adding files|",
      "[OPTRACE]|33725|1466|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_3_0.tcl|vivado_synth|1693888582832|END|Adding files|",
      "[OPTRACE]|33725|1467|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_3_0.tcl|vivado_synth|1693888582833|START|Configure IP Cache|",
      "[OPTRACE]|33725|1468|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_3_0.tcl|vivado_synth|1693888582848|END|Configure IP Cache|",
      "[OPTRACE]|33725|1469|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_3_0.tcl|vivado_synth|1693888582849|END|bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1|",
      "[OPTRACE]|33857|1454|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_4_0.tcl|vivado_synth|1693888577848|START|bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|33857|1455|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_4_0.tcl|vivado_synth|1693888577849|START|Creating in-memory project|",
      "[OPTRACE]|33857|1475|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_4_0.tcl|vivado_synth|1693888584845|END|Creating in-memory project|",
      "[OPTRACE]|33857|1476|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_4_0.tcl|vivado_synth|1693888584846|START|Adding files|",
      "[OPTRACE]|33857|1477|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_4_0.tcl|vivado_synth|1693888584991|END|Adding files|",
      "[OPTRACE]|33857|1478|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_4_0.tcl|vivado_synth|1693888584992|START|Configure IP Cache|",
      "[OPTRACE]|33857|1479|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_4_0.tcl|vivado_synth|1693888585003|END|Configure IP Cache|",
      "[OPTRACE]|33857|1480|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_4_0.tcl|vivado_synth|1693888585005|END|bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1|",
      "[OPTRACE]|34031|1481|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_1_0.tcl|vivado_synth|1693888585383|START|bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|34031|1482|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_1_0.tcl|vivado_synth|1693888585384|START|Creating in-memory project|",
      "[OPTRACE]|34031|1490|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_1_0.tcl|vivado_synth|1693888592183|END|Creating in-memory project|",
      "[OPTRACE]|34031|1491|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_1_0.tcl|vivado_synth|1693888592183|START|Adding files|",
      "[OPTRACE]|34031|1492|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_1_0.tcl|vivado_synth|1693888592318|END|Adding files|",
      "[OPTRACE]|34031|1493|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_1_0.tcl|vivado_synth|1693888592319|START|Configure IP Cache|",
      "[OPTRACE]|34031|1494|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_1_0.tcl|vivado_synth|1693888592325|END|Configure IP Cache|",
      "[OPTRACE]|34031|1495|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_1_0.tcl|vivado_synth|1693888592325|END|bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1|",
      "[OPTRACE]|34175|1484|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_2_0.tcl|vivado_synth|1693888589422|START|bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|34175|1485|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_2_0.tcl|vivado_synth|1693888589423|START|Creating in-memory project|",
      "[OPTRACE]|34175|1496|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_2_0.tcl|vivado_synth|1693888596064|END|Creating in-memory project|",
      "[OPTRACE]|34175|1497|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_2_0.tcl|vivado_synth|1693888596064|START|Adding files|",
      "[OPTRACE]|34175|1498|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_2_0.tcl|vivado_synth|1693888596211|END|Adding files|",
      "[OPTRACE]|34175|1499|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_2_0.tcl|vivado_synth|1693888596212|START|Configure IP Cache|",
      "[OPTRACE]|34175|1500|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_2_0.tcl|vivado_synth|1693888596217|END|Configure IP Cache|",
      "[OPTRACE]|34175|1501|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_2_0.tcl|vivado_synth|1693888596219|END|bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1|",
      "[OPTRACE]|34311|1486|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1693888590116|START|ulp_proc_sys_reset_ctrl_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|34311|1487|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1693888590118|START|Creating in-memory project|",
      "[OPTRACE]|34311|1502|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1693888597197|END|Creating in-memory project|",
      "[OPTRACE]|34311|1503|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1693888597197|START|Adding files|",
      "[OPTRACE]|34311|1504|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1693888597355|END|Adding files|",
      "[OPTRACE]|34311|1505|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1693888597356|START|Configure IP Cache|",
      "[OPTRACE]|34311|1506|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1693888597358|END|Configure IP Cache|",
      "[OPTRACE]|34311|1507|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1693888597359|START|synth_design|",
      "[OPTRACE]|34311|1564|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1693888662996|END|synth_design|",
      "[OPTRACE]|34311|1565|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1693888662997|START|Write IP Cache|",
      "[OPTRACE]|34311|1568|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1693888664480|END|Write IP Cache|",
      "[OPTRACE]|34311|1569|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1693888664482|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|34311|1572|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1693888665033|END|write_checkpoint|",
      "[OPTRACE]|34311|1573|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1693888665033|START|synth reports|REPORT",
      "[OPTRACE]|34311|1574|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1693888665556|END|synth reports|",
      "[OPTRACE]|34311|1576|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1693888666322|END|ulp_proc_sys_reset_ctrl_slr0_0_synth_1|",
      "[OPTRACE]|34490|1488|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1693888591125|START|ulp_proc_sys_reset_ctrl_slr2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|34490|1489|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1693888591127|START|Creating in-memory project|",
      "[OPTRACE]|34490|1508|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1693888597924|END|Creating in-memory project|",
      "[OPTRACE]|34490|1509|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1693888597925|START|Adding files|",
      "[OPTRACE]|34490|1510|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1693888598080|END|Adding files|",
      "[OPTRACE]|34490|1511|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1693888598081|START|Configure IP Cache|",
      "[OPTRACE]|34490|1512|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1693888598083|END|Configure IP Cache|",
      "[OPTRACE]|34490|1513|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1693888598084|START|synth_design|",
      "[OPTRACE]|34490|1562|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1693888662736|END|synth_design|",
      "[OPTRACE]|34490|1563|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1693888662736|START|Write IP Cache|",
      "[OPTRACE]|34490|1566|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1693888664390|END|Write IP Cache|",
      "[OPTRACE]|34490|1567|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1693888664392|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|34490|1570|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1693888665030|END|write_checkpoint|",
      "[OPTRACE]|34490|1571|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1693888665030|START|synth reports|REPORT",
      "[OPTRACE]|34490|1575|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1693888665642|END|synth reports|",
      "[OPTRACE]|34490|1577|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1693888666372|END|ulp_proc_sys_reset_ctrl_slr2_0_synth_1|",
      "[OPTRACE]|35118|1516|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1693888602101|START|ulp_proc_sys_reset_kernel_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|35118|1517|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1693888602103|START|Creating in-memory project|",
      "[OPTRACE]|35118|1528|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1693888609485|END|Creating in-memory project|",
      "[OPTRACE]|35118|1529|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1693888609486|START|Adding files|",
      "[OPTRACE]|35118|1530|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1693888609662|END|Adding files|",
      "[OPTRACE]|35118|1531|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1693888609663|START|Configure IP Cache|",
      "[OPTRACE]|35118|1532|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1693888609665|END|Configure IP Cache|",
      "[OPTRACE]|35118|1533|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1693888609666|START|synth_design|",
      "[OPTRACE]|35118|1580|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1693888673706|END|synth_design|",
      "[OPTRACE]|35118|1581|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1693888673706|START|Write IP Cache|",
      "[OPTRACE]|35118|1588|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1693888675122|END|Write IP Cache|",
      "[OPTRACE]|35118|1589|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1693888675124|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|35118|1592|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1693888675602|END|write_checkpoint|",
      "[OPTRACE]|35118|1593|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1693888675602|START|synth reports|REPORT",
      "[OPTRACE]|35118|1597|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1693888676075|END|synth reports|",
      "[OPTRACE]|35118|1604|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1693888676965|END|ulp_proc_sys_reset_kernel_slr0_0_synth_1|",
      "[OPTRACE]|35119|1514|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1693888601965|START|ulp_proc_sys_reset_kernel_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|35119|1515|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1693888601967|START|Creating in-memory project|",
      "[OPTRACE]|35119|1522|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1693888609127|END|Creating in-memory project|",
      "[OPTRACE]|35119|1523|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1693888609127|START|Adding files|",
      "[OPTRACE]|35119|1524|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1693888609323|END|Adding files|",
      "[OPTRACE]|35119|1525|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1693888609324|START|Configure IP Cache|",
      "[OPTRACE]|35119|1526|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1693888609328|END|Configure IP Cache|",
      "[OPTRACE]|35119|1527|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1693888609329|START|synth_design|",
      "[OPTRACE]|35119|1586|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1693888675065|END|synth_design|",
      "[OPTRACE]|35119|1587|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1693888675065|START|Write IP Cache|",
      "[OPTRACE]|35119|1600|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1693888676495|END|Write IP Cache|",
      "[OPTRACE]|35119|1601|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1693888676496|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|35119|1605|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1693888677049|END|write_checkpoint|",
      "[OPTRACE]|35119|1606|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1693888677049|START|synth reports|REPORT",
      "[OPTRACE]|35119|1607|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1693888677579|END|synth reports|",
      "[OPTRACE]|35119|1609|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1693888678403|END|ulp_proc_sys_reset_kernel_slr1_0_synth_1|",
      "[OPTRACE]|35248|1518|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1693888604330|START|ulp_proc_sys_reset_kernel_slr2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|35248|1519|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1693888604332|START|Creating in-memory project|",
      "[OPTRACE]|35248|1534|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1693888611245|END|Creating in-memory project|",
      "[OPTRACE]|35248|1535|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1693888611246|START|Adding files|",
      "[OPTRACE]|35248|1536|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1693888611402|END|Adding files|",
      "[OPTRACE]|35248|1537|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1693888611403|START|Configure IP Cache|",
      "[OPTRACE]|35248|1538|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1693888611405|END|Configure IP Cache|",
      "[OPTRACE]|35248|1539|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1693888611406|START|synth_design|",
      "[OPTRACE]|35248|1578|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1693888673175|END|synth_design|",
      "[OPTRACE]|35248|1579|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1693888673175|START|Write IP Cache|",
      "[OPTRACE]|35248|1584|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1693888674753|END|Write IP Cache|",
      "[OPTRACE]|35248|1585|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1693888674754|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|35248|1590|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1693888675226|END|write_checkpoint|",
      "[OPTRACE]|35248|1591|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1693888675226|START|synth reports|REPORT",
      "[OPTRACE]|35248|1594|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1693888675674|END|synth reports|",
      "[OPTRACE]|35248|1602|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1693888676498|END|ulp_proc_sys_reset_kernel_slr2_0_synth_1|",
      "[OPTRACE]|35372|1520|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1693888606058|START|ulp_proc_sys_reset_kernel2_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|35372|1521|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1693888606060|START|Creating in-memory project|",
      "[OPTRACE]|35372|1542|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1693888612771|END|Creating in-memory project|",
      "[OPTRACE]|35372|1543|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1693888612771|START|Adding files|",
      "[OPTRACE]|35372|1544|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1693888612937|END|Adding files|",
      "[OPTRACE]|35372|1545|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1693888612939|START|Configure IP Cache|",
      "[OPTRACE]|35372|1546|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1693888612941|END|Configure IP Cache|",
      "[OPTRACE]|35372|1547|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1693888612941|START|synth_design|",
      "[OPTRACE]|35372|1582|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1693888674639|END|synth_design|",
      "[OPTRACE]|35372|1583|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1693888674639|START|Write IP Cache|",
      "[OPTRACE]|35372|1595|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1693888675922|END|Write IP Cache|",
      "[OPTRACE]|35372|1596|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1693888675923|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|35372|1598|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1693888676455|END|write_checkpoint|",
      "[OPTRACE]|35372|1599|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1693888676455|START|synth reports|REPORT",
      "[OPTRACE]|35372|1603|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1693888676949|END|synth reports|",
      "[OPTRACE]|35372|1608|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1693888677819|END|ulp_proc_sys_reset_kernel2_slr0_0_synth_1|",
      "[OPTRACE]|35528|1540|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1693888611590|START|ulp_proc_sys_reset_kernel2_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|35528|1541|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1693888611591|START|Creating in-memory project|",
      "[OPTRACE]|35528|1550|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1693888618443|END|Creating in-memory project|",
      "[OPTRACE]|35528|1551|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1693888618443|START|Adding files|",
      "[OPTRACE]|35528|1552|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1693888618613|END|Adding files|",
      "[OPTRACE]|35528|1553|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1693888618614|START|Configure IP Cache|",
      "[OPTRACE]|35528|1554|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1693888618616|END|Configure IP Cache|",
      "[OPTRACE]|35528|1555|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1693888618617|START|synth_design|",
      "[OPTRACE]|35528|1610|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1693888680506|END|synth_design|",
      "[OPTRACE]|35528|1611|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1693888680506|START|Write IP Cache|",
      "[OPTRACE]|35528|1612|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1693888682015|END|Write IP Cache|",
      "[OPTRACE]|35528|1613|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1693888682017|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|35528|1614|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1693888682535|END|write_checkpoint|",
      "[OPTRACE]|35528|1615|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1693888682535|START|synth reports|REPORT",
      "[OPTRACE]|35528|1616|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1693888683007|END|synth reports|",
      "[OPTRACE]|35528|1617|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1693888683818|END|ulp_proc_sys_reset_kernel2_slr1_0_synth_1|",
      "[OPTRACE]|35685|1548|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1693888616033|START|ulp_ulp_ucs_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|35685|1549|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1693888616035|START|Creating in-memory project|",
      "[OPTRACE]|35685|1556|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1693888623010|END|Creating in-memory project|",
      "[OPTRACE]|35685|1557|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1693888623010|START|Adding files|",
      "[OPTRACE]|35685|1558|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1693888626027|END|Adding files|",
      "[OPTRACE]|35685|1559|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1693888626039|START|Configure IP Cache|",
      "[OPTRACE]|35685|1560|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1693888626041|END|Configure IP Cache|",
      "[OPTRACE]|35685|1561|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1693888626042|START|synth_design|",
      "[OPTRACE]|35685|1622|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1693888690578|END|synth_design|",
      "[OPTRACE]|35685|1623|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1693888690578|START|Write IP Cache|",
      "[OPTRACE]|35685|1624|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1693888692217|END|Write IP Cache|",
      "[OPTRACE]|35685|1625|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1693888692220|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|35685|1626|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1693888692931|END|write_checkpoint|",
      "[OPTRACE]|35685|1627|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1693888692931|START|synth reports|REPORT",
      "[OPTRACE]|35685|1628|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1693888693474|END|synth reports|",
      "[OPTRACE]|35685|1629|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1693888694428|END|ulp_ulp_ucs_0_synth_1|",
      "[OPTRACE]|3792|594|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1693888014911|START|bd_22c0_psreset_kernel_01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|3792|595|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1693888014912|START|Creating in-memory project|",
      "[OPTRACE]|3792|596|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1693888022029|END|Creating in-memory project|",
      "[OPTRACE]|3792|597|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1693888022029|START|Adding files|",
      "[OPTRACE]|3792|598|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1693888022225|END|Adding files|",
      "[OPTRACE]|3792|599|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1693888022227|START|Configure IP Cache|",
      "[OPTRACE]|3792|600|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1693888022229|END|Configure IP Cache|",
      "[OPTRACE]|3792|601|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1693888022229|START|synth_design|",
      "[OPTRACE]|3792|684|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1693888084537|END|synth_design|",
      "[OPTRACE]|3792|685|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1693888084538|START|Write IP Cache|",
      "[OPTRACE]|3792|692|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1693888086067|END|Write IP Cache|",
      "[OPTRACE]|3792|693|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1693888086068|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|3792|694|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1693888086576|END|write_checkpoint|",
      "[OPTRACE]|3792|695|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1693888086577|START|synth reports|REPORT",
      "[OPTRACE]|3792|696|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1693888087090|END|synth reports|",
      "[OPTRACE]|3792|697|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1693888088024|END|bd_22c0_psreset_kernel_01_0_synth_1|",
      "[OPTRACE]|39582|1618|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1693888688147|START|ulp_proc_sys_reset_kernel2_slr2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|39582|1619|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1693888688148|START|Creating in-memory project|",
      "[OPTRACE]|39582|1630|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1693888695560|END|Creating in-memory project|",
      "[OPTRACE]|39582|1631|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1693888695560|START|Adding files|",
      "[OPTRACE]|39582|1634|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1693888695737|END|Adding files|",
      "[OPTRACE]|39582|1635|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1693888695739|START|Configure IP Cache|",
      "[OPTRACE]|39582|1636|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1693888695741|END|Configure IP Cache|",
      "[OPTRACE]|39582|1637|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1693888695742|START|synth_design|",
      "[OPTRACE]|39582|1690|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1693888758774|END|synth_design|",
      "[OPTRACE]|39582|1691|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1693888758775|START|Write IP Cache|",
      "[OPTRACE]|39582|1692|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1693888760374|END|Write IP Cache|",
      "[OPTRACE]|39582|1693|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1693888760376|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|39582|1696|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1693888761000|END|write_checkpoint|",
      "[OPTRACE]|39582|1697|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1693888761000|START|synth reports|REPORT",
      "[OPTRACE]|39582|1698|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1693888761521|END|synth reports|",
      "[OPTRACE]|39582|1701|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1693888762306|END|ulp_proc_sys_reset_kernel2_slr2_0_synth_1|",
      "[OPTRACE]|39583|1620|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1693888688179|START|ulp_proc_sys_reset_freerun_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|39583|1621|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1693888688180|START|Creating in-memory project|",
      "[OPTRACE]|39583|1632|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1693888695594|END|Creating in-memory project|",
      "[OPTRACE]|39583|1633|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1693888695594|START|Adding files|",
      "[OPTRACE]|39583|1638|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1693888695786|END|Adding files|",
      "[OPTRACE]|39583|1639|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1693888695788|START|Configure IP Cache|",
      "[OPTRACE]|39583|1640|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1693888695790|END|Configure IP Cache|",
      "[OPTRACE]|39583|1641|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1693888695791|START|synth_design|",
      "[OPTRACE]|39583|1694|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1693888760761|END|synth_design|",
      "[OPTRACE]|39583|1695|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1693888760762|START|Write IP Cache|",
      "[OPTRACE]|39583|1699|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1693888762145|END|Write IP Cache|",
      "[OPTRACE]|39583|1700|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1693888762147|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|39583|1702|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1693888762771|END|write_checkpoint|",
      "[OPTRACE]|39583|1703|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1693888762771|START|synth reports|REPORT",
      "[OPTRACE]|39583|1704|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1693888763376|END|synth reports|",
      "[OPTRACE]|39583|1705|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1693888764258|END|ulp_proc_sys_reset_freerun_slr0_0_synth_1|",
      "[OPTRACE]|40175|1642|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1693888697067|START|ulp_Bert_layer_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|40175|1643|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1693888697068|START|Creating in-memory project|",
      "[OPTRACE]|40175|1650|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1693888703939|END|Creating in-memory project|",
      "[OPTRACE]|40175|1651|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1693888703940|START|Adding files|",
      "[OPTRACE]|40175|1662|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1693888705799|END|Adding files|",
      "[OPTRACE]|40175|1663|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1693888705804|START|Configure IP Cache|",
      "[OPTRACE]|40175|1664|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1693888705806|END|Configure IP Cache|",
      "[OPTRACE]|40175|1665|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1693888705807|START|synth_design|",
      "[OPTRACE]|40175|1770|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1693897063508|END|synth_design|",
      "[OPTRACE]|40175|1771|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1693897063508|START|Write IP Cache|",
      "[OPTRACE]|40175|1772|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1693897533118|END|Write IP Cache|",
      "[OPTRACE]|40175|1773|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1693897534001|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|40175|1774|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1693897794618|END|write_checkpoint|",
      "[OPTRACE]|40175|1775|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1693897794618|START|synth reports|REPORT",
      "[OPTRACE]|40175|1776|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1693897804957|END|synth reports|",
      "[OPTRACE]|40175|1777|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1693898015079|END|ulp_Bert_layer_1_0_synth_1|",
      "[OPTRACE]|40289|1644|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1693888697640|START|ulp_xbar_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|40289|1645|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1693888697642|START|Creating in-memory project|",
      "[OPTRACE]|40289|1654|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1693888704630|END|Creating in-memory project|",
      "[OPTRACE]|40289|1655|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1693888704631|START|Adding files|",
      "[OPTRACE]|40289|1658|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1693888705329|END|Adding files|",
      "[OPTRACE]|40289|1659|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1693888705331|START|Configure IP Cache|",
      "[OPTRACE]|40289|1660|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1693888705421|END|Configure IP Cache|",
      "[OPTRACE]|40289|1661|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1693888705422|START|synth_design|",
      "[OPTRACE]|40289|1724|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1693888777618|END|synth_design|",
      "[OPTRACE]|40289|1725|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1693888777618|START|Write IP Cache|",
      "[OPTRACE]|40289|1731|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1693888779191|END|Write IP Cache|",
      "[OPTRACE]|40289|1732|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1693888779192|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|40289|1733|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1693888779795|END|write_checkpoint|",
      "[OPTRACE]|40289|1734|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1693888779795|START|synth reports|REPORT",
      "[OPTRACE]|40289|1736|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1693888780312|END|synth reports|",
      "[OPTRACE]|40289|1737|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1693888781265|END|ulp_xbar_1_synth_1|",
      "[OPTRACE]|40396|1646|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1693888698019|START|ulp_xbar_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|40396|1647|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1693888698020|START|Creating in-memory project|",
      "[OPTRACE]|40396|1656|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1693888705210|END|Creating in-memory project|",
      "[OPTRACE]|40396|1657|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1693888705210|START|Adding files|",
      "[OPTRACE]|40396|1666|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1693888705856|END|Adding files|",
      "[OPTRACE]|40396|1667|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1693888705858|START|Configure IP Cache|",
      "[OPTRACE]|40396|1668|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1693888705931|END|Configure IP Cache|",
      "[OPTRACE]|40396|1669|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1693888705932|START|synth_design|",
      "[OPTRACE]|40396|1721|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1693888776468|END|synth_design|",
      "[OPTRACE]|40396|1722|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1693888776468|START|Write IP Cache|",
      "[OPTRACE]|40396|1726|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1693888778024|END|Write IP Cache|",
      "[OPTRACE]|40396|1727|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1693888778026|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|40396|1728|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1693888778619|END|write_checkpoint|",
      "[OPTRACE]|40396|1729|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1693888778619|START|synth reports|REPORT",
      "[OPTRACE]|40396|1730|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1693888779141|END|synth reports|",
      "[OPTRACE]|40396|1735|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1693888780068|END|ulp_xbar_0_synth_1|",
      "[OPTRACE]|40524|1648|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1693888699354|START|ulp_s00_regslice_15_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|40524|1649|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1693888699355|START|Creating in-memory project|",
      "[OPTRACE]|40524|1670|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1693888705941|END|Creating in-memory project|",
      "[OPTRACE]|40524|1671|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1693888705941|START|Adding files|",
      "[OPTRACE]|40524|1672|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1693888706139|END|Adding files|",
      "[OPTRACE]|40524|1673|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1693888706140|START|Configure IP Cache|",
      "[OPTRACE]|40524|1674|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1693888706143|END|Configure IP Cache|",
      "[OPTRACE]|40524|1675|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1693888706144|START|synth_design|",
      "[OPTRACE]|40524|1706|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1693888766665|END|synth_design|",
      "[OPTRACE]|40524|1707|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1693888766665|START|Write IP Cache|",
      "[OPTRACE]|40524|1708|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1693888768139|END|Write IP Cache|",
      "[OPTRACE]|40524|1709|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1693888768140|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|40524|1710|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1693888768740|END|write_checkpoint|",
      "[OPTRACE]|40524|1711|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1693888768740|START|synth reports|REPORT",
      "[OPTRACE]|40524|1712|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1693888769259|END|synth reports|",
      "[OPTRACE]|40524|1713|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1693888770142|END|ulp_s00_regslice_15_synth_1|",
      "[OPTRACE]|41043|1652|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1693888704442|START|ulp_m01_regslice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|41043|1653|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1693888704443|START|Creating in-memory project|",
      "[OPTRACE]|41043|1676|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1693888711218|END|Creating in-memory project|",
      "[OPTRACE]|41043|1677|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1693888711219|START|Adding files|",
      "[OPTRACE]|41043|1678|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1693888711460|END|Adding files|",
      "[OPTRACE]|41043|1679|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1693888711462|START|Configure IP Cache|",
      "[OPTRACE]|41043|1680|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1693888711465|END|Configure IP Cache|",
      "[OPTRACE]|41043|1681|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1693888711466|START|synth_design|",
      "[OPTRACE]|41043|1714|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1693888773415|END|synth_design|",
      "[OPTRACE]|41043|1715|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1693888773415|START|Write IP Cache|",
      "[OPTRACE]|41043|1716|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1693888774879|END|Write IP Cache|",
      "[OPTRACE]|41043|1717|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1693888774881|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|41043|1718|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1693888775467|END|write_checkpoint|",
      "[OPTRACE]|41043|1719|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1693888775467|START|synth reports|REPORT",
      "[OPTRACE]|41043|1720|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1693888775970|END|synth reports|",
      "[OPTRACE]|41043|1723|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1693888776809|END|ulp_m01_regslice_0_synth_1|",
      "[OPTRACE]|41264|1682|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1693888714624|START|ulp_s00_regslice_16_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|41264|1683|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1693888714625|START|Creating in-memory project|",
      "[OPTRACE]|41264|1684|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1693888721959|END|Creating in-memory project|",
      "[OPTRACE]|41264|1685|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1693888721959|START|Adding files|",
      "[OPTRACE]|41264|1686|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1693888722157|END|Adding files|",
      "[OPTRACE]|41264|1687|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1693888722158|START|Configure IP Cache|",
      "[OPTRACE]|41264|1688|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1693888722160|END|Configure IP Cache|",
      "[OPTRACE]|41264|1689|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1693888722161|START|synth_design|",
      "[OPTRACE]|41264|1740|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1693888783149|END|synth_design|",
      "[OPTRACE]|41264|1741|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1693888783149|START|Write IP Cache|",
      "[OPTRACE]|41264|1744|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1693888784634|END|Write IP Cache|",
      "[OPTRACE]|41264|1745|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1693888784635|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|41264|1746|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1693888785194|END|write_checkpoint|",
      "[OPTRACE]|41264|1747|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1693888785195|START|synth reports|REPORT",
      "[OPTRACE]|41264|1748|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1693888785690|END|synth reports|",
      "[OPTRACE]|41264|1749|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1693888786572|END|ulp_s00_regslice_16_synth_1|",
      "[OPTRACE]|44098|1738|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1693888783138|START|ulp_auto_cc_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|44098|1739|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1693888783140|START|Creating in-memory project|",
      "[OPTRACE]|44098|1750|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1693888790050|END|Creating in-memory project|",
      "[OPTRACE]|44098|1751|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1693888790050|START|Adding files|",
      "[OPTRACE]|44098|1752|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1693888790251|END|Adding files|",
      "[OPTRACE]|44098|1753|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1693888790253|START|Configure IP Cache|",
      "[OPTRACE]|44098|1754|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1693888790311|END|Configure IP Cache|",
      "[OPTRACE]|44098|1755|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1693888790313|END|ulp_auto_cc_2_synth_1|",
      "[OPTRACE]|44399|1742|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1693888784567|START|ulp_auto_cc_3_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|44399|1743|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1693888784568|START|Creating in-memory project|",
      "[OPTRACE]|44399|1756|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1693888791461|END|Creating in-memory project|",
      "[OPTRACE]|44399|1757|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1693888791462|START|Adding files|",
      "[OPTRACE]|44399|1758|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1693888791658|END|Adding files|",
      "[OPTRACE]|44399|1759|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1693888791660|START|Configure IP Cache|",
      "[OPTRACE]|44399|1760|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1693888791720|END|Configure IP Cache|",
      "[OPTRACE]|44399|1761|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1693888791721|END|ulp_auto_cc_3_synth_1|",
      "[OPTRACE]|4554|602|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1693888024540|START|bd_85ad_vip_S01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|4554|603|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1693888024542|START|Creating in-memory project|",
      "[OPTRACE]|4554|604|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1693888031609|END|Creating in-memory project|",
      "[OPTRACE]|4554|605|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1693888031610|START|Adding files|",
      "[OPTRACE]|4554|606|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1693888031818|END|Adding files|",
      "[OPTRACE]|4554|607|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1693888031819|START|Configure IP Cache|",
      "[OPTRACE]|4554|608|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1693888031835|END|Configure IP Cache|",
      "[OPTRACE]|4554|609|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1693888031835|END|bd_85ad_vip_S01_0_synth_1|",
      "[OPTRACE]|45953|1762|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1693888806978|START|ulp_s00_regslice_17_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|45953|1763|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1693888806979|START|Creating in-memory project|",
      "[OPTRACE]|45953|1764|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1693888813683|END|Creating in-memory project|",
      "[OPTRACE]|45953|1765|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1693888813683|START|Adding files|",
      "[OPTRACE]|45953|1766|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1693888813867|END|Adding files|",
      "[OPTRACE]|45953|1767|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1693888813868|START|Configure IP Cache|",
      "[OPTRACE]|45953|1768|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1693888813887|END|Configure IP Cache|",
      "[OPTRACE]|45953|1769|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1693888813889|END|ulp_s00_regslice_17_synth_1|",
      "[OPTRACE]|4866|610|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1693888034957|START|bd_22c0_clock_throttling_avg_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|4866|611|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1693888034958|START|Creating in-memory project|",
      "[OPTRACE]|4866|620|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1693888042294|END|Creating in-memory project|",
      "[OPTRACE]|4866|621|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1693888042295|START|Adding files|",
      "[OPTRACE]|4866|622|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1693888042446|END|Adding files|",
      "[OPTRACE]|4866|623|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1693888042448|START|Configure IP Cache|",
      "[OPTRACE]|4866|624|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1693888042449|END|Configure IP Cache|",
      "[OPTRACE]|4866|625|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1693888042450|START|synth_design|",
      "[OPTRACE]|4866|708|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1693888105208|END|synth_design|",
      "[OPTRACE]|4866|709|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1693888105209|START|Write IP Cache|",
      "[OPTRACE]|4866|710|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1693888106594|END|Write IP Cache|",
      "[OPTRACE]|4866|711|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1693888106595|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|4866|712|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1693888107095|END|write_checkpoint|",
      "[OPTRACE]|4866|713|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1693888107095|START|synth reports|REPORT",
      "[OPTRACE]|4866|714|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1693888107616|END|synth reports|",
      "[OPTRACE]|4866|715|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1693888108489|END|bd_22c0_clock_throttling_avg_0_synth_1|",
      "[OPTRACE]|5601|636|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1693888051604|START|bd_22c0_clkwiz_hbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|5601|637|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1693888051605|START|Creating in-memory project|",
      "[OPTRACE]|5601|644|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1693888058512|END|Creating in-memory project|",
      "[OPTRACE]|5601|645|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1693888058512|START|Adding files|",
      "[OPTRACE]|5601|646|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1693888058748|END|Adding files|",
      "[OPTRACE]|5601|647|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1693888058749|START|Configure IP Cache|",
      "[OPTRACE]|5601|648|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1693888058751|END|Configure IP Cache|",
      "[OPTRACE]|5601|649|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1693888058752|START|synth_design|",
      "[OPTRACE]|5601|828|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1693888206902|END|synth_design|",
      "[OPTRACE]|5601|829|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1693888206902|START|Write IP Cache|",
      "[OPTRACE]|5601|832|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1693888208913|END|Write IP Cache|",
      "[OPTRACE]|5601|833|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1693888208914|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|5601|834|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1693888209724|END|write_checkpoint|",
      "[OPTRACE]|5601|835|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1693888209725|START|synth reports|REPORT",
      "[OPTRACE]|5601|836|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1693888210271|END|synth reports|",
      "[OPTRACE]|5601|837|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1693888211329|END|bd_22c0_clkwiz_hbm_0_synth_1|",
      "[OPTRACE]|6579|650|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1693888065358|START|bd_22c0_fanout_aresetn_hbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|6579|651|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1693888065360|START|Creating in-memory project|",
      "[OPTRACE]|6579|662|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1693888072469|END|Creating in-memory project|",
      "[OPTRACE]|6579|663|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1693888072469|START|Adding files|",
      "[OPTRACE]|6579|664|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1693888072670|END|Adding files|",
      "[OPTRACE]|6579|665|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1693888072671|START|Configure IP Cache|",
      "[OPTRACE]|6579|666|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1693888072672|END|Configure IP Cache|",
      "[OPTRACE]|6579|667|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1693888072673|START|synth_design|",
      "[OPTRACE]|6579|730|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1693888127513|END|synth_design|",
      "[OPTRACE]|6579|731|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1693888127513|START|Write IP Cache|",
      "[OPTRACE]|6579|732|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1693888128888|END|Write IP Cache|",
      "[OPTRACE]|6579|733|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1693888128889|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|6579|734|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1693888129376|END|write_checkpoint|",
      "[OPTRACE]|6579|735|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1693888129376|START|synth reports|REPORT",
      "[OPTRACE]|6579|738|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1693888129897|END|synth reports|",
      "[OPTRACE]|6579|739|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1693888130722|END|bd_22c0_fanout_aresetn_hbm_0_synth_1|",
      "[OPTRACE]|6820|660|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1693888069776|START|bd_22c0_psreset_hbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|6820|661|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1693888069777|START|Creating in-memory project|",
      "[OPTRACE]|6820|670|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1693888076671|END|Creating in-memory project|",
      "[OPTRACE]|6820|671|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1693888076671|START|Adding files|",
      "[OPTRACE]|6820|672|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1693888076866|END|Adding files|",
      "[OPTRACE]|6820|673|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1693888076868|START|Configure IP Cache|",
      "[OPTRACE]|6820|674|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1693888076870|END|Configure IP Cache|",
      "[OPTRACE]|6820|675|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1693888076871|START|synth_design|",
      "[OPTRACE]|6820|746|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1693888137996|END|synth_design|",
      "[OPTRACE]|6820|747|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1693888137997|START|Write IP Cache|",
      "[OPTRACE]|6820|748|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1693888139478|END|Write IP Cache|",
      "[OPTRACE]|6820|749|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1693888139479|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|6820|750|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1693888140051|END|write_checkpoint|",
      "[OPTRACE]|6820|751|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1693888140051|START|synth reports|REPORT",
      "[OPTRACE]|6820|752|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1693888140568|END|synth reports|",
      "[OPTRACE]|6820|753|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1693888141441|END|bd_22c0_psreset_hbm_0_synth_1|",
      "[OPTRACE]|7130|676|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1693888078265|START|bd_22c0_xbar_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|7130|677|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1693888078266|START|Creating in-memory project|",
      "[OPTRACE]|7130|686|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1693888085255|END|Creating in-memory project|",
      "[OPTRACE]|7130|687|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1693888085255|START|Adding files|",
      "[OPTRACE]|7130|688|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1693888085908|END|Adding files|",
      "[OPTRACE]|7130|689|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1693888085909|START|Configure IP Cache|",
      "[OPTRACE]|7130|690|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1693888085978|END|Configure IP Cache|",
      "[OPTRACE]|7130|691|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1693888085979|START|synth_design|",
      "[OPTRACE]|7130|756|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1693888158700|END|synth_design|",
      "[OPTRACE]|7130|757|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1693888158701|START|Write IP Cache|",
      "[OPTRACE]|7130|758|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1693888160457|END|Write IP Cache|",
      "[OPTRACE]|7130|759|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1693888160458|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|7130|760|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1693888161083|END|write_checkpoint|",
      "[OPTRACE]|7130|761|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1693888161083|START|synth reports|REPORT",
      "[OPTRACE]|7130|762|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1693888161592|END|synth reports|",
      "[OPTRACE]|7130|771|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1693888162517|END|bd_22c0_xbar_1_synth_1|",
      "[OPTRACE]|8163|698|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1693888090739|START|bd_22c0_frequency_counter_aclk_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|8163|699|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1693888090740|START|Creating in-memory project|",
      "[OPTRACE]|8163|700|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1693888097472|END|Creating in-memory project|",
      "[OPTRACE]|8163|701|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1693888097472|START|Adding files|",
      "[OPTRACE]|8163|702|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1693888097622|END|Adding files|",
      "[OPTRACE]|8163|703|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1693888097624|START|Configure IP Cache|",
      "[OPTRACE]|8163|704|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1693888097625|END|Configure IP Cache|",
      "[OPTRACE]|8163|705|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1693888097627|START|synth_design|",
      "[OPTRACE]|8163|763|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1693888162043|END|synth_design|",
      "[OPTRACE]|8163|764|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1693888162043|START|Write IP Cache|",
      "[OPTRACE]|8163|774|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1693888163673|END|Write IP Cache|",
      "[OPTRACE]|8163|775|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1693888163674|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|8163|776|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1693888164291|END|write_checkpoint|",
      "[OPTRACE]|8163|777|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1693888164291|START|synth reports|REPORT",
      "[OPTRACE]|8163|778|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1693888164841|END|synth reports|",
      "[OPTRACE]|8163|779|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1693888165876|END|bd_22c0_frequency_counter_aclk_0_synth_1|",
      "[OPTRACE]|8974|706|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1693888104135|START|ulp_hmss_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|8974|707|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1693888104136|START|Creating in-memory project|",
      "[OPTRACE]|8974|718|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1693888111362|END|Creating in-memory project|",
      "[OPTRACE]|8974|719|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1693888111363|START|Adding files|",
      "[OPTRACE]|8974|720|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1693888114997|END|Adding files|",
      "[OPTRACE]|8974|721|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1693888115001|START|Configure IP Cache|",
      "[OPTRACE]|8974|722|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1693888115073|END|Configure IP Cache|",
      "[OPTRACE]|8974|723|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1693888115074|START|synth_design|",
      "[OPTRACE]|8974|786|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1693888181164|END|synth_design|",
      "[OPTRACE]|8974|787|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1693888181164|START|Write IP Cache|",
      "[OPTRACE]|8974|792|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1693888183434|END|Write IP Cache|",
      "[OPTRACE]|8974|793|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1693888183435|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|8974|797|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1693888184312|END|write_checkpoint|",
      "[OPTRACE]|8974|798|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1693888184312|START|synth reports|REPORT",
      "[OPTRACE]|8974|801|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1693888184881|END|synth reports|",
      "[OPTRACE]|8974|803|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1693888186085|END|ulp_hmss_0_0_synth_1|",
      "[OPTRACE]|9246|716|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1693888109692|START|bd_22c0_frequency_counter_aclk_hbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9246|717|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1693888109693|START|Creating in-memory project|",
      "[OPTRACE]|9246|724|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1693888116688|END|Creating in-memory project|",
      "[OPTRACE]|9246|725|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1693888116688|START|Adding files|",
      "[OPTRACE]|9246|726|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1693888116859|END|Adding files|",
      "[OPTRACE]|9246|727|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1693888116861|START|Configure IP Cache|",
      "[OPTRACE]|9246|728|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1693888116862|END|Configure IP Cache|",
      "[OPTRACE]|9246|729|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1693888116863|START|synth_design|",
      "[OPTRACE]|9246|788|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1693888181427|END|synth_design|",
      "[OPTRACE]|9246|789|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1693888181427|START|Write IP Cache|",
      "[OPTRACE]|9246|790|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1693888182950|END|Write IP Cache|",
      "[OPTRACE]|9246|791|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1693888182951|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9246|794|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1693888183560|END|write_checkpoint|",
      "[OPTRACE]|9246|795|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1693888183560|START|synth reports|REPORT",
      "[OPTRACE]|9246|796|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1693888184056|END|synth reports|",
      "[OPTRACE]|9246|802|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1693888185001|END|bd_22c0_frequency_counter_aclk_hbm_0_synth_1|",
      "[OPTRACE]|9992|736|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1693888129696|START|bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9992|737|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1693888129697|START|Creating in-memory project|",
      "[OPTRACE]|9992|740|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1693888136441|END|Creating in-memory project|",
      "[OPTRACE]|9992|741|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1693888136442|START|Adding files|",
      "[OPTRACE]|9992|742|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1693888136598|END|Adding files|",
      "[OPTRACE]|9992|743|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1693888136599|START|Configure IP Cache|",
      "[OPTRACE]|9992|744|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1693888136600|END|Configure IP Cache|",
      "[OPTRACE]|9992|745|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1693888136601|START|synth_design|",
      "[OPTRACE]|9992|818|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1693888198341|END|synth_design|",
      "[OPTRACE]|9992|819|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1693888198341|START|Write IP Cache|",
      "[OPTRACE]|9992|820|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1693888199941|END|Write IP Cache|",
      "[OPTRACE]|9992|821|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1693888199942|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9992|822|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1693888200524|END|write_checkpoint|",
      "[OPTRACE]|9992|823|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1693888200524|START|synth reports|REPORT",
      "[OPTRACE]|9992|824|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1693888201045|END|synth reports|",
      "[OPTRACE]|9992|825|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1693888201939|END|bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1|"
      ];

  var legendData = [
  { "title": "Report Generation",
    "color": "#b9783f"
  }, {
    "title": "Write Checkpoint",
    "color": "#cd82ad"
  },
  {
    "title": "Incomplete Data",
    "color": "#cc4748"
  } ];

  // -- Convert Raw data into something we can use ---------------------------
  console.log("Convert log data (%s entries) to Javascript 'JSON' objects...", csvData.length);
  var jsonData = csvArrayToJSON(header, csvData, "|");

  // -- Clean up the JSON objects --------------------------------------------
  for (var i = 0; i < jsonData.length; i++) {
    jsonData[i].Action = jsonData[i].Action.toUpperCase();
    jsonData[i].Tags = jsonData[i].Tags.toUpperCase();
    jsonData[i].Tags = jsonData[i].Tags.trim();
    jsonData[i].TimeStampMSec = parseInt(jsonData[i].TimeStampMSec, 10);
    jsonData[i].pid = parseInt(jsonData[i].pid, 10);
  }

  // -- Sort JSON array ------------------------------------------------------
  console.log("Sorting JSON objects (%s objects) according to timestamps...", jsonData.length);
  jsonData.sort(compareByTimeStamp);

  // Record the PID grouping order
  var pidOrder = new Map();
  for (var i = 0; i < jsonData.length; i++) {
    if (pidOrder.has(jsonData[i].pid) == false) {
      pidOrder.set(jsonData[i].pid, i);    // Simple ordering (lower is first)
    }
  }

  // -- Create secondary data array for the chart data array -----------------
  console.log("Preparing graph data...");

  // Task limits
  var m_startTS = 0;      // Earliest Timestamp
  var m_endTS = 0;        // Latest Timestamp

  if (jsonData.length > 0) {
    m_startTS = jsonData[0].TimeStampMSec;
    m_endTS = jsonData[jsonData.length - 1].TimeStampMSec;
  }


  var chartData = [ ];   // Empty JSON array


  populateChartData();
  tableCreate( chartData );

  filterChartEntries();

  // -- Search for "holes"
  // -- Sort by common PID
  // -- Create groupings by process

  console.log("done");

  var chart = AmCharts.makeChart("chartdiv", {
    "type": "gantt",
    "theme": "light",
    "titles": [
    { "text": "OPTrace", "size": 15}],
    "marginRight": 70,
    "period": "fff",                                     // X-Axis
    "balloonDateFormat": "JJ:NN:SS",
    "columnWidth": 0.5,                                 // Bar thickness
    "valueAxis": {
      "type": "numeric",
      "title": "Time [HH:MM:SS]",
      "duration": "ss",
      "durationUnits": { DD: 'd. ', hh: ':', mm: ':', ss: '' },
    },
    "brightnessStep": 10,
    "graph": {
      "fillAlphas": 1,
      "labelFunction": barLabelCallBack,
      "labelText": " ",
      "labelPosition": "right",
      "balloonFunction": ballonLabelCallBack,
      "balloonText": "<p align='left'> Task: [[task]]<br/>Start:[[start]]<br/>End:[[end]]<br/>Duration:[[duration]]</p>",
      "bulletField": "bullet",
      "bulletSize": 8
    },
    "rotate": true,
    "categoryField": "category",
    "segmentsField": "segments",
    "colorField": "color",
    "startDate": "2015-01-01 00:00:00",
    "startField": "start",
    "endField": "end",
    "durationField": "duration",
    "dataProvider": chartData,
    "valueScrollbar": {
      "autoGridCount": true
    },
    "chartScrollbar": {
      "enable": true
    },
    "chartCursor": {
      "cursorColor": "#55bb76",
      "valueBalloonsEnabled": false,
      "cursorAlpha": 0.1,
      "valueLineAlpha": 0.5,
      "valueLineBalloonEnabled": true,
      "valueLineEnabled": true,
      "zoomable": true,
      "valueZoomable": true,
      "fullWidth": true
    },
    "legend": {
      "data": legendData,
    },
    "export": {
      "enabled": true
    }
  });

  // =========================================================================
  // Call back methods
  // =========================================================================
function ballonLabelCallBack( _graphDataItem )
{
  var start = _graphDataItem.values.open;
  var end = _graphDataItem.values.value;
  var duration = end - start;

  var result = "<p align='left'>Task: " + _graphDataItem.category + "<br/>Start: " + secondsToHHMMSS(start) + "<br/>End: " + secondsToHHMMSS( end ) + "<br/>Duration: " + secondsToHHMMSS( duration ) + "</p>";
  return result;
}


function barLabelCallBack( _graphDataItem )
{
   var duration = _graphDataItem.values.value - _graphDataItem.values.open;

   return secondsToHHMMSS( duration);
}


function userInputFormCallback()
{
  // Second filter
  m_secondFilter = document.getElementById("userDurationFilterSecInput").value;
  console.log("Setting second filter to: " + m_secondFilter + " seconds");

  // Group PID Sort
  m_groupPidSort = document.getElementById("userGroupPidSortSelected").checked;
  console.log("Group PID filter is set to: " + m_groupPidSort);

  // Rollup filter
  m_showRollup = document.getElementById("userRollupSelected").checked;
  console.log("Rollup filter is set to: " + m_showRollup);

  // Individual filter
  m_showIndividualEntry = document.getElementById("userIndividualEntrySelected").checked;
  console.log("Individual filter is set to: " + m_showIndividualEntry);

  // Checkpoint Report Entries filter
  m_showCheckpointEntry = document.getElementById("userCheckpointEntrySelected").checked;
  console.log("Checkpoint Entry filter is set to: " + m_showCheckpointEntry);

  // Checkpoint Report Entries filter
  m_showReportEntry = document.getElementById("userReportEntrySelected").checked;
  console.log("Report Entry filter is set to: " + m_showReportEntry);

  populateChartData();
  filterChartEntries()
  chart.dataProvider = chartData;
  chart.validateData();
}

  // =========================================================================
  // Utilities
  // =========================================================================


function populateChartData()
{
  chartData = [ ];
  if (m_groupPidSort == false) {
    jsonData.sort(compareByTimeStamp);
  } else {
    jsonData.sort(compareByGroupTimeStamp);
  }

  for (var i = 0; i < jsonData.length; i++) {
    var timestamp = parseInt(jsonData[0].TimeStampMSec, 10);

    if (m_startTS > timestamp) m_startTS = timestamp;
    if (m_endTS < timestamp) m_endTS = timestamp;

    for (var i = 0; i < jsonData.length; i++) {
      switch (jsonData[i].Action) {
      case "START":
        var categoryEntry = { };
        categoryEntry["category"] = jsonData[i].Task;
        categoryEntry["pid"] = jsonData[i].pid;

        var segmentEntry = { };
        // Normalize entry and convert to seconds
        segmentEntry["start"] = (jsonData[i].TimeStampMSec - m_startTS) / 1000;
        segmentEntry["color"] = getTaskBarColor(jsonData[i].Tags)
        segmentEntry["task"] = jsonData[i].Task;
        segmentEntry["tags"] = jsonData[i].Tags;
        segmentEntry["duration"] = -1;

        categoryEntry["segments"] = [ ];
        categoryEntry["segments"].push(segmentEntry);
        chartData.push(categoryEntry);
        break;

      case "END":
        var catagory = findCatagory(jsonData[i].pid, jsonData[i].Task, chartData);
        if (catagory != null) {
          var segmentsEntry = catagory.segments[0];
          segmentsEntry["end"] = (jsonData[i].TimeStampMSec - m_startTS) / 1000;
          segmentsEntry["duration"] = segmentsEntry.end - segmentsEntry.start;
        } else {
          console.log("Null entry found: pid:%s, Task: %s", jsonData[i].pid, jsonData[i].Task);
        }

        break;

      default:
        console.log("Default");
        break;
      }
    }
  }
}

function filterChartEntries()
{
  for(var i = chartData.length - 1; i >= 0; i--) {
    var segment = chartData[i].segments[0];

    // -- Remove entries less than 1 seconds
    if ( segment["duration"] == -1) {
      segment["bullet"] = "xError";
      segment["color"] = "#cc4748";
      segment["duration"] = ((m_endTS - m_startTS) / 1000) - segment["start"];
    } else if (segment["duration"] <  m_secondFilter) {
      chartData.splice(i, 1);
      continue;
    }
  

    // Filter by tags
    var bHasRollup = false;
    var bHasCheckpoint = false;
    var bHasReport = false;

    var tags = segment["tags"];
    console.log("Tag: " + tags);
    if (tags.search(/ROLLUP_/i) != -1) { bHasRollup = true; }
    if (tags.search(/CHECKPOINT/i) != -1) { bHasCheckpoint = true; }
    if (tags.search(/REPORT/i) != -1) { bHasReport = true; }

    var bRemoveEntry = false;

    // Remove rollups
    if ((m_showRollup == false) && (bHasRollup == true)) {
      bRemoveEntry = true;
    }
    
    // Remove checkpoints    
    if ((m_showCheckpointEntry == false) && (bHasCheckpoint == true)) {
      bRemoveEntry = true;
    }

    // Remove reports
    if ((m_showReportEntry == false) && (bHasReport == true)) {
      bRemoveEntry = true;
    }

    // Remove individual entry
    if (((m_showIndividualEntry == false) && 
         ((bHasRollup == false) &&
          (bHasCheckpoint == false) &&
          (bHasReport == false)))) {
      bRemoveEntry = true;
    }

    if (bRemoveEntry == true) {
      chartData.splice(i, 1);
      continue;
    }
  }

  console.log("ChartData.length: " + chartData.length);
}


function getTaskBarColor( _tags )
{
  if (_tags == null)
    return "#8dc49f";

  if (_tags.search(/ROLLUP_AUTO/i) != -1){ return "#0099ff"; }
  if (_tags.search(/ROLLUP_0/i) != -1)   { return "#006699"; }
  if (_tags.search(/ROLLUP_1/i) != -1)   { return "#009933"; }
  if (_tags.search(/ROLLUP_2/i) != -1)   { return "#66ccff"; }
  if (_tags.search(/REPORT/i) != -1)     { return "#b9783f"; }
  if (_tags.search(/CHECKPOINT/i) != -1) { return "#cd82ad"; }

  return "#8dc49f"
}


function tableCreate( _chartData ){
    var myTableDiv = document.getElementById("myDynamicTable");


    for ( var i = 0; i < _chartData.length; i++) {
      var tr = myTableDiv.insertRow();

      var td_task = tr.insertCell();
      td_task.appendChild(document.createTextNode( _chartData[i].category ));

      var segmentEntry = _chartData[i].segments;
      var td_start = tr.insertCell();
      td_start.appendChild(document.createTextNode( secondsToHHMMSS(segmentEntry[0].start) ));

      var td_duration = tr.insertCell();
      td_duration.appendChild(document.createTextNode( secondsToHHMMSS(segmentEntry[0].duration) ));

    }
}

function secondsToHHMMSS( _seconds )
{
  var hours = Math.floor(_seconds / 3600);
  var minutes = Math.floor(_seconds % 3600 / 60);
  var seconds = Math.floor(_seconds % 3600 % 60);

  var result = hours + ":" + (minutes < 10 ? "0" : "") + minutes + ":" + (seconds < 10 ? "0" : "") + seconds; 

  return result;
}


  function findCatagory(_pid, _category, _catagoryArray) {
    for (var i = (_catagoryArray.length - 1); i >= 0; i--) {
      if (_pid == _catagoryArray[i].pid) {
        if (_catagoryArray[i].category == _category) {
          return  _catagoryArray[i];
        }
      }
    }
    return null;
  }


  // Compares the timestamps between to JSON objects
  function compareByTimeStamp(_a, _b) {
    if (_a.TimeStampMSec < _b.TimeStampMSec) return -1;
    if (_a.TimeStampMSec > _b.TimeStampMSec) return 1;

    if (_a.pid == _b.pid) {
      if ((_a.Action == "START") && (_b.Action == "END")) return -1;
      if ((_a.Action == "END") && (_b.Action == "START")) return 1;

      if(_a.Entry < _b.Entry) return -1;
      if(_a.Entry > _b.Entry) return 1;
    }

    return 0;
  }


  // Compares the timestamps between to JSON objects
  function compareByGroupTimeStamp(_a, _b) {
    if (pidOrder.get(_a.pid) < pidOrder.get(_b.pid)) return -1;

    if (pidOrder.get(_a.pid) > pidOrder.get(_b.pid)) return 1;

    return compareByTimeStamp(_a, _b);
  }


  // Return array of string values, or NULL if CSV string not well formed.
  function CSVtoArray(_text, _sep) {
    // Regex expressions
    var re_valid_default = /^\s*(?:'[^'\\]*(?:\\[\S\s][^'\\]*)*'|"[^"\\]*(?:\\[\S\s][^"\\]*)*"|[^,'"\s\\]*(?:\s+[^,'"\s\\]+)*)\s*(?:,\s*(?:'[^'\\]*(?:\\[\S\s][^'\\]*)*'|"[^"\\]*(?:\\[\S\s][^"\\]*)*"|[^,'"\s\\]*(?:\s+[^,'"\s\\]+)*)\s*)*$/;
    var re_value_default = /(?!\s*$)\s*(?:'([^'\\]*(?:\\[\S\s][^'\\]*)*)'|"([^"\\]*(?:\\[\S\s][^"\\]*)*)"|([^,'"\s\\]*(?:\s+[^,'"\s\\]+)*))\s*(?:,|$)/g;
    var re_special_default = /,\s*$/;

    // Algorithm:
    //   1) Convert regex expression to a string.
    //   2) Remove leading regex escape character (e.g., '\')
    //   3) Remove training regex escape character(s) (e.g., '\' or "\g")
    //   4) Replace the comma (',') character witht he new delimiter character
    //   5) Build the regex command

    // Check delimiter, if special insert escapes
    if (_sep == "|") _sep = "\\|";

    var re_valid = new RegExp(re_valid_default.toString().substr(1).slice(0, -1).replace(/,/g, _sep));
    var re_value = new RegExp(re_value_default.toString().substr(1).slice(0, -2).replace(/,/g, _sep), 'g');
    var re_special = new RegExp(re_special_default.toString().substr(1).slice(0, -1).replace(/,/g, _sep));

    // Validate the input string to determine if it is well formed
    if (!re_valid.test(_text)) return null;

    var a = [ ];                     // Initialize array to receive values.
    _text.replace(re_value,           // "Walk" the string using replace with callback.
                  function(m0, m1, m2, m3) {
                      // Remove backslash from \' in single quoted values.
                      if      (m1 !== undefined) a.push(m1.replace(/\\'/g, "'"));
                      // Remove backslash from \" in double quoted values.
                      else if (m2 !== undefined) a.push(m2.replace(/\\"/g, '"'));
                      else if (m3 !== undefined) a.push(m3);
                      return ''; // Return empty string.
                  });

    // Handle special case of empty last value.
    if (re_special.test(_text)) a.push('');

    return a;
  };


  // Converts the given CSV array & header into a JSON array
  function csvArrayToJSON(_header, _csvArray, _sep) {
    var result = [ ];
    var headers = CSVtoArray(_header, _sep);

    for (var i = 0; i < _csvArray.length; i++) {

      var obj = { };
      var currentline = CSVtoArray(_csvArray[i], _sep);

      for (var j = 0; j < headers.length; j++) {
        obj[headers[j]] = currentline[j];
      }

      result.push(obj);

    }

    return result; //JavaScript object
  }


</script>
</body>

</html>

