Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov 27 15:59:26 2023
| Host         : DESKTOP-B8J43B3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    52 |
|    Minimum number of control sets                        |    52 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   311 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    52 |
| >= 0 to < 4        |    39 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            9 |
| No           | No                    | Yes                    |              18 |           17 |
| No           | Yes                   | No                     |              67 |           27 |
| Yes          | No                    | No                     |              16 |            3 |
| Yes          | No                    | Yes                    |              40 |           20 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+--------------------------+-----------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |       Enable Signal      |                Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+--------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  cnt_delay_rand/FSM_sequential_state_reg[0]_18 |                          | cnt_delay_rand/FSM_sequential_state_reg[0]_17 |                1 |              1 |         1.00 |
|  cnt_delay_rand/FSM_sequential_state_reg[0]_4  |                          | cnt_delay_rand/FSM_sequential_state_reg[0]_3  |                1 |              1 |         1.00 |
|  cnt_delay_rand/FSM_sequential_state_reg[0]_12 |                          | cnt_delay_rand/FSM_sequential_state_reg[0]_11 |                1 |              1 |         1.00 |
|  cnt_delay_rand/FSM_sequential_state_reg[0]_2  |                          | cnt_delay_rand/FSM_sequential_state_reg[0]_1  |                1 |              1 |         1.00 |
|  cnt_delay_rand/FSM_sequential_state_reg[0]_10 |                          | cnt_delay_rand/FSM_sequential_state_reg[0]_9  |                1 |              1 |         1.00 |
|  cnt_delay_rand/FSM_sequential_state_reg[0]_14 |                          | cnt_delay_rand/FSM_sequential_state_reg[0]_13 |                1 |              1 |         1.00 |
|  cnt_delay_rand/FSM_sequential_state_reg[0]_0  |                          | cnt_delay_rand/FSM_sequential_state_reg[0]    |                1 |              1 |         1.00 |
|  cnt_delay_rand/FSM_sequential_state_reg[0]_20 |                          | cnt_delay_rand/FSM_sequential_state_reg[0]_19 |                1 |              1 |         1.00 |
|  cnt_delay_rand/FSM_sequential_state_reg[0]_22 |                          | cnt_delay_rand/FSM_sequential_state_reg[0]_21 |                1 |              1 |         1.00 |
|  cnt_delay_rand/FSM_sequential_state_reg[0]_6  |                          | cnt_delay_rand/FSM_sequential_state_reg[0]_5  |                1 |              1 |         1.00 |
|  cnt_delay_rand/FSM_sequential_state_reg[0]_8  |                          | cnt_delay_rand/FSM_sequential_state_reg[0]_7  |                1 |              1 |         1.00 |
|  cnt_delay_rand/FSM_sequential_state_reg[0]_16 |                          | cnt_delay_rand/FSM_sequential_state_reg[0]_15 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                 | prescaler_1Khz/delay_en0 | cnt_delay_rand/FSM_sequential_state_reg[0]_6  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                 | prescaler_1Khz/delay_en0 | cnt_delay_rand/FSM_sequential_state_reg[0]_8  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                 |                          | cnt_delay_rand/FSM_sequential_state_reg[0]_19 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                 |                          | cnt_delay_rand/FSM_sequential_state_reg[0]_9  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                 |                          | cnt_delay_rand/FSM_sequential_state_reg[0]_5  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                 |                          | cnt_delay_rand/FSM_sequential_state_reg[0]    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                 |                          | cnt_delay_rand/FSM_sequential_state_reg[0]_21 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                 | prescaler_1Khz/delay_en0 | cnt_delay_rand/FSM_sequential_state_reg[0]_16 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                 |                          | cnt_delay_rand/FSM_sequential_state_reg[0]_3  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                 |                          | cnt_delay_rand/FSM_sequential_state_reg[0]_13 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                 |                          | cnt_delay_rand/FSM_sequential_state_reg[0]_15 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                 |                          | cnt_delay_rand/FSM_sequential_state_reg[0]_17 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                 |                          | cnt_delay_rand/FSM_sequential_state_reg[0]_11 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                 |                          | cnt_delay_rand/FSM_sequential_state_reg[0]_1  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                 |                          | cnt_delay_rand/FSM_sequential_state_reg[0]_7  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                 |                          | cnt_scoretimer/scoretime_r                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                 |                          | cnt_delay/delay_r                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                 | prescaler_1Khz/delay_en0 | cnt_delay_rand/FSM_sequential_state_reg[0]_18 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                 | prescaler_1Khz/delay_en0 | cnt_delay_rand/FSM_sequential_state_reg[0]_4  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                 | prescaler_1Khz/delay_en0 | cnt_delay_rand/FSM_sequential_state_reg[0]_12 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                 | prescaler_1Khz/delay_en0 | cnt_delay_rand/FSM_sequential_state_reg[0]_2  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                 | prescaler_1Khz/delay_en0 | cnt_delay_rand/FSM_sequential_state_reg[0]_10 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                 | prescaler_1Khz/delay_en0 | cnt_delay_rand/FSM_sequential_state_reg[0]_14 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                 | prescaler_1Khz/delay_en0 | cnt_delay_rand/FSM_sequential_state_reg[0]_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                 | prescaler_1Khz/delay_en0 | cnt_delay_rand/FSM_sequential_state_reg[0]_20 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                 | prescaler_1Khz/delay_en0 | cnt_delay_rand/FSM_sequential_state_reg[0]_22 |                1 |              1 |         1.00 |
|  mux/prescaler/overflow                        |                          |                                               |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                 | cnt4/val_cnt0/o0         | cnt4/val_cnt3/cnt_r                           |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | cnt4/val_cnt1/o1         | cnt4/val_cnt3/cnt_r                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                 | cnt4/val_cnt2/o2         | cnt4/val_cnt3/cnt_r                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                 | prescaler_1Khz/cnt_en0   | cnt4/val_cnt3/cnt_r                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                 |                          | cnt4/val_cnt3/cnt_r                           |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                                 |                          |                                               |                6 |              8 |         1.33 |
|  prescaler_10Khz/CLK                           |                          |                                               |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG                                 |                          | cnt_delay_rand/value[11]_i_1__0_n_0           |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG                                 | prescaler_1Khz/p1KHz     | cnt_scoretimer/scoretime_r                    |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                                 |                          | prescaler_10Khz/value[12]_i_1_n_0             |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                                 |                          | prescaler_1Khz/value[15]_i_1_n_0              |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG                                 |                          | mux/prescaler/value[16]_i_1_n_0               |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                                 | cnt4/val_cnt3/E[0]       |                                               |                3 |             16 |         5.33 |
+------------------------------------------------+--------------------------+-----------------------------------------------+------------------+----------------+--------------+


