
<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">
<head>
<meta charset="UTF-8"/>
<title>Transactional Synchronization Extensions - Wikipedia</title>
<script>document.documentElement.className="client-js";RLCONF={"wgBreakFrames":!1,"wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgRequestId":"XpcS3wpAIH4AAtolBMAAAABL","wgCSPNonce":!1,"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":!1,"wgNamespaceNumber":0,"wgPageName":"Transactional_Synchronization_Extensions","wgTitle":"Transactional Synchronization Extensions","wgCurRevisionId":946376785,"wgRevisionId":946376785,"wgArticleId":34643065,"wgIsArticle":!0,"wgIsRedirect":!1,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Wikipedia articles in need of updating from June 2017","All Wikipedia articles in need of updating","CS1 errors: missing periodical","Computer-related introductions in 2012","X86 instructions","Parallel computing","Transactional memory",
"Transaction processing","Concurrency control","Hardware bugs"],"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgRelevantPageName":"Transactional_Synchronization_Extensions","wgRelevantArticleId":34643065,"wgIsProbablyEditable":!0,"wgRelevantPageIsProbablyEditable":!0,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgMediaViewerOnClick":!0,"wgMediaViewerEnabledByDefault":!0,"wgPopupsReferencePreviews":!1,"wgPopupsConflictsWithNavPopupGadget":!1,"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","pageVariantFallbacks":"en"},"wgMFDisplayWikibaseDescriptions":{"search":!0,"nearby":!0,"watchlist":!0,"tagline":!1},"wgWMESchemaEditAttemptStepOversample":!1,"wgULSCurrentAutonym":"English","wgNoticeProject":"wikipedia","wgWikibaseItemId":"Q7833723","wgCentralAuthMobileDomain":!1,"wgEditSubmitButtonLabelPublish":!0};RLSTATE={"ext.globalCssJs.user.styles":"ready","site.styles":"ready","noscript":"ready","user.styles":"ready",
"ext.globalCssJs.user":"ready","user":"ready","user.options":"loading","ext.cite.styles":"ready","jquery.makeCollapsible.styles":"ready","mediawiki.toc.styles":"ready","skins.vector.styles.legacy":"ready","wikibase.client.init":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.uls.interlanguage":"ready","ext.wikimediaBadges":"ready"};RLPAGEMODULES=["ext.cite.ux-enhancements","site","mediawiki.page.startup","skins.vector.js","mediawiki.page.ready","jquery.makeCollapsible","mediawiki.toc","ext.gadget.ReferenceTooltips","ext.gadget.charinsert","ext.gadget.refToolbar","ext.gadget.extra-toolbar-buttons","ext.gadget.switcher","ext.centralauth.centralautologin","mmv.head","mmv.bootstrap.autostart","ext.popups","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.eventLogging","ext.wikimediaEvents","ext.navigationTiming","ext.uls.compactlinks","ext.uls.interface","ext.cx.eventlogging.campaigns","ext.quicksurveys.init","ext.centralNotice.geoIP",
"ext.centralNotice.startUp"];</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.loader.implement("user.options@1hzgi",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});});</script>
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=ext.cite.styles%7Cext.uls.interlanguage%7Cext.visualEditor.desktopArticleTarget.noscript%7Cext.wikimediaBadges%7Cjquery.makeCollapsible.styles%7Cmediawiki.toc.styles%7Cskins.vector.styles.legacy%7Cwikibase.client.init&amp;only=styles&amp;skin=vector"/>
<script async="" src="/w/load.php?lang=en&amp;modules=startup&amp;only=scripts&amp;raw=1&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.35.0-wmf.27"/>
<meta name="referrer" content="origin"/>
<meta name="referrer" content="origin-when-crossorigin"/>
<meta name="referrer" content="origin-when-cross-origin"/>
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=Transactional_Synchronization_Extensions&amp;action=edit"/>
<link rel="edit" title="Edit this page" href="/w/index.php?title=Transactional_Synchronization_Extensions&amp;action=edit"/>
<link rel="apple-touch-icon" href="/static/apple-touch/wikipedia.png"/>
<link rel="shortcut icon" href="/static/favicon/wikipedia.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="//en.wikipedia.org/w/api.php?action=rsd"/>
<link rel="license" href="//creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<link rel="canonical" href="https://en.wikipedia.org/wiki/Transactional_Synchronization_Extensions"/>
<link rel="dns-prefetch" href="//login.wikimedia.org"/>
<link rel="dns-prefetch" href="//meta.wikimedia.org" />
<!--[if lt IE 9]><script src="/w/resources/lib/html5shiv/html5shiv.js"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject mw-editable page-Transactional_Synchronization_Extensions rootpage-Transactional_Synchronization_Extensions skin-vector action-view">
<div id="mw-page-base" class="noprint"></div>
<div id="mw-head-base" class="noprint"></div>
<div id="content" class="mw-body" role="main">
	<a id="top"></a>
	<div id="siteNotice" class="mw-body-content"><!-- CentralNotice --></div>
	<div class="mw-indicators mw-body-content">
</div>

	<h1 id="firstHeading" class="firstHeading" lang="en">Transactional Synchronization Extensions</h1>
	
	<div id="bodyContent" class="mw-body-content">
		<div id="siteSub" class="noprint">From Wikipedia, the free encyclopedia</div>
		<div id="contentSub"></div>
		
		
		<div id="jump-to-nav"></div>
		<a class="mw-jump-link" href="#mw-head">Jump to navigation</a>
		<a class="mw-jump-link" href="#p-search">Jump to search</a>
		<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><p><b>Transactional Synchronization Extensions</b> (<b>TSX</b>), also called <b>Transactional Synchronization Extensions New Instructions</b> (<b>TSX-NI</b>), is an extension to the <a href="/wiki/X86" title="X86">x86</a> <a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">instruction set architecture</a> (ISA) that adds hardware <a href="/wiki/Transactional_memory" title="Transactional memory">transactional memory</a> support, speeding up execution of multi-threaded software through lock elision.  According to different benchmarks, TSX/TSX-NI can provide around 40% faster applications execution in specific workloads, and 4&#8211;5 times more database <a href="/wiki/Transactions_per_second" title="Transactions per second">transactions per second</a> (TPS).<sup id="cite_ref-1" class="reference"><a href="#cite_note-1">&#91;1&#93;</a></sup><sup id="cite_ref-2" class="reference"><a href="#cite_note-2">&#91;2&#93;</a></sup><sup id="cite_ref-3" class="reference"><a href="#cite_note-3">&#91;3&#93;</a></sup><sup id="cite_ref-4" class="reference"><a href="#cite_note-4">&#91;4&#93;</a></sup>
</p><p>TSX/TSX-NI was documented by <a href="/wiki/Intel" title="Intel">Intel</a> in February 2012, and debuted in June 2013 on selected Intel <a href="/wiki/Microprocessor" title="Microprocessor">microprocessors</a> based on the <a href="/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a> microarchitecture.<sup id="cite_ref-5" class="reference"><a href="#cite_note-5">&#91;5&#93;</a></sup><sup id="cite_ref-6" class="reference"><a href="#cite_note-6">&#91;6&#93;</a></sup><sup id="cite_ref-7" class="reference"><a href="#cite_note-7">&#91;7&#93;</a></sup>  Haswell processors below 45xx as well as R-series and K-series (with unlocked multiplier) <a href="/wiki/Stock_keeping_unit" title="Stock keeping unit">SKUs</a> do not support TSX/TSX-NI.<sup id="cite_ref-comparison_8-0" class="reference"><a href="#cite_note-comparison-8">&#91;8&#93;</a></sup> In August 2014, Intel announced a bug in the TSX/TSX-NI implementation on current steppings of Haswell, Haswell-E, Haswell-EP and early <a href="/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a> CPUs, which resulted in disabling the TSX/TSX-NI feature on affected CPUs via a <a href="/wiki/Microcode" title="Microcode">microcode</a> update.<sup id="cite_ref-techreport-26911_9-0" class="reference"><a href="#cite_note-techreport-26911-9">&#91;9&#93;</a></sup><sup id="cite_ref-intel-spec-update_10-0" class="reference"><a href="#cite_note-intel-spec-update-10">&#91;10&#93;</a></sup>
</p><p>In 2016, a <a href="/wiki/Side-channel_attack" title="Side-channel attack">side-channel</a> <a href="/wiki/Timing_attack" title="Timing attack">timing attack</a> was found by abusing the way TSX/TSX-NI handles transactional faults (i.e. <a href="/wiki/Page_fault" title="Page fault">page faults</a>) in order to break <a href="/wiki/KASLR" class="mw-redirect" title="KASLR">KASLR</a> on all major operating systems<sup id="cite_ref-Breaking_Kernel_Address_Space_Layout_Randomization_with_Intel_TSX_11-0" class="reference"><a href="#cite_note-Breaking_Kernel_Address_Space_Layout_Randomization_with_Intel_TSX-11">&#91;11&#93;</a></sup>.
</p><p>Support for TSX/TSX-NI emulation is provided as part of the Intel Software Development Emulator.<sup id="cite_ref-12" class="reference"><a href="#cite_note-12">&#91;12&#93;</a></sup>  There is also experimental support for TSX/TSX-NI emulation in a <a href="/wiki/QEMU" title="QEMU">QEMU</a> fork.<sup id="cite_ref-13" class="reference"><a href="#cite_note-13">&#91;13&#93;</a></sup>
</p>
<div id="toc" class="toc" role="navigation" aria-labelledby="mw-toc-heading"><input type="checkbox" role="button" id="toctogglecheckbox" class="toctogglecheckbox" style="display:none" /><div class="toctitle" lang="en" dir="ltr"><h2 id="mw-toc-heading">Contents</h2><span class="toctogglespan"><label class="toctogglelabel" for="toctogglecheckbox"></label></span></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Features"><span class="tocnumber">1</span> <span class="toctext">Features</span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="#Hardware_Lock_Elision"><span class="tocnumber">1.1</span> <span class="toctext">Hardware Lock Elision</span></a></li>
<li class="toclevel-2 tocsection-3"><a href="#Restricted_Transactional_Memory"><span class="tocnumber">1.2</span> <span class="toctext">Restricted Transactional Memory</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#XTEST_instruction"><span class="tocnumber">1.3</span> <span class="toctext">XTEST instruction</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-5"><a href="#Implementation"><span class="tocnumber">2</span> <span class="toctext">Implementation</span></a></li>
<li class="toclevel-1 tocsection-6"><a href="#Applications"><span class="tocnumber">3</span> <span class="toctext">Applications</span></a></li>
<li class="toclevel-1 tocsection-7"><a href="#See_also"><span class="tocnumber">4</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1 tocsection-8"><a href="#References"><span class="tocnumber">5</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-9"><a href="#Further_reading"><span class="tocnumber">6</span> <span class="toctext">Further reading</span></a></li>
<li class="toclevel-1 tocsection-10"><a href="#External_links"><span class="tocnumber">7</span> <span class="toctext">External links</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="Features">Features</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Transactional_Synchronization_Extensions&amp;action=edit&amp;section=1" title="Edit section: Features">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>TSX/TSX-NI provides two software interfaces for designating code regions for transactional execution. <b>Hardware Lock Elision</b> (HLE) is an instruction prefix-based interface designed to be backward compatible with processors without TSX/TSX-NI support. <b>Restricted Transactional Memory</b> (RTM) is a new instruction set interface that provides greater flexibility for programmers.<sup id="cite_ref-anandtech-tsx_14-0" class="reference"><a href="#cite_note-anandtech-tsx-14">&#91;14&#93;</a></sup>
</p><p>TSX/TSX-NI enables <a href="/wiki/Speculative_execution" title="Speculative execution">optimistic execution</a> of transactional code regions. The hardware monitors multiple threads for conflicting memory accesses, while aborting and rolling back transactions that cannot be successfully completed. Mechanisms are provided for software to detect and handle failed transactions.<sup id="cite_ref-anandtech-tsx_14-1" class="reference"><a href="#cite_note-anandtech-tsx-14">&#91;14&#93;</a></sup>
</p><p>In other words, lock elision through transactional execution uses memory transactions as a fast path where possible, while the slow (fallback) path is still a normal lock.
</p>
<h3><span class="mw-headline" id="Hardware_Lock_Elision"><span id="HLE"></span>Hardware Lock Elision</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Transactional_Synchronization_Extensions&amp;action=edit&amp;section=2" title="Edit section: Hardware Lock Elision">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Hardware Lock Elision (HLE) adds two new instruction prefixes, <code>XACQUIRE</code> and <code>XRELEASE</code>. These two prefixes reuse the <a href="/wiki/Opcodes" class="mw-redirect" title="Opcodes">opcodes</a> of the existing <code>REPNE</code> / <code>REPE</code> prefixes (<code>F2H</code> / <code>F3H</code>). On processors that do not support TSX/TSX-NI, <code>REPNE</code> / <code>REPE</code> prefixes are ignored on instructions for which the <code>XACQUIRE</code> / <code>XRELEASE</code> are valid, thus enabling backward compatibility.<sup id="cite_ref-15" class="reference"><a href="#cite_note-15">&#91;15&#93;</a></sup>
</p><p>The <code>XACQUIRE</code> prefix hint can only be used with the following instructions with an explicit <code>LOCK</code> prefix: <code>ADD</code>, <code>ADC</code>, <code>AND</code>, <code>BTC</code>, <code>BTR</code>, <code>BTS</code>, <code>CMPXCHG</code>, <code>CMPXCHG8B</code>, <code>DEC</code>, <code>INC</code>, <code>NEG</code>, <code>NOT</code>, <code>OR</code>, <code>SBB</code>, <code>SUB</code>, <code>XOR</code>, <code>XADD</code>, and <code>XCHG</code>. The <code>XCHG</code> instruction can be used without the <code>LOCK</code> prefix as well.
</p><p>The <code>XRELEASE</code> prefix hint can be used both with the instructions listed above, and with the <code>MOV mem, reg</code> and <code>MOV mem, imm</code> instructions.
</p><p>HLE allows optimistic execution of a critical section by skipping the write to a lock, so that the lock appears to be free to other threads. A failed transaction results in execution restarting from the <code>XACQUIRE</code>-prefixed instruction, but treating the instruction as if the <code>XACQUIRE</code> prefix were not present.
</p>
<h3><span class="mw-headline" id="Restricted_Transactional_Memory"><span id="RTM"></span>Restricted Transactional Memory</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Transactional_Synchronization_Extensions&amp;action=edit&amp;section=3" title="Edit section: Restricted Transactional Memory">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Restricted Transactional Memory (RTM) is an alternative implementation to HLE which gives the programmer the flexibility to specify a fallback code path that is executed when a transaction cannot be successfully executed.
</p><p>RTM adds three new instructions: <code>XBEGIN</code>, <code>XEND</code> and <code>XABORT</code>. The <code>XBEGIN</code> and <code>XEND</code> instructions mark the start and the end of a transactional code region; the <code>XABORT</code> instruction explicitly aborts a transaction. Transaction failure redirects the processor to the fallback code path specified by the <code>XBEGIN</code> instruction, with the abort status returned in the <code>EAX</code> register.
</p>
<table class="wikitable">

<tbody><tr>
<th>EAX register<br />bit position</th>
<th>Meaning
</th></tr>
<tr>
<td style="text-align:center;">0</td>
<td>Set if abort caused by <code>XABORT</code> instruction.
</td></tr>
<tr>
<td style="text-align:center;">1</td>
<td>If set, the transaction may succeed on a retry.  This bit is always clear if bit 0 is set.
</td></tr>
<tr>
<td style="text-align:center;">2</td>
<td>Set if another logical processor conflicted with a memory address that was part of the transaction that aborted.
</td></tr>
<tr>
<td style="text-align:center;">3</td>
<td>Set if an internal buffer overflowed.
</td></tr>
<tr>
<td style="text-align:center;">4</td>
<td>Set if debug breakpoint was hit.
</td></tr>
<tr>
<td style="text-align:center;">5</td>
<td>Set if an abort occurred during execution of a nested transaction.
</td></tr>
<tr>
<td style="text-align:center;">23:6</td>
<td>Reserved.
</td></tr>
<tr>
<td style="text-align:center;">31:24</td>
<td><code>XABORT</code> argument (only valid if bit 0 set, otherwise reserved).
</td></tr></tbody></table>
<h3><span class="mw-headline" id="XTEST_instruction"><code>XTEST</code> instruction</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Transactional_Synchronization_Extensions&amp;action=edit&amp;section=4" title="Edit section: XTEST instruction">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>TSX/TSX-NI provides a new <code>XTEST</code> instruction that returns whether the processor is executing a transactional region.
</p>
<h2><span class="mw-headline" id="Implementation">Implementation</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Transactional_Synchronization_Extensions&amp;action=edit&amp;section=5" title="Edit section: Implementation">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table class="box-Update plainlinks metadata ambox ambox-content ambox-Update" role="presentation"><tbody><tr><td class="mbox-image"><div style="width:52px"><img alt="Ambox current red.svg" src="//upload.wikimedia.org/wikipedia/commons/thumb/9/98/Ambox_current_red.svg/42px-Ambox_current_red.svg.png" decoding="async" width="42" height="34" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/9/98/Ambox_current_red.svg/63px-Ambox_current_red.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/9/98/Ambox_current_red.svg/84px-Ambox_current_red.svg.png 2x" data-file-width="360" data-file-height="290" /></div></td><td class="mbox-text"><div class="mbox-text-span">This section needs to be <b>updated</b>.<span class="hide-when-compact"> Please update this article to reflect recent events or newly available information.</span>  <small class="date-container"><i>(<span class="date">June 2017</span>)</i></small></div></td></tr></tbody></table>
<div role="note" class="hatnote navigation-not-searchable">See also: <a href="/wiki/Transactional_memory#Available_implementations" title="Transactional memory">Transactional memory § Available implementations</a></div>
<p>Intel's TSX/TSX-NI specification describes how the transactional memory is exposed to programmers, but withholds details on the actual transactional memory implementation.<sup id="cite_ref-haswell-tm_16-0" class="reference"><a href="#cite_note-haswell-tm-16">&#91;16&#93;</a></sup>  Intel specifies in its developer's and optimization manuals that Haswell maintains both read-sets and write-sets at the granularity of a cache line, tracking addresses in the L1 data cache of the processor.<sup id="cite_ref-17" class="reference"><a href="#cite_note-17">&#91;17&#93;</a></sup><sup id="cite_ref-intel-arch-optimization_18-0" class="reference"><a href="#cite_note-intel-arch-optimization-18">&#91;18&#93;</a></sup><sup id="cite_ref-19" class="reference"><a href="#cite_note-19">&#91;19&#93;</a></sup><sup id="cite_ref-20" class="reference"><a href="#cite_note-20">&#91;20&#93;</a></sup>  Intel also states that data conflicts are detected through the <a href="/wiki/Cache_coherence" title="Cache coherence">cache coherence</a> protocol.<sup id="cite_ref-intel-arch-optimization_18-1" class="reference"><a href="#cite_note-intel-arch-optimization-18">&#91;18&#93;</a></sup>
</p><p>Haswell's L1 data cache has an associativity of eight.  This means that in this implementation, a transactional execution that writes to nine distinct locations mapping to the same cache set will abort.  However, due to micro-architectural implementations, this does not mean that fewer accesses to the same set are guaranteed to never abort.  Additionally, in CPU configurations with <a href="/wiki/Hyper-Threading_Technology" class="mw-redirect" title="Hyper-Threading Technology">Hyper-Threading Technology</a>, the L1 cache is shared between the two threads on the same core, so operations in a sibling logical processor of the same core can cause evictions.<sup id="cite_ref-intel-arch-optimization_18-2" class="reference"><a href="#cite_note-intel-arch-optimization-18">&#91;18&#93;</a></sup>
</p><p>Independent research points into Haswell’s transactional memory most likely being a deferred update system using the per-core caches for transactional data and register checkpoints.<sup id="cite_ref-haswell-tm_16-1" class="reference"><a href="#cite_note-haswell-tm-16">&#91;16&#93;</a></sup>  In other words, Haswell is more likely to use the cache-based transactional memory system, as it is a much less risky implementation choice.  On the other hand, Intel's <a href="/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake</a> or later may combine this cache-based approach with <i>memory ordering buffer</i> (MOB) for the same purpose, possibly also providing multi-versioned transactional memory that is more amenable to <a href="/wiki/Speculative_multithreading" title="Speculative multithreading">speculative multithreading</a>.<sup id="cite_ref-21" class="reference"><a href="#cite_note-21">&#91;21&#93;</a></sup>
</p><p>In August 2014, Intel announced that a bug exists in the TSX/TSX-NI implementation on Haswell, Haswell-E, Haswell-EP and early Broadwell CPUs, which resulted in disabling the TSX/TSX-NI feature on affected CPUs via a microcode update.<sup id="cite_ref-techreport-26911_9-1" class="reference"><a href="#cite_note-techreport-26911-9">&#91;9&#93;</a></sup><sup id="cite_ref-intel-spec-update_10-1" class="reference"><a href="#cite_note-intel-spec-update-10">&#91;10&#93;</a></sup><sup id="cite_ref-22" class="reference"><a href="#cite_note-22">&#91;22&#93;</a></sup>  The bug was fixed in F-0 steppings of the vPro-enabled Core M-5Y70 Broadwell CPU in November 2014.<sup id="cite_ref-intel-330836-003_23-0" class="reference"><a href="#cite_note-intel-330836-003-23">&#91;23&#93;</a></sup>
</p><p>The bug was found and then reported during a diploma thesis in the School of Electrical and Computer Engineering of the <a href="/wiki/National_Technical_University_of_Athens" title="National Technical University of Athens">National Technical University of Athens</a>.<sup id="cite_ref-24" class="reference"><a href="#cite_note-24">&#91;24&#93;</a></sup>
</p>
<h2><span class="mw-headline" id="Applications">Applications</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Transactional_Synchronization_Extensions&amp;action=edit&amp;section=6" title="Edit section: Applications">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><a href="/wiki/RPCS3" title="RPCS3">RPCS3</a> (PlayStation 3 Emulator)<sup id="cite_ref-25" class="reference"><a href="#cite_note-25">&#91;25&#93;</a></sup></li></ul>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Transactional_Synchronization_Extensions&amp;action=edit&amp;section=7" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><a href="/wiki/Advanced_Synchronization_Facility" title="Advanced Synchronization Facility">Advanced Synchronization Facility</a> (<a href="/wiki/AMD" class="mw-redirect" title="AMD">AMD</a>'s competing technology)</li>
<li><a href="/wiki/Transactional_memory" title="Transactional memory">Transactional memory</a></li></ul>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Transactional_Synchronization_Extensions&amp;action=edit&amp;section=8" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist columns references-column-width" style="-moz-column-width: 30em; -webkit-column-width: 30em; column-width: 30em; list-style-type: decimal;">
<ol class="references">
<li id="cite_note-1"><span class="mw-cite-backlink"><b><a href="#cite_ref-1">^</a></b></span> <span class="reference-text"><cite class="citation web">Richard M. Yoo; Christopher J. Hughes; Konrad Lai; Ravi Rajwar (November 2013). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20161024172155/http://pcl.intel-research.net/publications/SC13-TSX.pdf">"Performance Evaluation of Intel Transactional Synchronization Extensions for High-Performance Computing"</a> <span class="cs1-format">(PDF)</span>. <i>intel-research.net</i>. Archived from <a rel="nofollow" class="external text" href="http://pcl.intel-research.net/publications/SC13-TSX.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 2016-10-24<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-11-14</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=intel-research.net&amp;rft.atitle=Performance+Evaluation+of+Intel+Transactional+Synchronization+Extensions+for+High-Performance+Computing&amp;rft.date=2013-11&amp;rft.au=Richard+M.+Yoo&amp;rft.au=Christopher+J.+Hughes&amp;rft.au=Konrad+Lai&amp;rft.au=Ravi+Rajwar&amp;rft_id=http%3A%2F%2Fpcl.intel-research.net%2Fpublications%2FSC13-TSX.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransactional+Synchronization+Extensions" class="Z3988"></span><style data-mw-deduplicate="TemplateStyles:r935243608">.mw-parser-output cite.citation{font-style:inherit}.mw-parser-output .citation q{quotes:"\"""\"""'""'"}.mw-parser-output .id-lock-free a,.mw-parser-output .citation .cs1-lock-free a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/6/65/Lock-green.svg/9px-Lock-green.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .id-lock-limited a,.mw-parser-output .id-lock-registration a,.mw-parser-output .citation .cs1-lock-limited a,.mw-parser-output .citation .cs1-lock-registration a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/d/d6/Lock-gray-alt-2.svg/9px-Lock-gray-alt-2.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .id-lock-subscription a,.mw-parser-output .citation .cs1-lock-subscription a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/a/aa/Lock-red-alt-2.svg/9px-Lock-red-alt-2.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration{color:#555}.mw-parser-output .cs1-subscription span,.mw-parser-output .cs1-registration span{border-bottom:1px dotted;cursor:help}.mw-parser-output .cs1-ws-icon a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/4/4c/Wikisource-logo.svg/12px-Wikisource-logo.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output code.cs1-code{color:inherit;background:inherit;border:inherit;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;font-size:100%}.mw-parser-output .cs1-visible-error{font-size:100%}.mw-parser-output .cs1-maint{display:none;color:#33aa33;margin-left:0.3em}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration,.mw-parser-output .cs1-format{font-size:95%}.mw-parser-output .cs1-kern-left,.mw-parser-output .cs1-kern-wl-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right,.mw-parser-output .cs1-kern-wl-right{padding-right:0.2em}</style></span>
</li>
<li id="cite_note-2"><span class="mw-cite-backlink"><b><a href="#cite_ref-2">^</a></b></span> <span class="reference-text"><cite class="citation web">Tomas Karnagel; Roman Dementiev; Ravi Rajwar; Konrad Lai; Thomas Legler; Benjamin Schlegel; Wolfgang Lehner (February 2014). <a rel="nofollow" class="external text" href="http://software.intel.com/sites/default/files/managed/4d/2a/hpca_TSX.pdf">"Improving In-Memory Database Index Performance with Intel Transactional Synchronization Extensions"</a> <span class="cs1-format">(PDF)</span>. <i>software.intel.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2014-03-03</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=software.intel.com&amp;rft.atitle=Improving+In-Memory+Database+Index+Performance+with+Intel+Transactional+Synchronization+Extensions&amp;rft.date=2014-02&amp;rft.au=Tomas+Karnagel&amp;rft.au=Roman+Dementiev&amp;rft.au=Ravi+Rajwar&amp;rft.au=Konrad+Lai&amp;rft.au=Thomas+Legler&amp;rft.au=Benjamin+Schlegel&amp;rft.au=Wolfgang+Lehner&amp;rft_id=http%3A%2F%2Fsoftware.intel.com%2Fsites%2Fdefault%2Ffiles%2Fmanaged%2F4d%2F2a%2Fhpca_TSX.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransactional+Synchronization+Extensions" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-3"><span class="mw-cite-backlink"><b><a href="#cite_ref-3">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://sc13.supercomputing.org/schedule/event_detail.php?evid=pap260">"Performance Evaluation of Intel Transactional Synchronization Extensions for High Performance Computing"</a>. <i>supercomputing.org</i>. November 2013<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-11-14</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=supercomputing.org&amp;rft.atitle=Performance+Evaluation+of+Intel+Transactional+Synchronization+Extensions+for+High+Performance+Computing&amp;rft.date=2013-11&amp;rft_id=http%3A%2F%2Fsc13.supercomputing.org%2Fschedule%2Fevent_detail.php%3Fevid%3Dpap260&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransactional+Synchronization+Extensions" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-4"><span class="mw-cite-backlink"><b><a href="#cite_ref-4">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.sisoftware.co.uk/?d=qa&amp;f=ben_mem_hle">"Benchmarks: Haswell's TSX and Memory Transaction Throughput (HLE and RTM)"</a>. <i>sisoftware.co.uk</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2013-11-14</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=sisoftware.co.uk&amp;rft.atitle=Benchmarks%3A+Haswell%27s+TSX+and+Memory+Transaction+Throughput+%28HLE+and+RTM%29&amp;rft_id=http%3A%2F%2Fwww.sisoftware.co.uk%2F%3Fd%3Dqa%26f%3Dben_mem_hle&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransactional+Synchronization+Extensions" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-5"><span class="mw-cite-backlink"><b><a href="#cite_ref-5">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://software.intel.com/en-us/blogs/2012/02/07/transactional-synchronization-in-haswell">"Transactional Synchronization in Haswell"</a>. Software.intel.com<span class="reference-accessdate">. Retrieved <span class="nowrap">2012-02-07</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Transactional+Synchronization+in+Haswell&amp;rft.pub=Software.intel.com&amp;rft_id=http%3A%2F%2Fsoftware.intel.com%2Fen-us%2Fblogs%2F2012%2F02%2F07%2Ftransactional-synchronization-in-haswell&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransactional+Synchronization+Extensions" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-6"><span class="mw-cite-backlink"><b><a href="#cite_ref-6">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://arstechnica.com/business/news/2012/02/transactional-memory-going-mainstream-with-intel-haswell.ars">"Transactional memory going mainstream with Intel Haswell"</a>. <i>Ars Technica</i>. 2012-02-08<span class="reference-accessdate">. Retrieved <span class="nowrap">2012-02-09</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Ars+Technica&amp;rft.atitle=Transactional+memory+going+mainstream+with+Intel+Haswell&amp;rft.date=2012-02-08&amp;rft_id=https%3A%2F%2Farstechnica.com%2Fbusiness%2Fnews%2F2012%2F02%2Ftransactional-memory-going-mainstream-with-intel-haswell.ars&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransactional+Synchronization+Extensions" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-7"><span class="mw-cite-backlink"><b><a href="#cite_ref-7">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.tomshardware.com/reviews/core-i7-4770k-haswell-review,3521.html">"The Core i7-4770K Review"</a>. Tom's Hardware. 2013-06-01<span class="reference-accessdate">. Retrieved <span class="nowrap">2012-06-03</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+Core+i7-4770K+Review&amp;rft.pub=Tom%27s+Hardware&amp;rft.date=2013-06-01&amp;rft_id=http%3A%2F%2Fwww.tomshardware.com%2Freviews%2Fcore-i7-4770k-haswell-review%2C3521.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransactional+Synchronization+Extensions" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-comparison-8"><span class="mw-cite-backlink"><b><a href="#cite_ref-comparison_8-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://ark.intel.com/compare/77773,77775,77777,77480,77769,77771,75036,75037,75043,76640,75044,75045,75047,75048,76641,75049,75050,75121,75122,75123,76642,75124,75125">"Intel Comparison Table of Haswell Pentium, i3, i5, and i7 models"</a>. intel.com<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-02-11</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Comparison+Table+of+Haswell+Pentium%2C+i3%2C+i5%2C+and+i7+models&amp;rft.pub=intel.com&amp;rft_id=http%3A%2F%2Fark.intel.com%2Fcompare%2F77773%2C77775%2C77777%2C77480%2C77769%2C77771%2C75036%2C75037%2C75043%2C76640%2C75044%2C75045%2C75047%2C75048%2C76641%2C75049%2C75050%2C75121%2C75122%2C75123%2C76642%2C75124%2C75125&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransactional+Synchronization+Extensions" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-techreport-26911-9"><span class="mw-cite-backlink">^ <a href="#cite_ref-techreport-26911_9-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-techreport-26911_9-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web">Scott Wasson (2014-08-12). <a rel="nofollow" class="external text" href="http://techreport.com/news/26911/errata-prompts-intel-to-disable-tsx-in-haswell-early-broadwell-cpus">"Errata prompts Intel to disable TSX in Haswell, early Broadwell CPUs"</a>. <i>techreport.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2014-08-12</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=techreport.com&amp;rft.atitle=Errata+prompts+Intel+to+disable+TSX+in+Haswell%2C+early+Broadwell+CPUs&amp;rft.date=2014-08-12&amp;rft.au=Scott+Wasson&amp;rft_id=http%3A%2F%2Ftechreport.com%2Fnews%2F26911%2Ferrata-prompts-intel-to-disable-tsx-in-haswell-early-broadwell-cpus&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransactional+Synchronization+Extensions" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-intel-spec-update-10"><span class="mw-cite-backlink">^ <a href="#cite_ref-intel-spec-update_10-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-intel-spec-update_10-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/4th-gen-core-family-desktop-specification-update.pdf">"Desktop 4th Generation Intel Core Processor Family, Desktop Intel Pentium Processor Family, and Desktop Intel Celeron Processor Family: Specification Update (Revision 014)"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/Intel" title="Intel">Intel</a>. June 2014. p.&#160;46<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-08-13</span></span>. <q>Under a complex set of internal timing conditions and system events, software using the Intel TSX/TSX-NI (Transactional Synchronization Extensions) instructions may observe unpredictable system behavior.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Desktop+4th+Generation+Intel+Core+Processor+Family%2C+Desktop+Intel+Pentium+Processor+Family%2C+and+Desktop+Intel+Celeron+Processor+Family%3A+Specification+Update+%28Revision+014%29&amp;rft.pages=46&amp;rft.pub=Intel&amp;rft.date=2014-06&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fspecification-updates%2F4th-gen-core-family-desktop-specification-update.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransactional+Synchronization+Extensions" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-Breaking_Kernel_Address_Space_Layout_Randomization_with_Intel_TSX-11"><span class="mw-cite-backlink"><b><a href="#cite_ref-Breaking_Kernel_Address_Space_Layout_Randomization_with_Intel_TSX_11-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.blackhat.com/docs/us-16/materials/us-16-Jang-Breaking-Kernel-Address-Space-Layout-Randomization-KASLR-With-Intel-TSX-wp.pdf">"Breaking Kernel Address Space Layout Randomization with Intel TSX"</a> <span class="cs1-format">(PDF)</span>. 2016.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Breaking+Kernel+Address+Space+Layout+Randomization+with+Intel+TSX&amp;rft.date=2016&amp;rft_id=https%3A%2F%2Fwww.blackhat.com%2Fdocs%2Fus-16%2Fmaterials%2Fus-16-Jang-Breaking-Kernel-Address-Space-Layout-Randomization-KASLR-With-Intel-TSX-wp.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransactional+Synchronization+Extensions" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-12"><span class="mw-cite-backlink"><b><a href="#cite_ref-12">^</a></b></span> <span class="reference-text"><cite class="citation web">Wooyoung Kim (2013-07-25). <a rel="nofollow" class="external text" href="http://software.intel.com/en-us/blogs/2013/07/25/fun-with-intel-transactional-synchronization-extensions">"Fun with Intel Transactional Synchronization Extensions"</a>. <a href="/wiki/Intel" title="Intel">Intel</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2013-11-12</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Fun+with+Intel+Transactional+Synchronization+Extensions&amp;rft.pub=Intel&amp;rft.date=2013-07-25&amp;rft.au=Wooyoung+Kim&amp;rft_id=http%3A%2F%2Fsoftware.intel.com%2Fen-us%2Fblogs%2F2013%2F07%2F25%2Ffun-with-intel-transactional-synchronization-extensions&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransactional+Synchronization+Extensions" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-13"><span class="mw-cite-backlink"><b><a href="#cite_ref-13">^</a></b></span> <span class="reference-text"><cite class="citation web">Sebastien Dabdoub; Stephen Tu. <a rel="nofollow" class="external text" href="http://people.csail.mit.edu/stephentu/papers/tsx.pdf">"Supporting Intel Transactional Synchronization Extensions in QEMU"</a> <span class="cs1-format">(PDF)</span>. <i>mit.edu</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2013-11-12</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=mit.edu&amp;rft.atitle=Supporting+Intel+Transactional+Synchronization+Extensions+in+QEMU&amp;rft.au=Sebastien+Dabdoub&amp;rft.au=Stephen+Tu&amp;rft_id=http%3A%2F%2Fpeople.csail.mit.edu%2Fstephentu%2Fpapers%2Ftsx.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransactional+Synchronization+Extensions" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-anandtech-tsx-14"><span class="mw-cite-backlink">^ <a href="#cite_ref-anandtech-tsx_14-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-anandtech-tsx_14-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web">Johan De Gelas (2012-09-20). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/6290/making-sense-of-intel-haswell-transactional-synchronization-extensions/2">"Making Sense of the Intel Haswell Transactional Synchronization eXtensions"</a>. <a href="/wiki/AnandTech" title="AnandTech">AnandTech</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2013-10-20</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Making+Sense+of+the+Intel+Haswell+Transactional+Synchronization+eXtensions&amp;rft.pub=AnandTech&amp;rft.date=2012-09-20&amp;rft.au=Johan+De+Gelas&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F6290%2Fmaking-sense-of-intel-haswell-transactional-synchronization-extensions%2F2&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransactional+Synchronization+Extensions" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-15"><span class="mw-cite-backlink"><b><a href="#cite_ref-15">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20131029205123/http://software.intel.com/sites/products/documentation/doclib/stdxe/2013/composerxe/compiler/cpp-win/GUID-A462FBC8-37F2-490F-A68B-2FFA8010DEBC.htm">"Hardware Lock Elision Overview"</a>. intel.com. Archived from <a rel="nofollow" class="external text" href="http://software.intel.com/sites/products/documentation/doclib/stdxe/2013/composerxe/compiler/cpp-win/GUID-A462FBC8-37F2-490F-A68B-2FFA8010DEBC.htm">the original</a> on 2013-10-29<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-10-27</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Hardware+Lock+Elision+Overview&amp;rft.pub=intel.com&amp;rft_id=http%3A%2F%2Fsoftware.intel.com%2Fsites%2Fproducts%2Fdocumentation%2Fdoclib%2Fstdxe%2F2013%2Fcomposerxe%2Fcompiler%2Fcpp-win%2FGUID-A462FBC8-37F2-490F-A68B-2FFA8010DEBC.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransactional+Synchronization+Extensions" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-haswell-tm-16"><span class="mw-cite-backlink">^ <a href="#cite_ref-haswell-tm_16-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-haswell-tm_16-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web">David Kanter (2012-08-21). <a rel="nofollow" class="external text" href="http://www.realworldtech.com/haswell-tm/">"Analysis of Haswell's Transactional Memory"</a>. Real World Technologies<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-11-19</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Analysis+of+Haswell%27s+Transactional+Memory&amp;rft.pub=Real+World+Technologies&amp;rft.date=2012-08-21&amp;rft.au=David+Kanter&amp;rft_id=http%3A%2F%2Fwww.realworldtech.com%2Fhaswell-tm%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransactional+Synchronization+Extensions" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-17"><span class="mw-cite-backlink"><b><a href="#cite_ref-17">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-manual-325462.pdf">"Intel 64 and IA-32 Architectures Software Developer's Manual Combined Volumes: 1, 2A, 2B, 2C, 3A, 3B, and 3C"</a> <span class="cs1-format">(PDF)</span>. Intel. September 2013. p.&#160;342<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-11-19</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+64+and+IA-32+Architectures+Software+Developer%E2%80%99s+Manual+Combined+Volumes%3A+1%2C+2A%2C+2B%2C+2C%2C+3A%2C+3B%2C+and+3C&amp;rft.pages=342&amp;rft.pub=Intel&amp;rft.date=2013-09&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fmanuals%2F64-ia-32-architectures-software-developer-manual-325462.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransactional+Synchronization+Extensions" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-intel-arch-optimization-18"><span class="mw-cite-backlink">^ <a href="#cite_ref-intel-arch-optimization_18-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-intel-arch-optimization_18-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-intel-arch-optimization_18-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-optimization-manual.pdf">"Intel 64 and IA-32 Architectures Optimization Reference Manual"</a> <span class="cs1-format">(PDF)</span>. Intel. September 2013. p.&#160;446<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-11-19</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+64+and+IA-32+Architectures+Optimization+Reference+Manual&amp;rft.pages=446&amp;rft.pub=Intel&amp;rft.date=2013-09&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fmanuals%2F64-ia-32-architectures-optimization-manual.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransactional+Synchronization+Extensions" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-19"><span class="mw-cite-backlink"><b><a href="#cite_ref-19">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://software.intel.com/en-us/forums/topic/402412">"Intel TSX implementation properties"</a>. Intel. 2013<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-11-14</span></span>. <q>The processor tracks both the read-set addresses and the write-set addresses in the first level data cache (L1 cache) of the processor.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+TSX+implementation+properties&amp;rft.pub=Intel&amp;rft.date=2013&amp;rft_id=http%3A%2F%2Fsoftware.intel.com%2Fen-us%2Fforums%2Ftopic%2F402412&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransactional+Synchronization+Extensions" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-20"><span class="mw-cite-backlink"><b><a href="#cite_ref-20">^</a></b></span> <span class="reference-text"><cite class="citation web">De Gelas, Johan (September 20, 2012). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/6290/making-sense-of-intel-haswell-transactional-synchronization-extensions/4">"Making Sense of the Intel Haswell Transactional Synchronization eXtensions"</a>. AnandTech<span class="reference-accessdate">. Retrieved <span class="nowrap">23 December</span> 2013</span>. <q>The whole "CPU does the fine grained locks" is based upon tagging the L1 (64 B) cachelines and there are 512 of them to be specific (64 x 512 = 32 KB). There is only one "lock tag" per cacheline.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Making+Sense+of+the+Intel+Haswell+Transactional+Synchronization+eXtensions&amp;rft.pub=AnandTech&amp;rft.date=2012-09-20&amp;rft.aulast=De+Gelas&amp;rft.aufirst=Johan&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F6290%2Fmaking-sense-of-intel-haswell-transactional-synchronization-extensions%2F4&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransactional+Synchronization+Extensions" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-21"><span class="mw-cite-backlink"><b><a href="#cite_ref-21">^</a></b></span> <span class="reference-text"><cite class="citation web">David Kanter (2012-08-21). <a rel="nofollow" class="external text" href="http://www.realworldtech.com/haswell-tm-alt/">"Haswell Transactional Memory Alternatives"</a>. Real World Technologies<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-11-14</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Haswell+Transactional+Memory+Alternatives&amp;rft.pub=Real+World+Technologies&amp;rft.date=2012-08-21&amp;rft.au=David+Kanter&amp;rft_id=http%3A%2F%2Fwww.realworldtech.com%2Fhaswell-tm-alt%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransactional+Synchronization+Extensions" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-22"><span class="mw-cite-backlink"><b><a href="#cite_ref-22">^</a></b></span> <span class="reference-text"><cite class="citation web">Ian Cutress (2014-08-12). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/8376/intel-disables-tsx-instructions-erratum-found-in-haswell-haswelleep-broadwelly">"Intel Disables TSX Instructions: Erratum Found in Haswell, Haswell-E/EP, Broadwell-Y"</a>. <a href="/wiki/AnandTech" title="AnandTech">AnandTech</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2014-08-30</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Disables+TSX+Instructions%3A+Erratum+Found+in+Haswell%2C+Haswell-E%2FEP%2C+Broadwell-Y&amp;rft.pub=AnandTech&amp;rft.date=2014-08-12&amp;rft.au=Ian+Cutress&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F8376%2Fintel-disables-tsx-instructions-erratum-found-in-haswell-haswelleep-broadwelly&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransactional+Synchronization+Extensions" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-intel-330836-003-23"><span class="mw-cite-backlink"><b><a href="#cite_ref-intel-330836-003_23-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/core-m-processor-family-spec-update.pdf">"Intel Core M Processor Family. Specification Update. December 2014. Revision 003. 330836-003"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/Intel" title="Intel">Intel</a>. December 2014. p.&#160;10<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-12-28</span></span>. <q>BDM53 <sup>1</sup> E-0: X, F-0:, Status: Fixed ERRATA: Intel TSX Instructions Not Available. 1. Applies to Intel Core M-5Y70 processor. Intel TSX is supported on Intel Core M-5Y70 processor with Intel vPro Technology. Intel TSX is not supported on other processor SKUs.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Core+M+Processor+Family.+Specification+Update.+December+2014.+Revision+003.+330836-003&amp;rft.pages=10&amp;rft.pub=Intel&amp;rft.date=2014-12&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fspecification-updates%2Fcore-m-processor-family-spec-update.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransactional+Synchronization+Extensions" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-24"><span class="mw-cite-backlink"><b><a href="#cite_ref-24">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20170305013511/https://www.hipeac.net/assets/public/publications/newsletter/hipeacinfo45.pdf">"HiPEAC info"</a> <span class="cs1-format">(PDF)</span>. p.&#160;12.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=HiPEAC+info&amp;rft.pages=12&amp;rft_id=https%3A%2F%2Fweb.archive.org%2Fweb%2F20170305013511%2Fhttps%3A%2F%2Fwww.hipeac.net%2Fassets%2Fpublic%2Fpublications%2Fnewsletter%2Fhipeacinfo45.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransactional+Synchronization+Extensions" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-25"><span class="mw-cite-backlink"><b><a href="#cite_ref-25">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://rpcs3.net/blog/2018/05/20/progress-report-april-2018/#major">"Improved Support for TSX"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Improved+Support+for+TSX&amp;rft_id=https%3A%2F%2Frpcs3.net%2Fblog%2F2018%2F05%2F20%2Fprogress-report-april-2018%2F%23major&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransactional+Synchronization+Extensions" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
</ol></div>
<h2><span class="mw-headline" id="Further_reading">Further reading</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Transactional_Synchronization_Extensions&amp;action=edit&amp;section=9" title="Edit section: Further reading">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><cite class="citation journal">Afek, Y.; Levy, A.; Morrison, A. (2014). "Proceedings of the 2014 ACM symposium on Principles of distributed computing - PODC '14". Software-improved hardware lock elision, p. 212. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1145%2F2611462.2611482">10.1145/2611462.2611482</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/9781450329446" title="Special:BookSources/9781450329446"><bdi>9781450329446</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Proceedings+of+the+2014+ACM+symposium+on+Principles+of+distributed+computing+-+PODC+%2714&amp;rft.pages=Software-improved+hardware+lock+elision%2C+p.+212&amp;rft.date=2014&amp;rft_id=info%3Adoi%2F10.1145%2F2611462.2611482&amp;rft.isbn=9781450329446&amp;rft.aulast=Afek&amp;rft.aufirst=Y.&amp;rft.au=Levy%2C+A.&amp;rft.au=Morrison%2C+A.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransactional+Synchronization+Extensions" class="Z3988"></span> <span class="cs1-hidden-error error citation-comment">Cite journal requires <code class="cs1-code">&#124;journal=</code> (<a href="/wiki/Help:CS1_errors#missing_periodical" title="Help:CS1 errors">help</a>)</span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/>. Software-based improvements to hardware lock-elision in Intel TSX.</li></ul>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Transactional_Synchronization_Extensions&amp;action=edit&amp;section=10" title="Edit section: External links">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><a rel="nofollow" class="external text" href="http://software.intel.com/sites/default/files/blog/393551/sf12-arcs004-100.pdf">Presentation from IDF 2012</a> (PDF)</li>
<li><a rel="nofollow" class="external text" href="http://halobates.de/adding-lock-elision-to-linux.pdf">Adding lock elision to Linux</a>, Linux Plumbers Conference 2012 (PDF)</li>
<li><a rel="nofollow" class="external text" href="https://lwn.net/Articles/534758/">Lock elision in the GNU C library</a>, <a href="/wiki/LWN.net" title="LWN.net">LWN.net</a>, January 30, 2013, by Andi Kleen</li>
<li><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-optimization-manual.pdf">TSX Optimization Guide</a>, Chapter 12 (PDF)</li>
<li><a rel="nofollow" class="external text" href="http://www.intel.com/software/tsx">Web Resources about Intel Transactional Synchronization Extensions</a></li>
<li><a rel="nofollow" class="external text" href="https://lkml.org/lkml/2014/9/18/218">x86, microcode: BUG: microcode update that changes x86_capability</a>, <a href="/wiki/LKML" class="mw-redirect" title="LKML">LKML</a>, September 2014 (there is also another <a rel="nofollow" class="external text" href="https://bugs.gentoo.org/show_bug.cgi?id=528712">similar bug report</a>)</li>
<li><a rel="nofollow" class="external text" href="https://wiki.gentoo.org/wiki/Intel_microcode">Intel microcode</a>, Gentoo, September 19, 2015</li></ul>
<div role="navigation" class="navbox" aria-labelledby="AMD_technology" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="/wiki/Template:AMD_technology" title="Template:AMD technology"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:AMD_technology" title="Template talk:AMD technology"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:AMD_technology&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="AMD_technology" style="font-size:114%;margin:0 4em"><a href="/wiki/Advanced_Micro_Devices" title="Advanced Micro Devices">AMD</a> technology</div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%">Software</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/AMD_Radeon_Software" title="AMD Radeon Software">AMD Radeon Software</a></li>
<li><a href="/wiki/AGESA" title="AGESA">AGESA</a></li>
<li><a href="/wiki/AMDGPU" title="AMDGPU">AMDGPU</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Platforms</th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/AMD_Spider" title="AMD Spider">Spider</a></li>
<li><a href="/wiki/AMD_Dragon" title="AMD Dragon">Dragon</a></li>
<li><a href="/wiki/AMD_Horus" title="AMD Horus">Horus</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Technology</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Cool%27n%27Quiet" title="Cool&#39;n&#39;Quiet">Cool'n'Quiet</a></li>
<li><a href="/wiki/High_Bandwidth_Memory" title="High Bandwidth Memory">High Bandwidth Memory</a></li>
<li><a href="/wiki/PowerNow!" title="PowerNow!">PowerNow!</a></li>
<li><a href="/wiki/AMD_PowerPlay" title="AMD PowerPlay">PowerPlay</a></li>
<li><a href="/wiki/AMD_PowerTune" title="AMD PowerTune">PowerTune</a></li>
<li><a href="/wiki/AMD_Turbo_Core" title="AMD Turbo Core">Turbo Core</a></li>
<li><a href="/wiki/Adaptive_Scalable_Texture_Compression" title="Adaptive Scalable Texture Compression">ASTC</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Instructions</th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/X86-64" title="X86-64">X86-64</a></li>
<li><a href="/wiki/3DNow!" title="3DNow!">3DNow!</a></li>
<li><a href="/wiki/Advanced_Vector_Extensions" title="Advanced Vector Extensions">AVX</a></li>
<li><a href="/wiki/XOP_instruction_set" title="XOP instruction set">XOP</a></li>
<li><a href="/wiki/CVT16_instruction_set" class="mw-redirect" title="CVT16 instruction set">CVT16/F16C</a></li>
<li><a href="/wiki/FMA_instruction_set" title="FMA instruction set">FMA</a>
<ul><li><a href="/wiki/FMA3_instruction_set" class="mw-redirect" title="FMA3 instruction set">FMA3</a></li>
<li><a href="/wiki/FMA4_instruction_set" class="mw-redirect" title="FMA4 instruction set">FMA4</a></li></ul></li>
<li><a href="/wiki/Bit_Manipulation_Instruction_Sets" title="Bit Manipulation Instruction Sets">BMI</a>
<ul><li><a href="/wiki/Bit_Manipulation_Instruction_Sets#ABM" title="Bit Manipulation Instruction Sets">ABM</a></li>
<li><a href="/wiki/Bit_Manipulation_Instruction_Sets#BMI1" title="Bit Manipulation Instruction Sets">BMI1</a></li>
<li><a href="/wiki/Bit_Manipulation_Instruction_Sets#TBM" title="Bit Manipulation Instruction Sets">TBM</a></li></ul></li>
<li><a href="/wiki/SSE5" title="SSE5">SSE5</a></li>
<li><a href="/wiki/Advanced_Synchronization_Facility" title="Advanced Synchronization Facility">ASF</a></li>
<li><a href="/wiki/AES_instruction_set" title="AES instruction set">AES</a></li></ul>
</div></td></tr></tbody></table></div>
<div role="navigation" class="navbox" aria-labelledby="Intel_technology" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="/wiki/Template:Intel_technology" title="Template:Intel technology"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Intel_technology" title="Template talk:Intel technology"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Intel_technology&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="Intel_technology" style="font-size:114%;margin:0 4em"><a href="/wiki/Intel" title="Intel">Intel</a> <a href="/wiki/Technology" title="Technology">technology</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%">Platforms</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Centrino" title="Centrino">Centrino</a></li>
<li><a href="/wiki/Centrino#Montevina_platform_(2008)" title="Centrino">Centrino 2</a></li>
<li><a href="/wiki/Intel_Viiv" title="Intel Viiv">Viiv</a></li>
<li><a href="/wiki/Mobile_Internet_device#Intel_MID_platforms" title="Mobile Internet device">MID</a></li>
<li><a href="/wiki/Tablet_computer#Intel_tablet_platforms" title="Tablet computer">Tablet</a></li>
<li><a href="/wiki/Consumer_Ultra-Low_Voltage" title="Consumer Ultra-Low Voltage">CULV</a></li>
<li><a href="/wiki/Ultrabook" title="Ultrabook">Ultrabook</a></li>
<li><a href="/wiki/Intel_Skulltrail" title="Intel Skulltrail">Skulltrail</a></li>
<li><a href="/wiki/Next_Unit_of_Computing" title="Next Unit of Computing">NUC</a></li>
<li><a href="/wiki/Intel_Galileo" title="Intel Galileo">Galileo</a></li>
<li><a href="/wiki/Intel_Edison" title="Intel Edison">Edison</a></li>
<li><a href="/wiki/Intel_Curie" class="mw-redirect" title="Intel Curie">Curie</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Discontinued</th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Common_Building_Block" title="Common Building Block">Common Building Block</a></li>
<li><a href="/wiki/MultiProcessor_Specification" title="MultiProcessor Specification">MultiProcessor Specification</a></li>
<li><a href="/wiki/Intel_Communication_Streaming_Architecture" title="Intel Communication Streaming Architecture">Intel Communication Streaming Architecture</a></li>
<li><a href="/wiki/Intel_Inboard_386" title="Intel Inboard 386">Intel Inboard 386</a></li>
<li><a href="/wiki/Intel_Play" title="Intel Play">Intel Play</a></li>
<li><a href="/wiki/MMC-1" title="MMC-1">MMC-1</a></li>
<li><a href="/wiki/MMC-2" title="MMC-2">MMC-2</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Current</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Advanced_Programmable_Interrupt_Controller" title="Advanced Programmable Interrupt Controller">Advanced Programmable Interrupt Controller</a></li>
<li><a href="/wiki/CNVi" title="CNVi">CNVi</a></li>
<li><a href="/wiki/Intel_Turbo_Boost" title="Intel Turbo Boost">Intel Turbo Boost</a></li>
<li><a href="/wiki/Intel_vPro" title="Intel vPro">vPro</a></li>
<li><a href="/wiki/Intel_Secure_Key" class="mw-redirect" title="Intel Secure Key">Intel Secure Key</a></li>
<li><a href="/wiki/Intel_Management_Engine" title="Intel Management Engine">Intel Management Engine</a></li>
<li><a href="/wiki/Intel_Active_Management_Technology" title="Intel Active Management Technology">Active Management Technology</a>
<ul><li><a href="/wiki/Intel_AMT_versions" title="Intel AMT versions">AMT versions</a></li></ul></li>
<li><a href="/wiki/High-bandwidth_Digital_Content_Protection" title="High-bandwidth Digital Content Protection">High-bandwidth Digital Content Protection</a></li>
<li><a href="/wiki/Intel_High_Definition_Audio" title="Intel High Definition Audio">High Definition Audio</a></li>
<li><a href="/wiki/Intel_Hub_Architecture" title="Intel Hub Architecture">Hub Architecture</a></li>
<li><a href="/wiki/Intel_Rapid_Storage_Technology" title="Intel Rapid Storage Technology">Rapid Storage Technology</a></li>
<li><a href="/w/index.php?title=Enhanced_SpeedStep&amp;action=edit&amp;redlink=1" class="new" title="Enhanced SpeedStep (page does not exist)">Enhanced SpeedStep</a></li>
<li><a href="/wiki/Serial_Digital_Video_Out" title="Serial Digital Video Out">Serial Digital Video Out</a></li>
<li><a href="/wiki/Host_Embedded_Controller_Interface" title="Host Embedded Controller Interface">Host Embedded Controller Interface</a></li>
<li><a href="/wiki/Hyper-threading" title="Hyper-threading">Hyper-threading</a></li>
<li><a href="/wiki/Omni-Path" title="Omni-Path">Omni-Path</a></li>
<li><a href="/wiki/Platform_Environment_Control_Interface" title="Platform Environment Control Interface">Platform Environment Control Interface</a></li>
<li><a href="/wiki/Intel_QuickPath_Interconnect" title="Intel QuickPath Interconnect">QuickPath Interconnect</a></li>
<li><a href="/wiki/Platform_Controller_Hub" title="Platform Controller Hub">Platform Controller Hub</a></li>
<li><a href="/wiki/System_Management_Bus" title="System Management Bus">System Management Bus</a></li>
<li><a href="/wiki/Thunderbolt_(interface)" title="Thunderbolt (interface)">Thunderbolt</a></li>
<li><a href="/wiki/Intel_Ultra_Path_Interconnect" title="Intel Ultra Path Interconnect">Ultra Path Interconnect</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Upcoming</th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Silicon_Photonics_Link" title="Silicon Photonics Link">Silicon Photonics Link</a></li></ul>
</div></td></tr></tbody></table></div>
<div role="navigation" class="navbox" aria-labelledby="Instruction_set_extensions" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="/wiki/Template:Multimedia_extensions" title="Template:Multimedia extensions"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Multimedia_extensions" title="Template talk:Multimedia extensions"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Multimedia_extensions&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="Instruction_set_extensions" style="font-size:114%;margin:0 4em"><a href="/wiki/Instruction_set" class="mw-redirect" title="Instruction set">Instruction set</a> <a href="/wiki/Processor_supplementary_capability" title="Processor supplementary capability">extensions</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/SIMD" title="SIMD">SIMD</a> (<a href="/wiki/Reduced_instruction_set_computing" class="mw-redirect" title="Reduced instruction set computing">RISC</a>)</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/DEC_Alpha" title="DEC Alpha">Alpha</a>
<ul><li><a href="/wiki/DEC_Alpha#Motion_Video_Instructions_(MVI)" title="DEC Alpha">MVI</a></li></ul></li>
<li><a href="/wiki/ARM_architecture" title="ARM architecture">ARM</a>
<ul><li><a href="/wiki/ARM_architecture#Advanced_SIMD_(NEON)" title="ARM architecture">NEON</a></li>
<li><a href="/wiki/ARM_architecture#Scalable_Vector_Extension_(SVE)" title="ARM architecture">SVE</a></li></ul></li>
<li><a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a>
<ul><li><a href="/wiki/MDMX" title="MDMX">MDMX</a></li>
<li><a href="/wiki/MIPS-3D" title="MIPS-3D">MIPS-3D</a></li>
<li><a href="/wiki/Media_Extension_Unit" class="mw-redirect" title="Media Extension Unit">MXU</a></li>
<li><a href="/wiki/MIPS_architecture#MIPS_SIMD_architecture" title="MIPS architecture">MIPS SIMD</a></li></ul></li>
<li><a href="/wiki/PA-RISC" title="PA-RISC">PA-RISC</a>
<ul><li><a href="/wiki/Multimedia_Acceleration_eXtensions" title="Multimedia Acceleration eXtensions">MAX</a></li></ul></li>
<li><a href="/wiki/Power_ISA" title="Power ISA">Power ISA</a>
<ul><li><a href="/wiki/AltiVec" title="AltiVec">VMX</a></li></ul></li>
<li><a href="/wiki/SPARC" title="SPARC">SPARC</a>
<ul><li><a href="/wiki/Visual_Instruction_Set" title="Visual Instruction Set">VIS</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/SIMD" title="SIMD">SIMD</a> (<a href="/wiki/X86" title="X86">x86</a>)</th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a> (1996)</li>
<li><a href="/wiki/3DNow!" title="3DNow!">3DNow!</a> (1998)</li>
<li><a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a> (1999)</li>
<li><a href="/wiki/SSE2" title="SSE2">SSE2</a> (2001)</li>
<li><a href="/wiki/SSE3" title="SSE3">SSE3</a> (2004)</li>
<li><a href="/wiki/SSSE3" title="SSSE3">SSSE3</a> (2006)</li>
<li><a href="/wiki/SSE4" title="SSE4">SSE4</a> (2006)</li>
<li><a href="/wiki/SSE5" title="SSE5">SSE5</a> <s>(2007)</s></li>
<li><a href="/wiki/Advanced_Vector_Extensions" title="Advanced Vector Extensions">AVX</a> (2008)</li>
<li><a href="/wiki/F16C" title="F16C">F16C</a> (2009)</li>
<li><a href="/wiki/XOP_instruction_set" title="XOP instruction set">XOP</a> (2009)</li>
<li><a href="/wiki/FMA_instruction_set" title="FMA instruction set">FMA</a> (FMA4: 2011, FMA3: 2012)</li>
<li><a href="/wiki/AVX2" class="mw-redirect" title="AVX2">AVX2</a> (2013)</li>
<li><a href="/wiki/AVX-512" title="AVX-512">AVX-512</a> (2015)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Bit_manipulation" title="Bit manipulation">Bit manipulation</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Bit_Manipulation_Instruction_Sets" title="Bit Manipulation Instruction Sets">BMI</a> (ABM: 2007, BMI1: 2012, BMI2: 2013, TBM: 2012)</li>
<li><a href="/wiki/Intel_ADX" title="Intel ADX">ADX</a> (2014)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Instruction_set_architecture#Code_density" title="Instruction set architecture">Compressed instructions</a></th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/ARM_architecture#Thumb" title="ARM architecture">Thumb</a></li>
<li><a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS16e ASE</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Security and <a href="/wiki/Cryptographic_accelerator" title="Cryptographic accelerator">cryptography</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/AES_instruction_set" title="AES instruction set">AES-NI</a> (2008); 32- and 64-bit ARMv8 also has AES instructions</li>
<li><a href="/wiki/CLMUL_instruction_set" title="CLMUL instruction set">CLMUL</a> (2010)</li>
<li><a href="/wiki/RDRAND" title="RDRAND">RDRAND</a> (2012)</li>
<li><a href="/wiki/Intel_SHA_extensions" title="Intel SHA extensions">SHA</a> (2013)</li>
<li><a href="/wiki/Intel_MPX" title="Intel MPX">MPX</a> (2015)</li>
<li><a href="/wiki/Software_Guard_Extensions" title="Software Guard Extensions">SGX</a> (2015)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Transactional_memory" title="Transactional memory">Transactional memory</a></th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a class="mw-selflink selflink">TSX</a> (2013)</li>
<li><a href="/wiki/Advanced_Synchronization_Facility" title="Advanced Synchronization Facility">ASF</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Hardware-assisted_virtualization" title="Hardware-assisted virtualization">Virtualization</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/VT-x" class="mw-redirect" title="VT-x">VT-x</a> (2005)</li>
<li><a href="/wiki/AMD-V" class="mw-redirect" title="AMD-V">AMD-V</a> (2006)</li></ul>
</div></td></tr><tr><td class="navbox-abovebelow" colspan="2"><div>Suspended extensions' dates are <s>struck through</s>.</div></td></tr></tbody></table></div>
<!-- 
NewPP limit report
Parsed by mw1320
Cached time: 20200401083904
Cache expiry: 2592000
Dynamic content: false
Complications: [vary‐revision‐sha1]
CPU time usage: 0.316 seconds
Real time usage: 0.444 seconds
Preprocessor visited node count: 1430/1000000
Post‐expand include size: 87658/2097152 bytes
Template argument size: 810/2097152 bytes
Highest expansion depth: 14/40
Expensive parser function count: 2/500
Unstrip recursion depth: 1/20
Unstrip post‐expand size: 84528/5000000 bytes
Number of Wikibase entities loaded: 1/400
Lua time usage: 0.170/10.000 seconds
Lua memory usage: 4.78 MB/50 MB
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%  366.353      1 -total
 52.07%  190.767      1 Template:Reflist
 41.75%  152.937     25 Template:Cite_web
 15.89%   58.225      1 Template:Update-section
 13.13%   48.085      1 Template:Update
 12.11%   44.374      1 Template:Cite_journal
 12.08%   44.250      2 Template:Main_other
 11.26%   41.247      1 Template:Ambox
  5.91%   21.646      2 Template:Anchor
  4.90%   17.933      3 Template:Navbox
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:34643065-0!canonical and timestamp 20200401083904 and revision id 946376785
 -->
</div><noscript><img src="//en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" /></noscript></div>
		<div class="printfooter">Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=Transactional_Synchronization_Extensions&amp;oldid=946376785">https://en.wikipedia.org/w/index.php?title=Transactional_Synchronization_Extensions&amp;oldid=946376785</a>"</div>
		<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="/wiki/Category:Computer-related_introductions_in_2012" title="Category:Computer-related introductions in 2012">Computer-related introductions in 2012</a></li><li><a href="/wiki/Category:X86_instructions" title="Category:X86 instructions">X86 instructions</a></li><li><a href="/wiki/Category:Parallel_computing" title="Category:Parallel computing">Parallel computing</a></li><li><a href="/wiki/Category:Transactional_memory" title="Category:Transactional memory">Transactional memory</a></li><li><a href="/wiki/Category:Transaction_processing" title="Category:Transaction processing">Transaction processing</a></li><li><a href="/wiki/Category:Concurrency_control" title="Category:Concurrency control">Concurrency control</a></li><li><a href="/wiki/Category:Hardware_bugs" title="Category:Hardware bugs">Hardware bugs</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="/wiki/Category:Wikipedia_articles_in_need_of_updating_from_June_2017" title="Category:Wikipedia articles in need of updating from June 2017">Wikipedia articles in need of updating from June 2017</a></li><li><a href="/wiki/Category:All_Wikipedia_articles_in_need_of_updating" title="Category:All Wikipedia articles in need of updating">All Wikipedia articles in need of updating</a></li><li><a href="/wiki/Category:CS1_errors:_missing_periodical" title="Category:CS1 errors: missing periodical">CS1 errors: missing periodical</a></li></ul></div></div>
		<div class="visualClear"></div>
		
	</div>
</div>
<div id='mw-data-after-content'>
	<div class="read-more-container"></div>
</div>

<div id="mw-navigation">
    <h2>Navigation menu</h2>
    <div id="mw-head">
        
        <div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
        	<h3 id="p-personal-label">Personal tools</h3>
        	<ul >
        		
        		<li id="pt-anonuserpage">Not logged in</li>
        		<li id="pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [n]" accesskey="n">Talk</a></li><li id="pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [y]" accesskey="y">Contributions</a></li><li id="pt-createaccount"><a href="/w/index.php?title=Special:CreateAccount&amp;returnto=Transactional+Synchronization+Extensions" title="You are encouraged to create an account and log in; however, it is not mandatory">Create account</a></li><li id="pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=Transactional+Synchronization+Extensions" title="You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]" accesskey="o">Log in</a></li>
        	</ul>
        </div>
        <div id="left-navigation">
            <div id="p-namespaces" role="navigation" class="vectorTabs " aria-labelledby="p-namespaces-label">
            	<h3 id="p-namespaces-label">Namespaces</h3>
            	<ul >
            		<li id="ca-nstab-main" class="selected"><a href="/wiki/Transactional_Synchronization_Extensions" title="View the content page [c]" accesskey="c">Article</a></li><li id="ca-talk"><a href="/wiki/Talk:Transactional_Synchronization_Extensions" rel="discussion" title="Discuss improvements to the content page [t]" accesskey="t">Talk</a></li>
            	</ul>
            </div>
            <div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
            	<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
            	<h3 id="p-variants-label">
            		<span>Variants</span>
            	</h3>
            	<ul class="menu" >
            		
            	</ul>
            </div>
        </div>
        <div id="right-navigation">
            <div id="p-views" role="navigation" class="vectorTabs " aria-labelledby="p-views-label">
            	<h3 id="p-views-label">Views</h3>
            	<ul >
            		<li id="ca-view" class="collapsible selected"><a href="/wiki/Transactional_Synchronization_Extensions">Read</a></li><li id="ca-edit" class="collapsible"><a href="/w/index.php?title=Transactional_Synchronization_Extensions&amp;action=edit" title="Edit this page [e]" accesskey="e">Edit</a></li><li id="ca-history" class="collapsible"><a href="/w/index.php?title=Transactional_Synchronization_Extensions&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></li>
            	</ul>
            </div>
            <div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
            	<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
            	<h3 id="p-cactions-label">
            		<span>More</span>
            	</h3>
            	<ul class="menu" >
            		
            	</ul>
            </div>
            <div id="p-search" role="search">
            	<h3 >
            		<label for="searchInput">Search</label>
            	</h3>
            	<form action="/w/index.php" id="searchform">
            		<div id="simpleSearch">
            			<input type="search" name="search" placeholder="Search Wikipedia" title="Search Wikipedia [f]" accesskey="f" id="searchInput"/>
            			<input type="hidden" value="Special:Search" name="title"/>
            			<input type="submit" name="fulltext" value="Search" title="Search Wikipedia for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/>
            			<input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>
            		</div>
            	</form>
            </div>
        </div>
    </div>
    
    <div id="mw-panel">
    	<div id="p-logo" role="banner">
    		<a  title="Visit the main page" class="mw-wiki-logo" href="/wiki/Main_Page"></a>
    	</div>
    	<div class="portal" role="navigation" id="p-navigation"  aria-labelledby="p-navigation-label">
    		<h3  id="p-navigation-label">
    			Navigation
    		</h3>
    		<div class="body">
    			<ul><li id="n-mainpage-description"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li><li id="n-contents"><a href="/wiki/Wikipedia:Contents" title="Guides to browsing Wikipedia">Contents</a></li><li id="n-featuredcontent"><a href="/wiki/Wikipedia:Featured_content" title="Featured content – the best of Wikipedia">Featured content</a></li><li id="n-currentevents"><a href="/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li><li id="n-randompage"><a href="/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li><li id="n-sitesupport"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us">Donate to Wikipedia</a></li><li id="n-shoplink"><a href="//shop.wikimedia.org" title="Visit the Wikipedia store">Wikipedia store</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-interaction"  aria-labelledby="p-interaction-label">
    		<h3  id="p-interaction-label">
    			Interaction
    		</h3>
    		<div class="body">
    			<ul><li id="n-help"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li><li id="n-aboutsite"><a href="/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li><li id="n-portal"><a href="/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li><li id="n-recentchanges"><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-contactpage"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact page</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-tb"  aria-labelledby="p-tb-label">
    		<h3  id="p-tb-label">
    			Tools
    		</h3>
    		<div class="body">
    			<ul><li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/Transactional_Synchronization_Extensions" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/Transactional_Synchronization_Extensions" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-upload"><a href="/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u">Upload file</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-permalink"><a href="/w/index.php?title=Transactional_Synchronization_Extensions&amp;oldid=946376785" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=Transactional_Synchronization_Extensions&amp;action=info" title="More information about this page">Page information</a></li><li id="t-wikibase"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q7833723" title="Link to connected data repository item [g]" accesskey="g">Wikidata item</a></li><li id="t-cite"><a href="/w/index.php?title=Special:CiteThisPage&amp;page=Transactional_Synchronization_Extensions&amp;id=946376785&amp;wpFormIdentifier=titleform" title="Information on how to cite this page">Cite this page</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-coll-print_export"  aria-labelledby="p-coll-print_export-label">
    		<h3  id="p-coll-print_export-label">
    			Print/export
    		</h3>
    		<div class="body">
    			<ul><li id="coll-create_a_book"><a href="/w/index.php?title=Special:Book&amp;bookcmd=book_creator&amp;referer=Transactional+Synchronization+Extensions">Create a book</a></li><li id="coll-download-as-rl"><a href="/w/index.php?title=Special:ElectronPdf&amp;page=Transactional+Synchronization+Extensions&amp;action=show-download-screen">Download as PDF</a></li><li id="t-print"><a href="/w/index.php?title=Transactional_Synchronization_Extensions&amp;printable=yes" title="Printable version of this page [p]" accesskey="p">Printable version</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-lang"  aria-labelledby="p-lang-label">
    		<h3  id="p-lang-label">
    			Languages
    		</h3>
    		<div class="body">
    			<ul><li class="interlanguage-link interwiki-de"><a href="https://de.wikipedia.org/wiki/Transactional_Synchronization_Extensions" title="Transactional Synchronization Extensions – German" lang="de" hreflang="de" class="interlanguage-link-target">Deutsch</a></li><li class="interlanguage-link interwiki-it"><a href="https://it.wikipedia.org/wiki/Transactional_Synchronization_Extensions" title="Transactional Synchronization Extensions – Italian" lang="it" hreflang="it" class="interlanguage-link-target">Italiano</a></li><li class="interlanguage-link interwiki-pl"><a href="https://pl.wikipedia.org/wiki/Transactional_Synchronization_Extensions" title="Transactional Synchronization Extensions – Polish" lang="pl" hreflang="pl" class="interlanguage-link-target">Polski</a></li></ul>
    			<div class="after-portlet after-portlet-lang"><span class="wb-langlinks-edit wb-langlinks-link"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q7833723#sitelinks-wikipedia" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></span></div>
    		</div>
    	</div>
    	
    </div>
</div>

<div id="footer" role="contentinfo" >
	<ul id="footer-info" class="">
		<li id="footer-info-lastmod"> This page was last edited on 19 March 2020, at 19:47<span class="anonymous-show">&#160;(UTC)</span>.</li>
		<li id="footer-info-copyright">Text is available under the <a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License">Creative Commons Attribution-ShareAlike License</a><a rel="license" href="//creativecommons.org/licenses/by-sa/3.0/" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="//foundation.wikimedia.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="//foundation.wikimedia.org/wiki/Privacy_policy">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a href="//www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
	</ul>
	<ul id="footer-places" class="">
		<li id="footer-places-privacy"><a href="https://foundation.wikimedia.org/wiki/Privacy_policy" class="extiw" title="wmf:Privacy policy">Privacy policy</a></li>
		<li id="footer-places-about"><a href="/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
		<li id="footer-places-disclaimer"><a href="/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
		<li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
		<li id="footer-places-developers"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/How_to_contribute">Developers</a></li>
		<li id="footer-places-statslink"><a href="https://stats.wikimedia.org/#/en.wikipedia.org">Statistics</a></li>
		<li id="footer-places-cookiestatement"><a href="https://foundation.wikimedia.org/wiki/Cookie_statement">Cookie statement</a></li>
		<li id="footer-places-mobileview"><a href="//en.m.wikipedia.org/w/index.php?title=Transactional_Synchronization_Extensions&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
	</ul>
	<ul id="footer-icons" class="noprint">
		<li id="footer-copyrightico"><a href="https://wikimediafoundation.org/"><img src="/static/images/wikimedia-button.png" srcset="/static/images/wikimedia-button-1.5x.png 1.5x, /static/images/wikimedia-button-2x.png 2x" width="88" height="31" alt="Wikimedia Foundation"/></a></li>
		<li id="footer-poweredbyico"><a href="https://www.mediawiki.org/"><img src="/static/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/static/images/poweredby_mediawiki_132x47.png 1.5x, /static/images/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a></li>
	</ul>
	<div style="clear: both;"></div>
</div>

<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.316","walltime":"0.444","ppvisitednodes":{"value":1430,"limit":1000000},"postexpandincludesize":{"value":87658,"limit":2097152},"templateargumentsize":{"value":810,"limit":2097152},"expansiondepth":{"value":14,"limit":40},"expensivefunctioncount":{"value":2,"limit":500},"unstrip-depth":{"value":1,"limit":20},"unstrip-size":{"value":84528,"limit":5000000},"entityaccesscount":{"value":1,"limit":400},"timingprofile":["100.00%  366.353      1 -total"," 52.07%  190.767      1 Template:Reflist"," 41.75%  152.937     25 Template:Cite_web"," 15.89%   58.225      1 Template:Update-section"," 13.13%   48.085      1 Template:Update"," 12.11%   44.374      1 Template:Cite_journal"," 12.08%   44.250      2 Template:Main_other"," 11.26%   41.247      1 Template:Ambox","  5.91%   21.646      2 Template:Anchor","  4.90%   17.933      3 Template:Navbox"]},"scribunto":{"limitreport-timeusage":{"value":"0.170","limit":"10.000"},"limitreport-memusage":{"value":5011185,"limit":52428800}},"cachereport":{"origin":"mw1320","timestamp":"20200401083904","ttl":2592000,"transientcontent":false}}});});</script>
<script type="application/ld+json">{"@context":"https:\/\/schema.org","@type":"Article","name":"Transactional Synchronization Extensions","url":"https:\/\/en.wikipedia.org\/wiki\/Transactional_Synchronization_Extensions","sameAs":"http:\/\/www.wikidata.org\/entity\/Q7833723","mainEntity":"http:\/\/www.wikidata.org\/entity\/Q7833723","author":{"@type":"Organization","name":"Contributors to Wikimedia projects"},"publisher":{"@type":"Organization","name":"Wikimedia Foundation, Inc.","logo":{"@type":"ImageObject","url":"https:\/\/www.wikimedia.org\/static\/images\/wmf-hor-googpub.png"}},"datePublished":"2012-02-07T23:22:31Z","dateModified":"2020-03-19T19:47:17Z","headline":"extension to the x86 instruction set architecture that adds hardware transactional memory support"}</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":122,"wgHostname":"mw1409"});});</script></body></html>
