--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml serialCOMM.twx serialCOMM.ncd -o serialCOMM.twr
serialCOMM.pcf -ucf System_Connection.ucf

Design file:              serialCOMM.ncd
Physical constraint file: serialCOMM.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RCLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RDATA       |    0.600(R)|      FAST  |    0.545(R)|      SLOW  |LED_7_OBUF_BUFG   |   0.000|
RESET       |    0.732(R)|      FAST  |    0.802(R)|      SLOW  |LED_7_OBUF_BUFG   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SSEG_AN<0>  |         6.971(R)|      SLOW  |         3.554(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<1>  |         6.896(R)|      SLOW  |         3.512(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<2>  |         6.621(R)|      SLOW  |         3.344(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<3>  |         6.707(R)|      SLOW  |         3.399(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<0>  |         7.928(R)|      SLOW  |         4.222(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<1>  |         7.843(R)|      SLOW  |         4.136(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<2>  |         7.724(R)|      SLOW  |         4.037(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<3>  |         7.709(R)|      SLOW  |         4.027(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<4>  |         7.893(R)|      SLOW  |         4.168(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<5>  |         7.869(R)|      SLOW  |         4.123(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<6>  |         8.205(R)|      SLOW  |         4.316(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.338|         |         |         |
RCLK           |    5.231|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RCLK           |    1.578|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
RCLK           |LED<7>         |    9.178|
RESET          |LED<0>         |    9.830|
---------------+---------------+---------+


Analysis completed Mon Feb 18 15:39:51 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



