Analysis & Synthesis report for IITB_CPU
Tue Nov 29 00:34:26 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |IITB_CPU|FSM:My_FSM|State
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Registers Added for RAM Pass-Through Logic
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for FSM:My_FSM
 16. Source assignments for Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated
 17. Source assignments for Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated
 18. Parameter Settings for Inferred Entity Instance: Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0
 19. Parameter Settings for Inferred Entity Instance: Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "Datapath:My_Datapath|Mux16_4x1:ALU_B_Mux"
 22. Port Connectivity Checks: "Datapath:My_Datapath|Mux16_8x1:ALU_A_Mux"
 23. Port Connectivity Checks: "Datapath:My_Datapath|Mux16_8x1:D3_Mux"
 24. Port Connectivity Checks: "Datapath:My_Datapath|Mux3_8x1:A3_Mux"
 25. Port Connectivity Checks: "Datapath:My_Datapath|Mux3_4x1:A1_Mux"
 26. Port Connectivity Checks: "Datapath:My_Datapath|Mux16_2x1:Loop_Mux"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 29 00:34:26 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; IITB_CPU                                    ;
; Top-level Entity Name              ; IITB_CPU                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 35                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M25SAE144C8G     ;                    ;
; Top-level entity name                                            ; IITB_CPU           ; IITB_CPU           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; Mux16_8x1.vhd                    ; yes             ; User VHDL File               ; C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_8x1.vhd               ;         ;
; Shifter7.vhd                     ; yes             ; User VHDL File               ; C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Shifter7.vhd                ;         ;
; SE10.vhd                         ; yes             ; User VHDL File               ; C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/SE10.vhd                    ;         ;
; SE7.vhd                          ; yes             ; User VHDL File               ; C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/SE7.vhd                     ;         ;
; Register_file.vhd                ; yes             ; User VHDL File               ; C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd           ;         ;
; Register_16bit.vhd               ; yes             ; User VHDL File               ; C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_16bit.vhd          ;         ;
; Mux16_4x1.vhd                    ; yes             ; User VHDL File               ; C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_4x1.vhd               ;         ;
; Mux16_2x1.vhd                    ; yes             ; User VHDL File               ; C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_2x1.vhd               ;         ;
; Mux3_8x1.vhd                     ; yes             ; User VHDL File               ; C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux3_8x1.vhd                ;         ;
; Mux3_2x1.vhd                     ; yes             ; User VHDL File               ; C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux3_2x1.vhd                ;         ;
; Memory.vhd                       ; yes             ; User VHDL File               ; C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Memory.vhd                  ;         ;
; dff_en.vhd                       ; yes             ; User VHDL File               ; C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/dff_en.vhd                  ;         ;
; ALU.vhd                          ; yes             ; User VHDL File               ; C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/ALU.vhd                     ;         ;
; Datapath.vhdl                    ; yes             ; User VHDL File               ; C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl               ;         ;
; FSM.vhd                          ; yes             ; User VHDL File               ; C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd                     ;         ;
; IITB_CPU.vhd                     ; yes             ; User VHDL File               ; C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_9fd1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf      ;         ;
; db/altsyncram_1r71.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf      ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
;                                             ;                 ;
; Total combinational functions               ; 0               ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 0               ;
;     -- 3 input functions                    ; 0               ;
;     -- <=2 input functions                  ; 0               ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 0               ;
;     -- arithmetic mode                      ; 0               ;
;                                             ;                 ;
; Total registers                             ; 0               ;
;     -- Dedicated logic registers            ; 0               ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 35              ;
;                                             ;                 ;
; Embedded Multiplier 9-bit elements          ; 0               ;
;                                             ;                 ;
; Maximum fan-out node                        ; Mem_Ext_Add[10] ;
; Maximum fan-out                             ; 1               ;
; Total fan-out                               ; 35              ;
; Average fan-out                             ; 0.50            ;
+---------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; |IITB_CPU                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 35   ; 0            ; 0          ; |IITB_CPU           ; IITB_CPU    ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |IITB_CPU|FSM:My_FSM|State                                                                             ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; Name     ; State.S9 ; State.S8 ; State.S7 ; State.S6 ; State.S5 ; State.S4 ; State.S3 ; State.S2 ; State.S1 ; State.S0 ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; State.S0 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; State.S1 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; State.S2 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; State.S3 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; State.S4 ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; State.S5 ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.S6 ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.S7 ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.S8 ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.S9 ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+-----------------------------------------------------------------+--------------------+
; Register name                                                   ; Reason for Removal ;
+-----------------------------------------------------------------+--------------------+
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[21..32]       ; Lost fanout        ;
; FSM:My_FSM|State.S9                                             ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T2|DataOut[2]               ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:loop_register|DataOut[1]    ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T2|DataOut[1]               ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:loop_register|DataOut[0]    ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T2|DataOut[0,3..7]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:loop_register|DataOut[2]    ; Lost fanout        ;
; FSM:My_FSM|State.S5                                             ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T4|DataOut[0]               ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[2][0]          ; Lost fanout        ;
; FSM:My_FSM|State.S0                                             ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T2|DataOut[10]              ; Lost fanout        ;
; FSM:My_FSM|State.S1                                             ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[1][0]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T2|DataOut[9]               ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[0][0]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[3][0]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[5][0]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[6][0]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[4][0]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[7][0]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T2|DataOut[11]              ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T4|DataOut[1]               ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[2][1]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[1][1]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[0][1]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[3][1]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[5][1]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[6][1]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[4][1]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[7][1]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T4|DataOut[2]               ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[2][2]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[1][2]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[0][2]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[3][2]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[5][2]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[6][2]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[4][2]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[7][2]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T4|DataOut[3]               ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[2][3]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[1][3]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[0][3]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[3][3]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[5][3]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[6][3]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[4][3]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[7][3]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T4|DataOut[4]               ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[2][4]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[1][4]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[0][4]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[3][4]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[5][4]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[6][4]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[4][4]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[7][4]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T4|DataOut[5]               ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[2][5]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[1][5]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[0][5]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[3][5]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[5][5]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[6][5]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[4][5]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[7][5]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T4|DataOut[6]               ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[2][6]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[1][6]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[0][6]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[3][6]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[5][6]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[6][6]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[4][6]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[7][6]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T4|DataOut[7]               ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[2][7]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[1][7]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[0][7]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[3][7]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[5][7]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[6][7]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[4][7]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[7][7]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T4|DataOut[8]               ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[2][8]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[1][8]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[0][8]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[3][8]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[5][8]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[6][8]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[4][8]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[7][8]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T4|DataOut[9]               ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[2][9]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[1][9]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[0][9]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[3][9]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[5][9]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[6][9]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[4][9]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[7][9]          ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T4|DataOut[10]              ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[2][10]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[1][10]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[0][10]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[3][10]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[5][10]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[6][10]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[4][10]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[7][10]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T4|DataOut[11]              ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[2][11]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[1][11]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[0][11]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[3][11]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[5][11]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[6][11]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[4][11]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[7][11]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T4|DataOut[12]              ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[2][12]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[1][12]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[0][12]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[3][12]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[5][12]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[6][12]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[4][12]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[7][12]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T4|DataOut[13]              ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[2][13]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[1][13]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[0][13]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[3][13]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[5][13]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[6][13]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[4][13]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[7][13]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T4|DataOut[14]              ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[2][14]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[1][14]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[0][14]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[3][14]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[5][14]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[6][14]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[4][14]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[7][14]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T4|DataOut[15]              ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[2][15]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[1][15]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[0][15]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[3][15]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[5][15]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[6][15]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[4][15]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[7][15]         ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T3|DataOut[0]               ; Lost fanout        ;
; FSM:My_FSM|State.S4                                             ; Lost fanout        ;
; FSM:My_FSM|State.S6                                             ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T3|DataOut[1..9]            ; Lost fanout        ;
; FSM:My_FSM|State.S8                                             ; Lost fanout        ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[0..20,33..36] ; Lost fanout        ;
; FSM:My_FSM|State.S3                                             ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T1|DataOut[0]               ; Lost fanout        ;
; FSM:My_FSM|State.S2                                             ; Lost fanout        ;
; FSM:My_FSM|State.S7                                             ; Lost fanout        ;
; Datapath:My_Datapath|dff_en:zero_dff|q_reg                      ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T1|DataOut[1..3]            ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:loop_register|DataOut[3]    ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T1|DataOut[4]               ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:loop_register|DataOut[4]    ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T1|DataOut[5]               ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:loop_register|DataOut[5]    ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T1|DataOut[6]               ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:loop_register|DataOut[6]    ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T1|DataOut[7]               ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:loop_register|DataOut[7]    ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T1|DataOut[8]               ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:loop_register|DataOut[8]    ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T2|DataOut[8]               ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T1|DataOut[9]               ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:loop_register|DataOut[9]    ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T2|Data[2]                  ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:loop_register|Data[1]       ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T2|Data[1]                  ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:loop_register|Data[0]       ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T2|Data[0,3..7]             ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:loop_register|Data[2]       ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T4|Data[0]                  ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T2|Data[9..11]              ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T4|Data[1..10]              ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T3|DataOut[10]              ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T1|DataOut[10]              ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:loop_register|DataOut[10]   ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T4|Data[11]                 ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T1|DataOut[11]              ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T3|DataOut[11]              ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:loop_register|DataOut[11]   ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T4|Data[12]                 ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T3|DataOut[12]              ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T1|DataOut[12]              ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:loop_register|DataOut[12]   ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T4|Data[13]                 ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T1|DataOut[13]              ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T3|DataOut[13]              ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:loop_register|DataOut[13]   ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T4|Data[14]                 ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T3|DataOut[14]              ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T1|DataOut[14]              ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:loop_register|DataOut[14]   ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T4|Data[15]                 ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T1|DataOut[15]              ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T3|DataOut[15]              ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:loop_register|DataOut[15]   ; Lost fanout        ;
; Datapath:My_Datapath|dff_en:carry_dff|q_reg                     ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T1|Data[0..3]               ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:loop_register|Data[3]       ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T1|Data[4]                  ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:loop_register|Data[4]       ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T1|Data[5]                  ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:loop_register|Data[5]       ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T1|Data[6]                  ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:loop_register|Data[6]       ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T1|Data[7]                  ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:loop_register|Data[7]       ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T1|Data[8]                  ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:loop_register|Data[8]       ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T2|Data[8]                  ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T1|Data[9]                  ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:loop_register|Data[9]       ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T1|Data[10]                 ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:loop_register|Data[10]      ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T1|Data[11]                 ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:loop_register|Data[11]      ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T1|Data[12]                 ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:loop_register|Data[12]      ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T1|Data[13]                 ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:loop_register|Data[13]      ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T1|Data[14]                 ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:loop_register|Data[14]      ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T1|Data[15]                 ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:loop_register|Data[15]      ; Lost fanout        ;
; Datapath:My_Datapath|Register_16bit:T3|Data[0..15]              ; Lost fanout        ;
; Total Number of Removed Registers = 329                         ;                    ;
+-----------------------------------------------------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                     ;
+--------------------------------------------------------------+--------------------+-----------------------------------------------------------------------------+
; Register name                                                ; Reason for Removal ; Registers Removed due to This Register                                      ;
+--------------------------------------------------------------+--------------------+-----------------------------------------------------------------------------+
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[21]        ; Lost Fanouts       ; Datapath:My_Datapath|Register_16bit:loop_register|DataOut[1],               ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:loop_register|DataOut[0],               ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:loop_register|DataOut[2],               ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T4|DataOut[0],                          ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[2][0],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T2|DataOut[10],                         ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[1][0],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T2|DataOut[9],                          ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[0][0],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[3][0],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T2|DataOut[11],                         ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T3|DataOut[0], FSM:My_FSM|State.S4,     ;
;                                                              ;                    ; FSM:My_FSM|State.S6, FSM:My_FSM|State.S8, FSM:My_FSM|State.S3,              ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T1|DataOut[0],                          ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:loop_register|DataOut[3],               ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:loop_register|DataOut[4],               ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:loop_register|DataOut[5],               ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:loop_register|DataOut[6],               ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:loop_register|Data[1],                  ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:loop_register|Data[0],                  ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:loop_register|Data[2],                  ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T4|Data[0],                             ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T2|Data[10],                            ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T2|Data[9],                             ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T2|Data[11],                            ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:loop_register|DataOut[10],              ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:loop_register|DataOut[11],              ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:loop_register|DataOut[12],              ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:loop_register|DataOut[13],              ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:loop_register|DataOut[14],              ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:loop_register|DataOut[15],              ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T1|Data[0],                             ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:loop_register|Data[3],                  ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:loop_register|Data[4],                  ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:loop_register|Data[5],                  ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:loop_register|Data[6],                  ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:loop_register|Data[10],                 ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:loop_register|Data[11],                 ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:loop_register|Data[12],                 ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:loop_register|Data[13],                 ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:loop_register|Data[14],                 ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:loop_register|Data[15],                 ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T3|Data[0]                              ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[29]        ; Lost Fanouts       ; Datapath:My_Datapath|Register_16bit:T4|DataOut[8],                          ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[2][8],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[1][8],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[0][8],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[3][8],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T3|DataOut[8],                          ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T1|DataOut[8],                          ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T2|DataOut[8],                          ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T4|Data[8],                             ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T1|Data[8],                             ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T2|Data[8],                             ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T3|Data[8]                              ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[22]        ; Lost Fanouts       ; Datapath:My_Datapath|Register_16bit:T4|DataOut[1],                          ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[2][1],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[1][1],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[0][1],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[3][1],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T3|DataOut[1],                          ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T1|DataOut[1],                          ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T4|Data[1],                             ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T1|Data[1],                             ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T3|Data[1]                              ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[23]        ; Lost Fanouts       ; Datapath:My_Datapath|Register_16bit:T4|DataOut[2],                          ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[2][2],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[1][2],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[0][2],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[3][2],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T3|DataOut[2],                          ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T1|DataOut[2],                          ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T4|Data[2],                             ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T1|Data[2],                             ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T3|Data[2]                              ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[24]        ; Lost Fanouts       ; Datapath:My_Datapath|Register_16bit:T4|DataOut[3],                          ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[2][3],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[1][3],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[0][3],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[3][3],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T3|DataOut[3],                          ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T1|DataOut[3],                          ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T4|Data[3],                             ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T1|Data[3],                             ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T3|Data[3]                              ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[25]        ; Lost Fanouts       ; Datapath:My_Datapath|Register_16bit:T4|DataOut[4],                          ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[2][4],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[1][4],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[0][4],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[3][4],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T3|DataOut[4],                          ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T1|DataOut[4],                          ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T4|Data[4],                             ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T1|Data[4],                             ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T3|Data[4]                              ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[26]        ; Lost Fanouts       ; Datapath:My_Datapath|Register_16bit:T4|DataOut[5],                          ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[2][5],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[1][5],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[0][5],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[3][5],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T3|DataOut[5],                          ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T1|DataOut[5],                          ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T4|Data[5],                             ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T1|Data[5],                             ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T3|Data[5]                              ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[27]        ; Lost Fanouts       ; Datapath:My_Datapath|Register_16bit:T4|DataOut[6],                          ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[2][6],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[1][6],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[0][6],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[3][6],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T3|DataOut[6],                          ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T1|DataOut[6],                          ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T4|Data[6],                             ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T1|Data[6],                             ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T3|Data[6]                              ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[28]        ; Lost Fanouts       ; Datapath:My_Datapath|Register_16bit:T4|DataOut[7],                          ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[2][7],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[1][7],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[0][7],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[3][7],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T3|DataOut[7],                          ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T1|DataOut[7],                          ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T4|Data[7],                             ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T1|Data[7],                             ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T3|Data[7]                              ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[30]        ; Lost Fanouts       ; Datapath:My_Datapath|Register_16bit:T4|DataOut[9],                          ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[2][9],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[1][9],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[0][9],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[3][9],                     ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T3|DataOut[9],                          ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T1|DataOut[9],                          ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T4|Data[9],                             ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T1|Data[9],                             ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T3|Data[9]                              ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[31]        ; Lost Fanouts       ; Datapath:My_Datapath|Register_16bit:T4|DataOut[10],                         ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[2][10],                    ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[1][10],                    ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[0][10],                    ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[3][10],                    ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T4|Data[10],                            ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T3|DataOut[10],                         ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T1|DataOut[10],                         ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T1|Data[10],                            ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T3|Data[10]                             ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[32]        ; Lost Fanouts       ; Datapath:My_Datapath|Register_16bit:T4|DataOut[11],                         ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[2][11],                    ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[1][11],                    ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[0][11],                    ;
;                                                              ;                    ; Datapath:My_Datapath|Register_file:Reg_File|Data[3][11],                    ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T4|Data[11],                            ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T1|DataOut[11],                         ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T3|DataOut[11],                         ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T1|Data[11],                            ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T3|Data[11]                             ;
; FSM:My_FSM|State.S9                                          ; Lost Fanouts       ; FSM:My_FSM|State.S1, Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[33], ;
;                                                              ;                    ; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[36], FSM:My_FSM|State.S7, ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:loop_register|DataOut[7],               ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:loop_register|DataOut[8],               ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:loop_register|Data[7],                  ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:loop_register|Data[8]                   ;
; FSM:My_FSM|State.S5                                          ; Lost Fanouts       ; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[0],                       ;
;                                                              ;                    ; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[1],                       ;
;                                                              ;                    ; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[35],                      ;
;                                                              ;                    ; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[34], FSM:My_FSM|State.S2, ;
;                                                              ;                    ; Datapath:My_Datapath|dff_en:zero_dff|q_reg,                                 ;
;                                                              ;                    ; Datapath:My_Datapath|dff_en:carry_dff|q_reg                                 ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[2][12]      ; Lost Fanouts       ; Datapath:My_Datapath|Register_16bit:T3|DataOut[12],                         ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T1|DataOut[12],                         ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T1|Data[12],                            ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T3|Data[12]                             ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[2][13]      ; Lost Fanouts       ; Datapath:My_Datapath|Register_16bit:T1|DataOut[13],                         ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T3|DataOut[13],                         ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T1|Data[13],                            ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T3|Data[13]                             ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[2][14]      ; Lost Fanouts       ; Datapath:My_Datapath|Register_16bit:T3|DataOut[14],                         ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T1|DataOut[14],                         ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T1|Data[14],                            ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T3|Data[14]                             ;
; Datapath:My_Datapath|Register_file:Reg_File|Data[2][15]      ; Lost Fanouts       ; Datapath:My_Datapath|Register_16bit:T1|DataOut[15],                         ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T3|DataOut[15],                         ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T1|Data[15],                            ;
;                                                              ;                    ; Datapath:My_Datapath|Register_16bit:T3|Data[15]                             ;
; Datapath:My_Datapath|Register_16bit:T2|DataOut[2]            ; Lost Fanouts       ; Datapath:My_Datapath|Register_16bit:T2|Data[2]                              ;
; Datapath:My_Datapath|Register_16bit:T2|DataOut[1]            ; Lost Fanouts       ; Datapath:My_Datapath|Register_16bit:T2|Data[1]                              ;
; Datapath:My_Datapath|Register_16bit:T2|DataOut[0]            ; Lost Fanouts       ; Datapath:My_Datapath|Register_16bit:T2|Data[0]                              ;
; Datapath:My_Datapath|Register_16bit:T2|DataOut[3]            ; Lost Fanouts       ; Datapath:My_Datapath|Register_16bit:T2|Data[3]                              ;
; Datapath:My_Datapath|Register_16bit:T2|DataOut[5]            ; Lost Fanouts       ; Datapath:My_Datapath|Register_16bit:T2|Data[5]                              ;
; Datapath:My_Datapath|Register_16bit:T2|DataOut[6]            ; Lost Fanouts       ; Datapath:My_Datapath|Register_16bit:T2|Data[6]                              ;
; Datapath:My_Datapath|Register_16bit:T2|DataOut[4]            ; Lost Fanouts       ; Datapath:My_Datapath|Register_16bit:T2|Data[4]                              ;
; Datapath:My_Datapath|Register_16bit:T2|DataOut[7]            ; Lost Fanouts       ; Datapath:My_Datapath|Register_16bit:T2|Data[7]                              ;
; Datapath:My_Datapath|Register_16bit:T4|DataOut[12]           ; Lost Fanouts       ; Datapath:My_Datapath|Register_16bit:T4|Data[12]                             ;
; Datapath:My_Datapath|Register_16bit:T4|DataOut[13]           ; Lost Fanouts       ; Datapath:My_Datapath|Register_16bit:T4|Data[13]                             ;
; Datapath:My_Datapath|Register_16bit:T4|DataOut[14]           ; Lost Fanouts       ; Datapath:My_Datapath|Register_16bit:T4|Data[14]                             ;
; Datapath:My_Datapath|Register_16bit:T4|DataOut[15]           ; Lost Fanouts       ; Datapath:My_Datapath|Register_16bit:T4|Data[15]                             ;
; Datapath:My_Datapath|Register_16bit:loop_register|DataOut[9] ; Lost Fanouts       ; Datapath:My_Datapath|Register_16bit:loop_register|Data[9]                   ;
+--------------------------------------------------------------+--------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                         ;
+-------------------------------------------------------+--------------------------------------------+
; Register Name                                         ; RAM Name                                   ;
+-------------------------------------------------------+--------------------------------------------+
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[0]  ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[1]  ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[2]  ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[3]  ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[4]  ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[5]  ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[6]  ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[7]  ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[8]  ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[9]  ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[10] ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[11] ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[12] ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[13] ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[14] ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[15] ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[16] ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[17] ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[18] ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[19] ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[20] ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[21] ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[22] ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[23] ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[24] ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[25] ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[26] ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[27] ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[28] ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[29] ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[30] ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[31] ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[32] ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[33] ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[34] ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[35] ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
; Datapath:My_Datapath|Memory:mem|Data_rtl_0_bypass[36] ; Datapath:My_Datapath|Memory:mem|Data_rtl_0 ;
+-------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                            ;
+-----------------------------------------------------+--------------------------------------------+------+
; Register Name                                       ; Megafunction                               ; Type ;
+-----------------------------------------------------+--------------------------------------------+------+
; Datapath:My_Datapath|Memory:mem|Mem_Data_Out[0..15] ; Datapath:My_Datapath|Memory:mem|Data_rtl_1 ; RAM  ;
+-----------------------------------------------------+--------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |IITB_CPU|Datapath:My_Datapath|Register_16bit:T4|Data[4]    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |IITB_CPU|Datapath:My_Datapath|Mux3_4x1:A1_Mux|Mux0         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |IITB_CPU|FSM:My_FSM|v_ALU_A_sel                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |IITB_CPU|Datapath:My_Datapath|ALU:alu1|ALU_c[10]           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |IITB_CPU|Datapath:My_Datapath|Mux16_4x1:ALU_B_Mux|Mux9     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |IITB_CPU|Datapath:My_Datapath|Mux16_4x1:ALU_B_Mux|Mux13    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |IITB_CPU|Datapath:My_Datapath|Mux16_2x1:Mem_In_Mux|F[4]    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |IITB_CPU|Datapath:My_Datapath|Mux16_2x1:Mem_Add_Mux|F[8]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |IITB_CPU|FSM:My_FSM|v_alu_sel                              ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File|Mux11 ;
; 8:1                ; 10 bits   ; 50 LEs        ; 30 LEs               ; 20 LEs                 ; No         ; |IITB_CPU|Datapath:My_Datapath|Mux16_8x1:ALU_A_Mux|Mux9     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |IITB_CPU|Datapath:My_Datapath|Mux16_8x1:ALU_A_Mux|Mux10    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; No         ; |IITB_CPU|Datapath:My_Datapath|Mux16_8x1:D3_Mux|Mux4        ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; No         ; |IITB_CPU|Datapath:My_Datapath|Mux16_8x1:D3_Mux|Mux9        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |IITB_CPU|Datapath:My_Datapath|Mux16_8x1:D3_Mux|Mux8        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |IITB_CPU|Datapath:My_Datapath|Mux3_8x1:A3_Mux|Mux0         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |IITB_CPU|Datapath:My_Datapath|Mux16_8x1:ALU_A_Mux|Mux14    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+


+---------------------------------------------------+
; Source assignments for FSM:My_FSM                 ;
+--------------------------+---------+------+-------+
; Assignment               ; Value   ; From ; To    ;
+--------------------------+---------+------+-------+
; STATE_MACHINE_PROCESSING ; ONE_HOT ; -    ; State ;
+--------------------------+---------+------+-------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                    ;
; WIDTH_A                            ; 16                   ; Untyped                                    ;
; WIDTHAD_A                          ; 10                   ; Untyped                                    ;
; NUMWORDS_A                         ; 1001                 ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 16                   ; Untyped                                    ;
; WIDTHAD_B                          ; 10                   ; Untyped                                    ;
; NUMWORDS_B                         ; 1001                 ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_9fd1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1 ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                    ;
; WIDTH_A                            ; 16                   ; Untyped                                    ;
; WIDTHAD_A                          ; 10                   ; Untyped                                    ;
; NUMWORDS_A                         ; 1001                 ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_1r71      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 2                                                     ;
; Entity Instance                           ; Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 16                                                    ;
;     -- NUMWORDS_A                         ; 1001                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 16                                                    ;
;     -- NUMWORDS_B                         ; 1001                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                           ;
;     -- WIDTH_A                            ; 16                                                    ;
;     -- NUMWORDS_A                         ; 1001                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:My_Datapath|Mux16_4x1:ALU_B_Mux" ;
+-----------+-------+----------+---------------------------------------+
; Port      ; Type  ; Severity ; Details                               ;
+-----------+-------+----------+---------------------------------------+
; a2[15..1] ; Input ; Info     ; Stuck at GND                          ;
; a2[0]     ; Input ; Info     ; Stuck at VCC                          ;
+-----------+-------+----------+---------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:My_Datapath|Mux16_8x1:ALU_A_Mux" ;
+------+-------+----------+--------------------------------------------+
; Port ; Type  ; Severity ; Details                                    ;
+------+-------+----------+--------------------------------------------+
; a5   ; Input ; Info     ; Stuck at GND                               ;
; a6   ; Input ; Info     ; Stuck at GND                               ;
; a7   ; Input ; Info     ; Stuck at GND                               ;
+------+-------+----------+--------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:My_Datapath|Mux16_8x1:D3_Mux" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; a7   ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:My_Datapath|Mux3_8x1:A3_Mux" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; a4   ; Input ; Info     ; Stuck at VCC                           ;
; a5   ; Input ; Info     ; Stuck at VCC                           ;
; a6   ; Input ; Info     ; Stuck at VCC                           ;
; a7   ; Input ; Info     ; Stuck at VCC                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:My_Datapath|Mux3_4x1:A1_Mux" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; a1   ; Input ; Info     ; Stuck at VCC                           ;
; a3   ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:My_Datapath|Mux16_2x1:Loop_Mux" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; a1   ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 35                              ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Nov 29 00:34:11 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c IITB_CPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file mux16_8x1.vhd
    Info (12022): Found design unit 1: Mux16_8x1-Dataflow File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_8x1.vhd Line: 17
    Info (12023): Found entity 1: Mux16_8x1 File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_8x1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file shifter7.vhd
    Info (12022): Found design unit 1: Shifter7-struct File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Shifter7.vhd Line: 10
    Info (12023): Found entity 1: Shifter7 File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Shifter7.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file se10.vhd
    Info (12022): Found design unit 1: SE10-struct File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/SE10.vhd Line: 9
    Info (12023): Found entity 1: SE10 File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/SE10.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file se7.vhd
    Info (12022): Found design unit 1: SE7-struct File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/SE7.vhd Line: 10
    Info (12023): Found entity 1: SE7 File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/SE7.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file register_file.vhd
    Info (12022): Found design unit 1: Register_File-struct File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 13
    Info (12023): Found entity 1: Register_file File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file register_16bit.vhd
    Info (12022): Found design unit 1: Register_16bit-struct File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_16bit.vhd Line: 11
    Info (12023): Found entity 1: Register_16bit File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_16bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file register_3bit.vhd
    Info (12022): Found design unit 1: Register_3bit-struct File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_3bit.vhd Line: 10
    Info (12023): Found entity 1: Register_3bit File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_3bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux16_4x1.vhd
    Info (12022): Found design unit 1: Mux16_4x1-Dataflow File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_4x1.vhd Line: 12
    Info (12023): Found entity 1: Mux16_4x1 File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_4x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux16_2x1.vhd
    Info (12022): Found design unit 1: Mux16_2x1-Dataflow File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_2x1.vhd Line: 10
    Info (12023): Found entity 1: Mux16_2x1 File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_2x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux3_8x1.vhd
    Info (12022): Found design unit 1: Mux3_8x1-Dataflow File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux3_8x1.vhd Line: 16
    Info (12023): Found entity 1: Mux3_8x1 File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux3_8x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux3_2x1.vhd
    Info (12022): Found design unit 1: Mux3_4x1-Dataflow1 File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux3_2x1.vhd Line: 12
    Info (12023): Found entity 1: Mux3_4x1 File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux3_2x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: Memory-struct File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Memory.vhd Line: 15
    Info (12023): Found entity 1: Memory File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Memory.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file dff_en.vhd
    Info (12022): Found design unit 1: dff_en-behave File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/dff_en.vhd Line: 13
    Info (12023): Found entity 1: dff_en File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/dff_en.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-behave File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/ALU.vhd Line: 15
    Info (12023): Found entity 1: ALU File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/ALU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhdl
    Info (12022): Found design unit 1: Datapath-Struct File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl Line: 33
    Info (12023): Found entity 1: Datapath File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fsm.vhd
    Info (12022): Found design unit 1: FSM-behave File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd Line: 25
    Info (12023): Found entity 1: FSM File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file iitb_cpu.vhd
    Info (12022): Found design unit 1: IITB_CPU-arch File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 15
    Info (12023): Found entity 1: IITB_CPU File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 5
Info (12127): Elaborating entity "IITB_CPU" for the top level hierarchy
Info (12128): Elaborating entity "FSM" for hierarchy "FSM:My_FSM" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 92
Warning (10492): VHDL Process Statement warning at FSM.vhd(64): signal "instruc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd Line: 64
Warning (10492): VHDL Process Statement warning at FSM.vhd(65): signal "T2_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd Line: 65
Warning (10492): VHDL Process Statement warning at FSM.vhd(67): signal "T2_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd Line: 67
Warning (10492): VHDL Process Statement warning at FSM.vhd(67): signal "C_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd Line: 67
Warning (10492): VHDL Process Statement warning at FSM.vhd(67): signal "Z_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd Line: 67
Warning (10492): VHDL Process Statement warning at FSM.vhd(69): signal "State" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd Line: 69
Warning (10492): VHDL Process Statement warning at FSM.vhd(223): signal "Z_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd Line: 223
Warning (10492): VHDL Process Statement warning at FSM.vhd(257): signal "loop_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd Line: 257
Warning (10492): VHDL Process Statement warning at FSM.vhd(262): signal "loop_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd Line: 262
Warning (10492): VHDL Process Statement warning at FSM.vhd(315): signal "loop_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd Line: 315
Warning (10492): VHDL Process Statement warning at FSM.vhd(320): signal "loop_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd Line: 320
Info (12128): Elaborating entity "Datapath" for hierarchy "Datapath:My_Datapath" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 116
Info (12128): Elaborating entity "Register_16bit" for hierarchy "Datapath:My_Datapath|Register_16bit:T1" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl Line: 185
Info (12128): Elaborating entity "Mux16_2x1" for hierarchy "Datapath:My_Datapath|Mux16_2x1:Loop_Mux" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl Line: 191
Info (12128): Elaborating entity "Register_file" for hierarchy "Datapath:My_Datapath|Register_file:Reg_File" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl Line: 196
Info (12128): Elaborating entity "Mux3_4x1" for hierarchy "Datapath:My_Datapath|Mux3_4x1:A1_Mux" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl Line: 202
Info (12128): Elaborating entity "Mux3_8x1" for hierarchy "Datapath:My_Datapath|Mux3_8x1:A3_Mux" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl Line: 207
Info (12128): Elaborating entity "Mux16_8x1" for hierarchy "Datapath:My_Datapath|Mux16_8x1:D3_Mux" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl Line: 213
Info (12128): Elaborating entity "SE7" for hierarchy "Datapath:My_Datapath|SE7:T2_SE7" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl Line: 216
Info (12128): Elaborating entity "SE10" for hierarchy "Datapath:My_Datapath|SE10:T2_SE10" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl Line: 217
Info (12128): Elaborating entity "Shifter7" for hierarchy "Datapath:My_Datapath|Shifter7:T2_shift" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl Line: 218
Info (12128): Elaborating entity "ALU" for hierarchy "Datapath:My_Datapath|ALU:alu1" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl Line: 220
Warning (10036): Verilog HDL or VHDL warning at ALU.vhd(40): object "sum" assigned a value but never read File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/ALU.vhd Line: 40
Info (12128): Elaborating entity "Mux16_4x1" for hierarchy "Datapath:My_Datapath|Mux16_4x1:ALU_B_Mux" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl Line: 225
Info (12128): Elaborating entity "dff_en" for hierarchy "Datapath:My_Datapath|dff_en:carry_dff" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl Line: 227
Info (12128): Elaborating entity "Memory" for hierarchy "Datapath:My_Datapath|Memory:mem" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl Line: 230
Warning (276020): Inferred RAM node "Datapath:My_Datapath|Memory:mem|Data_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Datapath:My_Datapath|Memory:mem|Data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1001
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1001
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Datapath:My_Datapath|Memory:mem|Data_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1001
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0"
Info (12133): Instantiated megafunction "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1001"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1001"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9fd1.tdf
    Info (12023): Found entity 1: altsyncram_9fd1 File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1"
Info (12133): Instantiated megafunction "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1001"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1r71.tdf
    Info (12023): Found entity 1: altsyncram_1r71 File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf Line: 28
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a0" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf Line: 39
        Warning (14320): Synthesized away node "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a1" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf Line: 69
        Warning (14320): Synthesized away node "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a2" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf Line: 99
        Warning (14320): Synthesized away node "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a3" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf Line: 129
        Warning (14320): Synthesized away node "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a4" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf Line: 159
        Warning (14320): Synthesized away node "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a5" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf Line: 189
        Warning (14320): Synthesized away node "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a6" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf Line: 219
        Warning (14320): Synthesized away node "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a7" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf Line: 249
        Warning (14320): Synthesized away node "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a8" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf Line: 279
        Warning (14320): Synthesized away node "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a9" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf Line: 309
        Warning (14320): Synthesized away node "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a10" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf Line: 339
        Warning (14320): Synthesized away node "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a11" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf Line: 369
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a0" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf Line: 37
        Warning (14320): Synthesized away node "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a1" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf Line: 58
        Warning (14320): Synthesized away node "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a2" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf Line: 79
        Warning (14320): Synthesized away node "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a3" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf Line: 100
        Warning (14320): Synthesized away node "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a4" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf Line: 121
        Warning (14320): Synthesized away node "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a5" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf Line: 142
        Warning (14320): Synthesized away node "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a6" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf Line: 163
        Warning (14320): Synthesized away node "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a7" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf Line: 184
        Warning (14320): Synthesized away node "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a8" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf Line: 205
        Warning (14320): Synthesized away node "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a9" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf Line: 226
        Warning (14320): Synthesized away node "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a10" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf Line: 247
        Warning (14320): Synthesized away node "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a11" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf Line: 268
        Warning (14320): Synthesized away node "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a12" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf Line: 289
        Warning (14320): Synthesized away node "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a13" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf Line: 310
        Warning (14320): Synthesized away node "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a14" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf Line: 331
        Warning (14320): Synthesized away node "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a15" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf Line: 352
        Warning (14320): Synthesized away node "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a12" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf Line: 399
        Warning (14320): Synthesized away node "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a13" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf Line: 429
        Warning (14320): Synthesized away node "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a14" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf Line: 459
        Warning (14320): Synthesized away node "Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a15" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf Line: 489
Info (17049): 329 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 35 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Mem_Ext_Add[10]" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "Mem_Ext_Add[11]" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "Mem_Ext_Add[12]" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "Mem_Ext_Add[13]" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "Mem_Ext_Add[14]" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "Mem_Ext_Add[15]" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "Mem_Ext_WR" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 10
    Warning (15610): No output dependent on input pin "Mem_Ext_Data_in[0]" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "Mem_Ext_Data_in[1]" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "Mem_Ext_Data_in[2]" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "Mem_Ext_Data_in[3]" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "Mem_Ext_Data_in[4]" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "Mem_Ext_Data_in[5]" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "Mem_Ext_Data_in[6]" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "Mem_Ext_Data_in[7]" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "Mem_Ext_Data_in[8]" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "Mem_Ext_Data_in[9]" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "Mem_Ext_Data_in[10]" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "Mem_Ext_Data_in[11]" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "Mem_Ext_Data_in[12]" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "Mem_Ext_Data_in[13]" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "Mem_Ext_Data_in[14]" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "Mem_Ext_Data_in[15]" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "Mem_Ext_Add[0]" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "Mem_Ext_Add[1]" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "Mem_Ext_Add[2]" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "Mem_Ext_Add[3]" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "Mem_Ext_Add[4]" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "Mem_Ext_Add[5]" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "Mem_Ext_Add[6]" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "Mem_Ext_Add[7]" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "Mem_Ext_Add[8]" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "Mem_Ext_Add[9]" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "clock" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 8
    Warning (15610): No output dependent on input pin "Reset" File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd Line: 8
Info (21057): Implemented 35 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 35 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings
    Info: Peak virtual memory: 4805 megabytes
    Info: Processing ended: Tue Nov 29 00:34:26 2022
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:37


