$date
	Mon Aug 11 14:54:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_simple_circuit $end
$var wire 1 ! D $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$scope module M1 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % w1 $end
$var wire 1 ! D $end
$scope module G1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % y $end
$upscope $end
$scope module G3 $end
$var wire 1 % a $end
$var wire 1 " b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#20
0!
0%
0$
0#
0"
#40
1$
#60
0$
1#
#80
1!
1%
1$
#100
0%
0$
0#
1"
#120
1$
#140
0$
1#
#160
1%
1$
