vcs -R -full64  tb.v huffman_syn.v +access+r +vcs+fsdbon +define+SDF +define+tb1 +maxdelays -v /mnt/ds1515/cad/cell_library/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v
vcs -R -full64  tb.v huffman_syn.v +access+r +vcs+fsdbon +define+SDF +define+tb2 +maxdelays -v /mnt/ds1515/cad/cell_library/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v
vcs -R -full64  tb.v huffman_syn.v +access+r +vcs+fsdbon +define+SDF +define+tb3 +maxdelays -v /mnt/ds1515/cad/cell_library/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v


