-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "10/26/2020 19:03:48"

-- 
-- Device: Altera EP3C16F484C6 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIII;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIII.CYCLONEIII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	RV32I_System IS
    PORT (
	CLOCK_50 : IN std_logic;
	BUTTON : IN std_logic_vector(2 DOWNTO 0);
	SW : IN std_logic_vector(9 DOWNTO 0);
	HEX3_D : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX2_D : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX1_D : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX0_D : BUFFER std_logic_vector(6 DOWNTO 0);
	LEDG : BUFFER std_logic_vector(9 DOWNTO 0)
	);
END RV32I_System;

-- Design Ports Information
-- HEX3_D[0]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[1]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[2]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[3]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[4]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[0]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[1]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[2]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[3]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[5]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[6]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[1]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[2]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[3]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[4]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[5]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[6]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[0]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[1]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[3]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[4]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[5]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[6]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[0]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[1]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[2]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[4]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[5]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[6]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[7]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[8]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[9]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- BUTTON[0]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- BUTTON[1]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- BUTTON[2]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF RV32I_System IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_BUTTON : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_HEX3_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX0_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(9 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \BUTTON[0]~input_o\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_locked\ : std_logic;
SIGNAL \reset~combout\ : std_logic;
SIGNAL \reset_ff~q\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector7~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[0]~150_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|Decoder0~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~1\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~3\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~5\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~7\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~9\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~10_combout\ : std_logic;
SIGNAL \iTimer|CounterR[0]~32_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~11\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~12_combout\ : std_logic;
SIGNAL \iTimer|CounterR[7]~47\ : std_logic;
SIGNAL \iTimer|CounterR[8]~48_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[0]~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc[0]~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux31~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[0]~54_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit0|sum~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux31~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~0_combout\ : std_logic;
SIGNAL \BUTTON[1]~input_o\ : std_logic;
SIGNAL \iGPIO|button1|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S14~q\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x13[1]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~13\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~15\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~16_combout\ : std_logic;
SIGNAL \iTimer|CounterR[8]~49\ : std_logic;
SIGNAL \iTimer|CounterR[9]~50_combout\ : std_logic;
SIGNAL \iTimer|CounterR[9]~51\ : std_logic;
SIGNAL \iTimer|CounterR[10]~52_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[20]~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[10]~96_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[20]~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[10]~97_combout\ : std_logic;
SIGNAL \iTimer|Equal2~0_combout\ : std_logic;
SIGNAL \iTimer|Equal2~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[20]~11_combout\ : std_logic;
SIGNAL \iTimer|CompareR~22_combout\ : std_logic;
SIGNAL \iDecoder|Equal1~8_combout\ : std_logic;
SIGNAL \iTimer|CompareR[13]~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[10]~98_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[10]~99_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|WideOr0~0_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|Decoder0~1_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|WideOr0~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~26_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~27_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~25_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~17\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~19\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~21\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~23\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~25\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~27\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[21]~41\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[22]~42_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[17]~33\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[18]~35\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[19]~37\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[20]~39\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[21]~41\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[22]~42_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~29\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~31\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~33\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~35\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~37\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~39\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~40_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x13[23]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[23]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~38_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x14[23]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~35_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x12[23]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~37_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x27[23]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x23[23]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~21_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x2[23]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x3[23]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~29_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x1[23]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~30_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~32_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x7[23]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~34_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~31_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x4[23]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~33_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[23]~40_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[23]~41_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x26[22]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x18[22]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x27[22]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x23[22]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x14[22]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x12[22]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[22]~38_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[22]~39_combout\ : std_logic;
SIGNAL \iTimer|CompareR~18_combout\ : std_logic;
SIGNAL \iTimer|CounterR[10]~53\ : std_logic;
SIGNAL \iTimer|CounterR[11]~54_combout\ : std_logic;
SIGNAL \iTimer|CounterR[11]~55\ : std_logic;
SIGNAL \iTimer|CounterR[12]~56_combout\ : std_logic;
SIGNAL \iTimer|CounterR[12]~57\ : std_logic;
SIGNAL \iTimer|CounterR[13]~58_combout\ : std_logic;
SIGNAL \iTimer|CounterR[13]~59\ : std_logic;
SIGNAL \iTimer|CounterR[14]~60_combout\ : std_logic;
SIGNAL \iTimer|CounterR[14]~61\ : std_logic;
SIGNAL \iTimer|CounterR[15]~62_combout\ : std_logic;
SIGNAL \iTimer|CounterR[15]~63\ : std_logic;
SIGNAL \iTimer|CounterR[16]~64_combout\ : std_logic;
SIGNAL \iTimer|CounterR[16]~65\ : std_logic;
SIGNAL \iTimer|CounterR[17]~66_combout\ : std_logic;
SIGNAL \iTimer|CounterR[17]~67\ : std_logic;
SIGNAL \iTimer|CounterR[18]~68_combout\ : std_logic;
SIGNAL \iTimer|CounterR[18]~69\ : std_logic;
SIGNAL \iTimer|CounterR[19]~70_combout\ : std_logic;
SIGNAL \iTimer|CounterR[19]~71\ : std_logic;
SIGNAL \iTimer|CounterR[20]~72_combout\ : std_logic;
SIGNAL \iTimer|CounterR[20]~73\ : std_logic;
SIGNAL \iTimer|CounterR[21]~74_combout\ : std_logic;
SIGNAL \iTimer|CounterR[21]~75\ : std_logic;
SIGNAL \iTimer|CounterR[22]~76_combout\ : std_logic;
SIGNAL \iTimer|CounterR[22]~77\ : std_logic;
SIGNAL \iTimer|CounterR[23]~78_combout\ : std_logic;
SIGNAL \iTimer|CounterR[23]~79\ : std_logic;
SIGNAL \iTimer|CounterR[24]~80_combout\ : std_logic;
SIGNAL \iTimer|CounterR[24]~81\ : std_logic;
SIGNAL \iTimer|CounterR[25]~82_combout\ : std_logic;
SIGNAL \iTimer|CounterR[25]~83\ : std_logic;
SIGNAL \iTimer|CounterR[26]~84_combout\ : std_logic;
SIGNAL \iTimer|CounterR[26]~85\ : std_logic;
SIGNAL \iTimer|CounterR[27]~86_combout\ : std_logic;
SIGNAL \iTimer|CounterR[27]~87\ : std_logic;
SIGNAL \iTimer|CounterR[28]~88_combout\ : std_logic;
SIGNAL \iTimer|CounterR[28]~89\ : std_logic;
SIGNAL \iTimer|CounterR[29]~90_combout\ : std_logic;
SIGNAL \iTimer|CounterR[29]~91\ : std_logic;
SIGNAL \iTimer|CounterR[30]~92_combout\ : std_logic;
SIGNAL \iTimer|CounterR[30]~93\ : std_logic;
SIGNAL \iTimer|CounterR[31]~94_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[2]~58_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[2]~59_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux0~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[1]~55_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~43\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~44_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[20]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x12[20]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux43~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux43~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x9[20]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux43~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux43~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~18_combout\ : std_logic;
SIGNAL \iTimer|CompareR~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~30_combout\ : std_logic;
SIGNAL \iTimer|CompareR~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~32_combout\ : std_logic;
SIGNAL \iTimer|CompareR~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~34_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux59~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux59~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux59~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux59~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux34~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux34~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux59~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux59~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux59~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux59~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux59~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux59~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux59~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux59~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux59~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux59~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux59~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux59~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x30[4]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x18[4]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x22[4]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux59~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux59~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux59~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux59~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux56~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux56~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux56~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux56~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux56~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux56~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux56~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux56~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux56~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux56~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux56~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux56~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x30[7]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x18[7]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux56~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux56~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux56~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux56~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux56~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[7]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux56~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux56~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux56~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x30[6]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x22[6]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x18[6]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x1[6]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x2[6]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~24_combout\ : std_logic;
SIGNAL \iTimer|CompareR~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x6[12]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x5[12]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x14[12]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x12[12]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[12]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x31[12]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x27[12]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x19[12]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x23[12]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x26[12]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x22[12]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x29[12]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x17[12]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~22_combout\ : std_logic;
SIGNAL \iTimer|CompareR~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~45\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~46_combout\ : std_logic;
SIGNAL \iTimer|CompareR~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[25]~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[25]~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[25]~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[25]~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[25]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x13[25]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x9[25]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[25]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x1[25]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x2[25]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x30[25]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x22[25]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x31[25]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x19[25]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x21[25]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x20[25]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x24[25]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[13]~40_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[13]~41_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[13]~42_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[13]~43_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[13]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[13]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x13[13]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x12[13]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x14[13]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x21[13]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x17[13]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x25[13]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x29[13]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x26[13]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x22[13]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x5[13]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x6[13]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x4[13]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[12]~36_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[12]~37_combout\ : std_logic;
SIGNAL \iTimer|CompareR~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[12]~38_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[12]~39_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x13[12]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux51~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux51~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux51~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux51~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux51~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux51~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux51~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux51~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux51~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux51~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux51~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux51~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux51~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux51~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux51~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux51~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux51~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux51~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux51~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux51~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux52~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux52~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x20[11]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x24[11]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux52~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux52~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x26[11]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux52~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux52~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux52~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x31[11]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x19[11]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux52~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux52~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux52~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x21[11]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux52~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux52~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x2[11]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x3[11]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x7[11]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x6[11]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x4[11]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux52~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x5[11]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux52~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux52~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux52~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux52~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux52~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[11]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux52~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux52~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux49~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux49~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x26[14]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux49~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux49~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x16[14]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux49~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux49~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux49~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux49~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux49~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux49~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x1[14]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x5[14]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x4[14]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x6[14]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux49~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x7[14]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux49~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux49~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux49~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux49~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[14]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux49~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux49~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[14]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x9[14]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux49~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux49~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux49~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~46_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~61_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux55~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux55~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux55~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux55~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux55~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux55~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux55~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[8]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x13[8]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux55~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux55~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux55~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux55~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux55~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux55~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux55~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux55~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux55~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux55~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux55~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux55~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux55~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux53~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux53~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux53~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux53~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux53~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux53~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux53~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux53~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux53~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux53~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x13[10]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x12[10]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux53~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux53~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux53~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux53~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux53~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux53~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux53~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x3[10]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux53~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux53~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux53~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[9]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x12[9]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux54~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux54~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux54~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux54~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux54~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux54~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux54~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux54~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux54~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux54~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux54~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux54~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux54~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux54~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x5[9]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x6[9]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux54~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux54~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux54~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux54~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux54~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux54~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~68_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~93_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~70_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux60~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux60~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x13[3]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux60~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux60~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x29[3]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x17[3]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux60~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux60~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux60~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux60~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux60~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux60~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux60~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux60~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux60~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux60~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x3[3]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux60~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux60~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux60~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux60~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux60~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux60~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~67_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~91_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~92_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~94_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[14]~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~44_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[12]~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[12]~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[11]~36_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[10]~44_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[9]~45_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[8]~46_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[6]~48_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[5]~49_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x13[2]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux61~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[2]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux61~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[2]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux61~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux61~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x2[2]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x1[2]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x6[2]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x5[2]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux61~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux61~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux61~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux61~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux61~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux61~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x26[2]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux61~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux61~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux61~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux61~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux61~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux61~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux61~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux61~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux61~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux61~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit1|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit2|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit3|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit4|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit5|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit6|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[7]~47_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit7|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit8|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit9|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit10|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit11|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit12|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[13]~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[13]~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit13|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[14]~21_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit14|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux17~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux17~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux17~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[14]~44_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[14]~45_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[14]~46_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[14]~47_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x19[14]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[7]~103_combout\ : std_logic;
SIGNAL \iGPIO|Equal1~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[7]~101_combout\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|SW_StatusR~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[6]~118_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[6]~119_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[6]~120_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[6]~121_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[6]~122_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux57~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux57~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux57~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux57~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux57~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux57~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux57~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux57~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux57~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux57~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux57~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux57~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux57~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux57~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux57~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux57~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux57~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux57~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux57~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux57~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~80_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~81_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~98_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x8[15]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux48~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux48~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x3[15]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux48~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux48~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux48~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux48~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux48~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x14[15]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x12[15]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux48~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux48~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x26[15]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x22[15]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux48~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux48~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x27[15]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x23[15]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux48~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux48~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x29[15]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x21[15]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x25[15]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x17[15]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux48~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux48~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux48~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux48~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux48~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux48~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux48~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~73_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x14[18]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux45~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux45~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x11[18]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x8[18]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux45~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux45~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x1[18]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x7[18]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x4[18]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux45~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux45~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux45~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux45~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux45~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux45~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux45~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux45~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux45~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux45~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux45~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux45~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux45~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux45~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux45~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux45~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x12[19]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux44~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux44~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[19]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux44~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux44~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x4[19]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux44~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux44~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux44~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux44~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux44~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x23[19]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux44~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x27[19]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux44~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x30[19]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x26[19]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x22[19]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux44~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux44~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux44~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux44~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x21[19]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x17[19]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux44~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux44~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux44~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux44~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux44~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x13[16]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[16]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x14[16]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux47~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux47~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x11[16]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x8[16]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux47~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux47~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux47~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x5[16]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x7[16]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux47~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux47~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux47~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux47~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux47~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux47~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux47~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux47~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux47~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux47~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux47~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux47~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux47~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux47~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux47~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x13[17]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux46~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x14[17]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux46~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x30[17]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x22[17]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x18[17]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux46~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux46~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x17[17]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux46~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux46~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux46~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux46~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux46~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x31[17]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x27[17]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x23[17]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x19[17]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux46~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux46~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux46~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x3[17]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x5[17]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux46~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux46~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux46~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux46~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x9[17]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux46~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux46~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux46~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux46~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~74_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~75_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux10~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~99_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[19]~30_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~46_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[18]~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[18]~29_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[17]~26_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[17]~27_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[16]~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[16]~25_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[15]~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[15]~23_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit14|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit15|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit16|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit17|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit18|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[19]~31_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit19|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux12~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux12~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux12~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux12~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[19]~64_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[19]~65_combout\ : std_logic;
SIGNAL \iTimer|CompareR~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[19]~66_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[19]~67_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[18]~60_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~47_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~43_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~62_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~63_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~49_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit18|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux13~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux13~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~71_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~104_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux13~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~103_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux13~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[18]~61_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[18]~62_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[18]~63_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x2[18]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[17]~56_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~100_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~54_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~47_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit17|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux14~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux14~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux14~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux14~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[17]~57_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[17]~58_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[17]~59_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[17]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[11]~76_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[11]~77_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[11]~78_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[11]~79_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x11[11]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux34~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux43~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux43~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux43~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux43~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x29[20]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x17[20]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux43~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux43~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x27[20]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux43~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux43~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x20[20]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x24[20]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux43~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux43~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux43~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux43~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux43~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux43~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux43~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux43~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~44_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~45_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux7~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~48_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~49_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~51_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[21]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x12[21]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux42~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux42~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x27[21]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x23[21]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux42~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux42~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x30[21]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x22[21]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux42~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x26[21]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux42~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux42~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux42~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x21[21]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x17[21]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux42~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux42~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux42~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux42~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux42~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux42~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux42~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux42~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux42~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux42~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux42~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux42~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~50_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~52_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux7~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux23~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~37_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~53_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux23~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux7~3_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector6~0_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector5~1_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector5~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux10~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x2[24]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x3[24]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x1[24]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x7[24]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x4[24]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x9[24]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[24]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x28[24]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x20[24]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[24]~42_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[24]~43_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~39_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~23_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~21_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[21]~34_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[21]~35_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[20]~32_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[20]~33_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit19|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit20|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit21|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit22|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit23|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit24|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux7~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux7~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux7~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[24]~92_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[24]~93_combout\ : std_logic;
SIGNAL \iTimer|CompareR~21_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[24]~94_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[24]~95_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux39~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux39~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux39~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux39~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux39~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux39~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux39~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux39~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux39~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux39~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux39~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux39~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux39~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux39~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux39~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux39~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux39~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux39~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux39~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux39~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux38~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux38~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux38~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux38~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux38~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux38~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux38~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux38~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux38~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux38~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux38~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux38~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux38~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux38~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux38~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux38~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux38~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux38~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux38~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux38~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~47\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~48_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x11[26]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x9[26]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x28[26]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x30[26]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x18[26]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x29[26]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x21[26]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x17[26]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x25[26]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x7[26]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x5[26]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x6[26]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x12[26]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x13[26]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~19_combout\ : std_logic;
SIGNAL \iTimer|CompareR~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~76_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux4~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux4~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~27_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[27]~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[27]~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~42_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[26]~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[26]~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~26_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~25_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit24|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[25]~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[25]~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit25|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit26|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit27|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux4~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux4~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux4~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~49\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~51\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~52_combout\ : std_logic;
SIGNAL \iTimer|CompareR~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[26]~51\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[27]~53\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[28]~55\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[29]~57\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[30]~58_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux33~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[30]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux33~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[30]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x13[30]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux33~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux33~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x4[30]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux33~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x7[30]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux33~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux33~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux33~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux33~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux33~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x26[30]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x30[30]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x22[30]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x18[30]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux33~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux33~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x20[30]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x24[30]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux33~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux33~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux33~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux33~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux33~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux33~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux33~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux33~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x17[29]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux34~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x29[29]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux34~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux34~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux34~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux34~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x30[29]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux34~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux34~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux34~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux34~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux34~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x13[29]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux34~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux34~23_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux34~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux34~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x1[29]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux34~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux34~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[29]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux34~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux34~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux34~21_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux34~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux35~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux35~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x1[28]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux35~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux35~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x31[28]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x19[28]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux35~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux35~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x22[28]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux35~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux35~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux35~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux35~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux35~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux35~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x29[28]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux35~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux35~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux35~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux35~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux35~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux35~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x13[28]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[28]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux35~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux35~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[0]~1\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[1]~3\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[2]~5\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[3]~7\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[4]~9\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[5]~11\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[6]~13\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[7]~15\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[8]~17\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[9]~19\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[10]~21\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[11]~23\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[12]~25\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[13]~27\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[14]~29\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[15]~31\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[16]~33\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[17]~35\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[18]~37\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[19]~39\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[20]~41\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[21]~43\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[22]~45\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[23]~47\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[24]~49\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[25]~51\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[26]~53\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[27]~55\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[28]~57\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[29]~59\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[30]~60_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~59_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[29]~57\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[30]~58_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~60_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~53\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~55\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~56_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[30]~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[30]~29_combout\ : std_logic;
SIGNAL \iTimer|CompareR~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[30]~30_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[30]~31_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x9[30]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[28]~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[28]~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[28]~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux3~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux3~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux3~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit27|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux3~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux3~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~86_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~87_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux2~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~84_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux3~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux3~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux3~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux3~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[28]~21_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[28]~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[28]~23_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[27]~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[27]~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[27]~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~50_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[27]~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x13[27]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[27]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x1[27]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x5[27]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x6[27]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x21[27]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x29[27]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x25[27]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x17[27]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x24[27]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x20[27]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x22[27]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[26]~32_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~60_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~64_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~65_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux5~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux5~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit26|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~41_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux5~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux5~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux5~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[26]~33_combout\ : std_logic;
SIGNAL \iTimer|CompareR~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[26]~34_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[26]~35_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x14[26]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux37~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux37~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux37~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux37~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux37~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux37~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux37~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux37~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux37~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux37~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux37~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux37~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux37~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux37~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux37~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux37~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux37~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux37~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux37~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux37~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~77_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~78_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x9[31]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux32~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x11[31]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux32~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux32~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux32~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux32~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux32~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux32~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x27[31]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x23[31]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux32~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux32~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x26[31]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x22[31]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux32~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux32~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux32~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux32~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux32~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux32~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux32~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux32~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[31]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x14[31]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x13[31]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x12[31]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux32~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux32~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux32~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~30_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~58_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux0~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~29_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux0~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~110_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~111_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~88_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~89_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~90_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux0~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux0~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[30]~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[30]~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit28|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[29]~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[29]~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit29|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux0~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux0~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux0~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[31]~80_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[31]~81_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[31]~82_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[30]~59\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[31]~60_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~61_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[30]~61\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[31]~62_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[30]~59\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[31]~60_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~62_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~57\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~58_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[31]~83_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[31]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[31]~37_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux10~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~108_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~50_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit22|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux9~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux9~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux9~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~106_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~107_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~105_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux9~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[22]~84_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[22]~85_combout\ : std_logic;
SIGNAL \iTimer|CompareR~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[22]~86_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[22]~87_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[22]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux41~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux41~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux41~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux41~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux41~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux41~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux41~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux41~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux41~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux41~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux41~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux41~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux41~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux41~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux41~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux41~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux41~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux41~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux41~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux41~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[22]~44_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~31_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~32_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~41\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~42_combout\ : std_logic;
SIGNAL \iTimer|CompareR~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~109_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~51_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit23|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux8~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux8~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux8~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux8~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[23]~88_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[23]~89_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[23]~90_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[23]~91_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux40~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux40~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux40~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux40~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux40~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux40~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux40~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux40~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux40~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux40~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux40~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux40~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux40~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux40~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux40~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux40~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux40~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux40~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux40~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux40~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[23]~46_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[22]~43\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[23]~44_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[22]~43\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[23]~44_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~29_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~30_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[23]~45\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[24]~46_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[24]~48_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~27_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[23]~45\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[24]~46_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[24]~47\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[25]~48_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~25_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[24]~47\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[25]~48_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[25]~50_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~26_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[25]~49\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[26]~50_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[26]~52_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~53_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[25]~49\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[26]~50_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~54_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[26]~51\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[27]~52_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~51_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[27]~52_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[27]~54_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~52_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[27]~53\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[28]~54_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[28]~56_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~55_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[28]~54_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~56_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[28]~55\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[29]~56_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~57_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[29]~58_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[29]~56_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~58_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~54_combout\ : std_logic;
SIGNAL \iTimer|CompareR~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~37_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit29|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux2~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux2~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux18~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux18~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux2~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux2~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux2~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux2~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[29]~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[29]~25_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[29]~26_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[29]~27_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[16]~52_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~113_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~52_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit16|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux15~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux15~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux15~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux15~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[16]~53_combout\ : std_logic;
SIGNAL \iTimer|CompareR~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[16]~54_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[16]~55_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[14]~27\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[15]~29\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[16]~30_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[16]~32_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~43_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[15]~29\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[16]~30_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~44_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[16]~31\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[17]~32_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[16]~31\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[17]~32_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~41_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[17]~34_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~42_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[17]~33\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[18]~34_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[18]~34_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[18]~36_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~39_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~40_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[18]~35\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[19]~36_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~37_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[19]~36_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[19]~38_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~38_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[19]~37\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[20]~39\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[21]~40_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~33_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[21]~42_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[21]~40_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~34_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~38_combout\ : std_logic;
SIGNAL \iTimer|CompareR~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[21]~72_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~95_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~96_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~97_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~45_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit21|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux10~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux10~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux10~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux10~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[21]~73_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[21]~74_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[21]~75_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[1]~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~63_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[1]~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[1]~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~64_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~65_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[1]~1\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[2]~3\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[3]~5\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[4]~7\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[5]~9\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[6]~11\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[7]~13\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[8]~15\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[9]~17\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[10]~19\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[11]~21\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[12]~23\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[13]~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[13]~26_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[1]~1\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[2]~3\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[3]~5\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[4]~7\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[5]~9\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[6]~11\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[7]~13\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[8]~15\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[9]~17\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[10]~19\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[11]~21\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[12]~23\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[13]~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~49_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~50_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[13]~25\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[14]~26_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[14]~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~47_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[13]~25\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[14]~26_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~48_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[14]~27\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[15]~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[15]~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~45_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[15]~30_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~46_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~26_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~43_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit15|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux16~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux16~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux16~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[15]~48_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[15]~49_combout\ : std_logic;
SIGNAL \iTimer|CompareR~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[15]~50_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[15]~51_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[15]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux50~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux50~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux50~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux50~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux50~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux50~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux50~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux50~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux50~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux50~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux50~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux50~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux50~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux50~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux50~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux50~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux50~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux50~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux50~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux50~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~36_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit13|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux18~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux18~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux18~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[7]~100_combout\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|SW_StatusR~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[9]~102_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[9]~104_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[9]~105_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[9]~106_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[9]~107_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~36_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux62~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux62~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux62~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux62~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x30[1]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x18[1]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux62~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux62~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux62~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux62~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux62~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux62~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux62~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux62~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux62~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux62~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x3[1]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x2[1]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x1[1]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x7[1]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux62~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux62~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux62~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux62~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux62~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux62~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux19~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux19~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~38_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit12|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux19~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux19~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux19~4_combout\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|SW_StatusR~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[4]~128_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[4]~129_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[4]~130_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[4]~131_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[4]~132_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[4]~50_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[4]~51_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[4]~66_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux7~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~55_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux6~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux6~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~40_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit25|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux6~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux6~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux6~4_combout\ : std_logic;
SIGNAL \iDecoder|Equal1~1_combout\ : std_logic;
SIGNAL \iDecoder|Equal1~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~102_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit20|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~48_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux11~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux11~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux11~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux11~3_combout\ : std_logic;
SIGNAL \iDecoder|Equal1~4_combout\ : std_logic;
SIGNAL \iDecoder|Equal1~5_combout\ : std_logic;
SIGNAL \iDecoder|Equal1~6_combout\ : std_logic;
SIGNAL \iDecoder|Equal1~3_combout\ : std_logic;
SIGNAL \iDecoder|Equal1~0_combout\ : std_logic;
SIGNAL \iDecoder|Equal1~7_combout\ : std_logic;
SIGNAL \iGPIO|always0~0_combout\ : std_logic;
SIGNAL \iGPIO|BUTTON_StatusR~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[1]~133_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[1]~134_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[1]~135_combout\ : std_logic;
SIGNAL \iDecoder|Equal3~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[1]~136_combout\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|SW_StatusR~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[1]~137_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R~2_combout\ : std_logic;
SIGNAL \iTimer|CompareR[1]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[1]~140_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[1]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[1]~63_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~101_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~115_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux30~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux30~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit1|sum~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux30~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux30~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux30~5_combout\ : std_logic;
SIGNAL \iGPIO|Equal0~0_combout\ : std_logic;
SIGNAL \iGPIO|Equal0~1_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R[9]~2_combout\ : std_logic;
SIGNAL \iGPIO|Equal0~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[1]~138_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[1]~139_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[2]~144_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R~3_combout\ : std_logic;
SIGNAL \BUTTON[2]~input_o\ : std_logic;
SIGNAL \iGPIO|button2|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|BUTTON_StatusR~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[2]~141_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[2]~142_combout\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|SW_StatusR~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[2]~143_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[2]~62_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~114_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux31~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[0]~4_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|SW_StatusR~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[0]~7_combout\ : std_logic;
SIGNAL \iTimer|Equal3~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[0]~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[0]~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[0]~151_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[0]~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x30[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x26[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x18[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x29[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x13[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x3[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~79_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~66_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~82_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~83_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit11|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[3]~60_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[3]~61_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~69_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~72_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux21~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit10|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux21~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux21~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux21~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux21~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux21~6_combout\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|SW_StatusR~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[8]~108_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[8]~109_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[8]~110_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[8]~111_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[8]~112_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~19_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R~6_combout\ : std_logic;
SIGNAL \iTimer|CompareR[8]~feeder_combout\ : std_logic;
SIGNAL \iTimer|Equal0~5_combout\ : std_logic;
SIGNAL \iTimer|Equal0~6_combout\ : std_logic;
SIGNAL \iTimer|Equal0~8_combout\ : std_logic;
SIGNAL \iTimer|Equal0~7_combout\ : std_logic;
SIGNAL \iTimer|Equal0~9_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R~4_combout\ : std_logic;
SIGNAL \iTimer|Equal0~1_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R~5_combout\ : std_logic;
SIGNAL \iTimer|CompareR[7]~feeder_combout\ : std_logic;
SIGNAL \iTimer|Equal0~3_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R~6_combout\ : std_logic;
SIGNAL \iTimer|CompareR[5]~feeder_combout\ : std_logic;
SIGNAL \iTimer|Equal0~2_combout\ : std_logic;
SIGNAL \iTimer|Equal0~4_combout\ : std_logic;
SIGNAL \iTimer|Equal0~0_combout\ : std_logic;
SIGNAL \iTimer|Equal0~10_combout\ : std_logic;
SIGNAL \iTimer|Equal0~11_combout\ : std_logic;
SIGNAL \iTimer|Equal0~14_combout\ : std_logic;
SIGNAL \iTimer|Equal0~12_combout\ : std_logic;
SIGNAL \iTimer|CompareR~15_combout\ : std_logic;
SIGNAL \iTimer|Equal0~13_combout\ : std_logic;
SIGNAL \iTimer|Equal0~15_combout\ : std_logic;
SIGNAL \iTimer|Equal0~16_combout\ : std_logic;
SIGNAL \iTimer|Equal0~18_combout\ : std_logic;
SIGNAL \iTimer|Equal0~17_combout\ : std_logic;
SIGNAL \iTimer|Equal0~19_combout\ : std_logic;
SIGNAL \iTimer|Equal0~20_combout\ : std_logic;
SIGNAL \iTimer|StatusR~0_combout\ : std_logic;
SIGNAL \iTimer|StatusR~1_combout\ : std_logic;
SIGNAL \iTimer|always2~0_combout\ : std_logic;
SIGNAL \iTimer|CounterR[0]~33\ : std_logic;
SIGNAL \iTimer|CounterR[1]~34_combout\ : std_logic;
SIGNAL \iTimer|CounterR[1]~35\ : std_logic;
SIGNAL \iTimer|CounterR[2]~36_combout\ : std_logic;
SIGNAL \iTimer|CounterR[2]~37\ : std_logic;
SIGNAL \iTimer|CounterR[3]~38_combout\ : std_logic;
SIGNAL \iTimer|CounterR[3]~39\ : std_logic;
SIGNAL \iTimer|CounterR[4]~40_combout\ : std_logic;
SIGNAL \iTimer|CounterR[4]~41\ : std_logic;
SIGNAL \iTimer|CounterR[5]~42_combout\ : std_logic;
SIGNAL \iTimer|CounterR[5]~43\ : std_logic;
SIGNAL \iTimer|CounterR[6]~44_combout\ : std_logic;
SIGNAL \iTimer|CounterR[6]~45\ : std_logic;
SIGNAL \iTimer|CounterR[7]~46_combout\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|SW_StatusR~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[7]~113_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[7]~114_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[7]~115_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[7]~116_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[7]~117_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~23_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~21_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~23_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[3]~56_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[3]~57_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[3]~65_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~56_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~57_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~59_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux22~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux22~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux22~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit9|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux22~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux22~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux22~6_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector7~1_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|Decoder0~4_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector7~0_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector7~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux23~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit8|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux23~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux23~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux23~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux23~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux23~8_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|Decoder0~2_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|Decoder0~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~112_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux24~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux24~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux24~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit7|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux24~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux24~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux24~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|always0~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit4|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit31|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|Equal0~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|Equal0~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit3|sum~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|Equal0~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit6|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit5|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|Equal0~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|Equal0~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit30|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|Equal0~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|Equal0~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit28|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|Equal0~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|Equal0~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|Equal0~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|always0~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|always0~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit31|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|always0~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|bge_taken~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|always0~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|always0~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc[2]~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[20]~40_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~35_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[20]~38_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[20]~38_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~36_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~36_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[20]~68_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[20]~69_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[20]~70_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[20]~71_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[0]~53_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[0]~64_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux25~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux25~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux25~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux25~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux25~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux25~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux25~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux25~8_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector5~0_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector5~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux26~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux26~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux26~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux26~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux26~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux26~6_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|WideOr1~0_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|WideOr1~1_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|WideOr1~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|always3~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[4]~52_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux10~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux27~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux27~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux27~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux27~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux27~5_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector6~1_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector6~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~34_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit3|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~35_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux28~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux28~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux28~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux28~3_combout\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|SW_StatusR~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[3]~145_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[3]~146_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[3]~147_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[3]~148_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[3]~149_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~19_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector4~0_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector4~1_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector7~4_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector4~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit2|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux29~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux29~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux29~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux29~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux29~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add5~6_combout\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|SW_StatusR~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[5]~123_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[5]~124_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[5]~125_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[5]~126_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[5]~127_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[5]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[12]~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[12]~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~23_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[12]~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[11]~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[11]~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~21_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[11]~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[10]~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[10]~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[10]~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[9]~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[9]~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[9]~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[8]~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[8]~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[8]~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[7]~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[7]~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[7]~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[6]~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[6]~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[6]~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux34~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux58~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux58~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux58~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux58~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux58~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux58~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux58~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux58~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux58~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux58~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux58~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux58~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux58~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux58~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux58~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux58~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux58~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux58~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux58~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux58~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[5]~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[5]~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[5]~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[4]~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[4]~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[4]~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[3]~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[3]~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[3]~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc[2]~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jalr_dest[2]~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[2]~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[2]~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux34~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux36~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux36~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux36~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux36~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux36~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux36~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux36~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux36~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux36~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux36~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux36~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux36~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux36~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux36~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux36~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux36~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux36~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux36~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux36~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux36~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~85_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux1~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux1~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux1~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux1~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux1~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux1~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux1~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux1~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux1~9_combout\ : std_logic;
SIGNAL \iDecoder|Equal0~2_combout\ : std_logic;
SIGNAL \iDecoder|Equal0~4_combout\ : std_logic;
SIGNAL \iDecoder|Equal0~5_combout\ : std_logic;
SIGNAL \iDecoder|Equal0~3_combout\ : std_logic;
SIGNAL \iDecoder|Equal0~6_combout\ : std_logic;
SIGNAL \iDecoder|Equal0~8_combout\ : std_logic;
SIGNAL \iDecoder|Equal0~7_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|Decoder0~0_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|Decoder0~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~19_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R~0_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R[0]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R[9]~3_combout\ : std_logic;
SIGNAL \iGPIO|HEX1_R[6]~0_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R[6]~1_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R[1]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R[2]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R[3]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R[4]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R[5]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R[6]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX1_R[6]~1_combout\ : std_logic;
SIGNAL \iGPIO|HEX2_R[0]~0_combout\ : std_logic;
SIGNAL \iGPIO|HEX2_R[2]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX2_R[3]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX2_R[4]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX2_R[5]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX2_R[6]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX1_R[6]~2_combout\ : std_logic;
SIGNAL \iGPIO|HEX1_R[1]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX1_R[5]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX0_R[0]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R[9]~8_combout\ : std_logic;
SIGNAL \iGPIO|HEX0_R[5]~0_combout\ : std_logic;
SIGNAL \iGPIO|HEX0_R[1]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX0_R[2]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX0_R[3]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX0_R[4]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX0_R[5]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX0_R[6]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R[0]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R[9]~4_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R[2]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R[3]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R[4]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R[5]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R[6]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R[7]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R[8]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R[9]~feeder_combout\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \icpu|i_datapath|rd_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|pc\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x9\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x8\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x7\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x6\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x5\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x4\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x31\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x30\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x3\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x29\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x28\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x27\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x26\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x25\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x24\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x23\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x22\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x21\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x20\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x19\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x18\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x17\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x16\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x15\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x14\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x13\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x12\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x11\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x10\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iTimer|StatusR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iTimer|CounterR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iTimer|CompareR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iGPIO|SW_StatusR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iGPIO|LEDG_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iGPIO|HEX3_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iGPIO|HEX2_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iGPIO|HEX1_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iGPIO|HEX0_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iGPIO|BUTTON_StatusR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_reset_ff~q\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_BUTTON <= BUTTON;
ww_SW <= SW;
HEX3_D <= ww_HEX3_D;
HEX2_D <= ww_HEX2_D;
HEX1_D <= ww_HEX1_D;
HEX0_D <= ww_HEX0_D;
LEDG <= ww_LEDG;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\iMem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAIN_bus\ <= (\icpu|i_datapath|i_regfile|Mux8~19_combout\ & \icpu|i_datapath|i_regfile|Mux9~19_combout\ & \icpu|i_datapath|i_regfile|Mux10~19_combout\ & 
\icpu|i_datapath|i_regfile|Mux11~19_combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\icpu|i_datapath|pc\(12) & \icpu|i_datapath|pc\(11) & \icpu|i_datapath|pc\(10) & \icpu|i_datapath|pc\(9) & \icpu|i_datapath|pc\(8) & \icpu|i_datapath|pc\(7) & 
\icpu|i_datapath|pc\(6) & \icpu|i_datapath|pc\(5) & \icpu|i_datapath|pc\(4) & \icpu|i_datapath|pc\(3) & \icpu|i_datapath|pc\(2));

\iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\icpu|i_datapath|i_alu|Mux19~4_combout\ & \icpu|i_datapath|i_alu|Mux20~16_combout\ & \icpu|i_datapath|i_alu|Mux21~6_combout\ & \icpu|i_datapath|i_alu|Mux22~6_combout\ & 
\icpu|i_datapath|i_alu|Mux23~8_combout\ & \icpu|i_datapath|i_alu|Mux24~6_combout\ & \icpu|i_datapath|i_alu|Mux25~8_combout\ & \icpu|i_datapath|i_alu|Mux26~6_combout\ & \icpu|i_datapath|i_alu|Mux27~5_combout\ & \icpu|i_datapath|i_alu|Mux28~3_combout\ & 
\icpu|i_datapath|i_alu|Mux29~5_combout\);

\iMem|altsyncram_component|auto_generated|q_a\(20) <= \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_a\(21) <= \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_a\(22) <= \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_a\(23) <= \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|q_b\(20) <= \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_b\(21) <= \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_b\(22) <= \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_b\(23) <= \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(3);

\pll0|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \CLOCK_50~input_o\);

\pll0|altpll_component|auto_generated|wire_pll1_clk\(0) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(0);
\pll0|altpll_component|auto_generated|wire_pll1_clk\(1) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(1);
\pll0|altpll_component|auto_generated|wire_pll1_clk\(2) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(2);
\pll0|altpll_component|auto_generated|wire_pll1_clk\(3) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(3);
\pll0|altpll_component|auto_generated|wire_pll1_clk\(4) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(4);

\iMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (\icpu|i_datapath|i_regfile|Mux7~19_combout\ & \icpu|i_datapath|i_regfile|Mux29~19_combout\ & \icpu|i_datapath|i_regfile|Mux30~19_combout\ & 
\icpu|i_datapath|i_regfile|Mux31~19_combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\icpu|i_datapath|pc\(12) & \icpu|i_datapath|pc\(11) & \icpu|i_datapath|pc\(10) & \icpu|i_datapath|pc\(9) & \icpu|i_datapath|pc\(8) & \icpu|i_datapath|pc\(7) & 
\icpu|i_datapath|pc\(6) & \icpu|i_datapath|pc\(5) & \icpu|i_datapath|pc\(4) & \icpu|i_datapath|pc\(3) & \icpu|i_datapath|pc\(2));

\iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\icpu|i_datapath|i_alu|Mux19~4_combout\ & \icpu|i_datapath|i_alu|Mux20~16_combout\ & \icpu|i_datapath|i_alu|Mux21~6_combout\ & \icpu|i_datapath|i_alu|Mux22~6_combout\ & 
\icpu|i_datapath|i_alu|Mux23~8_combout\ & \icpu|i_datapath|i_alu|Mux24~6_combout\ & \icpu|i_datapath|i_alu|Mux25~8_combout\ & \icpu|i_datapath|i_alu|Mux26~6_combout\ & \icpu|i_datapath|i_alu|Mux27~5_combout\ & \icpu|i_datapath|i_alu|Mux28~3_combout\ & 
\icpu|i_datapath|i_alu|Mux29~5_combout\);

\iMem|altsyncram_component|auto_generated|q_a\(0) <= \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_a\(1) <= \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_a\(2) <= \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_a\(24) <= \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|q_b\(0) <= \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_b\(1) <= \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_b\(2) <= \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_b\(24) <= \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAIN_bus\ <= (\icpu|i_datapath|i_regfile|Mux17~19_combout\ & \icpu|i_datapath|i_regfile|Mux25~19_combout\ & \icpu|i_datapath|i_regfile|Mux27~19_combout\ & 
\icpu|i_datapath|i_regfile|Mux28~19_combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\icpu|i_datapath|pc\(12) & \icpu|i_datapath|pc\(11) & \icpu|i_datapath|pc\(10) & \icpu|i_datapath|pc\(9) & \icpu|i_datapath|pc\(8) & \icpu|i_datapath|pc\(7) & 
\icpu|i_datapath|pc\(6) & \icpu|i_datapath|pc\(5) & \icpu|i_datapath|pc\(4) & \icpu|i_datapath|pc\(3) & \icpu|i_datapath|pc\(2));

\iMem|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\icpu|i_datapath|i_alu|Mux19~4_combout\ & \icpu|i_datapath|i_alu|Mux20~16_combout\ & \icpu|i_datapath|i_alu|Mux21~6_combout\ & \icpu|i_datapath|i_alu|Mux22~6_combout\ & 
\icpu|i_datapath|i_alu|Mux23~8_combout\ & \icpu|i_datapath|i_alu|Mux24~6_combout\ & \icpu|i_datapath|i_alu|Mux25~8_combout\ & \icpu|i_datapath|i_alu|Mux26~6_combout\ & \icpu|i_datapath|i_alu|Mux27~5_combout\ & \icpu|i_datapath|i_alu|Mux28~3_combout\ & 
\icpu|i_datapath|i_alu|Mux29~5_combout\);

\iMem|altsyncram_component|auto_generated|q_a\(3) <= \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_a\(4) <= \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_a\(6) <= \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_a\(14) <= \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|q_b\(3) <= \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_b\(4) <= \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_b\(6) <= \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_b\(14) <= \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAIN_bus\ <= (\icpu|i_datapath|i_regfile|Mux6~19_combout\ & \icpu|i_datapath|i_regfile|Mux18~19_combout\ & \icpu|i_datapath|i_regfile|Mux19~19_combout\ & 
\icpu|i_datapath|i_regfile|Mux26~19_combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\icpu|i_datapath|pc\(12) & \icpu|i_datapath|pc\(11) & \icpu|i_datapath|pc\(10) & \icpu|i_datapath|pc\(9) & \icpu|i_datapath|pc\(8) & \icpu|i_datapath|pc\(7) & 
\icpu|i_datapath|pc\(6) & \icpu|i_datapath|pc\(5) & \icpu|i_datapath|pc\(4) & \icpu|i_datapath|pc\(3) & \icpu|i_datapath|pc\(2));

\iMem|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\icpu|i_datapath|i_alu|Mux19~4_combout\ & \icpu|i_datapath|i_alu|Mux20~16_combout\ & \icpu|i_datapath|i_alu|Mux21~6_combout\ & \icpu|i_datapath|i_alu|Mux22~6_combout\ & 
\icpu|i_datapath|i_alu|Mux23~8_combout\ & \icpu|i_datapath|i_alu|Mux24~6_combout\ & \icpu|i_datapath|i_alu|Mux25~8_combout\ & \icpu|i_datapath|i_alu|Mux26~6_combout\ & \icpu|i_datapath|i_alu|Mux27~5_combout\ & \icpu|i_datapath|i_alu|Mux28~3_combout\ & 
\icpu|i_datapath|i_alu|Mux29~5_combout\);

\iMem|altsyncram_component|auto_generated|q_a\(5) <= \iMem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_a\(12) <= \iMem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_a\(13) <= \iMem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_a\(25) <= \iMem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|q_b\(5) <= \iMem|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_b\(12) <= \iMem|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_b\(13) <= \iMem|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_b\(25) <= \iMem|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAIN_bus\ <= (\icpu|i_datapath|i_regfile|Mux1~19_combout\ & \icpu|i_datapath|i_regfile|Mux3~19_combout\ & \icpu|i_datapath|i_regfile|Mux4~19_combout\ & 
\icpu|i_datapath|i_regfile|Mux5~19_combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\icpu|i_datapath|pc\(12) & \icpu|i_datapath|pc\(11) & \icpu|i_datapath|pc\(10) & \icpu|i_datapath|pc\(9) & \icpu|i_datapath|pc\(8) & \icpu|i_datapath|pc\(7) & 
\icpu|i_datapath|pc\(6) & \icpu|i_datapath|pc\(5) & \icpu|i_datapath|pc\(4) & \icpu|i_datapath|pc\(3) & \icpu|i_datapath|pc\(2));

\iMem|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\icpu|i_datapath|i_alu|Mux19~4_combout\ & \icpu|i_datapath|i_alu|Mux20~16_combout\ & \icpu|i_datapath|i_alu|Mux21~6_combout\ & \icpu|i_datapath|i_alu|Mux22~6_combout\ & 
\icpu|i_datapath|i_alu|Mux23~8_combout\ & \icpu|i_datapath|i_alu|Mux24~6_combout\ & \icpu|i_datapath|i_alu|Mux25~8_combout\ & \icpu|i_datapath|i_alu|Mux26~6_combout\ & \icpu|i_datapath|i_alu|Mux27~5_combout\ & \icpu|i_datapath|i_alu|Mux28~3_combout\ & 
\icpu|i_datapath|i_alu|Mux29~5_combout\);

\iMem|altsyncram_component|auto_generated|q_a\(26) <= \iMem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_a\(27) <= \iMem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_a\(28) <= \iMem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_a\(30) <= \iMem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|q_b\(26) <= \iMem|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_b\(27) <= \iMem|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_b\(28) <= \iMem|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_b\(30) <= \iMem|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAIN_bus\ <= (\icpu|i_datapath|i_regfile|Mux0~19_combout\ & \icpu|i_datapath|i_regfile|Mux2~19_combout\ & \icpu|i_datapath|i_regfile|Mux15~19_combout\ & 
\icpu|i_datapath|i_regfile|Mux16~19_combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\icpu|i_datapath|pc\(12) & \icpu|i_datapath|pc\(11) & \icpu|i_datapath|pc\(10) & \icpu|i_datapath|pc\(9) & \icpu|i_datapath|pc\(8) & \icpu|i_datapath|pc\(7) & 
\icpu|i_datapath|pc\(6) & \icpu|i_datapath|pc\(5) & \icpu|i_datapath|pc\(4) & \icpu|i_datapath|pc\(3) & \icpu|i_datapath|pc\(2));

\iMem|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\icpu|i_datapath|i_alu|Mux19~4_combout\ & \icpu|i_datapath|i_alu|Mux20~16_combout\ & \icpu|i_datapath|i_alu|Mux21~6_combout\ & \icpu|i_datapath|i_alu|Mux22~6_combout\ & 
\icpu|i_datapath|i_alu|Mux23~8_combout\ & \icpu|i_datapath|i_alu|Mux24~6_combout\ & \icpu|i_datapath|i_alu|Mux25~8_combout\ & \icpu|i_datapath|i_alu|Mux26~6_combout\ & \icpu|i_datapath|i_alu|Mux27~5_combout\ & \icpu|i_datapath|i_alu|Mux28~3_combout\ & 
\icpu|i_datapath|i_alu|Mux29~5_combout\);

\iMem|altsyncram_component|auto_generated|q_a\(15) <= \iMem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_a\(16) <= \iMem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_a\(29) <= \iMem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_a\(31) <= \iMem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|q_b\(15) <= \iMem|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_b\(16) <= \iMem|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_b\(29) <= \iMem|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_b\(31) <= \iMem|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAIN_bus\ <= (\icpu|i_datapath|i_regfile|Mux12~19_combout\ & \icpu|i_datapath|i_regfile|Mux13~19_combout\ & \icpu|i_datapath|i_regfile|Mux14~19_combout\ & 
\icpu|i_datapath|i_regfile|Mux20~19_combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\icpu|i_datapath|pc\(12) & \icpu|i_datapath|pc\(11) & \icpu|i_datapath|pc\(10) & \icpu|i_datapath|pc\(9) & \icpu|i_datapath|pc\(8) & \icpu|i_datapath|pc\(7) & 
\icpu|i_datapath|pc\(6) & \icpu|i_datapath|pc\(5) & \icpu|i_datapath|pc\(4) & \icpu|i_datapath|pc\(3) & \icpu|i_datapath|pc\(2));

\iMem|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\icpu|i_datapath|i_alu|Mux19~4_combout\ & \icpu|i_datapath|i_alu|Mux20~16_combout\ & \icpu|i_datapath|i_alu|Mux21~6_combout\ & \icpu|i_datapath|i_alu|Mux22~6_combout\ & 
\icpu|i_datapath|i_alu|Mux23~8_combout\ & \icpu|i_datapath|i_alu|Mux24~6_combout\ & \icpu|i_datapath|i_alu|Mux25~8_combout\ & \icpu|i_datapath|i_alu|Mux26~6_combout\ & \icpu|i_datapath|i_alu|Mux27~5_combout\ & \icpu|i_datapath|i_alu|Mux28~3_combout\ & 
\icpu|i_datapath|i_alu|Mux29~5_combout\);

\iMem|altsyncram_component|auto_generated|q_a\(11) <= \iMem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_a\(17) <= \iMem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_a\(18) <= \iMem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_a\(19) <= \iMem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|q_b\(11) <= \iMem|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_b\(17) <= \iMem|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_b\(18) <= \iMem|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_b\(19) <= \iMem|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAIN_bus\ <= (\icpu|i_datapath|i_regfile|Mux21~19_combout\ & \icpu|i_datapath|i_regfile|Mux22~19_combout\ & \icpu|i_datapath|i_regfile|Mux23~19_combout\ & 
\icpu|i_datapath|i_regfile|Mux24~24_combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\icpu|i_datapath|pc\(12) & \icpu|i_datapath|pc\(11) & \icpu|i_datapath|pc\(10) & \icpu|i_datapath|pc\(9) & \icpu|i_datapath|pc\(8) & \icpu|i_datapath|pc\(7) & 
\icpu|i_datapath|pc\(6) & \icpu|i_datapath|pc\(5) & \icpu|i_datapath|pc\(4) & \icpu|i_datapath|pc\(3) & \icpu|i_datapath|pc\(2));

\iMem|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\icpu|i_datapath|i_alu|Mux19~4_combout\ & \icpu|i_datapath|i_alu|Mux20~16_combout\ & \icpu|i_datapath|i_alu|Mux21~6_combout\ & \icpu|i_datapath|i_alu|Mux22~6_combout\ & 
\icpu|i_datapath|i_alu|Mux23~8_combout\ & \icpu|i_datapath|i_alu|Mux24~6_combout\ & \icpu|i_datapath|i_alu|Mux25~8_combout\ & \icpu|i_datapath|i_alu|Mux26~6_combout\ & \icpu|i_datapath|i_alu|Mux27~5_combout\ & \icpu|i_datapath|i_alu|Mux28~3_combout\ & 
\icpu|i_datapath|i_alu|Mux29~5_combout\);

\iMem|altsyncram_component|auto_generated|q_a\(7) <= \iMem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_a\(8) <= \iMem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_a\(9) <= \iMem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_a\(10) <= \iMem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|q_b\(7) <= \iMem|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_b\(8) <= \iMem|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_b\(9) <= \iMem|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_b\(10) <= \iMem|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(3);

\pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \pll0|altpll_component|auto_generated|wire_pll1_clk\(0));

\pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \pll0|altpll_component|auto_generated|wire_pll1_clk\(1));

\pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \pll0|altpll_component|auto_generated|wire_pll1_clk\(2));
\ALT_INV_reset_ff~q\ <= NOT \reset_ff~q\;

-- Location: IOOBUF_X32_Y29_N23
\HEX3_D[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX3_R\(0),
	devoe => ww_devoe,
	o => ww_HEX3_D(0));

-- Location: IOOBUF_X39_Y29_N16
\HEX3_D[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX3_R\(1),
	devoe => ww_devoe,
	o => ww_HEX3_D(1));

-- Location: IOOBUF_X32_Y29_N9
\HEX3_D[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX3_R\(2),
	devoe => ww_devoe,
	o => ww_HEX3_D(2));

-- Location: IOOBUF_X32_Y29_N2
\HEX3_D[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX3_R\(3),
	devoe => ww_devoe,
	o => ww_HEX3_D(3));

-- Location: IOOBUF_X37_Y29_N23
\HEX3_D[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX3_R\(4),
	devoe => ww_devoe,
	o => ww_HEX3_D(4));

-- Location: IOOBUF_X37_Y29_N30
\HEX3_D[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX3_R\(5),
	devoe => ww_devoe,
	o => ww_HEX3_D(5));

-- Location: IOOBUF_X39_Y29_N30
\HEX3_D[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX3_R\(6),
	devoe => ww_devoe,
	o => ww_HEX3_D(6));

-- Location: IOOBUF_X32_Y29_N30
\HEX2_D[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX2_R\(0),
	devoe => ww_devoe,
	o => ww_HEX2_D(0));

-- Location: IOOBUF_X30_Y29_N30
\HEX2_D[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX2_R\(1),
	devoe => ww_devoe,
	o => ww_HEX2_D(1));

-- Location: IOOBUF_X28_Y29_N2
\HEX2_D[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX2_R\(2),
	devoe => ww_devoe,
	o => ww_HEX2_D(2));

-- Location: IOOBUF_X30_Y29_N2
\HEX2_D[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX2_R\(3),
	devoe => ww_devoe,
	o => ww_HEX2_D(3));

-- Location: IOOBUF_X30_Y29_N16
\HEX2_D[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX2_R\(4),
	devoe => ww_devoe,
	o => ww_HEX2_D(4));

-- Location: IOOBUF_X30_Y29_N23
\HEX2_D[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX2_R\(5),
	devoe => ww_devoe,
	o => ww_HEX2_D(5));

-- Location: IOOBUF_X37_Y29_N2
\HEX2_D[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX2_R\(6),
	devoe => ww_devoe,
	o => ww_HEX2_D(6));

-- Location: IOOBUF_X21_Y29_N2
\HEX1_D[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX1_R\(0),
	devoe => ww_devoe,
	o => ww_HEX1_D(0));

-- Location: IOOBUF_X21_Y29_N9
\HEX1_D[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX1_R\(1),
	devoe => ww_devoe,
	o => ww_HEX1_D(1));

-- Location: IOOBUF_X23_Y29_N2
\HEX1_D[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX1_R\(2),
	devoe => ww_devoe,
	o => ww_HEX1_D(2));

-- Location: IOOBUF_X23_Y29_N23
\HEX1_D[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX1_R\(3),
	devoe => ww_devoe,
	o => ww_HEX1_D(3));

-- Location: IOOBUF_X23_Y29_N30
\HEX1_D[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX1_R\(4),
	devoe => ww_devoe,
	o => ww_HEX1_D(4));

-- Location: IOOBUF_X28_Y29_N16
\HEX1_D[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX1_R\(5),
	devoe => ww_devoe,
	o => ww_HEX1_D(5));

-- Location: IOOBUF_X26_Y29_N23
\HEX1_D[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX1_R\(6),
	devoe => ww_devoe,
	o => ww_HEX1_D(6));

-- Location: IOOBUF_X21_Y29_N23
\HEX0_D[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX0_R\(0),
	devoe => ww_devoe,
	o => ww_HEX0_D(0));

-- Location: IOOBUF_X21_Y29_N30
\HEX0_D[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX0_R\(1),
	devoe => ww_devoe,
	o => ww_HEX0_D(1));

-- Location: IOOBUF_X26_Y29_N2
\HEX0_D[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX0_R\(2),
	devoe => ww_devoe,
	o => ww_HEX0_D(2));

-- Location: IOOBUF_X28_Y29_N30
\HEX0_D[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX0_R\(3),
	devoe => ww_devoe,
	o => ww_HEX0_D(3));

-- Location: IOOBUF_X26_Y29_N9
\HEX0_D[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX0_R\(4),
	devoe => ww_devoe,
	o => ww_HEX0_D(4));

-- Location: IOOBUF_X28_Y29_N23
\HEX0_D[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX0_R\(5),
	devoe => ww_devoe,
	o => ww_HEX0_D(5));

-- Location: IOOBUF_X26_Y29_N16
\HEX0_D[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX0_R\(6),
	devoe => ww_devoe,
	o => ww_HEX0_D(6));

-- Location: IOOBUF_X0_Y20_N9
\LEDG[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|LEDG_R\(0),
	devoe => ww_devoe,
	o => ww_LEDG(0));

-- Location: IOOBUF_X0_Y20_N2
\LEDG[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|LEDG_R\(1),
	devoe => ww_devoe,
	o => ww_LEDG(1));

-- Location: IOOBUF_X0_Y21_N23
\LEDG[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|LEDG_R\(2),
	devoe => ww_devoe,
	o => ww_LEDG(2));

-- Location: IOOBUF_X0_Y21_N16
\LEDG[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|LEDG_R\(3),
	devoe => ww_devoe,
	o => ww_LEDG(3));

-- Location: IOOBUF_X0_Y24_N23
\LEDG[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|LEDG_R\(4),
	devoe => ww_devoe,
	o => ww_LEDG(4));

-- Location: IOOBUF_X0_Y24_N16
\LEDG[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|LEDG_R\(5),
	devoe => ww_devoe,
	o => ww_LEDG(5));

-- Location: IOOBUF_X0_Y26_N23
\LEDG[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|LEDG_R\(6),
	devoe => ww_devoe,
	o => ww_LEDG(6));

-- Location: IOOBUF_X0_Y26_N16
\LEDG[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|LEDG_R\(7),
	devoe => ww_devoe,
	o => ww_LEDG(7));

-- Location: IOOBUF_X0_Y27_N9
\LEDG[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|LEDG_R\(8),
	devoe => ww_devoe,
	o => ww_LEDG(8));

-- Location: IOOBUF_X0_Y27_N16
\LEDG[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|LEDG_R\(9),
	devoe => ww_devoe,
	o => ww_LEDG(9));

-- Location: IOIBUF_X41_Y15_N1
\CLOCK_50~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: PLL_2
\pll0|altpll_component|auto_generated|pll1\ : cycloneiii_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 30,
	c0_initial => 1,
	c0_low => 30,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 30,
	c1_initial => 16,
	c1_low => 30,
	c1_mode => "even",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 30,
	c2_initial => 31,
	c2_low => 30,
	c2_mode => "even",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 5,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "c1",
	clk1_divide_by => 5,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 1,
	clk1_phase_shift => "25000",
	clk2_counter => "c2",
	clk2_divide_by => 5,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 1,
	clk2_phase_shift => "50000",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 5773,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	fbin => \pll0|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \pll0|altpll_component|auto_generated|pll1_INCLK_bus\,
	locked => \pll0|altpll_component|auto_generated|wire_pll1_locked\,
	fbout => \pll0|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \pll0|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G8
\pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: IOIBUF_X0_Y21_N8
\BUTTON[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BUTTON(0),
	o => \BUTTON[0]~input_o\);

-- Location: LCCOMB_X26_Y10_N2
reset : cycloneiii_lcell_comb
-- Equation(s):
-- \reset~combout\ = (\BUTTON[0]~input_o\ & \pll0|altpll_component|auto_generated|wire_pll1_locked\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BUTTON[0]~input_o\,
	datad => \pll0|altpll_component|auto_generated|wire_pll1_locked\,
	combout => \reset~combout\);

-- Location: FF_X26_Y10_N3
reset_ff : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reset_ff~q\);

-- Location: CLKCTRL_G9
\pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\);

-- Location: CLKCTRL_G7
\pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\);

-- Location: LCCOMB_X24_Y14_N28
\~GND\ : cycloneiii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X16_Y15_N30
\icpu|i_controller|i_aludec|Selector7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector7~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(12) & (\iMem|altsyncram_component|auto_generated|q_a\(5) & (\iMem|altsyncram_component|auto_generated|q_a\(6) $ 
-- (\iMem|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(12),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(4),
	combout => \icpu|i_controller|i_aludec|Selector7~2_combout\);

-- Location: LCCOMB_X23_Y16_N22
\icpu|i_datapath|rd_data[0]~150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[0]~150_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(1) & (\icpu|i_datapath|always0~0_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(2) & \iMem|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(1),
	datab => \icpu|i_datapath|always0~0_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(2),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(0),
	combout => \icpu|i_datapath|rd_data[0]~150_combout\);

-- Location: LCCOMB_X23_Y16_N26
\icpu|i_controller|i_maindec|Decoder0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|Decoder0~6_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(6) & (!\iMem|altsyncram_component|auto_generated|q_a\(5) & (!\iMem|altsyncram_component|auto_generated|q_a\(4) & 
-- \icpu|i_controller|i_maindec|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(6),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(4),
	datad => \icpu|i_controller|i_maindec|Decoder0~0_combout\,
	combout => \icpu|i_controller|i_maindec|Decoder0~6_combout\);

-- Location: LCCOMB_X17_Y11_N2
\icpu|i_datapath|Add5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add5~0_combout\ = \icpu|i_datapath|pc\(2) $ (VCC)
-- \icpu|i_datapath|Add5~1\ = CARRY(\icpu|i_datapath|pc\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(2),
	datad => VCC,
	combout => \icpu|i_datapath|Add5~0_combout\,
	cout => \icpu|i_datapath|Add5~1\);

-- Location: LCCOMB_X17_Y11_N4
\icpu|i_datapath|Add5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add5~2_combout\ = (\icpu|i_datapath|pc\(3) & (!\icpu|i_datapath|Add5~1\)) # (!\icpu|i_datapath|pc\(3) & ((\icpu|i_datapath|Add5~1\) # (GND)))
-- \icpu|i_datapath|Add5~3\ = CARRY((!\icpu|i_datapath|Add5~1\) # (!\icpu|i_datapath|pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(3),
	datad => VCC,
	cin => \icpu|i_datapath|Add5~1\,
	combout => \icpu|i_datapath|Add5~2_combout\,
	cout => \icpu|i_datapath|Add5~3\);

-- Location: LCCOMB_X17_Y11_N6
\icpu|i_datapath|Add5~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add5~4_combout\ = (\icpu|i_datapath|pc\(4) & (\icpu|i_datapath|Add5~3\ $ (GND))) # (!\icpu|i_datapath|pc\(4) & (!\icpu|i_datapath|Add5~3\ & VCC))
-- \icpu|i_datapath|Add5~5\ = CARRY((\icpu|i_datapath|pc\(4) & !\icpu|i_datapath|Add5~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(4),
	datad => VCC,
	cin => \icpu|i_datapath|Add5~3\,
	combout => \icpu|i_datapath|Add5~4_combout\,
	cout => \icpu|i_datapath|Add5~5\);

-- Location: LCCOMB_X17_Y11_N8
\icpu|i_datapath|Add5~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add5~6_combout\ = (\icpu|i_datapath|pc\(5) & (!\icpu|i_datapath|Add5~5\)) # (!\icpu|i_datapath|pc\(5) & ((\icpu|i_datapath|Add5~5\) # (GND)))
-- \icpu|i_datapath|Add5~7\ = CARRY((!\icpu|i_datapath|Add5~5\) # (!\icpu|i_datapath|pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(5),
	datad => VCC,
	cin => \icpu|i_datapath|Add5~5\,
	combout => \icpu|i_datapath|Add5~6_combout\,
	cout => \icpu|i_datapath|Add5~7\);

-- Location: LCCOMB_X17_Y11_N10
\icpu|i_datapath|Add5~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add5~8_combout\ = (\icpu|i_datapath|pc\(6) & (\icpu|i_datapath|Add5~7\ $ (GND))) # (!\icpu|i_datapath|pc\(6) & (!\icpu|i_datapath|Add5~7\ & VCC))
-- \icpu|i_datapath|Add5~9\ = CARRY((\icpu|i_datapath|pc\(6) & !\icpu|i_datapath|Add5~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(6),
	datad => VCC,
	cin => \icpu|i_datapath|Add5~7\,
	combout => \icpu|i_datapath|Add5~8_combout\,
	cout => \icpu|i_datapath|Add5~9\);

-- Location: LCCOMB_X17_Y11_N12
\icpu|i_datapath|Add5~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add5~10_combout\ = (\icpu|i_datapath|pc\(7) & (!\icpu|i_datapath|Add5~9\)) # (!\icpu|i_datapath|pc\(7) & ((\icpu|i_datapath|Add5~9\) # (GND)))
-- \icpu|i_datapath|Add5~11\ = CARRY((!\icpu|i_datapath|Add5~9\) # (!\icpu|i_datapath|pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(7),
	datad => VCC,
	cin => \icpu|i_datapath|Add5~9\,
	combout => \icpu|i_datapath|Add5~10_combout\,
	cout => \icpu|i_datapath|Add5~11\);

-- Location: LCCOMB_X16_Y13_N0
\iTimer|CounterR[0]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[0]~32_combout\ = \iTimer|CounterR\(0) $ (VCC)
-- \iTimer|CounterR[0]~33\ = CARRY(\iTimer|CounterR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(0),
	datad => VCC,
	combout => \iTimer|CounterR[0]~32_combout\,
	cout => \iTimer|CounterR[0]~33\);

-- Location: LCCOMB_X24_Y16_N4
\icpu|i_datapath|i_regfile|Mux24~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & !\iMem|altsyncram_component|auto_generated|q_a\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(24),
	combout => \icpu|i_datapath|i_regfile|Mux24~1_combout\);

-- Location: LCCOMB_X17_Y11_N14
\icpu|i_datapath|Add5~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add5~12_combout\ = (\icpu|i_datapath|pc\(8) & (\icpu|i_datapath|Add5~11\ $ (GND))) # (!\icpu|i_datapath|pc\(8) & (!\icpu|i_datapath|Add5~11\ & VCC))
-- \icpu|i_datapath|Add5~13\ = CARRY((\icpu|i_datapath|pc\(8) & !\icpu|i_datapath|Add5~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(8),
	datad => VCC,
	cin => \icpu|i_datapath|Add5~11\,
	combout => \icpu|i_datapath|Add5~12_combout\,
	cout => \icpu|i_datapath|Add5~13\);

-- Location: LCCOMB_X16_Y13_N14
\iTimer|CounterR[7]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[7]~46_combout\ = (\iTimer|CounterR\(7) & (!\iTimer|CounterR[6]~45\)) # (!\iTimer|CounterR\(7) & ((\iTimer|CounterR[6]~45\) # (GND)))
-- \iTimer|CounterR[7]~47\ = CARRY((!\iTimer|CounterR[6]~45\) # (!\iTimer|CounterR\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(7),
	datad => VCC,
	cin => \iTimer|CounterR[6]~45\,
	combout => \iTimer|CounterR[7]~46_combout\,
	cout => \iTimer|CounterR[7]~47\);

-- Location: LCCOMB_X16_Y13_N16
\iTimer|CounterR[8]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[8]~48_combout\ = (\iTimer|CounterR\(8) & (\iTimer|CounterR[7]~47\ $ (GND))) # (!\iTimer|CounterR\(8) & (!\iTimer|CounterR[7]~47\ & VCC))
-- \iTimer|CounterR[8]~49\ = CARRY((\iTimer|CounterR\(8) & !\iTimer|CounterR[7]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(8),
	datad => VCC,
	cin => \iTimer|CounterR[7]~47\,
	combout => \iTimer|CounterR[8]~48_combout\,
	cout => \iTimer|CounterR[8]~49\);

-- Location: FF_X16_Y13_N17
\iTimer|CounterR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[8]~48_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(8));

-- Location: LCCOMB_X20_Y11_N0
\icpu|i_datapath|jalr_dest[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jalr_dest[0]~0_combout\ = (\icpu|i_datapath|i_regfile|Mux63~19_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(20) $ (VCC))) # (!\icpu|i_datapath|i_regfile|Mux63~19_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(20) 
-- & VCC))
-- \icpu|i_datapath|jalr_dest[0]~1\ = CARRY((\icpu|i_datapath|i_regfile|Mux63~19_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux63~19_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => VCC,
	combout => \icpu|i_datapath|jalr_dest[0]~0_combout\,
	cout => \icpu|i_datapath|jalr_dest[0]~1\);

-- Location: LCCOMB_X23_Y16_N28
\icpu|i_datapath|pc[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc[0]~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(3) & (((\icpu|i_datapath|pc\(0))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(3) & ((\icpu|i_datapath|rd_data[0]~150_combout\ & 
-- (\icpu|i_datapath|jalr_dest[0]~0_combout\)) # (!\icpu|i_datapath|rd_data[0]~150_combout\ & ((\icpu|i_datapath|pc\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|jalr_dest[0]~0_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(3),
	datac => \icpu|i_datapath|pc\(0),
	datad => \icpu|i_datapath|rd_data[0]~150_combout\,
	combout => \icpu|i_datapath|pc[0]~0_combout\);

-- Location: FF_X23_Y16_N29
\icpu|i_datapath|pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc[0]~0_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(0));

-- Location: LCCOMB_X15_Y16_N26
\icpu|i_datapath|i_alu|Mux31~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux31~0_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux63~19_combout\) # (\icpu|i_datapath|alusrc2[0]~64_combout\))) # 
-- (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & (\icpu|i_datapath|i_regfile|Mux63~19_combout\ & \icpu|i_datapath|alusrc2[0]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux63~19_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~64_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux31~0_combout\);

-- Location: LCCOMB_X23_Y15_N14
\icpu|i_datapath|alusrc2[0]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[0]~54_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|alusrc2[0]~53_combout\) # ((!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & \icpu|i_datapath|i_regfile|Mux31~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datab => \icpu|i_datapath|alusrc2[0]~53_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux31~19_combout\,
	combout => \icpu|i_datapath|alusrc2[0]~54_combout\);

-- Location: LCCOMB_X15_Y16_N20
\icpu|i_datapath|i_alu|iadder32|bit0|sum~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit0|sum~0_combout\ = \icpu|i_datapath|alusrc2[0]~54_combout\ $ (((\icpu|i_datapath|i_regfile|Mux63~19_combout\ & !\icpu|i_controller|i_maindec|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux63~19_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~54_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit0|sum~0_combout\);

-- Location: LCCOMB_X15_Y16_N28
\icpu|i_datapath|i_alu|Mux31~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux31~1_combout\ = (\icpu|i_datapath|i_alu|Mux31~0_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit0|sum~0_combout\) # (\icpu|i_controller|i_aludec|Selector7~3_combout\ $ (\icpu|i_controller|i_aludec|Selector6~2_combout\)))) # 
-- (!\icpu|i_datapath|i_alu|Mux31~0_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit0|sum~0_combout\ & (\icpu|i_controller|i_aludec|Selector7~3_combout\ $ (!\icpu|i_controller|i_aludec|Selector6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux31~0_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit0|sum~0_combout\,
	datac => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datad => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux31~1_combout\);

-- Location: IOIBUF_X0_Y23_N15
\BUTTON[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BUTTON(1),
	o => \BUTTON[1]~input_o\);

-- Location: LCCOMB_X12_Y23_N12
\iGPIO|button1|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~36_combout\ = (\reset_ff~q\ & !\BUTTON[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \BUTTON[1]~input_o\,
	combout => \iGPIO|button1|c_state~36_combout\);

-- Location: FF_X12_Y23_N13
\iGPIO|button1|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S0~q\);

-- Location: LCCOMB_X12_Y23_N2
\iGPIO|button1|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~35_combout\ = (!\BUTTON[1]~input_o\ & (\reset_ff~q\ & !\iGPIO|button1|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|button1|c_state.S0~q\,
	combout => \iGPIO|button1|c_state~35_combout\);

-- Location: FF_X12_Y23_N3
\iGPIO|button1|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S1~q\);

-- Location: LCCOMB_X12_Y23_N24
\iGPIO|button1|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~34_combout\ = (!\BUTTON[1]~input_o\ & (\reset_ff~q\ & \iGPIO|button1|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|button1|c_state.S1~q\,
	combout => \iGPIO|button1|c_state~34_combout\);

-- Location: FF_X12_Y23_N25
\iGPIO|button1|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S2~q\);

-- Location: LCCOMB_X12_Y23_N18
\iGPIO|button1|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~33_combout\ = (!\BUTTON[1]~input_o\ & (\reset_ff~q\ & \iGPIO|button1|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|button1|c_state.S2~q\,
	combout => \iGPIO|button1|c_state~33_combout\);

-- Location: FF_X12_Y23_N19
\iGPIO|button1|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S3~q\);

-- Location: LCCOMB_X12_Y23_N20
\iGPIO|button1|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~32_combout\ = (!\BUTTON[1]~input_o\ & (\reset_ff~q\ & \iGPIO|button1|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|button1|c_state.S3~q\,
	combout => \iGPIO|button1|c_state~32_combout\);

-- Location: FF_X12_Y23_N21
\iGPIO|button1|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S4~q\);

-- Location: LCCOMB_X12_Y23_N26
\iGPIO|button1|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~31_combout\ = (!\BUTTON[1]~input_o\ & (\reset_ff~q\ & \iGPIO|button1|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|button1|c_state.S4~q\,
	combout => \iGPIO|button1|c_state~31_combout\);

-- Location: FF_X12_Y23_N27
\iGPIO|button1|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S5~q\);

-- Location: LCCOMB_X12_Y23_N4
\iGPIO|button1|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~30_combout\ = (\reset_ff~q\ & (\iGPIO|button1|c_state.S5~q\ & !\BUTTON[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \iGPIO|button1|c_state.S5~q\,
	datad => \BUTTON[1]~input_o\,
	combout => \iGPIO|button1|c_state~30_combout\);

-- Location: FF_X12_Y23_N5
\iGPIO|button1|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S6~q\);

-- Location: LCCOMB_X12_Y23_N10
\iGPIO|button1|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~29_combout\ = (\iGPIO|button1|c_state.S6~q\ & (\reset_ff~q\ & !\BUTTON[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|button1|c_state.S6~q\,
	datac => \reset_ff~q\,
	datad => \BUTTON[1]~input_o\,
	combout => \iGPIO|button1|c_state~29_combout\);

-- Location: FF_X12_Y23_N11
\iGPIO|button1|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S7~q\);

-- Location: LCCOMB_X12_Y23_N16
\iGPIO|button1|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~28_combout\ = (!\BUTTON[1]~input_o\ & (\reset_ff~q\ & \iGPIO|button1|c_state.S7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|button1|c_state.S7~q\,
	combout => \iGPIO|button1|c_state~28_combout\);

-- Location: FF_X12_Y23_N17
\iGPIO|button1|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S8~q\);

-- Location: LCCOMB_X12_Y23_N6
\iGPIO|button1|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~27_combout\ = (!\BUTTON[1]~input_o\ & (\reset_ff~q\ & \iGPIO|button1|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|button1|c_state.S8~q\,
	combout => \iGPIO|button1|c_state~27_combout\);

-- Location: FF_X12_Y23_N7
\iGPIO|button1|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S9~q\);

-- Location: LCCOMB_X12_Y23_N28
\iGPIO|button1|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~26_combout\ = (!\BUTTON[1]~input_o\ & (\reset_ff~q\ & \iGPIO|button1|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|button1|c_state.S9~q\,
	combout => \iGPIO|button1|c_state~26_combout\);

-- Location: FF_X12_Y23_N29
\iGPIO|button1|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S10~q\);

-- Location: LCCOMB_X12_Y23_N22
\iGPIO|button1|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~25_combout\ = (!\BUTTON[1]~input_o\ & (\reset_ff~q\ & \iGPIO|button1|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|button1|c_state.S10~q\,
	combout => \iGPIO|button1|c_state~25_combout\);

-- Location: FF_X12_Y23_N23
\iGPIO|button1|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S11~q\);

-- Location: LCCOMB_X12_Y23_N0
\iGPIO|button1|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~24_combout\ = (\reset_ff~q\ & (\iGPIO|button1|c_state.S11~q\ & !\BUTTON[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \iGPIO|button1|c_state.S11~q\,
	datad => \BUTTON[1]~input_o\,
	combout => \iGPIO|button1|c_state~24_combout\);

-- Location: FF_X12_Y23_N1
\iGPIO|button1|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S12~q\);

-- Location: LCCOMB_X12_Y23_N14
\iGPIO|button1|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~23_combout\ = (!\BUTTON[1]~input_o\ & (\reset_ff~q\ & \iGPIO|button1|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|button1|c_state.S12~q\,
	combout => \iGPIO|button1|c_state~23_combout\);

-- Location: FF_X12_Y23_N15
\iGPIO|button1|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S13~q\);

-- Location: LCCOMB_X12_Y23_N8
\iGPIO|button1|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~22_combout\ = (\iGPIO|button1|c_state.S13~q\ & (\reset_ff~q\ & !\BUTTON[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|button1|c_state.S13~q\,
	datac => \reset_ff~q\,
	datad => \BUTTON[1]~input_o\,
	combout => \iGPIO|button1|c_state~22_combout\);

-- Location: FF_X12_Y23_N9
\iGPIO|button1|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S14~q\);

-- Location: LCCOMB_X31_Y19_N6
\icpu|i_datapath|i_regfile|x13[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x13[1]~feeder_combout\ = \icpu|i_datapath|rd_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data\(1),
	combout => \icpu|i_datapath|i_regfile|x13[1]~feeder_combout\);

-- Location: LCCOMB_X17_Y11_N16
\icpu|i_datapath|Add5~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add5~14_combout\ = (\icpu|i_datapath|pc\(9) & (!\icpu|i_datapath|Add5~13\)) # (!\icpu|i_datapath|pc\(9) & ((\icpu|i_datapath|Add5~13\) # (GND)))
-- \icpu|i_datapath|Add5~15\ = CARRY((!\icpu|i_datapath|Add5~13\) # (!\icpu|i_datapath|pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(9),
	datad => VCC,
	cin => \icpu|i_datapath|Add5~13\,
	combout => \icpu|i_datapath|Add5~14_combout\,
	cout => \icpu|i_datapath|Add5~15\);

-- Location: LCCOMB_X17_Y11_N18
\icpu|i_datapath|Add5~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add5~16_combout\ = (\icpu|i_datapath|pc\(10) & (\icpu|i_datapath|Add5~15\ $ (GND))) # (!\icpu|i_datapath|pc\(10) & (!\icpu|i_datapath|Add5~15\ & VCC))
-- \icpu|i_datapath|Add5~17\ = CARRY((\icpu|i_datapath|pc\(10) & !\icpu|i_datapath|Add5~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(10),
	datad => VCC,
	cin => \icpu|i_datapath|Add5~15\,
	combout => \icpu|i_datapath|Add5~16_combout\,
	cout => \icpu|i_datapath|Add5~17\);

-- Location: LCCOMB_X16_Y13_N18
\iTimer|CounterR[9]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[9]~50_combout\ = (\iTimer|CounterR\(9) & (!\iTimer|CounterR[8]~49\)) # (!\iTimer|CounterR\(9) & ((\iTimer|CounterR[8]~49\) # (GND)))
-- \iTimer|CounterR[9]~51\ = CARRY((!\iTimer|CounterR[8]~49\) # (!\iTimer|CounterR\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(9),
	datad => VCC,
	cin => \iTimer|CounterR[8]~49\,
	combout => \iTimer|CounterR[9]~50_combout\,
	cout => \iTimer|CounterR[9]~51\);

-- Location: FF_X16_Y13_N19
\iTimer|CounterR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[9]~50_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(9));

-- Location: LCCOMB_X16_Y13_N20
\iTimer|CounterR[10]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[10]~52_combout\ = (\iTimer|CounterR\(10) & (\iTimer|CounterR[9]~51\ $ (GND))) # (!\iTimer|CounterR\(10) & (!\iTimer|CounterR[9]~51\ & VCC))
-- \iTimer|CounterR[10]~53\ = CARRY((\iTimer|CounterR\(10) & !\iTimer|CounterR[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(10),
	datad => VCC,
	cin => \iTimer|CounterR[9]~51\,
	combout => \iTimer|CounterR[10]~52_combout\,
	cout => \iTimer|CounterR[10]~53\);

-- Location: FF_X16_Y13_N21
\iTimer|CounterR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[10]~52_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(10));

-- Location: LCCOMB_X17_Y14_N2
\icpu|i_datapath|rd_data[20]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[20]~9_combout\ = (\icpu|i_controller|i_maindec|Decoder0~6_combout\ & (!\icpu|i_datapath|i_alu|Mux18~4_combout\ & \iDecoder|Equal1~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datab => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	datad => \iDecoder|Equal1~7_combout\,
	combout => \icpu|i_datapath|rd_data[20]~9_combout\);

-- Location: M9K_X13_Y14_N0
\iMem|altsyncram_component|auto_generated|ram_block1a7\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002808C200000333A034A03A033A03A0A33033AC3A902443333",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \icpu|i_controller|i_maindec|Decoder0~5_combout\,
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \iDecoder|Equal0~7_combout\,
	portadatain => \iMem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portbdatain => \iMem|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAIN_bus\,
	portaaddr => \iMem|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \iMem|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \iMem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\,
	portbdataout => \iMem|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X17_Y12_N20
\icpu|i_datapath|rd_data[10]~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[10]~96_combout\ = (\iMem|altsyncram_component|auto_generated|q_b\(10) & ((!\iDecoder|Equal1~7_combout\) # (!\icpu|i_datapath|i_alu|Mux18~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	datac => \iDecoder|Equal1~7_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_b\(10),
	combout => \icpu|i_datapath|rd_data[10]~96_combout\);

-- Location: LCCOMB_X14_Y16_N2
\icpu|i_datapath|rd_data[20]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[20]~10_combout\ = (\icpu|i_controller|i_maindec|Decoder0~6_combout\ & ((\icpu|i_datapath|i_alu|Mux18~4_combout\) # ((\iGPIO|Equal0~2_combout\) # (!\iDecoder|Equal1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datab => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	datac => \iDecoder|Equal1~7_combout\,
	datad => \iGPIO|Equal0~2_combout\,
	combout => \icpu|i_datapath|rd_data[20]~10_combout\);

-- Location: LCCOMB_X17_Y12_N18
\icpu|i_datapath|rd_data[10]~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[10]~97_combout\ = (\icpu|i_datapath|rd_data[20]~9_combout\ & (((\icpu|i_datapath|rd_data[20]~10_combout\)))) # (!\icpu|i_datapath|rd_data[20]~9_combout\ & ((\icpu|i_datapath|rd_data[20]~10_combout\ & 
-- (\icpu|i_datapath|rd_data[10]~96_combout\)) # (!\icpu|i_datapath|rd_data[20]~10_combout\ & ((\icpu|i_datapath|i_alu|Mux21~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[20]~9_combout\,
	datab => \icpu|i_datapath|rd_data[10]~96_combout\,
	datac => \icpu|i_datapath|rd_data[20]~10_combout\,
	datad => \icpu|i_datapath|i_alu|Mux21~6_combout\,
	combout => \icpu|i_datapath|rd_data[10]~97_combout\);

-- Location: LCCOMB_X17_Y16_N28
\iTimer|Equal2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal2~0_combout\ = (!\icpu|i_datapath|i_alu|Mux27~5_combout\ & (!\icpu|i_datapath|i_alu|Mux28~3_combout\ & !\icpu|i_datapath|i_alu|Mux29~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux27~5_combout\,
	datab => \icpu|i_datapath|i_alu|Mux28~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux29~5_combout\,
	combout => \iTimer|Equal2~0_combout\);

-- Location: LCCOMB_X17_Y16_N20
\iTimer|Equal2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal2~1_combout\ = (\iGPIO|Equal0~1_combout\ & (\iTimer|Equal2~0_combout\ & (\icpu|i_datapath|i_alu|Mux23~8_combout\ & !\icpu|i_datapath|i_alu|Mux22~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|Equal0~1_combout\,
	datab => \iTimer|Equal2~0_combout\,
	datac => \icpu|i_datapath|i_alu|Mux23~8_combout\,
	datad => \icpu|i_datapath|i_alu|Mux22~6_combout\,
	combout => \iTimer|Equal2~1_combout\);

-- Location: LCCOMB_X24_Y11_N22
\icpu|i_datapath|rd_data[20]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[20]~11_combout\ = (\icpu|i_datapath|rd_data[20]~9_combout\ & ((\iTimer|Equal2~1_combout\) # (\icpu|i_datapath|rd_data[20]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|rd_data[20]~9_combout\,
	datac => \iTimer|Equal2~1_combout\,
	datad => \icpu|i_datapath|rd_data[20]~10_combout\,
	combout => \icpu|i_datapath|rd_data[20]~11_combout\);

-- Location: LCCOMB_X19_Y13_N16
\iTimer|CompareR~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~22_combout\ = (\icpu|i_datapath|i_regfile|Mux21~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux21~19_combout\,
	combout => \iTimer|CompareR~22_combout\);

-- Location: LCCOMB_X19_Y14_N8
\iDecoder|Equal1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal1~8_combout\ = (\iDecoder|Equal1~7_combout\ & !\icpu|i_datapath|i_alu|Mux18~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal1~7_combout\,
	datad => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	combout => \iDecoder|Equal1~8_combout\);

-- Location: LCCOMB_X15_Y16_N10
\iTimer|CompareR[13]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR[13]~0_combout\ = ((\iDecoder|Equal1~8_combout\ & (\iGPIO|Equal0~2_combout\ & \icpu|i_controller|i_maindec|Decoder0~5_combout\))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal1~8_combout\,
	datab => \reset_ff~q\,
	datac => \iGPIO|Equal0~2_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~5_combout\,
	combout => \iTimer|CompareR[13]~0_combout\);

-- Location: FF_X19_Y13_N17
\iTimer|CompareR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~22_combout\,
	ena => \iTimer|CompareR[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(10));

-- Location: LCCOMB_X17_Y12_N12
\icpu|i_datapath|rd_data[10]~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[10]~98_combout\ = (\icpu|i_datapath|rd_data[10]~97_combout\ & (((\iTimer|CompareR\(10)) # (!\icpu|i_datapath|rd_data[20]~11_combout\)))) # (!\icpu|i_datapath|rd_data[10]~97_combout\ & (\iTimer|CounterR\(10) & 
-- (\icpu|i_datapath|rd_data[20]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(10),
	datab => \icpu|i_datapath|rd_data[10]~97_combout\,
	datac => \icpu|i_datapath|rd_data[20]~11_combout\,
	datad => \iTimer|CompareR\(10),
	combout => \icpu|i_datapath|rd_data[10]~98_combout\);

-- Location: LCCOMB_X19_Y12_N26
\icpu|i_datapath|rd_data[10]~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[10]~99_combout\ = (\icpu|i_datapath|rd_data[0]~150_combout\ & (\icpu|i_datapath|Add5~16_combout\)) # (!\icpu|i_datapath|rd_data[0]~150_combout\ & ((\icpu|i_datapath|rd_data[10]~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add5~16_combout\,
	datab => \icpu|i_datapath|rd_data[0]~150_combout\,
	datad => \icpu|i_datapath|rd_data[10]~98_combout\,
	combout => \icpu|i_datapath|rd_data[10]~99_combout\);

-- Location: LCCOMB_X23_Y16_N12
\icpu|i_controller|i_maindec|WideOr0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|WideOr0~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(2) & ((\iMem|altsyncram_component|auto_generated|q_a\(4) $ (!\iMem|altsyncram_component|auto_generated|q_a\(6))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(5)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(2) & ((\iMem|altsyncram_component|auto_generated|q_a\(6)) # ((\iMem|altsyncram_component|auto_generated|q_a\(5) & 
-- !\iMem|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(2),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(4),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(6),
	combout => \icpu|i_controller|i_maindec|WideOr0~0_combout\);

-- Location: LCCOMB_X24_Y15_N8
\icpu|i_controller|i_maindec|Decoder0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|Decoder0~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(1) & \iMem|altsyncram_component|auto_generated|q_a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \iMem|altsyncram_component|auto_generated|q_a\(1),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(0),
	combout => \icpu|i_controller|i_maindec|Decoder0~1_combout\);

-- Location: LCCOMB_X24_Y15_N6
\icpu|i_controller|i_maindec|WideOr0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|WideOr0~1_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(3) & ((\icpu|i_controller|i_maindec|WideOr1~0_combout\))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(3) & (!\icpu|i_controller|i_maindec|WideOr0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr0~0_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(3),
	datac => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \icpu|i_controller|i_maindec|WideOr1~0_combout\,
	combout => \icpu|i_controller|i_maindec|WideOr0~1_combout\);

-- Location: LCCOMB_X31_Y20_N2
\icpu|i_datapath|i_regfile|Decoder0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~12_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(9) & (!\iMem|altsyncram_component|auto_generated|q_a\(8) & (\icpu|i_controller|i_maindec|WideOr0~1_combout\ & 
-- !\iMem|altsyncram_component|auto_generated|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(9),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(8),
	datac => \icpu|i_controller|i_maindec|WideOr0~1_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(7),
	combout => \icpu|i_datapath|i_regfile|Decoder0~12_combout\);

-- Location: LCCOMB_X31_Y20_N10
\icpu|i_datapath|i_regfile|Decoder0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~26_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(11) & (\iMem|altsyncram_component|auto_generated|q_a\(10) & \icpu|i_datapath|i_regfile|Decoder0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~26_combout\);

-- Location: FF_X24_Y18_N21
\icpu|i_datapath|i_regfile|x8[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(10));

-- Location: LCCOMB_X31_Y20_N4
\icpu|i_datapath|i_regfile|Decoder0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~8_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(9) & (!\iMem|altsyncram_component|auto_generated|q_a\(8) & (\icpu|i_controller|i_maindec|WideOr0~1_combout\ & 
-- \iMem|altsyncram_component|auto_generated|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(9),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(8),
	datac => \icpu|i_controller|i_maindec|WideOr0~1_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(7),
	combout => \icpu|i_datapath|i_regfile|Decoder0~8_combout\);

-- Location: LCCOMB_X29_Y22_N8
\icpu|i_datapath|i_regfile|Decoder0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~24_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(11) & (\iMem|altsyncram_component|auto_generated|q_a\(10) & \icpu|i_datapath|i_regfile|Decoder0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \icpu|i_datapath|i_regfile|Decoder0~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~24_combout\);

-- Location: FF_X19_Y18_N23
\icpu|i_datapath|i_regfile|x9[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(10));

-- Location: LCCOMB_X19_Y18_N22
\icpu|i_datapath|i_regfile|Mux21~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x9\(10)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x8\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x8\(10),
	datac => \icpu|i_datapath|i_regfile|x9\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux21~0_combout\);

-- Location: LCCOMB_X31_Y20_N18
\icpu|i_datapath|i_regfile|Decoder0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~18_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(9) & (\iMem|altsyncram_component|auto_generated|q_a\(8) & (\icpu|i_controller|i_maindec|WideOr0~1_combout\ & 
-- \iMem|altsyncram_component|auto_generated|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(9),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(8),
	datac => \icpu|i_controller|i_maindec|WideOr0~1_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(7),
	combout => \icpu|i_datapath|i_regfile|Decoder0~18_combout\);

-- Location: LCCOMB_X27_Y12_N30
\icpu|i_datapath|i_regfile|Decoder0~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~27_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~18_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(10) & !\iMem|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Decoder0~18_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(11),
	combout => \icpu|i_datapath|i_regfile|Decoder0~27_combout\);

-- Location: FF_X24_Y18_N31
\icpu|i_datapath|i_regfile|x11[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(10));

-- Location: LCCOMB_X31_Y20_N8
\icpu|i_datapath|i_regfile|Decoder0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~0_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(9) & (\iMem|altsyncram_component|auto_generated|q_a\(8) & (\icpu|i_controller|i_maindec|WideOr0~1_combout\ & 
-- !\iMem|altsyncram_component|auto_generated|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(9),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(8),
	datac => \icpu|i_controller|i_maindec|WideOr0~1_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(7),
	combout => \icpu|i_datapath|i_regfile|Decoder0~0_combout\);

-- Location: LCCOMB_X29_Y19_N8
\icpu|i_datapath|i_regfile|Decoder0~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~25_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(11) & (\iMem|altsyncram_component|auto_generated|q_a\(10) & \icpu|i_datapath|i_regfile|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \icpu|i_datapath|i_regfile|Decoder0~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~25_combout\);

-- Location: FF_X19_Y18_N17
\icpu|i_datapath|i_regfile|x10[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(10));

-- Location: LCCOMB_X19_Y18_N16
\icpu|i_datapath|i_regfile|Mux21~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~1_combout\ = (\icpu|i_datapath|i_regfile|Mux21~0_combout\ & ((\icpu|i_datapath|i_regfile|x11\(10)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux21~0_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x10\(10) & \iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux21~0_combout\,
	datab => \icpu|i_datapath|i_regfile|x11\(10),
	datac => \icpu|i_datapath|i_regfile|x10\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux21~1_combout\);

-- Location: LCCOMB_X26_Y15_N18
\icpu|i_datapath|i_regfile|Mux24~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~2_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(22) & \iMem|altsyncram_component|auto_generated|q_a\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux24~2_combout\);

-- Location: LCCOMB_X17_Y11_N20
\icpu|i_datapath|Add5~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add5~18_combout\ = (\icpu|i_datapath|pc\(11) & (!\icpu|i_datapath|Add5~17\)) # (!\icpu|i_datapath|pc\(11) & ((\icpu|i_datapath|Add5~17\) # (GND)))
-- \icpu|i_datapath|Add5~19\ = CARRY((!\icpu|i_datapath|Add5~17\) # (!\icpu|i_datapath|pc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(11),
	datad => VCC,
	cin => \icpu|i_datapath|Add5~17\,
	combout => \icpu|i_datapath|Add5~18_combout\,
	cout => \icpu|i_datapath|Add5~19\);

-- Location: LCCOMB_X17_Y11_N22
\icpu|i_datapath|Add5~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add5~20_combout\ = (\icpu|i_datapath|pc\(12) & (\icpu|i_datapath|Add5~19\ $ (GND))) # (!\icpu|i_datapath|pc\(12) & (!\icpu|i_datapath|Add5~19\ & VCC))
-- \icpu|i_datapath|Add5~21\ = CARRY((\icpu|i_datapath|pc\(12) & !\icpu|i_datapath|Add5~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(12),
	datad => VCC,
	cin => \icpu|i_datapath|Add5~19\,
	combout => \icpu|i_datapath|Add5~20_combout\,
	cout => \icpu|i_datapath|Add5~21\);

-- Location: LCCOMB_X17_Y11_N24
\icpu|i_datapath|Add5~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add5~22_combout\ = (\icpu|i_datapath|pc\(13) & (!\icpu|i_datapath|Add5~21\)) # (!\icpu|i_datapath|pc\(13) & ((\icpu|i_datapath|Add5~21\) # (GND)))
-- \icpu|i_datapath|Add5~23\ = CARRY((!\icpu|i_datapath|Add5~21\) # (!\icpu|i_datapath|pc\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(13),
	datad => VCC,
	cin => \icpu|i_datapath|Add5~21\,
	combout => \icpu|i_datapath|Add5~22_combout\,
	cout => \icpu|i_datapath|Add5~23\);

-- Location: LCCOMB_X17_Y11_N26
\icpu|i_datapath|Add5~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add5~24_combout\ = (\icpu|i_datapath|pc\(14) & (\icpu|i_datapath|Add5~23\ $ (GND))) # (!\icpu|i_datapath|pc\(14) & (!\icpu|i_datapath|Add5~23\ & VCC))
-- \icpu|i_datapath|Add5~25\ = CARRY((\icpu|i_datapath|pc\(14) & !\icpu|i_datapath|Add5~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(14),
	datad => VCC,
	cin => \icpu|i_datapath|Add5~23\,
	combout => \icpu|i_datapath|Add5~24_combout\,
	cout => \icpu|i_datapath|Add5~25\);

-- Location: LCCOMB_X17_Y11_N28
\icpu|i_datapath|Add5~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add5~26_combout\ = (\icpu|i_datapath|pc\(15) & (!\icpu|i_datapath|Add5~25\)) # (!\icpu|i_datapath|pc\(15) & ((\icpu|i_datapath|Add5~25\) # (GND)))
-- \icpu|i_datapath|Add5~27\ = CARRY((!\icpu|i_datapath|Add5~25\) # (!\icpu|i_datapath|pc\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(15),
	datad => VCC,
	cin => \icpu|i_datapath|Add5~25\,
	combout => \icpu|i_datapath|Add5~26_combout\,
	cout => \icpu|i_datapath|Add5~27\);

-- Location: LCCOMB_X17_Y11_N30
\icpu|i_datapath|Add5~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add5~28_combout\ = (\icpu|i_datapath|pc\(16) & (\icpu|i_datapath|Add5~27\ $ (GND))) # (!\icpu|i_datapath|pc\(16) & (!\icpu|i_datapath|Add5~27\ & VCC))
-- \icpu|i_datapath|Add5~29\ = CARRY((\icpu|i_datapath|pc\(16) & !\icpu|i_datapath|Add5~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(16),
	datad => VCC,
	cin => \icpu|i_datapath|Add5~27\,
	combout => \icpu|i_datapath|Add5~28_combout\,
	cout => \icpu|i_datapath|Add5~29\);

-- Location: LCCOMB_X19_Y10_N10
\icpu|i_datapath|jal_dest[21]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[21]~40_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(31) $ (\icpu|i_datapath|pc\(21) $ (!\icpu|i_datapath|jal_dest[20]~39\)))) # (GND)
-- \icpu|i_datapath|jal_dest[21]~41\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(21)) # (!\icpu|i_datapath|jal_dest[20]~39\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|pc\(21) & 
-- !\icpu|i_datapath|jal_dest[20]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|pc\(21),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[20]~39\,
	combout => \icpu|i_datapath|jal_dest[21]~40_combout\,
	cout => \icpu|i_datapath|jal_dest[21]~41\);

-- Location: LCCOMB_X19_Y10_N12
\icpu|i_datapath|jal_dest[22]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[22]~42_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(22) & (\icpu|i_datapath|jal_dest[21]~41\ & VCC)) # (!\icpu|i_datapath|pc\(22) & (!\icpu|i_datapath|jal_dest[21]~41\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(22) & (!\icpu|i_datapath|jal_dest[21]~41\)) # (!\icpu|i_datapath|pc\(22) & ((\icpu|i_datapath|jal_dest[21]~41\) # (GND)))))
-- \icpu|i_datapath|jal_dest[22]~43\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|pc\(22) & !\icpu|i_datapath|jal_dest[21]~41\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((!\icpu|i_datapath|jal_dest[21]~41\) # (!\icpu|i_datapath|pc\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|pc\(22),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[21]~41\,
	combout => \icpu|i_datapath|jal_dest[22]~42_combout\,
	cout => \icpu|i_datapath|jal_dest[22]~43\);

-- Location: LCCOMB_X21_Y10_N2
\icpu|i_datapath|branch_dest[17]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[17]~32_combout\ = ((\icpu|i_datapath|pc\(17) $ (\iMem|altsyncram_component|auto_generated|q_a\(31) $ (!\icpu|i_datapath|branch_dest[16]~31\)))) # (GND)
-- \icpu|i_datapath|branch_dest[17]~33\ = CARRY((\icpu|i_datapath|pc\(17) & ((\iMem|altsyncram_component|auto_generated|q_a\(31)) # (!\icpu|i_datapath|branch_dest[16]~31\))) # (!\icpu|i_datapath|pc\(17) & (\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- !\icpu|i_datapath|branch_dest[16]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(17),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[16]~31\,
	combout => \icpu|i_datapath|branch_dest[17]~32_combout\,
	cout => \icpu|i_datapath|branch_dest[17]~33\);

-- Location: LCCOMB_X21_Y10_N4
\icpu|i_datapath|branch_dest[18]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[18]~34_combout\ = (\icpu|i_datapath|pc\(18) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|branch_dest[17]~33\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- (!\icpu|i_datapath|branch_dest[17]~33\)))) # (!\icpu|i_datapath|pc\(18) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|branch_dest[17]~33\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((\icpu|i_datapath|branch_dest[17]~33\) # (GND)))))
-- \icpu|i_datapath|branch_dest[18]~35\ = CARRY((\icpu|i_datapath|pc\(18) & (!\iMem|altsyncram_component|auto_generated|q_a\(31) & !\icpu|i_datapath|branch_dest[17]~33\)) # (!\icpu|i_datapath|pc\(18) & ((!\icpu|i_datapath|branch_dest[17]~33\) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[17]~33\,
	combout => \icpu|i_datapath|branch_dest[18]~34_combout\,
	cout => \icpu|i_datapath|branch_dest[18]~35\);

-- Location: LCCOMB_X21_Y10_N6
\icpu|i_datapath|branch_dest[19]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[19]~36_combout\ = ((\icpu|i_datapath|pc\(19) $ (\iMem|altsyncram_component|auto_generated|q_a\(31) $ (!\icpu|i_datapath|branch_dest[18]~35\)))) # (GND)
-- \icpu|i_datapath|branch_dest[19]~37\ = CARRY((\icpu|i_datapath|pc\(19) & ((\iMem|altsyncram_component|auto_generated|q_a\(31)) # (!\icpu|i_datapath|branch_dest[18]~35\))) # (!\icpu|i_datapath|pc\(19) & (\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- !\icpu|i_datapath|branch_dest[18]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(19),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[18]~35\,
	combout => \icpu|i_datapath|branch_dest[19]~36_combout\,
	cout => \icpu|i_datapath|branch_dest[19]~37\);

-- Location: LCCOMB_X21_Y10_N8
\icpu|i_datapath|branch_dest[20]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[20]~38_combout\ = (\icpu|i_datapath|pc\(20) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|branch_dest[19]~37\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- (!\icpu|i_datapath|branch_dest[19]~37\)))) # (!\icpu|i_datapath|pc\(20) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|branch_dest[19]~37\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((\icpu|i_datapath|branch_dest[19]~37\) # (GND)))))
-- \icpu|i_datapath|branch_dest[20]~39\ = CARRY((\icpu|i_datapath|pc\(20) & (!\iMem|altsyncram_component|auto_generated|q_a\(31) & !\icpu|i_datapath|branch_dest[19]~37\)) # (!\icpu|i_datapath|pc\(20) & ((!\icpu|i_datapath|branch_dest[19]~37\) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[19]~37\,
	combout => \icpu|i_datapath|branch_dest[20]~38_combout\,
	cout => \icpu|i_datapath|branch_dest[20]~39\);

-- Location: LCCOMB_X21_Y10_N10
\icpu|i_datapath|branch_dest[21]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[21]~40_combout\ = ((\icpu|i_datapath|pc\(21) $ (\iMem|altsyncram_component|auto_generated|q_a\(31) $ (!\icpu|i_datapath|branch_dest[20]~39\)))) # (GND)
-- \icpu|i_datapath|branch_dest[21]~41\ = CARRY((\icpu|i_datapath|pc\(21) & ((\iMem|altsyncram_component|auto_generated|q_a\(31)) # (!\icpu|i_datapath|branch_dest[20]~39\))) # (!\icpu|i_datapath|pc\(21) & (\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- !\icpu|i_datapath|branch_dest[20]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(21),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[20]~39\,
	combout => \icpu|i_datapath|branch_dest[21]~40_combout\,
	cout => \icpu|i_datapath|branch_dest[21]~41\);

-- Location: LCCOMB_X21_Y10_N12
\icpu|i_datapath|branch_dest[22]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[22]~42_combout\ = (\icpu|i_datapath|pc\(22) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|branch_dest[21]~41\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- (!\icpu|i_datapath|branch_dest[21]~41\)))) # (!\icpu|i_datapath|pc\(22) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|branch_dest[21]~41\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((\icpu|i_datapath|branch_dest[21]~41\) # (GND)))))
-- \icpu|i_datapath|branch_dest[22]~43\ = CARRY((\icpu|i_datapath|pc\(22) & (!\iMem|altsyncram_component|auto_generated|q_a\(31) & !\icpu|i_datapath|branch_dest[21]~41\)) # (!\icpu|i_datapath|pc\(22) & ((!\icpu|i_datapath|branch_dest[21]~41\) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(22),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[21]~41\,
	combout => \icpu|i_datapath|branch_dest[22]~42_combout\,
	cout => \icpu|i_datapath|branch_dest[22]~43\);

-- Location: LCCOMB_X17_Y10_N0
\icpu|i_datapath|Add5~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add5~30_combout\ = (\icpu|i_datapath|pc\(17) & (!\icpu|i_datapath|Add5~29\)) # (!\icpu|i_datapath|pc\(17) & ((\icpu|i_datapath|Add5~29\) # (GND)))
-- \icpu|i_datapath|Add5~31\ = CARRY((!\icpu|i_datapath|Add5~29\) # (!\icpu|i_datapath|pc\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(17),
	datad => VCC,
	cin => \icpu|i_datapath|Add5~29\,
	combout => \icpu|i_datapath|Add5~30_combout\,
	cout => \icpu|i_datapath|Add5~31\);

-- Location: LCCOMB_X17_Y10_N2
\icpu|i_datapath|Add5~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add5~32_combout\ = (\icpu|i_datapath|pc\(18) & (\icpu|i_datapath|Add5~31\ $ (GND))) # (!\icpu|i_datapath|pc\(18) & (!\icpu|i_datapath|Add5~31\ & VCC))
-- \icpu|i_datapath|Add5~33\ = CARRY((\icpu|i_datapath|pc\(18) & !\icpu|i_datapath|Add5~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(18),
	datad => VCC,
	cin => \icpu|i_datapath|Add5~31\,
	combout => \icpu|i_datapath|Add5~32_combout\,
	cout => \icpu|i_datapath|Add5~33\);

-- Location: LCCOMB_X17_Y10_N4
\icpu|i_datapath|Add5~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add5~34_combout\ = (\icpu|i_datapath|pc\(19) & (!\icpu|i_datapath|Add5~33\)) # (!\icpu|i_datapath|pc\(19) & ((\icpu|i_datapath|Add5~33\) # (GND)))
-- \icpu|i_datapath|Add5~35\ = CARRY((!\icpu|i_datapath|Add5~33\) # (!\icpu|i_datapath|pc\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(19),
	datad => VCC,
	cin => \icpu|i_datapath|Add5~33\,
	combout => \icpu|i_datapath|Add5~34_combout\,
	cout => \icpu|i_datapath|Add5~35\);

-- Location: LCCOMB_X17_Y10_N6
\icpu|i_datapath|Add5~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add5~36_combout\ = (\icpu|i_datapath|pc\(20) & (\icpu|i_datapath|Add5~35\ $ (GND))) # (!\icpu|i_datapath|pc\(20) & (!\icpu|i_datapath|Add5~35\ & VCC))
-- \icpu|i_datapath|Add5~37\ = CARRY((\icpu|i_datapath|pc\(20) & !\icpu|i_datapath|Add5~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(20),
	datad => VCC,
	cin => \icpu|i_datapath|Add5~35\,
	combout => \icpu|i_datapath|Add5~36_combout\,
	cout => \icpu|i_datapath|Add5~37\);

-- Location: LCCOMB_X17_Y10_N8
\icpu|i_datapath|Add5~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add5~38_combout\ = (\icpu|i_datapath|pc\(21) & (!\icpu|i_datapath|Add5~37\)) # (!\icpu|i_datapath|pc\(21) & ((\icpu|i_datapath|Add5~37\) # (GND)))
-- \icpu|i_datapath|Add5~39\ = CARRY((!\icpu|i_datapath|Add5~37\) # (!\icpu|i_datapath|pc\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(21),
	datad => VCC,
	cin => \icpu|i_datapath|Add5~37\,
	combout => \icpu|i_datapath|Add5~38_combout\,
	cout => \icpu|i_datapath|Add5~39\);

-- Location: LCCOMB_X17_Y10_N10
\icpu|i_datapath|Add5~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add5~40_combout\ = (\icpu|i_datapath|pc\(22) & (\icpu|i_datapath|Add5~39\ $ (GND))) # (!\icpu|i_datapath|pc\(22) & (!\icpu|i_datapath|Add5~39\ & VCC))
-- \icpu|i_datapath|Add5~41\ = CARRY((\icpu|i_datapath|pc\(22) & !\icpu|i_datapath|Add5~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(22),
	datad => VCC,
	cin => \icpu|i_datapath|Add5~39\,
	combout => \icpu|i_datapath|Add5~40_combout\,
	cout => \icpu|i_datapath|Add5~41\);

-- Location: FF_X30_Y13_N19
\icpu|i_datapath|i_regfile|x10[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(23));

-- Location: FF_X30_Y13_N13
\icpu|i_datapath|i_regfile|x9[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(23));

-- Location: FF_X28_Y13_N5
\icpu|i_datapath|i_regfile|x8[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(23));

-- Location: LCCOMB_X28_Y13_N4
\icpu|i_datapath|i_regfile|Mux8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x9\(23)) # ((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\icpu|i_datapath|i_regfile|x8\(23) & !\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x9\(23),
	datac => \icpu|i_datapath|i_regfile|x8\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux8~0_combout\);

-- Location: LCCOMB_X27_Y13_N20
\icpu|i_datapath|i_regfile|Mux8~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux8~0_combout\ & ((\icpu|i_datapath|i_regfile|x11\(23)))) # (!\icpu|i_datapath|i_regfile|Mux8~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|x10\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(23),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x11\(23),
	datad => \icpu|i_datapath|i_regfile|Mux8~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux8~1_combout\);

-- Location: LCCOMB_X29_Y10_N12
\icpu|i_datapath|i_regfile|x13[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x13[23]~feeder_combout\ = \icpu|i_datapath|rd_data[23]~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[23]~91_combout\,
	combout => \icpu|i_datapath|i_regfile|x13[23]~feeder_combout\);

-- Location: FF_X29_Y10_N13
\icpu|i_datapath|i_regfile|x13[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x13[23]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(23));

-- Location: LCCOMB_X29_Y10_N6
\icpu|i_datapath|i_regfile|x15[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[23]~feeder_combout\ = \icpu|i_datapath|rd_data[23]~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[23]~91_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[23]~feeder_combout\);

-- Location: LCCOMB_X27_Y12_N22
\icpu|i_datapath|i_regfile|Decoder0~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~38_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(11) & (\iMem|altsyncram_component|auto_generated|q_a\(10) & \icpu|i_datapath|i_regfile|Decoder0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~38_combout\);

-- Location: FF_X29_Y10_N7
\icpu|i_datapath|i_regfile|x15[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[23]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(23));

-- Location: LCCOMB_X24_Y13_N4
\icpu|i_datapath|i_regfile|x14[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x14[23]~feeder_combout\ = \icpu|i_datapath|rd_data[23]~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[23]~91_combout\,
	combout => \icpu|i_datapath|i_regfile|x14[23]~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N26
\icpu|i_datapath|i_regfile|Decoder0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(9) & (\iMem|altsyncram_component|auto_generated|q_a\(8) & (\icpu|i_controller|i_maindec|WideOr0~1_combout\ & 
-- !\iMem|altsyncram_component|auto_generated|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(9),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(8),
	datac => \icpu|i_controller|i_maindec|WideOr0~1_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(7),
	combout => \icpu|i_datapath|i_regfile|Decoder0~2_combout\);

-- Location: LCCOMB_X24_Y21_N14
\icpu|i_datapath|i_regfile|Decoder0~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~35_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(10) & (!\iMem|altsyncram_component|auto_generated|q_a\(11) & \icpu|i_datapath|i_regfile|Decoder0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datad => \icpu|i_datapath|i_regfile|Decoder0~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~35_combout\);

-- Location: FF_X24_Y13_N5
\icpu|i_datapath|i_regfile|x14[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x14[23]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(23));

-- Location: LCCOMB_X24_Y13_N14
\icpu|i_datapath|i_regfile|x12[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x12[23]~feeder_combout\ = \icpu|i_datapath|rd_data[23]~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[23]~91_combout\,
	combout => \icpu|i_datapath|i_regfile|x12[23]~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N6
\icpu|i_datapath|i_regfile|Decoder0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~14_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(9) & (!\iMem|altsyncram_component|auto_generated|q_a\(8) & (\icpu|i_controller|i_maindec|WideOr0~1_combout\ & 
-- !\iMem|altsyncram_component|auto_generated|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(9),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(8),
	datac => \icpu|i_controller|i_maindec|WideOr0~1_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(7),
	combout => \icpu|i_datapath|i_regfile|Decoder0~14_combout\);

-- Location: LCCOMB_X31_Y20_N14
\icpu|i_datapath|i_regfile|Decoder0~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~37_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~14_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(10) & !\iMem|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(11),
	combout => \icpu|i_datapath|i_regfile|Decoder0~37_combout\);

-- Location: FF_X24_Y13_N15
\icpu|i_datapath|i_regfile|x12[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x12[23]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(23));

-- Location: LCCOMB_X30_Y10_N0
\icpu|i_datapath|i_regfile|Mux8~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x14\(23)) # ((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\icpu|i_datapath|i_regfile|x12\(23) & !\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x14\(23),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x12\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux8~17_combout\);

-- Location: LCCOMB_X30_Y10_N14
\icpu|i_datapath|i_regfile|Mux8~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux8~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(23)))) # (!\icpu|i_datapath|i_regfile|Mux8~17_combout\ & 
-- (\icpu|i_datapath|i_regfile|x13\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux8~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(23),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x15\(23),
	datad => \icpu|i_datapath|i_regfile|Mux8~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux8~18_combout\);

-- Location: LCCOMB_X31_Y20_N0
\icpu|i_datapath|i_regfile|Decoder0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~15_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~14_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(10) & \iMem|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(11),
	combout => \icpu|i_datapath|i_regfile|Decoder0~15_combout\);

-- Location: FF_X21_Y21_N29
\icpu|i_datapath|i_regfile|x20[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(23));

-- Location: LCCOMB_X31_Y20_N28
\icpu|i_datapath|i_regfile|Decoder0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~17_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~14_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(10) & \iMem|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(11),
	combout => \icpu|i_datapath|i_regfile|Decoder0~17_combout\);

-- Location: FF_X20_Y21_N23
\icpu|i_datapath|i_regfile|x28[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(23));

-- Location: LCCOMB_X31_Y20_N22
\icpu|i_datapath|i_regfile|Decoder0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~16_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(11) & (!\iMem|altsyncram_component|auto_generated|q_a\(10) & \icpu|i_datapath|i_regfile|Decoder0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~16_combout\);

-- Location: FF_X20_Y21_N25
\icpu|i_datapath|i_regfile|x16[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(23));

-- Location: LCCOMB_X31_Y20_N16
\icpu|i_datapath|i_regfile|Decoder0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(11) & (\iMem|altsyncram_component|auto_generated|q_a\(10) & \icpu|i_datapath|i_regfile|Decoder0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~13_combout\);

-- Location: FF_X21_Y21_N27
\icpu|i_datapath|i_regfile|x24[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(23));

-- Location: LCCOMB_X20_Y21_N24
\icpu|i_datapath|i_regfile|Mux8~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (\iMem|altsyncram_component|auto_generated|q_a\(23))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(23)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x16\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x16\(23),
	datad => \icpu|i_datapath|i_regfile|x24\(23),
	combout => \icpu|i_datapath|i_regfile|Mux8~6_combout\);

-- Location: LCCOMB_X20_Y21_N22
\icpu|i_datapath|i_regfile|Mux8~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux8~6_combout\ & ((\icpu|i_datapath|i_regfile|x28\(23)))) # (!\icpu|i_datapath|i_regfile|Mux8~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x20\(23),
	datac => \icpu|i_datapath|i_regfile|x28\(23),
	datad => \icpu|i_datapath|i_regfile|Mux8~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux8~7_combout\);

-- Location: LCCOMB_X26_Y22_N8
\icpu|i_datapath|i_regfile|Decoder0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~1_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~0_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(10) & \iMem|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Decoder0~0_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(11),
	combout => \icpu|i_datapath|i_regfile|Decoder0~1_combout\);

-- Location: FF_X23_Y21_N13
\icpu|i_datapath|i_regfile|x26[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(23));

-- Location: LCCOMB_X22_Y21_N24
\icpu|i_datapath|i_regfile|Decoder0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(11) & (\icpu|i_datapath|i_regfile|Decoder0~2_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datac => \icpu|i_datapath|i_regfile|Decoder0~2_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(10),
	combout => \icpu|i_datapath|i_regfile|Decoder0~5_combout\);

-- Location: FF_X22_Y21_N21
\icpu|i_datapath|i_regfile|x30[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(23));

-- Location: LCCOMB_X23_Y21_N30
\icpu|i_datapath|i_regfile|Decoder0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~3_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~2_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(11) & !\iMem|altsyncram_component|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Decoder0~2_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(10),
	combout => \icpu|i_datapath|i_regfile|Decoder0~3_combout\);

-- Location: FF_X23_Y21_N27
\icpu|i_datapath|i_regfile|x22[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(23));

-- Location: LCCOMB_X27_Y22_N8
\icpu|i_datapath|i_regfile|Decoder0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(11) & (!\iMem|altsyncram_component|auto_generated|q_a\(10) & \icpu|i_datapath|i_regfile|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \icpu|i_datapath|i_regfile|Decoder0~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~4_combout\);

-- Location: FF_X24_Y21_N15
\icpu|i_datapath|i_regfile|x18[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(23));

-- Location: LCCOMB_X22_Y21_N18
\icpu|i_datapath|i_regfile|Mux8~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(23)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x18\(23) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x22\(23),
	datac => \icpu|i_datapath|i_regfile|x18\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux8~4_combout\);

-- Location: LCCOMB_X22_Y21_N20
\icpu|i_datapath|i_regfile|Mux8~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux8~4_combout\ & ((\icpu|i_datapath|i_regfile|x30\(23)))) # (!\icpu|i_datapath|i_regfile|Mux8~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(23),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x30\(23),
	datad => \icpu|i_datapath|i_regfile|Mux8~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux8~5_combout\);

-- Location: LCCOMB_X26_Y12_N0
\icpu|i_datapath|i_regfile|Mux8~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (\iMem|altsyncram_component|auto_generated|q_a\(21))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux8~5_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux8~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux8~7_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux8~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux8~8_combout\);

-- Location: LCCOMB_X20_Y20_N24
\icpu|i_datapath|i_regfile|x27[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x27[23]~feeder_combout\ = \icpu|i_datapath|rd_data[23]~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[23]~91_combout\,
	combout => \icpu|i_datapath|i_regfile|x27[23]~feeder_combout\);

-- Location: LCCOMB_X27_Y12_N14
\icpu|i_datapath|i_regfile|Decoder0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~19_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(11) & (\iMem|altsyncram_component|auto_generated|q_a\(10) & \icpu|i_datapath|i_regfile|Decoder0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \icpu|i_datapath|i_regfile|Decoder0~18_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~19_combout\);

-- Location: FF_X20_Y20_N25
\icpu|i_datapath|i_regfile|x27[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x27[23]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(23));

-- Location: FF_X26_Y14_N7
\icpu|i_datapath|i_regfile|x31[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(23));

-- Location: LCCOMB_X27_Y12_N28
\icpu|i_datapath|i_regfile|Decoder0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~22_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~18_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(10) & \iMem|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Decoder0~18_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(11),
	combout => \icpu|i_datapath|i_regfile|Decoder0~22_combout\);

-- Location: FF_X26_Y14_N25
\icpu|i_datapath|i_regfile|x19[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(23));

-- Location: LCCOMB_X21_Y22_N10
\icpu|i_datapath|i_regfile|x23[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x23[23]~feeder_combout\ = \icpu|i_datapath|rd_data[23]~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[23]~91_combout\,
	combout => \icpu|i_datapath|i_regfile|x23[23]~feeder_combout\);

-- Location: LCCOMB_X27_Y12_N2
\icpu|i_datapath|i_regfile|Decoder0~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~21_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(11) & (!\iMem|altsyncram_component|auto_generated|q_a\(10) & \icpu|i_datapath|i_regfile|Decoder0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~21_combout\);

-- Location: FF_X21_Y22_N11
\icpu|i_datapath|i_regfile|x23[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x23[23]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(23));

-- Location: LCCOMB_X26_Y14_N24
\icpu|i_datapath|i_regfile|Mux8~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (\iMem|altsyncram_component|auto_generated|q_a\(22))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x23\(23)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x19\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x19\(23),
	datad => \icpu|i_datapath|i_regfile|x23\(23),
	combout => \icpu|i_datapath|i_regfile|Mux8~9_combout\);

-- Location: LCCOMB_X26_Y14_N6
\icpu|i_datapath|i_regfile|Mux8~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux8~9_combout\ & ((\icpu|i_datapath|i_regfile|x31\(23)))) # (!\icpu|i_datapath|i_regfile|Mux8~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux8~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x27\(23),
	datac => \icpu|i_datapath|i_regfile|x31\(23),
	datad => \icpu|i_datapath|i_regfile|Mux8~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux8~10_combout\);

-- Location: LCCOMB_X29_Y19_N26
\icpu|i_datapath|i_regfile|Decoder0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~11_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~6_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(11) & \iMem|altsyncram_component|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Decoder0~6_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(10),
	combout => \icpu|i_datapath|i_regfile|Decoder0~11_combout\);

-- Location: FF_X29_Y19_N29
\icpu|i_datapath|i_regfile|x29[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(23));

-- Location: LCCOMB_X29_Y22_N18
\icpu|i_datapath|i_regfile|Decoder0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(11) & (!\iMem|altsyncram_component|auto_generated|q_a\(10) & \icpu|i_datapath|i_regfile|Decoder0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \icpu|i_datapath|i_regfile|Decoder0~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~7_combout\);

-- Location: FF_X29_Y22_N19
\icpu|i_datapath|i_regfile|x21[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(23));

-- Location: LCCOMB_X29_Y22_N20
\icpu|i_datapath|i_regfile|Decoder0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(11) & (\iMem|altsyncram_component|auto_generated|q_a\(10) & \icpu|i_datapath|i_regfile|Decoder0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \icpu|i_datapath|i_regfile|Decoder0~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~9_combout\);

-- Location: FF_X29_Y22_N25
\icpu|i_datapath|i_regfile|x25[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(23));

-- Location: LCCOMB_X29_Y22_N14
\icpu|i_datapath|i_regfile|Decoder0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(11) & (!\iMem|altsyncram_component|auto_generated|q_a\(10) & \icpu|i_datapath|i_regfile|Decoder0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \icpu|i_datapath|i_regfile|Decoder0~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~10_combout\);

-- Location: FF_X29_Y19_N11
\icpu|i_datapath|i_regfile|x17[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(23));

-- Location: LCCOMB_X29_Y19_N10
\icpu|i_datapath|i_regfile|Mux8~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x25\(23)) # ((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\icpu|i_datapath|i_regfile|x17\(23) & !\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x25\(23),
	datac => \icpu|i_datapath|i_regfile|x17\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux8~2_combout\);

-- Location: LCCOMB_X29_Y19_N2
\icpu|i_datapath|i_regfile|Mux8~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux8~2_combout\ & (\icpu|i_datapath|i_regfile|x29\(23))) # (!\icpu|i_datapath|i_regfile|Mux8~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(23)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x29\(23),
	datac => \icpu|i_datapath|i_regfile|x21\(23),
	datad => \icpu|i_datapath|i_regfile|Mux8~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux8~3_combout\);

-- Location: LCCOMB_X30_Y13_N14
\icpu|i_datapath|i_regfile|Mux8~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~11_combout\ = (\icpu|i_datapath|i_regfile|Mux8~8_combout\ & ((\icpu|i_datapath|i_regfile|Mux8~10_combout\) # ((!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux8~8_combout\ & 
-- (((\iMem|altsyncram_component|auto_generated|q_a\(20) & \icpu|i_datapath|i_regfile|Mux8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux8~8_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux8~10_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|Mux8~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux8~11_combout\);

-- Location: LCCOMB_X30_Y17_N12
\icpu|i_datapath|i_regfile|x2[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x2[23]~feeder_combout\ = \icpu|i_datapath|rd_data[23]~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[23]~91_combout\,
	combout => \icpu|i_datapath|i_regfile|x2[23]~feeder_combout\);

-- Location: LCCOMB_X26_Y22_N26
\icpu|i_datapath|i_regfile|Decoder0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~28_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~0_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(10) & !\iMem|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Decoder0~0_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(11),
	combout => \icpu|i_datapath|i_regfile|Decoder0~28_combout\);

-- Location: FF_X30_Y17_N13
\icpu|i_datapath|i_regfile|x2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x2[23]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(23));

-- Location: LCCOMB_X30_Y17_N10
\icpu|i_datapath|i_regfile|x3[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x3[23]~feeder_combout\ = \icpu|i_datapath|rd_data[23]~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[23]~91_combout\,
	combout => \icpu|i_datapath|i_regfile|x3[23]~feeder_combout\);

-- Location: LCCOMB_X27_Y12_N8
\icpu|i_datapath|i_regfile|Decoder0~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~29_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~18_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(10) & !\iMem|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Decoder0~18_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(11),
	combout => \icpu|i_datapath|i_regfile|Decoder0~29_combout\);

-- Location: FF_X30_Y17_N11
\icpu|i_datapath|i_regfile|x3[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x3[23]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(23));

-- Location: LCCOMB_X32_Y16_N4
\icpu|i_datapath|i_regfile|x1[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x1[23]~feeder_combout\ = \icpu|i_datapath|rd_data[23]~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[23]~91_combout\,
	combout => \icpu|i_datapath|i_regfile|x1[23]~feeder_combout\);

-- Location: LCCOMB_X29_Y22_N10
\icpu|i_datapath|i_regfile|Decoder0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~30_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(11) & (!\iMem|altsyncram_component|auto_generated|q_a\(10) & \icpu|i_datapath|i_regfile|Decoder0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \icpu|i_datapath|i_regfile|Decoder0~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~30_combout\);

-- Location: FF_X32_Y16_N5
\icpu|i_datapath|i_regfile|x1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x1[23]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(23));

-- Location: LCCOMB_X29_Y19_N4
\icpu|i_datapath|i_regfile|Decoder0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~32_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~6_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(11) & !\iMem|altsyncram_component|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Decoder0~6_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(10),
	combout => \icpu|i_datapath|i_regfile|Decoder0~32_combout\);

-- Location: FF_X29_Y17_N15
\icpu|i_datapath|i_regfile|x5[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(23));

-- Location: LCCOMB_X29_Y17_N20
\icpu|i_datapath|i_regfile|x7[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x7[23]~feeder_combout\ = \icpu|i_datapath|rd_data[23]~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[23]~91_combout\,
	combout => \icpu|i_datapath|i_regfile|x7[23]~feeder_combout\);

-- Location: LCCOMB_X24_Y22_N14
\icpu|i_datapath|i_regfile|Decoder0~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~34_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~20_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(11) & !\iMem|altsyncram_component|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	combout => \icpu|i_datapath|i_regfile|Decoder0~34_combout\);

-- Location: FF_X29_Y17_N21
\icpu|i_datapath|i_regfile|x7[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x7[23]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(23));

-- Location: LCCOMB_X24_Y21_N16
\icpu|i_datapath|i_regfile|Decoder0~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~31_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(10) & (!\iMem|altsyncram_component|auto_generated|q_a\(11) & \icpu|i_datapath|i_regfile|Decoder0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datad => \icpu|i_datapath|i_regfile|Decoder0~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~31_combout\);

-- Location: FF_X33_Y17_N21
\icpu|i_datapath|i_regfile|x6[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(23));

-- Location: LCCOMB_X33_Y17_N2
\icpu|i_datapath|i_regfile|x4[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x4[23]~feeder_combout\ = \icpu|i_datapath|rd_data[23]~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[23]~91_combout\,
	combout => \icpu|i_datapath|i_regfile|x4[23]~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N20
\icpu|i_datapath|i_regfile|Decoder0~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~33_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~14_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(10) & !\iMem|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(11),
	combout => \icpu|i_datapath|i_regfile|Decoder0~33_combout\);

-- Location: FF_X33_Y17_N3
\icpu|i_datapath|i_regfile|x4[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x4[23]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(23));

-- Location: LCCOMB_X33_Y14_N4
\icpu|i_datapath|i_regfile|Mux8~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x6\(23))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x4\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(23),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x4\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux8~12_combout\);

-- Location: LCCOMB_X30_Y14_N0
\icpu|i_datapath|i_regfile|Mux8~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~13_combout\ = (\icpu|i_datapath|i_regfile|Mux8~12_combout\ & (((\icpu|i_datapath|i_regfile|x7\(23)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux8~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(23) & ((\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(23),
	datab => \icpu|i_datapath|i_regfile|x7\(23),
	datac => \icpu|i_datapath|i_regfile|Mux8~12_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux8~13_combout\);

-- Location: LCCOMB_X26_Y15_N4
\icpu|i_datapath|i_regfile|Mux24~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22)) # ((\iMem|altsyncram_component|auto_generated|q_a\(21) & \iMem|altsyncram_component|auto_generated|q_a\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux24~4_combout\);

-- Location: LCCOMB_X26_Y15_N26
\icpu|i_datapath|i_regfile|Mux24~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(21) & \iMem|altsyncram_component|auto_generated|q_a\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux24~3_combout\);

-- Location: LCCOMB_X30_Y14_N18
\icpu|i_datapath|i_regfile|Mux8~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~14_combout\ = (\icpu|i_datapath|i_regfile|Mux24~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux8~13_combout\) # (!\icpu|i_datapath|i_regfile|Mux24~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(23) & ((\icpu|i_datapath|i_regfile|Mux24~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(23),
	datab => \icpu|i_datapath|i_regfile|Mux8~13_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux24~4_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux24~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux8~14_combout\);

-- Location: LCCOMB_X30_Y14_N16
\icpu|i_datapath|i_regfile|Mux8~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~15_combout\ = (\icpu|i_datapath|i_regfile|Mux24~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux8~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(23)))) # (!\icpu|i_datapath|i_regfile|Mux8~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(23))))) # (!\icpu|i_datapath|i_regfile|Mux24~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x2\(23),
	datac => \icpu|i_datapath|i_regfile|x3\(23),
	datad => \icpu|i_datapath|i_regfile|Mux8~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux8~15_combout\);

-- Location: LCCOMB_X30_Y13_N28
\icpu|i_datapath|i_regfile|Mux8~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~16_combout\ = (\icpu|i_datapath|i_regfile|Mux24~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~1_combout\) # ((\icpu|i_datapath|i_regfile|Mux8~11_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & 
-- (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux8~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux8~11_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux8~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux8~16_combout\);

-- Location: LCCOMB_X30_Y13_N26
\icpu|i_datapath|i_regfile|Mux8~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~19_combout\ = (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux8~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux8~18_combout\))) # (!\icpu|i_datapath|i_regfile|Mux8~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux8~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux8~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux8~18_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux8~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux8~19_combout\);

-- Location: LCCOMB_X19_Y13_N18
\icpu|i_datapath|alusrc2[23]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[23]~40_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~2_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux8~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datac => \icpu|i_datapath|i_regfile|Mux8~19_combout\,
	datad => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	combout => \icpu|i_datapath|alusrc2[23]~40_combout\);

-- Location: LCCOMB_X19_Y13_N4
\icpu|i_datapath|alusrc2[23]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[23]~41_combout\ = (\icpu|i_datapath|alusrc2[23]~40_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \icpu|i_datapath|alusrc2[23]~40_combout\,
	combout => \icpu|i_datapath|alusrc2[23]~41_combout\);

-- Location: LCCOMB_X20_Y20_N28
\icpu|i_datapath|i_regfile|x26[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x26[22]~feeder_combout\ = \icpu|i_datapath|rd_data[22]~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[22]~87_combout\,
	combout => \icpu|i_datapath|i_regfile|x26[22]~feeder_combout\);

-- Location: FF_X20_Y20_N29
\icpu|i_datapath|i_regfile|x26[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x26[22]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(22));

-- Location: FF_X22_Y21_N17
\icpu|i_datapath|i_regfile|x30[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(22));

-- Location: FF_X23_Y21_N31
\icpu|i_datapath|i_regfile|x22[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(22));

-- Location: LCCOMB_X22_Y21_N30
\icpu|i_datapath|i_regfile|x18[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x18[22]~feeder_combout\ = \icpu|i_datapath|rd_data[22]~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[22]~87_combout\,
	combout => \icpu|i_datapath|i_regfile|x18[22]~feeder_combout\);

-- Location: FF_X22_Y21_N31
\icpu|i_datapath|i_regfile|x18[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x18[22]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(22));

-- Location: LCCOMB_X19_Y20_N24
\icpu|i_datapath|i_regfile|Mux9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(22)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x18\(22) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(22),
	datab => \icpu|i_datapath|i_regfile|x18\(22),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux9~0_combout\);

-- Location: LCCOMB_X19_Y20_N18
\icpu|i_datapath|i_regfile|Mux9~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux9~0_combout\ & ((\icpu|i_datapath|i_regfile|x30\(22)))) # (!\icpu|i_datapath|i_regfile|Mux9~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(22),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x30\(22),
	datad => \icpu|i_datapath|i_regfile|Mux9~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux9~1_combout\);

-- Location: LCCOMB_X20_Y20_N30
\icpu|i_datapath|i_regfile|x27[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x27[22]~feeder_combout\ = \icpu|i_datapath|rd_data[22]~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[22]~87_combout\,
	combout => \icpu|i_datapath|i_regfile|x27[22]~feeder_combout\);

-- Location: FF_X20_Y20_N31
\icpu|i_datapath|i_regfile|x27[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x27[22]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(22));

-- Location: FF_X20_Y19_N25
\icpu|i_datapath|i_regfile|x31[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(22));

-- Location: LCCOMB_X21_Y22_N0
\icpu|i_datapath|i_regfile|x23[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x23[22]~feeder_combout\ = \icpu|i_datapath|rd_data[22]~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[22]~87_combout\,
	combout => \icpu|i_datapath|i_regfile|x23[22]~feeder_combout\);

-- Location: FF_X21_Y22_N1
\icpu|i_datapath|i_regfile|x23[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x23[22]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(22));

-- Location: FF_X20_Y19_N7
\icpu|i_datapath|i_regfile|x19[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(22));

-- Location: LCCOMB_X20_Y19_N6
\icpu|i_datapath|i_regfile|Mux9~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x23\(22)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x19\(22) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x23\(22),
	datac => \icpu|i_datapath|i_regfile|x19\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux9~7_combout\);

-- Location: LCCOMB_X20_Y19_N24
\icpu|i_datapath|i_regfile|Mux9~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux9~7_combout\ & ((\icpu|i_datapath|i_regfile|x31\(22)))) # (!\icpu|i_datapath|i_regfile|Mux9~7_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(22),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x31\(22),
	datad => \icpu|i_datapath|i_regfile|Mux9~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux9~8_combout\);

-- Location: FF_X21_Y21_N17
\icpu|i_datapath|i_regfile|x20[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(22));

-- Location: FF_X20_Y21_N3
\icpu|i_datapath|i_regfile|x28[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(22));

-- Location: FF_X21_Y21_N31
\icpu|i_datapath|i_regfile|x24[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(22));

-- Location: FF_X20_Y21_N29
\icpu|i_datapath|i_regfile|x16[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(22));

-- Location: LCCOMB_X20_Y21_N28
\icpu|i_datapath|i_regfile|Mux9~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(22)) # ((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\icpu|i_datapath|i_regfile|x16\(22) & !\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x24\(22),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x16\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux9~4_combout\);

-- Location: LCCOMB_X20_Y21_N2
\icpu|i_datapath|i_regfile|Mux9~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux9~4_combout\ & ((\icpu|i_datapath|i_regfile|x28\(22)))) # (!\icpu|i_datapath|i_regfile|Mux9~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x20\(22),
	datac => \icpu|i_datapath|i_regfile|x28\(22),
	datad => \icpu|i_datapath|i_regfile|Mux9~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux9~5_combout\);

-- Location: FF_X29_Y20_N9
\icpu|i_datapath|i_regfile|x21[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(22));

-- Location: FF_X30_Y20_N7
\icpu|i_datapath|i_regfile|x29[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(22));

-- Location: FF_X29_Y20_N11
\icpu|i_datapath|i_regfile|x25[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(22));

-- Location: FF_X30_Y20_N29
\icpu|i_datapath|i_regfile|x17[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(22));

-- Location: LCCOMB_X30_Y20_N28
\icpu|i_datapath|i_regfile|Mux9~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x25\(22))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x17\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(22),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x17\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux9~2_combout\);

-- Location: LCCOMB_X30_Y20_N6
\icpu|i_datapath|i_regfile|Mux9~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux9~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(22)))) # (!\icpu|i_datapath|i_regfile|Mux9~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(22),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x29\(22),
	datad => \icpu|i_datapath|i_regfile|Mux9~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux9~3_combout\);

-- Location: LCCOMB_X26_Y12_N12
\icpu|i_datapath|i_regfile|Mux9~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\iMem|altsyncram_component|auto_generated|q_a\(21)) # ((\icpu|i_datapath|i_regfile|Mux9~3_combout\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux9~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux9~5_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux9~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux9~6_combout\);

-- Location: LCCOMB_X26_Y12_N10
\icpu|i_datapath|i_regfile|Mux9~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux9~6_combout\ & ((\icpu|i_datapath|i_regfile|Mux9~8_combout\))) # (!\icpu|i_datapath|i_regfile|Mux9~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux9~1_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux9~1_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux9~8_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux9~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux9~9_combout\);

-- Location: LCCOMB_X27_Y14_N0
\icpu|i_datapath|i_regfile|x14[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x14[22]~feeder_combout\ = \icpu|i_datapath|rd_data[22]~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[22]~87_combout\,
	combout => \icpu|i_datapath|i_regfile|x14[22]~feeder_combout\);

-- Location: FF_X27_Y14_N1
\icpu|i_datapath|i_regfile|x14[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x14[22]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(22));

-- Location: LCCOMB_X32_Y12_N24
\icpu|i_datapath|i_regfile|x12[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x12[22]~feeder_combout\ = \icpu|i_datapath|rd_data[22]~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[22]~87_combout\,
	combout => \icpu|i_datapath|i_regfile|x12[22]~feeder_combout\);

-- Location: FF_X32_Y12_N25
\icpu|i_datapath|i_regfile|x12[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x12[22]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(22));

-- Location: FF_X27_Y14_N3
\icpu|i_datapath|i_regfile|x13[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(22));

-- Location: LCCOMB_X27_Y14_N2
\icpu|i_datapath|i_regfile|Mux9~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x13\(22)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x12\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x12\(22),
	datac => \icpu|i_datapath|i_regfile|x13\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux9~17_combout\);

-- Location: LCCOMB_X27_Y14_N20
\icpu|i_datapath|i_regfile|Mux9~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux9~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(22))) # (!\icpu|i_datapath|i_regfile|Mux9~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(22)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux9~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(22),
	datab => \icpu|i_datapath|i_regfile|x14\(22),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|Mux9~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux9~18_combout\);

-- Location: FF_X30_Y17_N27
\icpu|i_datapath|i_regfile|x3[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(22));

-- Location: FF_X31_Y17_N23
\icpu|i_datapath|i_regfile|x1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(22));

-- Location: FF_X33_Y17_N23
\icpu|i_datapath|i_regfile|x4[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(22));

-- Location: FF_X29_Y17_N11
\icpu|i_datapath|i_regfile|x5[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(22));

-- Location: LCCOMB_X29_Y17_N10
\icpu|i_datapath|i_regfile|Mux9~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x5\(22)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x4\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x4\(22),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x5\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux9~12_combout\);

-- Location: FF_X33_Y17_N9
\icpu|i_datapath|i_regfile|x6[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(22));

-- Location: FF_X29_Y17_N13
\icpu|i_datapath|i_regfile|x7[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(22));

-- Location: LCCOMB_X29_Y17_N12
\icpu|i_datapath|i_regfile|Mux9~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~13_combout\ = (\icpu|i_datapath|i_regfile|Mux9~12_combout\ & (((\icpu|i_datapath|i_regfile|x7\(22)) # (!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux9~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(22) & ((\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux9~12_combout\,
	datab => \icpu|i_datapath|i_regfile|x6\(22),
	datac => \icpu|i_datapath|i_regfile|x7\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux9~13_combout\);

-- Location: LCCOMB_X31_Y17_N22
\icpu|i_datapath|i_regfile|Mux9~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~14_combout\ = (\icpu|i_datapath|i_regfile|Mux24~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux9~13_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~3_combout\))) # (!\icpu|i_datapath|i_regfile|Mux24~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux24~3_combout\ & (\icpu|i_datapath|i_regfile|x1\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~4_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~3_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(22),
	datad => \icpu|i_datapath|i_regfile|Mux9~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux9~14_combout\);

-- Location: FF_X30_Y17_N29
\icpu|i_datapath|i_regfile|x2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(22));

-- Location: LCCOMB_X30_Y17_N28
\icpu|i_datapath|i_regfile|Mux9~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~15_combout\ = (\icpu|i_datapath|i_regfile|Mux9~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(22)) # ((!\icpu|i_datapath|i_regfile|Mux24~2_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux9~14_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x2\(22) & \icpu|i_datapath|i_regfile|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(22),
	datab => \icpu|i_datapath|i_regfile|Mux9~14_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(22),
	datad => \icpu|i_datapath|i_regfile|Mux24~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux9~15_combout\);

-- Location: FF_X30_Y13_N3
\icpu|i_datapath|i_regfile|x9[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(22));

-- Location: FF_X30_Y13_N21
\icpu|i_datapath|i_regfile|x10[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(22));

-- Location: FF_X26_Y11_N25
\icpu|i_datapath|i_regfile|x8[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(22));

-- Location: LCCOMB_X26_Y11_N24
\icpu|i_datapath|i_regfile|Mux9~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x10\(22)) # ((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\icpu|i_datapath|i_regfile|x8\(22) & !\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(22),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x8\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux9~10_combout\);

-- Location: FF_X26_Y11_N27
\icpu|i_datapath|i_regfile|x11[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(22));

-- Location: LCCOMB_X26_Y11_N26
\icpu|i_datapath|i_regfile|Mux9~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~11_combout\ = (\icpu|i_datapath|i_regfile|Mux9~10_combout\ & (((\icpu|i_datapath|i_regfile|x11\(22)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux9~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(22) & ((\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(22),
	datab => \icpu|i_datapath|i_regfile|Mux9~10_combout\,
	datac => \icpu|i_datapath|i_regfile|x11\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux9~11_combout\);

-- Location: LCCOMB_X20_Y15_N16
\icpu|i_datapath|i_regfile|Mux9~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~16_combout\ = (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux24~0_combout\) # (\icpu|i_datapath|i_regfile|Mux9~11_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux9~15_combout\ & (!\icpu|i_datapath|i_regfile|Mux24~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux9~15_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux9~11_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux9~16_combout\);

-- Location: LCCOMB_X20_Y15_N30
\icpu|i_datapath|i_regfile|Mux9~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~19_combout\ = (\icpu|i_datapath|i_regfile|Mux24~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux9~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux9~18_combout\))) # (!\icpu|i_datapath|i_regfile|Mux9~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux9~9_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux9~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux9~9_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux9~18_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux9~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux9~19_combout\);

-- Location: LCCOMB_X20_Y15_N0
\icpu|i_datapath|alusrc2[22]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[22]~38_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~2_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux9~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux9~19_combout\,
	datad => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	combout => \icpu|i_datapath|alusrc2[22]~38_combout\);

-- Location: LCCOMB_X20_Y15_N26
\icpu|i_datapath|alusrc2[22]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[22]~39_combout\ = (\icpu|i_datapath|alusrc2[22]~38_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(22) & \icpu|i_controller|i_maindec|Decoder0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|alusrc2[22]~38_combout\,
	combout => \icpu|i_datapath|alusrc2[22]~39_combout\);

-- Location: LCCOMB_X28_Y10_N12
\iTimer|CompareR~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~18_combout\ = (\icpu|i_datapath|i_regfile|Mux0~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux0~19_combout\,
	combout => \iTimer|CompareR~18_combout\);

-- Location: FF_X28_Y10_N13
\iTimer|CompareR[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~18_combout\,
	ena => \iTimer|CompareR[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(31));

-- Location: LCCOMB_X16_Y13_N22
\iTimer|CounterR[11]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[11]~54_combout\ = (\iTimer|CounterR\(11) & (!\iTimer|CounterR[10]~53\)) # (!\iTimer|CounterR\(11) & ((\iTimer|CounterR[10]~53\) # (GND)))
-- \iTimer|CounterR[11]~55\ = CARRY((!\iTimer|CounterR[10]~53\) # (!\iTimer|CounterR\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(11),
	datad => VCC,
	cin => \iTimer|CounterR[10]~53\,
	combout => \iTimer|CounterR[11]~54_combout\,
	cout => \iTimer|CounterR[11]~55\);

-- Location: FF_X16_Y13_N23
\iTimer|CounterR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[11]~54_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(11));

-- Location: LCCOMB_X16_Y13_N24
\iTimer|CounterR[12]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[12]~56_combout\ = (\iTimer|CounterR\(12) & (\iTimer|CounterR[11]~55\ $ (GND))) # (!\iTimer|CounterR\(12) & (!\iTimer|CounterR[11]~55\ & VCC))
-- \iTimer|CounterR[12]~57\ = CARRY((\iTimer|CounterR\(12) & !\iTimer|CounterR[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(12),
	datad => VCC,
	cin => \iTimer|CounterR[11]~55\,
	combout => \iTimer|CounterR[12]~56_combout\,
	cout => \iTimer|CounterR[12]~57\);

-- Location: FF_X16_Y13_N25
\iTimer|CounterR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[12]~56_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(12));

-- Location: LCCOMB_X16_Y13_N26
\iTimer|CounterR[13]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[13]~58_combout\ = (\iTimer|CounterR\(13) & (!\iTimer|CounterR[12]~57\)) # (!\iTimer|CounterR\(13) & ((\iTimer|CounterR[12]~57\) # (GND)))
-- \iTimer|CounterR[13]~59\ = CARRY((!\iTimer|CounterR[12]~57\) # (!\iTimer|CounterR\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(13),
	datad => VCC,
	cin => \iTimer|CounterR[12]~57\,
	combout => \iTimer|CounterR[13]~58_combout\,
	cout => \iTimer|CounterR[13]~59\);

-- Location: FF_X16_Y13_N27
\iTimer|CounterR[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[13]~58_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(13));

-- Location: LCCOMB_X16_Y13_N28
\iTimer|CounterR[14]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[14]~60_combout\ = (\iTimer|CounterR\(14) & (\iTimer|CounterR[13]~59\ $ (GND))) # (!\iTimer|CounterR\(14) & (!\iTimer|CounterR[13]~59\ & VCC))
-- \iTimer|CounterR[14]~61\ = CARRY((\iTimer|CounterR\(14) & !\iTimer|CounterR[13]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(14),
	datad => VCC,
	cin => \iTimer|CounterR[13]~59\,
	combout => \iTimer|CounterR[14]~60_combout\,
	cout => \iTimer|CounterR[14]~61\);

-- Location: FF_X16_Y13_N29
\iTimer|CounterR[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[14]~60_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(14));

-- Location: LCCOMB_X16_Y13_N30
\iTimer|CounterR[15]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[15]~62_combout\ = (\iTimer|CounterR\(15) & (!\iTimer|CounterR[14]~61\)) # (!\iTimer|CounterR\(15) & ((\iTimer|CounterR[14]~61\) # (GND)))
-- \iTimer|CounterR[15]~63\ = CARRY((!\iTimer|CounterR[14]~61\) # (!\iTimer|CounterR\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(15),
	datad => VCC,
	cin => \iTimer|CounterR[14]~61\,
	combout => \iTimer|CounterR[15]~62_combout\,
	cout => \iTimer|CounterR[15]~63\);

-- Location: FF_X16_Y13_N31
\iTimer|CounterR[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[15]~62_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(15));

-- Location: LCCOMB_X16_Y12_N0
\iTimer|CounterR[16]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[16]~64_combout\ = (\iTimer|CounterR\(16) & (\iTimer|CounterR[15]~63\ $ (GND))) # (!\iTimer|CounterR\(16) & (!\iTimer|CounterR[15]~63\ & VCC))
-- \iTimer|CounterR[16]~65\ = CARRY((\iTimer|CounterR\(16) & !\iTimer|CounterR[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(16),
	datad => VCC,
	cin => \iTimer|CounterR[15]~63\,
	combout => \iTimer|CounterR[16]~64_combout\,
	cout => \iTimer|CounterR[16]~65\);

-- Location: FF_X16_Y12_N1
\iTimer|CounterR[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[16]~64_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(16));

-- Location: LCCOMB_X16_Y12_N2
\iTimer|CounterR[17]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[17]~66_combout\ = (\iTimer|CounterR\(17) & (!\iTimer|CounterR[16]~65\)) # (!\iTimer|CounterR\(17) & ((\iTimer|CounterR[16]~65\) # (GND)))
-- \iTimer|CounterR[17]~67\ = CARRY((!\iTimer|CounterR[16]~65\) # (!\iTimer|CounterR\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(17),
	datad => VCC,
	cin => \iTimer|CounterR[16]~65\,
	combout => \iTimer|CounterR[17]~66_combout\,
	cout => \iTimer|CounterR[17]~67\);

-- Location: FF_X16_Y12_N3
\iTimer|CounterR[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[17]~66_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(17));

-- Location: LCCOMB_X16_Y12_N4
\iTimer|CounterR[18]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[18]~68_combout\ = (\iTimer|CounterR\(18) & (\iTimer|CounterR[17]~67\ $ (GND))) # (!\iTimer|CounterR\(18) & (!\iTimer|CounterR[17]~67\ & VCC))
-- \iTimer|CounterR[18]~69\ = CARRY((\iTimer|CounterR\(18) & !\iTimer|CounterR[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(18),
	datad => VCC,
	cin => \iTimer|CounterR[17]~67\,
	combout => \iTimer|CounterR[18]~68_combout\,
	cout => \iTimer|CounterR[18]~69\);

-- Location: FF_X16_Y12_N5
\iTimer|CounterR[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[18]~68_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(18));

-- Location: LCCOMB_X16_Y12_N6
\iTimer|CounterR[19]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[19]~70_combout\ = (\iTimer|CounterR\(19) & (!\iTimer|CounterR[18]~69\)) # (!\iTimer|CounterR\(19) & ((\iTimer|CounterR[18]~69\) # (GND)))
-- \iTimer|CounterR[19]~71\ = CARRY((!\iTimer|CounterR[18]~69\) # (!\iTimer|CounterR\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(19),
	datad => VCC,
	cin => \iTimer|CounterR[18]~69\,
	combout => \iTimer|CounterR[19]~70_combout\,
	cout => \iTimer|CounterR[19]~71\);

-- Location: FF_X16_Y12_N7
\iTimer|CounterR[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[19]~70_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(19));

-- Location: LCCOMB_X16_Y12_N8
\iTimer|CounterR[20]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[20]~72_combout\ = (\iTimer|CounterR\(20) & (\iTimer|CounterR[19]~71\ $ (GND))) # (!\iTimer|CounterR\(20) & (!\iTimer|CounterR[19]~71\ & VCC))
-- \iTimer|CounterR[20]~73\ = CARRY((\iTimer|CounterR\(20) & !\iTimer|CounterR[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(20),
	datad => VCC,
	cin => \iTimer|CounterR[19]~71\,
	combout => \iTimer|CounterR[20]~72_combout\,
	cout => \iTimer|CounterR[20]~73\);

-- Location: FF_X16_Y12_N9
\iTimer|CounterR[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[20]~72_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(20));

-- Location: LCCOMB_X16_Y12_N10
\iTimer|CounterR[21]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[21]~74_combout\ = (\iTimer|CounterR\(21) & (!\iTimer|CounterR[20]~73\)) # (!\iTimer|CounterR\(21) & ((\iTimer|CounterR[20]~73\) # (GND)))
-- \iTimer|CounterR[21]~75\ = CARRY((!\iTimer|CounterR[20]~73\) # (!\iTimer|CounterR\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(21),
	datad => VCC,
	cin => \iTimer|CounterR[20]~73\,
	combout => \iTimer|CounterR[21]~74_combout\,
	cout => \iTimer|CounterR[21]~75\);

-- Location: FF_X16_Y12_N11
\iTimer|CounterR[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[21]~74_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(21));

-- Location: LCCOMB_X16_Y12_N12
\iTimer|CounterR[22]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[22]~76_combout\ = (\iTimer|CounterR\(22) & (\iTimer|CounterR[21]~75\ $ (GND))) # (!\iTimer|CounterR\(22) & (!\iTimer|CounterR[21]~75\ & VCC))
-- \iTimer|CounterR[22]~77\ = CARRY((\iTimer|CounterR\(22) & !\iTimer|CounterR[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(22),
	datad => VCC,
	cin => \iTimer|CounterR[21]~75\,
	combout => \iTimer|CounterR[22]~76_combout\,
	cout => \iTimer|CounterR[22]~77\);

-- Location: FF_X16_Y12_N13
\iTimer|CounterR[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[22]~76_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(22));

-- Location: LCCOMB_X16_Y12_N14
\iTimer|CounterR[23]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[23]~78_combout\ = (\iTimer|CounterR\(23) & (!\iTimer|CounterR[22]~77\)) # (!\iTimer|CounterR\(23) & ((\iTimer|CounterR[22]~77\) # (GND)))
-- \iTimer|CounterR[23]~79\ = CARRY((!\iTimer|CounterR[22]~77\) # (!\iTimer|CounterR\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(23),
	datad => VCC,
	cin => \iTimer|CounterR[22]~77\,
	combout => \iTimer|CounterR[23]~78_combout\,
	cout => \iTimer|CounterR[23]~79\);

-- Location: FF_X16_Y12_N15
\iTimer|CounterR[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[23]~78_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(23));

-- Location: LCCOMB_X16_Y12_N16
\iTimer|CounterR[24]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[24]~80_combout\ = (\iTimer|CounterR\(24) & (\iTimer|CounterR[23]~79\ $ (GND))) # (!\iTimer|CounterR\(24) & (!\iTimer|CounterR[23]~79\ & VCC))
-- \iTimer|CounterR[24]~81\ = CARRY((\iTimer|CounterR\(24) & !\iTimer|CounterR[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(24),
	datad => VCC,
	cin => \iTimer|CounterR[23]~79\,
	combout => \iTimer|CounterR[24]~80_combout\,
	cout => \iTimer|CounterR[24]~81\);

-- Location: FF_X16_Y12_N17
\iTimer|CounterR[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[24]~80_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(24));

-- Location: LCCOMB_X16_Y12_N18
\iTimer|CounterR[25]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[25]~82_combout\ = (\iTimer|CounterR\(25) & (!\iTimer|CounterR[24]~81\)) # (!\iTimer|CounterR\(25) & ((\iTimer|CounterR[24]~81\) # (GND)))
-- \iTimer|CounterR[25]~83\ = CARRY((!\iTimer|CounterR[24]~81\) # (!\iTimer|CounterR\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(25),
	datad => VCC,
	cin => \iTimer|CounterR[24]~81\,
	combout => \iTimer|CounterR[25]~82_combout\,
	cout => \iTimer|CounterR[25]~83\);

-- Location: FF_X16_Y12_N19
\iTimer|CounterR[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[25]~82_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(25));

-- Location: LCCOMB_X16_Y12_N20
\iTimer|CounterR[26]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[26]~84_combout\ = (\iTimer|CounterR\(26) & (\iTimer|CounterR[25]~83\ $ (GND))) # (!\iTimer|CounterR\(26) & (!\iTimer|CounterR[25]~83\ & VCC))
-- \iTimer|CounterR[26]~85\ = CARRY((\iTimer|CounterR\(26) & !\iTimer|CounterR[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(26),
	datad => VCC,
	cin => \iTimer|CounterR[25]~83\,
	combout => \iTimer|CounterR[26]~84_combout\,
	cout => \iTimer|CounterR[26]~85\);

-- Location: FF_X16_Y12_N21
\iTimer|CounterR[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[26]~84_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(26));

-- Location: LCCOMB_X16_Y12_N22
\iTimer|CounterR[27]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[27]~86_combout\ = (\iTimer|CounterR\(27) & (!\iTimer|CounterR[26]~85\)) # (!\iTimer|CounterR\(27) & ((\iTimer|CounterR[26]~85\) # (GND)))
-- \iTimer|CounterR[27]~87\ = CARRY((!\iTimer|CounterR[26]~85\) # (!\iTimer|CounterR\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(27),
	datad => VCC,
	cin => \iTimer|CounterR[26]~85\,
	combout => \iTimer|CounterR[27]~86_combout\,
	cout => \iTimer|CounterR[27]~87\);

-- Location: FF_X16_Y12_N23
\iTimer|CounterR[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[27]~86_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(27));

-- Location: LCCOMB_X16_Y12_N24
\iTimer|CounterR[28]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[28]~88_combout\ = (\iTimer|CounterR\(28) & (\iTimer|CounterR[27]~87\ $ (GND))) # (!\iTimer|CounterR\(28) & (!\iTimer|CounterR[27]~87\ & VCC))
-- \iTimer|CounterR[28]~89\ = CARRY((\iTimer|CounterR\(28) & !\iTimer|CounterR[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(28),
	datad => VCC,
	cin => \iTimer|CounterR[27]~87\,
	combout => \iTimer|CounterR[28]~88_combout\,
	cout => \iTimer|CounterR[28]~89\);

-- Location: FF_X16_Y12_N25
\iTimer|CounterR[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[28]~88_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(28));

-- Location: LCCOMB_X16_Y12_N26
\iTimer|CounterR[29]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[29]~90_combout\ = (\iTimer|CounterR\(29) & (!\iTimer|CounterR[28]~89\)) # (!\iTimer|CounterR\(29) & ((\iTimer|CounterR[28]~89\) # (GND)))
-- \iTimer|CounterR[29]~91\ = CARRY((!\iTimer|CounterR[28]~89\) # (!\iTimer|CounterR\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(29),
	datad => VCC,
	cin => \iTimer|CounterR[28]~89\,
	combout => \iTimer|CounterR[29]~90_combout\,
	cout => \iTimer|CounterR[29]~91\);

-- Location: FF_X16_Y12_N27
\iTimer|CounterR[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[29]~90_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(29));

-- Location: LCCOMB_X16_Y12_N28
\iTimer|CounterR[30]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[30]~92_combout\ = (\iTimer|CounterR\(30) & (\iTimer|CounterR[29]~91\ $ (GND))) # (!\iTimer|CounterR\(30) & (!\iTimer|CounterR[29]~91\ & VCC))
-- \iTimer|CounterR[30]~93\ = CARRY((\iTimer|CounterR\(30) & !\iTimer|CounterR[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(30),
	datad => VCC,
	cin => \iTimer|CounterR[29]~91\,
	combout => \iTimer|CounterR[30]~92_combout\,
	cout => \iTimer|CounterR[30]~93\);

-- Location: FF_X16_Y12_N29
\iTimer|CounterR[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[30]~92_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(30));

-- Location: LCCOMB_X16_Y12_N30
\iTimer|CounterR[31]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[31]~94_combout\ = \iTimer|CounterR\(31) $ (\iTimer|CounterR[30]~93\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(31),
	cin => \iTimer|CounterR[30]~93\,
	combout => \iTimer|CounterR[31]~94_combout\);

-- Location: FF_X16_Y12_N31
\iTimer|CounterR[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[31]~94_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(31));

-- Location: LCCOMB_X23_Y14_N24
\icpu|i_datapath|alusrc2[2]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[2]~58_combout\ = (\icpu|i_controller|i_maindec|WideOr1~2_combout\ & ((\icpu|i_controller|i_maindec|Decoder0~5_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(9))) # (!\icpu|i_controller|i_maindec|Decoder0~5_combout\ & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(9),
	datab => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \icpu|i_controller|i_maindec|Decoder0~5_combout\,
	combout => \icpu|i_datapath|alusrc2[2]~58_combout\);

-- Location: LCCOMB_X23_Y14_N16
\icpu|i_datapath|alusrc2[2]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[2]~59_combout\ = (\icpu|i_datapath|alusrc2[2]~58_combout\) # ((\icpu|i_datapath|i_regfile|Mux29~19_combout\ & !\icpu|i_controller|i_maindec|WideOr1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux29~19_combout\,
	datac => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datad => \icpu|i_datapath|alusrc2[2]~58_combout\,
	combout => \icpu|i_datapath|alusrc2[2]~59_combout\);

-- Location: LCCOMB_X15_Y16_N0
\icpu|i_datapath|i_alu|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux0~0_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|alusrc2[2]~59_combout\) # ((\icpu|i_datapath|alusrc2[0]~64_combout\ & !\icpu|i_datapath|alusrc2[1]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \icpu|i_datapath|alusrc2[0]~64_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~63_combout\,
	datad => \icpu|i_datapath|alusrc2[2]~59_combout\,
	combout => \icpu|i_datapath|i_alu|Mux0~0_combout\);

-- Location: LCCOMB_X24_Y16_N24
\icpu|i_datapath|alusrc2[1]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[1]~55_combout\ = (\icpu|i_controller|i_maindec|WideOr1~2_combout\ & ((\icpu|i_controller|i_maindec|Decoder0~5_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(8)))) # (!\icpu|i_controller|i_maindec|Decoder0~5_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~5_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(8),
	combout => \icpu|i_datapath|alusrc2[1]~55_combout\);

-- Location: LCCOMB_X24_Y16_N2
\icpu|i_datapath|i_alu|ShiftLeft0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|alusrc2[1]~55_combout\) # ((!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & \icpu|i_datapath|i_regfile|Mux30~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datab => \icpu|i_datapath|alusrc2[1]~55_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux30~19_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\);

-- Location: LCCOMB_X17_Y10_N12
\icpu|i_datapath|Add5~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add5~42_combout\ = (\icpu|i_datapath|pc\(23) & (!\icpu|i_datapath|Add5~41\)) # (!\icpu|i_datapath|pc\(23) & ((\icpu|i_datapath|Add5~41\) # (GND)))
-- \icpu|i_datapath|Add5~43\ = CARRY((!\icpu|i_datapath|Add5~41\) # (!\icpu|i_datapath|pc\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(23),
	datad => VCC,
	cin => \icpu|i_datapath|Add5~41\,
	combout => \icpu|i_datapath|Add5~42_combout\,
	cout => \icpu|i_datapath|Add5~43\);

-- Location: LCCOMB_X17_Y10_N14
\icpu|i_datapath|Add5~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add5~44_combout\ = (\icpu|i_datapath|pc\(24) & (\icpu|i_datapath|Add5~43\ $ (GND))) # (!\icpu|i_datapath|pc\(24) & (!\icpu|i_datapath|Add5~43\ & VCC))
-- \icpu|i_datapath|Add5~45\ = CARRY((\icpu|i_datapath|pc\(24) & !\icpu|i_datapath|Add5~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(24),
	datad => VCC,
	cin => \icpu|i_datapath|Add5~43\,
	combout => \icpu|i_datapath|Add5~44_combout\,
	cout => \icpu|i_datapath|Add5~45\);

-- Location: LCCOMB_X28_Y10_N0
\icpu|i_datapath|i_regfile|x15[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[20]~feeder_combout\ = \icpu|i_datapath|rd_data[20]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[20]~71_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[20]~feeder_combout\);

-- Location: FF_X28_Y10_N1
\icpu|i_datapath|i_regfile|x15[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[20]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(20));

-- Location: FF_X27_Y19_N23
\icpu|i_datapath|i_regfile|x13[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~71_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(20));

-- Location: FF_X27_Y19_N13
\icpu|i_datapath|i_regfile|x14[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~71_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(20));

-- Location: LCCOMB_X32_Y12_N6
\icpu|i_datapath|i_regfile|x12[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x12[20]~feeder_combout\ = \icpu|i_datapath|rd_data[20]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[20]~71_combout\,
	combout => \icpu|i_datapath|i_regfile|x12[20]~feeder_combout\);

-- Location: FF_X32_Y12_N7
\icpu|i_datapath|i_regfile|x12[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x12[20]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(20));

-- Location: LCCOMB_X27_Y19_N12
\icpu|i_datapath|i_regfile|Mux43~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux43~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (\iMem|altsyncram_component|auto_generated|q_a\(16))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x14\(20))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x12\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x14\(20),
	datad => \icpu|i_datapath|i_regfile|x12\(20),
	combout => \icpu|i_datapath|i_regfile|Mux43~17_combout\);

-- Location: LCCOMB_X27_Y19_N22
\icpu|i_datapath|i_regfile|Mux43~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux43~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux43~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(20))) # (!\icpu|i_datapath|i_regfile|Mux43~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x13\(20)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux43~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x15\(20),
	datac => \icpu|i_datapath|i_regfile|x13\(20),
	datad => \icpu|i_datapath|i_regfile|Mux43~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux43~18_combout\);

-- Location: FF_X28_Y13_N7
\icpu|i_datapath|i_regfile|x11[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~71_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(20));

-- Location: FF_X30_Y12_N7
\icpu|i_datapath|i_regfile|x10[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~71_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(20));

-- Location: FF_X28_Y13_N17
\icpu|i_datapath|i_regfile|x8[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~71_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(20));

-- Location: LCCOMB_X30_Y12_N4
\icpu|i_datapath|i_regfile|x9[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x9[20]~feeder_combout\ = \icpu|i_datapath|rd_data[20]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[20]~71_combout\,
	combout => \icpu|i_datapath|i_regfile|x9[20]~feeder_combout\);

-- Location: FF_X30_Y12_N5
\icpu|i_datapath|i_regfile|x9[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x9[20]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(20));

-- Location: LCCOMB_X30_Y12_N0
\icpu|i_datapath|i_regfile|Mux43~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux43~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x9\(20)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x8\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(20),
	datab => \icpu|i_datapath|i_regfile|x9\(20),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux43~0_combout\);

-- Location: LCCOMB_X30_Y12_N6
\icpu|i_datapath|i_regfile|Mux43~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux43~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux43~0_combout\ & (\icpu|i_datapath|i_regfile|x11\(20))) # (!\icpu|i_datapath|i_regfile|Mux43~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x10\(20)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux43~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x11\(20),
	datac => \icpu|i_datapath|i_regfile|x10\(20),
	datad => \icpu|i_datapath|i_regfile|Mux43~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux43~1_combout\);

-- Location: LCCOMB_X15_Y16_N24
\iTimer|CompareR~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~17_combout\ = (\icpu|i_datapath|i_regfile|Mux20~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux20~19_combout\,
	combout => \iTimer|CompareR~17_combout\);

-- Location: FF_X15_Y16_N25
\iTimer|CompareR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~17_combout\,
	ena => \iTimer|CompareR[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(11));

-- Location: LCCOMB_X17_Y15_N18
\iTimer|CompareR~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~12_combout\ = (\icpu|i_datapath|i_regfile|Mux14~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Mux14~19_combout\,
	datac => \reset_ff~q\,
	combout => \iTimer|CompareR~12_combout\);

-- Location: FF_X17_Y15_N19
\iTimer|CompareR[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~12_combout\,
	ena => \iTimer|CompareR[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(17));

-- Location: LCCOMB_X19_Y21_N14
\iTimer|CompareR~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~13_combout\ = (\icpu|i_datapath|i_regfile|Mux13~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux13~19_combout\,
	combout => \iTimer|CompareR~13_combout\);

-- Location: FF_X19_Y21_N15
\iTimer|CompareR[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~13_combout\,
	ena => \iTimer|CompareR[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(18));

-- Location: FF_X20_Y12_N7
\icpu|i_datapath|i_regfile|x15[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~132_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(4));

-- Location: FF_X27_Y14_N27
\icpu|i_datapath|i_regfile|x14[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~132_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(4));

-- Location: FF_X20_Y12_N25
\icpu|i_datapath|i_regfile|x12[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~132_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(4));

-- Location: FF_X27_Y14_N17
\icpu|i_datapath|i_regfile|x13[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~132_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(4));

-- Location: LCCOMB_X27_Y14_N16
\icpu|i_datapath|i_regfile|Mux59~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux59~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|x13\(4)) # (\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (\icpu|i_datapath|i_regfile|x12\(4) & ((!\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(4),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x13\(4),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux59~17_combout\);

-- Location: LCCOMB_X27_Y14_N26
\icpu|i_datapath|i_regfile|Mux59~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux59~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux59~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(4))) # (!\icpu|i_datapath|i_regfile|Mux59~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(4)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux59~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(4),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x14\(4),
	datad => \icpu|i_datapath|i_regfile|Mux59~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux59~18_combout\);

-- Location: FF_X26_Y11_N23
\icpu|i_datapath|i_regfile|x11[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~132_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(4));

-- Location: FF_X26_Y11_N13
\icpu|i_datapath|i_regfile|x8[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~132_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(4));

-- Location: FF_X26_Y13_N1
\icpu|i_datapath|i_regfile|x10[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~132_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(4));

-- Location: LCCOMB_X26_Y13_N0
\icpu|i_datapath|i_regfile|Mux59~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux59~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x10\(4)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x8\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(4),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x10\(4),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux59~10_combout\);

-- Location: LCCOMB_X26_Y13_N10
\icpu|i_datapath|i_regfile|Mux59~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux59~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux59~10_combout\ & (\icpu|i_datapath|i_regfile|x11\(4))) # (!\icpu|i_datapath|i_regfile|Mux59~10_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x9\(4)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux59~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(4),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x9\(4),
	datad => \icpu|i_datapath|i_regfile|Mux59~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux59~11_combout\);

-- Location: LCCOMB_X29_Y17_N30
\icpu|i_datapath|i_regfile|Mux34~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux34~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17)) # ((\iMem|altsyncram_component|auto_generated|q_a\(16) & \iMem|altsyncram_component|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux34~4_combout\);

-- Location: FF_X26_Y15_N17
\icpu|i_datapath|i_regfile|x1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~132_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(4));

-- Location: LCCOMB_X28_Y17_N30
\icpu|i_datapath|i_regfile|Mux34~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux34~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15) & !\iMem|altsyncram_component|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux34~3_combout\);

-- Location: FF_X21_Y17_N27
\icpu|i_datapath|i_regfile|x7[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|rd_data[4]~132_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(4));

-- Location: FF_X26_Y17_N27
\icpu|i_datapath|i_regfile|x6[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~132_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(4));

-- Location: FF_X21_Y17_N29
\icpu|i_datapath|i_regfile|x4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~132_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(4));

-- Location: FF_X26_Y17_N9
\icpu|i_datapath|i_regfile|x5[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~132_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(4));

-- Location: LCCOMB_X26_Y17_N0
\icpu|i_datapath|i_regfile|Mux59~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux59~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x5\(4)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x4\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x4\(4),
	datab => \icpu|i_datapath|i_regfile|x5\(4),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux59~12_combout\);

-- Location: LCCOMB_X26_Y17_N26
\icpu|i_datapath|i_regfile|Mux59~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux59~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux59~12_combout\ & (\icpu|i_datapath|i_regfile|x7\(4))) # (!\icpu|i_datapath|i_regfile|Mux59~12_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x6\(4)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux59~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x7\(4),
	datac => \icpu|i_datapath|i_regfile|x6\(4),
	datad => \icpu|i_datapath|i_regfile|Mux59~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux59~13_combout\);

-- Location: LCCOMB_X28_Y17_N4
\icpu|i_datapath|i_regfile|Mux59~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux59~14_combout\ = (\icpu|i_datapath|i_regfile|Mux34~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux59~13_combout\) # (!\icpu|i_datapath|i_regfile|Mux34~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(4) & (\icpu|i_datapath|i_regfile|Mux34~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(4),
	datac => \icpu|i_datapath|i_regfile|Mux34~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux59~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux59~14_combout\);

-- Location: FF_X27_Y17_N17
\icpu|i_datapath|i_regfile|x2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~132_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(4));

-- Location: FF_X27_Y17_N27
\icpu|i_datapath|i_regfile|x3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~132_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(4));

-- Location: LCCOMB_X27_Y17_N26
\icpu|i_datapath|i_regfile|Mux59~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux59~15_combout\ = (\icpu|i_datapath|i_regfile|Mux59~14_combout\ & (((\icpu|i_datapath|i_regfile|x3\(4)) # (!\icpu|i_datapath|i_regfile|Mux34~2_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux59~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(4) & ((\icpu|i_datapath|i_regfile|Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux59~14_combout\,
	datab => \icpu|i_datapath|i_regfile|x2\(4),
	datac => \icpu|i_datapath|i_regfile|x3\(4),
	datad => \icpu|i_datapath|i_regfile|Mux34~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux59~15_combout\);

-- Location: LCCOMB_X26_Y17_N22
\icpu|i_datapath|i_regfile|Mux59~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux59~16_combout\ = (\icpu|i_datapath|i_regfile|Mux34~0_combout\ & (\icpu|i_datapath|i_regfile|Mux34~1_combout\)) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~1_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux59~11_combout\)) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux59~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux59~11_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux59~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux59~16_combout\);

-- Location: FF_X29_Y15_N3
\icpu|i_datapath|i_regfile|x29[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~132_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(4));

-- Location: FF_X26_Y19_N25
\icpu|i_datapath|i_regfile|x21[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~132_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(4));

-- Location: FF_X29_Y15_N29
\icpu|i_datapath|i_regfile|x17[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~132_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(4));

-- Location: FF_X26_Y19_N19
\icpu|i_datapath|i_regfile|x25[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~132_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(4));

-- Location: LCCOMB_X26_Y19_N18
\icpu|i_datapath|i_regfile|Mux59~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux59~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(4)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x17\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x17\(4),
	datac => \icpu|i_datapath|i_regfile|x25\(4),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux59~2_combout\);

-- Location: LCCOMB_X26_Y19_N24
\icpu|i_datapath|i_regfile|Mux59~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux59~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux59~2_combout\ & (\icpu|i_datapath|i_regfile|x29\(4))) # (!\icpu|i_datapath|i_regfile|Mux59~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(4)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|Mux59~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(4),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x21\(4),
	datad => \icpu|i_datapath|i_regfile|Mux59~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux59~3_combout\);

-- Location: FF_X23_Y19_N31
\icpu|i_datapath|i_regfile|x16[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~132_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(4));

-- Location: FF_X29_Y18_N27
\icpu|i_datapath|i_regfile|x24[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~132_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(4));

-- Location: LCCOMB_X29_Y18_N26
\icpu|i_datapath|i_regfile|Mux59~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux59~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|x24\(4)) # (\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\icpu|i_datapath|i_regfile|x16\(4) & ((!\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x16\(4),
	datac => \icpu|i_datapath|i_regfile|x24\(4),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux59~4_combout\);

-- Location: FF_X23_Y19_N29
\icpu|i_datapath|i_regfile|x28[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~132_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(4));

-- Location: FF_X29_Y18_N25
\icpu|i_datapath|i_regfile|x20[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~132_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(4));

-- Location: LCCOMB_X29_Y18_N24
\icpu|i_datapath|i_regfile|Mux59~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux59~5_combout\ = (\icpu|i_datapath|i_regfile|Mux59~4_combout\ & ((\icpu|i_datapath|i_regfile|x28\(4)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|i_regfile|Mux59~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(4) & \iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux59~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x28\(4),
	datac => \icpu|i_datapath|i_regfile|x20\(4),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux59~5_combout\);

-- Location: LCCOMB_X26_Y17_N12
\icpu|i_datapath|i_regfile|Mux59~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux59~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\iMem|altsyncram_component|auto_generated|q_a\(16)) # ((\icpu|i_datapath|i_regfile|Mux59~3_combout\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux59~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|Mux59~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux59~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux59~6_combout\);

-- Location: FF_X22_Y20_N7
\icpu|i_datapath|i_regfile|x19[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~132_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(4));

-- Location: FF_X26_Y21_N23
\icpu|i_datapath|i_regfile|x23[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~132_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(4));

-- Location: LCCOMB_X26_Y21_N22
\icpu|i_datapath|i_regfile|Mux59~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux59~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x23\(4)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x19\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(4),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x23\(4),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux59~7_combout\);

-- Location: FF_X22_Y20_N13
\icpu|i_datapath|i_regfile|x31[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~132_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(4));

-- Location: FF_X26_Y21_N5
\icpu|i_datapath|i_regfile|x27[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~132_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(4));

-- Location: LCCOMB_X26_Y21_N4
\icpu|i_datapath|i_regfile|Mux59~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux59~8_combout\ = (\icpu|i_datapath|i_regfile|Mux59~7_combout\ & ((\icpu|i_datapath|i_regfile|x31\(4)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|i_regfile|Mux59~7_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x27\(4) & \iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux59~7_combout\,
	datab => \icpu|i_datapath|i_regfile|x31\(4),
	datac => \icpu|i_datapath|i_regfile|x27\(4),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux59~8_combout\);

-- Location: FF_X24_Y21_N17
\icpu|i_datapath|i_regfile|x26[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~132_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(4));

-- Location: LCCOMB_X22_Y19_N28
\icpu|i_datapath|i_regfile|x30[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x30[4]~feeder_combout\ = \icpu|i_datapath|rd_data[4]~132_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[4]~132_combout\,
	combout => \icpu|i_datapath|i_regfile|x30[4]~feeder_combout\);

-- Location: FF_X22_Y19_N29
\icpu|i_datapath|i_regfile|x30[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x30[4]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(4));

-- Location: LCCOMB_X23_Y22_N28
\icpu|i_datapath|i_regfile|x18[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x18[4]~feeder_combout\ = \icpu|i_datapath|rd_data[4]~132_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[4]~132_combout\,
	combout => \icpu|i_datapath|i_regfile|x18[4]~feeder_combout\);

-- Location: FF_X23_Y22_N29
\icpu|i_datapath|i_regfile|x18[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x18[4]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(4));

-- Location: LCCOMB_X23_Y22_N30
\icpu|i_datapath|i_regfile|x22[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x22[4]~feeder_combout\ = \icpu|i_datapath|rd_data[4]~132_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[4]~132_combout\,
	combout => \icpu|i_datapath|i_regfile|x22[4]~feeder_combout\);

-- Location: FF_X23_Y22_N31
\icpu|i_datapath|i_regfile|x22[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x22[4]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(4));

-- Location: LCCOMB_X27_Y21_N2
\icpu|i_datapath|i_regfile|Mux59~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux59~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x22\(4)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x18\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(4),
	datab => \icpu|i_datapath|i_regfile|x22\(4),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux59~0_combout\);

-- Location: LCCOMB_X27_Y21_N4
\icpu|i_datapath|i_regfile|Mux59~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux59~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux59~0_combout\ & ((\icpu|i_datapath|i_regfile|x30\(4)))) # (!\icpu|i_datapath|i_regfile|Mux59~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(4))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux59~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(4),
	datab => \icpu|i_datapath|i_regfile|x30\(4),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \icpu|i_datapath|i_regfile|Mux59~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux59~1_combout\);

-- Location: LCCOMB_X26_Y17_N18
\icpu|i_datapath|i_regfile|Mux59~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux59~9_combout\ = (\icpu|i_datapath|i_regfile|Mux59~6_combout\ & ((\icpu|i_datapath|i_regfile|Mux59~8_combout\) # ((!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|i_regfile|Mux59~6_combout\ & 
-- (((\iMem|altsyncram_component|auto_generated|q_a\(16) & \icpu|i_datapath|i_regfile|Mux59~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux59~6_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux59~8_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|i_regfile|Mux59~1_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux59~9_combout\);

-- Location: LCCOMB_X26_Y17_N20
\icpu|i_datapath|i_regfile|Mux59~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux59~19_combout\ = (\icpu|i_datapath|i_regfile|Mux34~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux59~16_combout\ & (\icpu|i_datapath|i_regfile|Mux59~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux59~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux59~9_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux59~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux59~18_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux59~16_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux59~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux59~19_combout\);

-- Location: LCCOMB_X17_Y14_N26
\icpu|i_datapath|i_alu|ShiftLeft0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~20_combout\ = (\icpu|i_datapath|alusrc2[0]~54_combout\ & ((\icpu|i_datapath|i_regfile|Mux59~19_combout\))) # (!\icpu|i_datapath|alusrc2[0]~54_combout\ & (\icpu|i_datapath|i_regfile|Mux58~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Mux58~19_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux59~19_combout\,
	datad => \icpu|i_datapath|alusrc2[0]~54_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~20_combout\);

-- Location: FF_X26_Y11_N31
\icpu|i_datapath|i_regfile|x11[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~117_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(7));

-- Location: FF_X26_Y11_N17
\icpu|i_datapath|i_regfile|x8[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~117_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(7));

-- Location: FF_X26_Y13_N29
\icpu|i_datapath|i_regfile|x9[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~117_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(7));

-- Location: LCCOMB_X26_Y13_N28
\icpu|i_datapath|i_regfile|Mux56~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux56~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|x9\(7)) # (\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (\icpu|i_datapath|i_regfile|x8\(7) & ((!\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(7),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x9\(7),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux56~0_combout\);

-- Location: FF_X26_Y13_N31
\icpu|i_datapath|i_regfile|x10[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~117_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(7));

-- Location: LCCOMB_X26_Y13_N30
\icpu|i_datapath|i_regfile|Mux56~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux56~1_combout\ = (\icpu|i_datapath|i_regfile|Mux56~0_combout\ & ((\icpu|i_datapath|i_regfile|x11\(7)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|i_regfile|Mux56~0_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x10\(7) & \iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(7),
	datab => \icpu|i_datapath|i_regfile|Mux56~0_combout\,
	datac => \icpu|i_datapath|i_regfile|x10\(7),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux56~1_combout\);

-- Location: FF_X27_Y17_N19
\icpu|i_datapath|i_regfile|x3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~117_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(7));

-- Location: FF_X27_Y18_N1
\icpu|i_datapath|i_regfile|x2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~117_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(7));

-- Location: FF_X27_Y15_N19
\icpu|i_datapath|i_regfile|x5[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~117_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(7));

-- Location: FF_X28_Y18_N11
\icpu|i_datapath|i_regfile|x7[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~117_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(7));

-- Location: FF_X27_Y15_N13
\icpu|i_datapath|i_regfile|x6[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~117_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(7));

-- Location: FF_X28_Y18_N13
\icpu|i_datapath|i_regfile|x4[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~117_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(7));

-- Location: LCCOMB_X28_Y18_N12
\icpu|i_datapath|i_regfile|Mux56~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux56~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x6\(7))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x4\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x6\(7),
	datac => \icpu|i_datapath|i_regfile|x4\(7),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux56~12_combout\);

-- Location: LCCOMB_X28_Y18_N10
\icpu|i_datapath|i_regfile|Mux56~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux56~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux56~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(7)))) # (!\icpu|i_datapath|i_regfile|Mux56~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(7))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux56~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x5\(7),
	datac => \icpu|i_datapath|i_regfile|x7\(7),
	datad => \icpu|i_datapath|i_regfile|Mux56~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux56~13_combout\);

-- Location: FF_X27_Y18_N19
\icpu|i_datapath|i_regfile|x1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~117_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(7));

-- Location: LCCOMB_X27_Y18_N18
\icpu|i_datapath|i_regfile|Mux56~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux56~14_combout\ = (\icpu|i_datapath|i_regfile|Mux34~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux56~13_combout\) # ((!\icpu|i_datapath|i_regfile|Mux34~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(7) & \icpu|i_datapath|i_regfile|Mux34~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~4_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux56~13_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(7),
	datad => \icpu|i_datapath|i_regfile|Mux34~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux56~14_combout\);

-- Location: LCCOMB_X27_Y18_N0
\icpu|i_datapath|i_regfile|Mux56~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux56~15_combout\ = (\icpu|i_datapath|i_regfile|Mux34~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux56~14_combout\ & (\icpu|i_datapath|i_regfile|x3\(7))) # (!\icpu|i_datapath|i_regfile|Mux56~14_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(7)))))) # (!\icpu|i_datapath|i_regfile|Mux34~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux56~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(7),
	datac => \icpu|i_datapath|i_regfile|x2\(7),
	datad => \icpu|i_datapath|i_regfile|Mux56~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux56~15_combout\);

-- Location: FF_X28_Y11_N23
\icpu|i_datapath|i_regfile|x27[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~117_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(7));

-- Location: FF_X28_Y11_N5
\icpu|i_datapath|i_regfile|x23[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~117_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(7));

-- Location: FF_X23_Y20_N25
\icpu|i_datapath|i_regfile|x19[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~117_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(7));

-- Location: LCCOMB_X23_Y20_N24
\icpu|i_datapath|i_regfile|Mux56~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux56~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x23\(7)) # ((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\icpu|i_datapath|i_regfile|x19\(7) & !\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x23\(7),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x19\(7),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux56~9_combout\);

-- Location: LCCOMB_X23_Y20_N30
\icpu|i_datapath|i_regfile|Mux56~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux56~10_combout\ = (\icpu|i_datapath|i_regfile|Mux56~9_combout\ & (((\icpu|i_datapath|i_regfile|x31\(7)) # (!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|i_regfile|Mux56~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(7) & ((\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(7),
	datab => \icpu|i_datapath|i_regfile|Mux56~9_combout\,
	datac => \icpu|i_datapath|i_regfile|x31\(7),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux56~10_combout\);

-- Location: FF_X29_Y19_N15
\icpu|i_datapath|i_regfile|x29[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~117_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(7));

-- Location: FF_X26_Y19_N29
\icpu|i_datapath|i_regfile|x21[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~117_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(7));

-- Location: FF_X29_Y19_N13
\icpu|i_datapath|i_regfile|x17[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~117_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(7));

-- Location: FF_X26_Y19_N7
\icpu|i_datapath|i_regfile|x25[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~117_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(7));

-- Location: LCCOMB_X26_Y19_N6
\icpu|i_datapath|i_regfile|Mux56~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux56~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(7)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x17\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x17\(7),
	datac => \icpu|i_datapath|i_regfile|x25\(7),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux56~2_combout\);

-- Location: LCCOMB_X26_Y19_N28
\icpu|i_datapath|i_regfile|Mux56~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux56~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux56~2_combout\ & (\icpu|i_datapath|i_regfile|x29\(7))) # (!\icpu|i_datapath|i_regfile|Mux56~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(7)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|Mux56~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x29\(7),
	datac => \icpu|i_datapath|i_regfile|x21\(7),
	datad => \icpu|i_datapath|i_regfile|Mux56~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux56~3_combout\);

-- Location: FF_X24_Y17_N3
\icpu|i_datapath|i_regfile|x20[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~117_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(7));

-- Location: FF_X24_Y20_N5
\icpu|i_datapath|i_regfile|x28[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~117_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(7));

-- Location: FF_X24_Y20_N7
\icpu|i_datapath|i_regfile|x16[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~117_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(7));

-- Location: FF_X24_Y17_N25
\icpu|i_datapath|i_regfile|x24[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~117_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(7));

-- Location: LCCOMB_X24_Y20_N6
\icpu|i_datapath|i_regfile|Mux56~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux56~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)) # ((\icpu|i_datapath|i_regfile|x24\(7))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x16\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x16\(7),
	datad => \icpu|i_datapath|i_regfile|x24\(7),
	combout => \icpu|i_datapath|i_regfile|Mux56~6_combout\);

-- Location: LCCOMB_X24_Y20_N4
\icpu|i_datapath|i_regfile|Mux56~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux56~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux56~6_combout\ & ((\icpu|i_datapath|i_regfile|x28\(7)))) # (!\icpu|i_datapath|i_regfile|Mux56~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(7))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|Mux56~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(7),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x28\(7),
	datad => \icpu|i_datapath|i_regfile|Mux56~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux56~7_combout\);

-- Location: LCCOMB_X24_Y15_N12
\icpu|i_datapath|i_regfile|x30[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x30[7]~feeder_combout\ = \icpu|i_datapath|rd_data[7]~117_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[7]~117_combout\,
	combout => \icpu|i_datapath|i_regfile|x30[7]~feeder_combout\);

-- Location: FF_X24_Y15_N13
\icpu|i_datapath|i_regfile|x30[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x30[7]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(7));

-- Location: FF_X28_Y12_N29
\icpu|i_datapath|i_regfile|x26[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~117_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(7));

-- Location: FF_X28_Y12_N7
\icpu|i_datapath|i_regfile|x22[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~117_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(7));

-- Location: LCCOMB_X24_Y15_N30
\icpu|i_datapath|i_regfile|x18[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x18[7]~feeder_combout\ = \icpu|i_datapath|rd_data[7]~117_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[7]~117_combout\,
	combout => \icpu|i_datapath|i_regfile|x18[7]~feeder_combout\);

-- Location: FF_X24_Y15_N31
\icpu|i_datapath|i_regfile|x18[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x18[7]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(7));

-- Location: LCCOMB_X24_Y15_N2
\icpu|i_datapath|i_regfile|Mux56~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux56~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x22\(7))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x18\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(7),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x18\(7),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux56~4_combout\);

-- Location: LCCOMB_X24_Y15_N28
\icpu|i_datapath|i_regfile|Mux56~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux56~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux56~4_combout\ & (\icpu|i_datapath|i_regfile|x30\(7))) # (!\icpu|i_datapath|i_regfile|Mux56~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(7)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux56~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(7),
	datab => \icpu|i_datapath|i_regfile|x26\(7),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \icpu|i_datapath|i_regfile|Mux56~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux56~5_combout\);

-- Location: LCCOMB_X24_Y15_N18
\icpu|i_datapath|i_regfile|Mux56~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux56~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (\iMem|altsyncram_component|auto_generated|q_a\(16))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux56~5_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|Mux56~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|Mux56~7_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux56~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux56~8_combout\);

-- Location: LCCOMB_X24_Y15_N16
\icpu|i_datapath|i_regfile|Mux56~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux56~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux56~8_combout\ & (\icpu|i_datapath|i_regfile|Mux56~10_combout\)) # (!\icpu|i_datapath|i_regfile|Mux56~8_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux56~3_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux56~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|Mux56~10_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux56~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux56~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux56~11_combout\);

-- Location: LCCOMB_X24_Y15_N22
\icpu|i_datapath|i_regfile|Mux56~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux56~16_combout\ = (\icpu|i_datapath|i_regfile|Mux34~1_combout\ & (\icpu|i_datapath|i_regfile|Mux34~0_combout\)) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux56~11_combout\))) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & (\icpu|i_datapath|i_regfile|Mux56~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux56~15_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux56~11_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux56~16_combout\);

-- Location: LCCOMB_X19_Y14_N26
\icpu|i_datapath|i_regfile|x15[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[7]~feeder_combout\ = \icpu|i_datapath|rd_data[7]~117_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[7]~117_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[7]~feeder_combout\);

-- Location: FF_X19_Y14_N27
\icpu|i_datapath|i_regfile|x15[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[7]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(7));

-- Location: FF_X28_Y17_N9
\icpu|i_datapath|i_regfile|x13[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~117_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(7));

-- Location: FF_X24_Y19_N17
\icpu|i_datapath|i_regfile|x14[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~117_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(7));

-- Location: FF_X24_Y19_N31
\icpu|i_datapath|i_regfile|x12[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~117_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(7));

-- Location: LCCOMB_X24_Y19_N30
\icpu|i_datapath|i_regfile|Mux56~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux56~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x14\(7)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x12\(7) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x14\(7),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x12\(7),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux56~17_combout\);

-- Location: LCCOMB_X24_Y19_N22
\icpu|i_datapath|i_regfile|Mux56~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux56~18_combout\ = (\icpu|i_datapath|i_regfile|Mux56~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(7)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|i_regfile|Mux56~17_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x13\(7) & \iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(7),
	datab => \icpu|i_datapath|i_regfile|x13\(7),
	datac => \icpu|i_datapath|i_regfile|Mux56~17_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux56~18_combout\);

-- Location: LCCOMB_X24_Y15_N24
\icpu|i_datapath|i_regfile|Mux56~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux56~19_combout\ = (\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux56~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux56~18_combout\))) # (!\icpu|i_datapath|i_regfile|Mux56~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux56~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux56~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux56~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux56~16_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux56~18_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux56~19_combout\);

-- Location: LCCOMB_X20_Y12_N24
\icpu|i_datapath|i_regfile|Mux27~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x14\(4))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x12\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x14\(4),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x12\(4),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux27~0_combout\);

-- Location: LCCOMB_X20_Y12_N6
\icpu|i_datapath|i_regfile|Mux27~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux27~0_combout\ & ((\icpu|i_datapath|i_regfile|x15\(4)))) # (!\icpu|i_datapath|i_regfile|Mux27~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|x13\(4))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(4),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x15\(4),
	datad => \icpu|i_datapath|i_regfile|Mux27~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux27~1_combout\);

-- Location: LCCOMB_X23_Y17_N22
\icpu|i_datapath|i_regfile|Mux27~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~14_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|x6\(4)) # (\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (\icpu|i_datapath|i_regfile|x4\(4) & ((!\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x4\(4),
	datab => \icpu|i_datapath|i_regfile|x6\(4),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux27~14_combout\);

-- Location: LCCOMB_X26_Y17_N8
\icpu|i_datapath|i_regfile|Mux27~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~15_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux27~14_combout\ & (\icpu|i_datapath|i_regfile|x7\(4))) # (!\icpu|i_datapath|i_regfile|Mux27~14_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x5\(4)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux27~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x7\(4),
	datac => \icpu|i_datapath|i_regfile|x5\(4),
	datad => \icpu|i_datapath|i_regfile|Mux27~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux27~15_combout\);

-- Location: LCCOMB_X26_Y15_N16
\icpu|i_datapath|i_regfile|Mux27~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~16_combout\ = (\icpu|i_datapath|i_regfile|Mux24~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux27~15_combout\))) # (!\icpu|i_datapath|i_regfile|Mux24~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(4))))) # (!\icpu|i_datapath|i_regfile|Mux24~3_combout\ & (\icpu|i_datapath|i_regfile|Mux24~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~3_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~4_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(4),
	datad => \icpu|i_datapath|i_regfile|Mux27~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux27~16_combout\);

-- Location: LCCOMB_X27_Y17_N16
\icpu|i_datapath|i_regfile|Mux27~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~17_combout\ = (\icpu|i_datapath|i_regfile|Mux24~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux27~16_combout\ & (\icpu|i_datapath|i_regfile|x3\(4))) # (!\icpu|i_datapath|i_regfile|Mux27~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(4)))))) # (!\icpu|i_datapath|i_regfile|Mux24~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux27~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(4),
	datab => \icpu|i_datapath|i_regfile|Mux24~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(4),
	datad => \icpu|i_datapath|i_regfile|Mux27~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux27~17_combout\);

-- Location: LCCOMB_X29_Y15_N28
\icpu|i_datapath|i_regfile|Mux27~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x25\(4))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x17\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x25\(4),
	datac => \icpu|i_datapath|i_regfile|x17\(4),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux27~4_combout\);

-- Location: LCCOMB_X29_Y15_N2
\icpu|i_datapath|i_regfile|Mux27~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux27~4_combout\ & ((\icpu|i_datapath|i_regfile|x29\(4)))) # (!\icpu|i_datapath|i_regfile|Mux27~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(4))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x21\(4),
	datac => \icpu|i_datapath|i_regfile|x29\(4),
	datad => \icpu|i_datapath|i_regfile|Mux27~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux27~5_combout\);

-- Location: LCCOMB_X22_Y20_N6
\icpu|i_datapath|i_regfile|Mux27~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x23\(4))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x19\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x23\(4),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x19\(4),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux27~11_combout\);

-- Location: LCCOMB_X22_Y20_N12
\icpu|i_datapath|i_regfile|Mux27~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux27~11_combout\ & ((\icpu|i_datapath|i_regfile|x31\(4)))) # (!\icpu|i_datapath|i_regfile|Mux27~11_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(4))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux27~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(4),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x31\(4),
	datad => \icpu|i_datapath|i_regfile|Mux27~11_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux27~12_combout\);

-- Location: LCCOMB_X23_Y22_N6
\icpu|i_datapath|i_regfile|Mux27~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(4)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x18\(4) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(4),
	datab => \icpu|i_datapath|i_regfile|x18\(4),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux27~6_combout\);

-- Location: LCCOMB_X24_Y19_N0
\icpu|i_datapath|i_regfile|Mux27~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~7_combout\ = (\icpu|i_datapath|i_regfile|Mux27~6_combout\ & ((\icpu|i_datapath|i_regfile|x30\(4)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux27~6_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x26\(4) & \iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(4),
	datab => \icpu|i_datapath|i_regfile|x26\(4),
	datac => \icpu|i_datapath|i_regfile|Mux27~6_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux27~7_combout\);

-- Location: LCCOMB_X23_Y19_N30
\icpu|i_datapath|i_regfile|Mux27~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x24\(4))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x16\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x24\(4),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x16\(4),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux27~8_combout\);

-- Location: LCCOMB_X23_Y19_N28
\icpu|i_datapath|i_regfile|Mux27~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~9_combout\ = (\icpu|i_datapath|i_regfile|Mux27~8_combout\ & (((\icpu|i_datapath|i_regfile|x28\(4))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22)))) # (!\icpu|i_datapath|i_regfile|Mux27~8_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x20\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux27~8_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x28\(4),
	datad => \icpu|i_datapath|i_regfile|x20\(4),
	combout => \icpu|i_datapath|i_regfile|Mux27~9_combout\);

-- Location: LCCOMB_X23_Y19_N6
\icpu|i_datapath|i_regfile|Mux27~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (\iMem|altsyncram_component|auto_generated|q_a\(21))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux27~7_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux27~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux27~7_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux27~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux27~10_combout\);

-- Location: LCCOMB_X23_Y19_N20
\icpu|i_datapath|i_regfile|Mux27~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux27~10_combout\ & ((\icpu|i_datapath|i_regfile|Mux27~12_combout\))) # (!\icpu|i_datapath|i_regfile|Mux27~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux27~5_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux27~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|Mux27~5_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux27~12_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux27~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux27~13_combout\);

-- Location: LCCOMB_X23_Y19_N18
\icpu|i_datapath|i_regfile|Mux27~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~18_combout\ = (\icpu|i_datapath|i_regfile|Mux24~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~1_combout\) # ((\icpu|i_datapath|i_regfile|Mux27~13_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & 
-- (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & (\icpu|i_datapath|i_regfile|Mux27~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux27~17_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux27~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux27~18_combout\);

-- Location: LCCOMB_X23_Y19_N4
\icpu|i_datapath|i_regfile|Mux27~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~19_combout\ = (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux27~18_combout\ & ((\icpu|i_datapath|i_regfile|Mux27~1_combout\))) # (!\icpu|i_datapath|i_regfile|Mux27~18_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux27~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux27~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux27~3_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux27~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux27~18_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux27~19_combout\);

-- Location: FF_X24_Y18_N7
\icpu|i_datapath|i_regfile|x11[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~122_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(6));

-- Location: FF_X19_Y18_N25
\icpu|i_datapath|i_regfile|x10[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~122_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(6));

-- Location: FF_X24_Y18_N13
\icpu|i_datapath|i_regfile|x8[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~122_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(6));

-- Location: FF_X19_Y18_N3
\icpu|i_datapath|i_regfile|x9[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~122_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(6));

-- Location: LCCOMB_X19_Y18_N2
\icpu|i_datapath|i_regfile|Mux25~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x9\(6)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x8\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(6),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x9\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux25~0_combout\);

-- Location: LCCOMB_X19_Y18_N24
\icpu|i_datapath|i_regfile|Mux25~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux25~0_combout\ & (\icpu|i_datapath|i_regfile|x11\(6))) # (!\icpu|i_datapath|i_regfile|Mux25~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x10\(6)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x11\(6),
	datac => \icpu|i_datapath|i_regfile|x10\(6),
	datad => \icpu|i_datapath|i_regfile|Mux25~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux25~1_combout\);

-- Location: FF_X26_Y21_N25
\icpu|i_datapath|i_regfile|x27[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~122_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(6));

-- Location: FF_X26_Y14_N19
\icpu|i_datapath|i_regfile|x31[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~122_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(6));

-- Location: FF_X26_Y21_N31
\icpu|i_datapath|i_regfile|x23[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~122_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(6));

-- Location: LCCOMB_X26_Y14_N12
\icpu|i_datapath|i_regfile|Mux25~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x23\(6)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x19\(6) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x23\(6),
	datac => \icpu|i_datapath|i_regfile|x19\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux25~9_combout\);

-- Location: LCCOMB_X26_Y14_N18
\icpu|i_datapath|i_regfile|Mux25~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux25~9_combout\ & ((\icpu|i_datapath|i_regfile|x31\(6)))) # (!\icpu|i_datapath|i_regfile|Mux25~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(6))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux25~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x27\(6),
	datac => \icpu|i_datapath|i_regfile|x31\(6),
	datad => \icpu|i_datapath|i_regfile|Mux25~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux25~10_combout\);

-- Location: FF_X26_Y20_N9
\icpu|i_datapath|i_regfile|x17[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~122_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(6));

-- Location: FF_X28_Y20_N13
\icpu|i_datapath|i_regfile|x25[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~122_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(6));

-- Location: LCCOMB_X28_Y20_N12
\icpu|i_datapath|i_regfile|Mux25~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|x25\(6)) # (\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\icpu|i_datapath|i_regfile|x17\(6) & ((!\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x17\(6),
	datac => \icpu|i_datapath|i_regfile|x25\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux25~2_combout\);

-- Location: FF_X26_Y20_N7
\icpu|i_datapath|i_regfile|x29[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~122_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(6));

-- Location: FF_X28_Y20_N31
\icpu|i_datapath|i_regfile|x21[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~122_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(6));

-- Location: LCCOMB_X28_Y20_N30
\icpu|i_datapath|i_regfile|Mux25~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~3_combout\ = (\icpu|i_datapath|i_regfile|Mux25~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(6)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux25~2_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x21\(6) & \iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux25~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x29\(6),
	datac => \icpu|i_datapath|i_regfile|x21\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux25~3_combout\);

-- Location: FF_X29_Y18_N17
\icpu|i_datapath|i_regfile|x20[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~122_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(6));

-- Location: FF_X32_Y15_N3
\icpu|i_datapath|i_regfile|x28[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~122_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(6));

-- Location: FF_X29_Y18_N15
\icpu|i_datapath|i_regfile|x24[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~122_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(6));

-- Location: FF_X32_Y15_N17
\icpu|i_datapath|i_regfile|x16[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~122_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(6));

-- Location: LCCOMB_X32_Y15_N16
\icpu|i_datapath|i_regfile|Mux25~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(6)) # ((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\icpu|i_datapath|i_regfile|x16\(6) & !\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x24\(6),
	datac => \icpu|i_datapath|i_regfile|x16\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux25~6_combout\);

-- Location: LCCOMB_X32_Y15_N2
\icpu|i_datapath|i_regfile|Mux25~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux25~6_combout\ & ((\icpu|i_datapath|i_regfile|x28\(6)))) # (!\icpu|i_datapath|i_regfile|Mux25~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(6))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux25~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x20\(6),
	datac => \icpu|i_datapath|i_regfile|x28\(6),
	datad => \icpu|i_datapath|i_regfile|Mux25~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux25~7_combout\);

-- Location: FF_X26_Y22_N13
\icpu|i_datapath|i_regfile|x26[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~122_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(6));

-- Location: LCCOMB_X22_Y19_N22
\icpu|i_datapath|i_regfile|x30[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x30[6]~feeder_combout\ = \icpu|i_datapath|rd_data[6]~122_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[6]~122_combout\,
	combout => \icpu|i_datapath|i_regfile|x30[6]~feeder_combout\);

-- Location: FF_X22_Y19_N23
\icpu|i_datapath|i_regfile|x30[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x30[6]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(6));

-- Location: LCCOMB_X22_Y19_N0
\icpu|i_datapath|i_regfile|x22[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x22[6]~feeder_combout\ = \icpu|i_datapath|rd_data[6]~122_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[6]~122_combout\,
	combout => \icpu|i_datapath|i_regfile|x22[6]~feeder_combout\);

-- Location: FF_X22_Y19_N1
\icpu|i_datapath|i_regfile|x22[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x22[6]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(6));

-- Location: LCCOMB_X24_Y22_N6
\icpu|i_datapath|i_regfile|x18[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x18[6]~feeder_combout\ = \icpu|i_datapath|rd_data[6]~122_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[6]~122_combout\,
	combout => \icpu|i_datapath|i_regfile|x18[6]~feeder_combout\);

-- Location: FF_X24_Y22_N7
\icpu|i_datapath|i_regfile|x18[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x18[6]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(6));

-- Location: LCCOMB_X22_Y22_N20
\icpu|i_datapath|i_regfile|Mux25~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(6)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x18\(6) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x22\(6),
	datac => \icpu|i_datapath|i_regfile|x18\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux25~4_combout\);

-- Location: LCCOMB_X22_Y19_N24
\icpu|i_datapath|i_regfile|Mux25~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux25~4_combout\ & ((\icpu|i_datapath|i_regfile|x30\(6)))) # (!\icpu|i_datapath|i_regfile|Mux25~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(6))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(6),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x30\(6),
	datad => \icpu|i_datapath|i_regfile|Mux25~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux25~5_combout\);

-- Location: LCCOMB_X22_Y19_N6
\icpu|i_datapath|i_regfile|Mux25~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (\iMem|altsyncram_component|auto_generated|q_a\(21))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux25~5_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux25~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux25~7_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux25~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux25~8_combout\);

-- Location: LCCOMB_X22_Y19_N12
\icpu|i_datapath|i_regfile|Mux25~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux25~8_combout\ & (\icpu|i_datapath|i_regfile|Mux25~10_combout\)) # (!\icpu|i_datapath|i_regfile|Mux25~8_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux25~3_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux25~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|Mux25~10_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux25~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux25~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux25~11_combout\);

-- Location: LCCOMB_X27_Y16_N14
\icpu|i_datapath|i_regfile|x1[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x1[6]~feeder_combout\ = \icpu|i_datapath|rd_data[6]~122_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[6]~122_combout\,
	combout => \icpu|i_datapath|i_regfile|x1[6]~feeder_combout\);

-- Location: FF_X27_Y16_N15
\icpu|i_datapath|i_regfile|x1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x1[6]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(6));

-- Location: FF_X28_Y18_N17
\icpu|i_datapath|i_regfile|x4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~122_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(6));

-- Location: FF_X27_Y15_N23
\icpu|i_datapath|i_regfile|x6[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~122_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(6));

-- Location: LCCOMB_X27_Y15_N22
\icpu|i_datapath|i_regfile|Mux25~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x6\(6)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x4\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x4\(6),
	datac => \icpu|i_datapath|i_regfile|x6\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux25~12_combout\);

-- Location: FF_X28_Y18_N7
\icpu|i_datapath|i_regfile|x7[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~122_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(6));

-- Location: FF_X27_Y15_N25
\icpu|i_datapath|i_regfile|x5[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~122_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(6));

-- Location: LCCOMB_X27_Y15_N24
\icpu|i_datapath|i_regfile|Mux25~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~13_combout\ = (\icpu|i_datapath|i_regfile|Mux25~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(6)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux25~12_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x5\(6) & \iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux25~12_combout\,
	datab => \icpu|i_datapath|i_regfile|x7\(6),
	datac => \icpu|i_datapath|i_regfile|x5\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux25~13_combout\);

-- Location: LCCOMB_X27_Y12_N6
\icpu|i_datapath|i_regfile|Mux25~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~14_combout\ = (\icpu|i_datapath|i_regfile|Mux24~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux25~13_combout\) # (!\icpu|i_datapath|i_regfile|Mux24~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(6) & ((\icpu|i_datapath|i_regfile|Mux24~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(6),
	datac => \icpu|i_datapath|i_regfile|Mux25~13_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux24~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux25~14_combout\);

-- Location: LCCOMB_X27_Y16_N24
\icpu|i_datapath|i_regfile|x2[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x2[6]~feeder_combout\ = \icpu|i_datapath|rd_data[6]~122_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[6]~122_combout\,
	combout => \icpu|i_datapath|i_regfile|x2[6]~feeder_combout\);

-- Location: FF_X27_Y16_N25
\icpu|i_datapath|i_regfile|x2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x2[6]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(6));

-- Location: FF_X27_Y12_N17
\icpu|i_datapath|i_regfile|x3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~122_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(6));

-- Location: LCCOMB_X27_Y12_N16
\icpu|i_datapath|i_regfile|Mux25~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~15_combout\ = (\icpu|i_datapath|i_regfile|Mux25~14_combout\ & (((\icpu|i_datapath|i_regfile|x3\(6)) # (!\icpu|i_datapath|i_regfile|Mux24~2_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux25~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(6) & ((\icpu|i_datapath|i_regfile|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux25~14_combout\,
	datab => \icpu|i_datapath|i_regfile|x2\(6),
	datac => \icpu|i_datapath|i_regfile|x3\(6),
	datad => \icpu|i_datapath|i_regfile|Mux24~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux25~15_combout\);

-- Location: LCCOMB_X22_Y19_N18
\icpu|i_datapath|i_regfile|Mux25~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~16_combout\ = (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux24~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux25~11_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux25~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux25~11_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux25~15_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux25~16_combout\);

-- Location: FF_X27_Y12_N13
\icpu|i_datapath|i_regfile|x15[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|rd_data[6]~122_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(6));

-- Location: FF_X19_Y12_N21
\icpu|i_datapath|i_regfile|x13[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~122_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(6));

-- Location: FF_X24_Y19_N3
\icpu|i_datapath|i_regfile|x12[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~122_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(6));

-- Location: FF_X24_Y19_N21
\icpu|i_datapath|i_regfile|x14[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~122_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(6));

-- Location: LCCOMB_X24_Y19_N20
\icpu|i_datapath|i_regfile|Mux25~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x14\(6)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x12\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x12\(6),
	datac => \icpu|i_datapath|i_regfile|x14\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux25~17_combout\);

-- Location: LCCOMB_X23_Y15_N10
\icpu|i_datapath|i_regfile|Mux25~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~18_combout\ = (\icpu|i_datapath|i_regfile|Mux25~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(6)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux25~17_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x13\(6) & \iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(6),
	datab => \icpu|i_datapath|i_regfile|x13\(6),
	datac => \icpu|i_datapath|i_regfile|Mux25~17_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux25~18_combout\);

-- Location: LCCOMB_X22_Y19_N8
\icpu|i_datapath|i_regfile|Mux25~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~19_combout\ = (\icpu|i_datapath|i_regfile|Mux25~16_combout\ & (((\icpu|i_datapath|i_regfile|Mux25~18_combout\) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux25~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux25~1_combout\ & (\icpu|i_datapath|i_regfile|Mux24~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux25~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux25~16_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux25~18_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux25~19_combout\);

-- Location: LCCOMB_X24_Y9_N6
\iTimer|CompareR~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~9_combout\ = (\icpu|i_datapath|i_regfile|Mux17~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux17~19_combout\,
	combout => \iTimer|CompareR~9_combout\);

-- Location: FF_X24_Y9_N7
\iTimer|CompareR[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~9_combout\,
	ena => \iTimer|CompareR[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(14));

-- Location: FF_X26_Y13_N25
\icpu|i_datapath|i_regfile|x9[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[12]~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(12));

-- Location: FF_X27_Y13_N7
\icpu|i_datapath|i_regfile|x11[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[12]~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(12));

-- Location: FF_X26_Y13_N23
\icpu|i_datapath|i_regfile|x10[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[12]~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(12));

-- Location: FF_X27_Y13_N25
\icpu|i_datapath|i_regfile|x8[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[12]~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(12));

-- Location: LCCOMB_X27_Y13_N24
\icpu|i_datapath|i_regfile|Mux19~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x10\(12))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x8\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x10\(12),
	datac => \icpu|i_datapath|i_regfile|x8\(12),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux19~10_combout\);

-- Location: LCCOMB_X27_Y13_N6
\icpu|i_datapath|i_regfile|Mux19~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux19~10_combout\ & ((\icpu|i_datapath|i_regfile|x11\(12)))) # (!\icpu|i_datapath|i_regfile|Mux19~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(12))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux19~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x9\(12),
	datac => \icpu|i_datapath|i_regfile|x11\(12),
	datad => \icpu|i_datapath|i_regfile|Mux19~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux19~11_combout\);

-- Location: FF_X28_Y15_N23
\icpu|i_datapath|i_regfile|x3[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[12]~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(12));

-- Location: LCCOMB_X28_Y17_N22
\icpu|i_datapath|i_regfile|x6[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x6[12]~feeder_combout\ = \icpu|i_datapath|rd_data[12]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[12]~39_combout\,
	combout => \icpu|i_datapath|i_regfile|x6[12]~feeder_combout\);

-- Location: FF_X28_Y17_N23
\icpu|i_datapath|i_regfile|x6[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x6[12]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(12));

-- Location: FF_X31_Y15_N15
\icpu|i_datapath|i_regfile|x7[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[12]~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(12));

-- Location: FF_X30_Y15_N13
\icpu|i_datapath|i_regfile|x4[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[12]~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(12));

-- Location: LCCOMB_X31_Y14_N0
\icpu|i_datapath|i_regfile|x5[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x5[12]~feeder_combout\ = \icpu|i_datapath|rd_data[12]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[12]~39_combout\,
	combout => \icpu|i_datapath|i_regfile|x5[12]~feeder_combout\);

-- Location: FF_X31_Y14_N1
\icpu|i_datapath|i_regfile|x5[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x5[12]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(12));

-- Location: LCCOMB_X30_Y15_N12
\icpu|i_datapath|i_regfile|Mux19~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (\iMem|altsyncram_component|auto_generated|q_a\(20))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x5\(12)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x4\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x4\(12),
	datad => \icpu|i_datapath|i_regfile|x5\(12),
	combout => \icpu|i_datapath|i_regfile|Mux19~12_combout\);

-- Location: LCCOMB_X31_Y15_N14
\icpu|i_datapath|i_regfile|Mux19~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux19~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(12)))) # (!\icpu|i_datapath|i_regfile|Mux19~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(12))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux19~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x6\(12),
	datac => \icpu|i_datapath|i_regfile|x7\(12),
	datad => \icpu|i_datapath|i_regfile|Mux19~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux19~13_combout\);

-- Location: FF_X31_Y15_N25
\icpu|i_datapath|i_regfile|x1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[12]~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(12));

-- Location: LCCOMB_X31_Y15_N24
\icpu|i_datapath|i_regfile|Mux19~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~14_combout\ = (\icpu|i_datapath|i_regfile|Mux24~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux19~13_combout\) # ((!\icpu|i_datapath|i_regfile|Mux24~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(12) & \icpu|i_datapath|i_regfile|Mux24~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~4_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux19~13_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(12),
	datad => \icpu|i_datapath|i_regfile|Mux24~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux19~14_combout\);

-- Location: FF_X28_Y15_N17
\icpu|i_datapath|i_regfile|x2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[12]~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(12));

-- Location: LCCOMB_X28_Y15_N16
\icpu|i_datapath|i_regfile|Mux19~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~15_combout\ = (\icpu|i_datapath|i_regfile|Mux19~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(12)) # ((!\icpu|i_datapath|i_regfile|Mux24~2_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux19~14_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x2\(12) & \icpu|i_datapath|i_regfile|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(12),
	datab => \icpu|i_datapath|i_regfile|Mux19~14_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(12),
	datad => \icpu|i_datapath|i_regfile|Mux24~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux19~15_combout\);

-- Location: LCCOMB_X23_Y18_N4
\icpu|i_datapath|i_regfile|Mux19~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~16_combout\ = (\icpu|i_datapath|i_regfile|Mux24~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux24~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~1_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux19~11_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux19~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux19~11_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux19~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux19~16_combout\);

-- Location: LCCOMB_X27_Y19_N20
\icpu|i_datapath|i_regfile|x14[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x14[12]~feeder_combout\ = \icpu|i_datapath|rd_data[12]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[12]~39_combout\,
	combout => \icpu|i_datapath|i_regfile|x14[12]~feeder_combout\);

-- Location: FF_X27_Y19_N21
\icpu|i_datapath|i_regfile|x14[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x14[12]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(12));

-- Location: LCCOMB_X20_Y18_N0
\icpu|i_datapath|i_regfile|x12[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x12[12]~feeder_combout\ = \icpu|i_datapath|rd_data[12]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[12]~39_combout\,
	combout => \icpu|i_datapath|i_regfile|x12[12]~feeder_combout\);

-- Location: FF_X20_Y18_N1
\icpu|i_datapath|i_regfile|x12[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x12[12]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(12));

-- Location: LCCOMB_X20_Y18_N10
\icpu|i_datapath|i_regfile|Mux19~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|x13\(12)) # (\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\icpu|i_datapath|i_regfile|x12\(12) & ((!\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x12\(12),
	datac => \icpu|i_datapath|i_regfile|x13\(12),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux19~17_combout\);

-- Location: LCCOMB_X31_Y14_N26
\icpu|i_datapath|i_regfile|x15[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[12]~feeder_combout\ = \icpu|i_datapath|rd_data[12]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[12]~39_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[12]~feeder_combout\);

-- Location: FF_X31_Y14_N27
\icpu|i_datapath|i_regfile|x15[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[12]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(12));

-- Location: LCCOMB_X23_Y18_N22
\icpu|i_datapath|i_regfile|Mux19~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux19~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(12)))) # (!\icpu|i_datapath|i_regfile|Mux19~17_combout\ & 
-- (\icpu|i_datapath|i_regfile|x14\(12))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux19~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x14\(12),
	datac => \icpu|i_datapath|i_regfile|Mux19~17_combout\,
	datad => \icpu|i_datapath|i_regfile|x15\(12),
	combout => \icpu|i_datapath|i_regfile|Mux19~18_combout\);

-- Location: LCCOMB_X29_Y13_N16
\icpu|i_datapath|i_regfile|x31[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x31[12]~feeder_combout\ = \icpu|i_datapath|rd_data[12]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[12]~39_combout\,
	combout => \icpu|i_datapath|i_regfile|x31[12]~feeder_combout\);

-- Location: FF_X29_Y13_N17
\icpu|i_datapath|i_regfile|x31[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x31[12]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(12));

-- Location: LCCOMB_X28_Y19_N4
\icpu|i_datapath|i_regfile|x27[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x27[12]~feeder_combout\ = \icpu|i_datapath|rd_data[12]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[12]~39_combout\,
	combout => \icpu|i_datapath|i_regfile|x27[12]~feeder_combout\);

-- Location: FF_X28_Y19_N5
\icpu|i_datapath|i_regfile|x27[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x27[12]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(12));

-- Location: LCCOMB_X29_Y13_N18
\icpu|i_datapath|i_regfile|x19[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x19[12]~feeder_combout\ = \icpu|i_datapath|rd_data[12]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[12]~39_combout\,
	combout => \icpu|i_datapath|i_regfile|x19[12]~feeder_combout\);

-- Location: FF_X29_Y13_N19
\icpu|i_datapath|i_regfile|x19[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x19[12]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(12));

-- Location: LCCOMB_X28_Y19_N2
\icpu|i_datapath|i_regfile|x23[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x23[12]~feeder_combout\ = \icpu|i_datapath|rd_data[12]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[12]~39_combout\,
	combout => \icpu|i_datapath|i_regfile|x23[12]~feeder_combout\);

-- Location: FF_X28_Y19_N3
\icpu|i_datapath|i_regfile|x23[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x23[12]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(12));

-- Location: LCCOMB_X28_Y19_N20
\icpu|i_datapath|i_regfile|Mux19~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x23\(12)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x19\(12) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(12),
	datab => \icpu|i_datapath|i_regfile|x23\(12),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux19~7_combout\);

-- Location: LCCOMB_X28_Y19_N30
\icpu|i_datapath|i_regfile|Mux19~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux19~7_combout\ & (\icpu|i_datapath|i_regfile|x31\(12))) # (!\icpu|i_datapath|i_regfile|Mux19~7_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(12)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux19~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(12),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x27\(12),
	datad => \icpu|i_datapath|i_regfile|Mux19~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux19~8_combout\);

-- Location: LCCOMB_X24_Y12_N12
\icpu|i_datapath|i_regfile|x26[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x26[12]~feeder_combout\ = \icpu|i_datapath|rd_data[12]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[12]~39_combout\,
	combout => \icpu|i_datapath|i_regfile|x26[12]~feeder_combout\);

-- Location: FF_X24_Y12_N13
\icpu|i_datapath|i_regfile|x26[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x26[12]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(12));

-- Location: FF_X28_Y14_N19
\icpu|i_datapath|i_regfile|x30[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[12]~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(12));

-- Location: FF_X28_Y14_N1
\icpu|i_datapath|i_regfile|x18[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[12]~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(12));

-- Location: LCCOMB_X24_Y12_N14
\icpu|i_datapath|i_regfile|x22[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x22[12]~feeder_combout\ = \icpu|i_datapath|rd_data[12]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[12]~39_combout\,
	combout => \icpu|i_datapath|i_regfile|x22[12]~feeder_combout\);

-- Location: FF_X24_Y12_N15
\icpu|i_datapath|i_regfile|x22[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x22[12]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(12));

-- Location: LCCOMB_X24_Y12_N4
\icpu|i_datapath|i_regfile|Mux19~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x22\(12)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x18\(12) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(12),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x22\(12),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux19~0_combout\);

-- Location: LCCOMB_X24_Y12_N10
\icpu|i_datapath|i_regfile|Mux19~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~1_combout\ = (\icpu|i_datapath|i_regfile|Mux19~0_combout\ & (((\icpu|i_datapath|i_regfile|x30\(12)) # (!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux19~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(12) & ((\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(12),
	datab => \icpu|i_datapath|i_regfile|x30\(12),
	datac => \icpu|i_datapath|i_regfile|Mux19~0_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux19~1_combout\);

-- Location: LCCOMB_X27_Y20_N10
\icpu|i_datapath|i_regfile|x29[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x29[12]~feeder_combout\ = \icpu|i_datapath|rd_data[12]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[12]~39_combout\,
	combout => \icpu|i_datapath|i_regfile|x29[12]~feeder_combout\);

-- Location: FF_X27_Y20_N11
\icpu|i_datapath|i_regfile|x29[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x29[12]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(12));

-- Location: FF_X26_Y19_N17
\icpu|i_datapath|i_regfile|x21[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[12]~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(12));

-- Location: FF_X26_Y19_N15
\icpu|i_datapath|i_regfile|x25[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[12]~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(12));

-- Location: LCCOMB_X27_Y20_N20
\icpu|i_datapath|i_regfile|x17[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x17[12]~feeder_combout\ = \icpu|i_datapath|rd_data[12]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[12]~39_combout\,
	combout => \icpu|i_datapath|i_regfile|x17[12]~feeder_combout\);

-- Location: FF_X27_Y20_N21
\icpu|i_datapath|i_regfile|x17[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x17[12]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(12));

-- Location: LCCOMB_X27_Y21_N24
\icpu|i_datapath|i_regfile|Mux19~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x25\(12))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x17\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(12),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x17\(12),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux19~2_combout\);

-- Location: LCCOMB_X27_Y21_N26
\icpu|i_datapath|i_regfile|Mux19~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux19~2_combout\ & (\icpu|i_datapath|i_regfile|x29\(12))) # (!\icpu|i_datapath|i_regfile|Mux19~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(12)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(12),
	datab => \icpu|i_datapath|i_regfile|x21\(12),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \icpu|i_datapath|i_regfile|Mux19~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux19~3_combout\);

-- Location: FF_X24_Y20_N25
\icpu|i_datapath|i_regfile|x16[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[12]~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(12));

-- Location: FF_X23_Y18_N7
\icpu|i_datapath|i_regfile|x24[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[12]~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(12));

-- Location: LCCOMB_X23_Y18_N6
\icpu|i_datapath|i_regfile|Mux19~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(12)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x16\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(12),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x24\(12),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux19~4_combout\);

-- Location: FF_X23_Y18_N9
\icpu|i_datapath|i_regfile|x20[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[12]~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(12));

-- Location: FF_X24_Y20_N11
\icpu|i_datapath|i_regfile|x28[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[12]~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(12));

-- Location: LCCOMB_X23_Y18_N8
\icpu|i_datapath|i_regfile|Mux19~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~5_combout\ = (\icpu|i_datapath|i_regfile|Mux19~4_combout\ & (((\icpu|i_datapath|i_regfile|x28\(12))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22)))) # (!\icpu|i_datapath|i_regfile|Mux19~4_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x20\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux19~4_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x20\(12),
	datad => \icpu|i_datapath|i_regfile|x28\(12),
	combout => \icpu|i_datapath|i_regfile|Mux19~5_combout\);

-- Location: LCCOMB_X23_Y18_N0
\icpu|i_datapath|i_regfile|Mux19~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|Mux19~3_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux19~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|Mux19~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux19~5_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux19~6_combout\);

-- Location: LCCOMB_X23_Y18_N18
\icpu|i_datapath|i_regfile|Mux19~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux19~6_combout\ & (\icpu|i_datapath|i_regfile|Mux19~8_combout\)) # (!\icpu|i_datapath|i_regfile|Mux19~6_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux19~1_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|Mux19~8_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux19~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux19~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux19~9_combout\);

-- Location: LCCOMB_X23_Y18_N16
\icpu|i_datapath|i_regfile|Mux19~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~19_combout\ = (\icpu|i_datapath|i_regfile|Mux24~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux19~16_combout\ & (\icpu|i_datapath|i_regfile|Mux19~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux19~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux19~9_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & (\icpu|i_datapath|i_regfile|Mux19~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux19~16_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux19~18_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux19~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux19~19_combout\);

-- Location: LCCOMB_X28_Y10_N18
\iTimer|CompareR~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~8_combout\ = (\icpu|i_datapath|i_regfile|Mux18~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux18~19_combout\,
	combout => \iTimer|CompareR~8_combout\);

-- Location: FF_X28_Y10_N19
\iTimer|CompareR[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~8_combout\,
	ena => \iTimer|CompareR[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(13));

-- Location: LCCOMB_X17_Y10_N16
\icpu|i_datapath|Add5~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add5~46_combout\ = (\icpu|i_datapath|pc\(25) & (!\icpu|i_datapath|Add5~45\)) # (!\icpu|i_datapath|pc\(25) & ((\icpu|i_datapath|Add5~45\) # (GND)))
-- \icpu|i_datapath|Add5~47\ = CARRY((!\icpu|i_datapath|Add5~45\) # (!\icpu|i_datapath|pc\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(25),
	datad => VCC,
	cin => \icpu|i_datapath|Add5~45\,
	combout => \icpu|i_datapath|Add5~46_combout\,
	cout => \icpu|i_datapath|Add5~47\);

-- Location: LCCOMB_X28_Y10_N2
\iTimer|CompareR~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~1_combout\ = (\icpu|i_datapath|i_regfile|Mux6~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux6~19_combout\,
	combout => \iTimer|CompareR~1_combout\);

-- Location: FF_X28_Y10_N3
\iTimer|CompareR[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~1_combout\,
	ena => \iTimer|CompareR[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(25));

-- Location: M9K_X25_Y12_N0
\iMem|altsyncram_component|auto_generated|ram_block1a5\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000104005800015004C510C50C504C50C5C04504C544858591120",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \icpu|i_controller|i_maindec|Decoder0~5_combout\,
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \iDecoder|Equal0~7_combout\,
	portadatain => \iMem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portbdatain => \iMem|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAIN_bus\,
	portaaddr => \iMem|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \iMem|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \iMem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\,
	portbdataout => \iMem|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X24_Y11_N20
\icpu|i_datapath|rd_data[25]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[25]~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_b\(25) & ((!\icpu|i_datapath|i_alu|Mux18~4_combout\) # (!\iDecoder|Equal1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_b\(25),
	datac => \iDecoder|Equal1~7_combout\,
	datad => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	combout => \icpu|i_datapath|rd_data[25]~12_combout\);

-- Location: LCCOMB_X24_Y11_N6
\icpu|i_datapath|rd_data[25]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[25]~13_combout\ = (\icpu|i_datapath|rd_data[20]~9_combout\ & (((\icpu|i_datapath|rd_data[20]~10_combout\)))) # (!\icpu|i_datapath|rd_data[20]~9_combout\ & ((\icpu|i_datapath|rd_data[20]~10_combout\ & 
-- ((\icpu|i_datapath|rd_data[25]~12_combout\))) # (!\icpu|i_datapath|rd_data[20]~10_combout\ & (\icpu|i_datapath|i_alu|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux6~4_combout\,
	datab => \icpu|i_datapath|rd_data[25]~12_combout\,
	datac => \icpu|i_datapath|rd_data[20]~9_combout\,
	datad => \icpu|i_datapath|rd_data[20]~10_combout\,
	combout => \icpu|i_datapath|rd_data[25]~13_combout\);

-- Location: LCCOMB_X24_Y11_N24
\icpu|i_datapath|rd_data[25]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[25]~14_combout\ = (\icpu|i_datapath|rd_data[20]~11_combout\ & ((\icpu|i_datapath|rd_data[25]~13_combout\ & (\iTimer|CompareR\(25))) # (!\icpu|i_datapath|rd_data[25]~13_combout\ & ((\iTimer|CounterR\(25)))))) # 
-- (!\icpu|i_datapath|rd_data[20]~11_combout\ & (((\icpu|i_datapath|rd_data[25]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[20]~11_combout\,
	datab => \iTimer|CompareR\(25),
	datac => \iTimer|CounterR\(25),
	datad => \icpu|i_datapath|rd_data[25]~13_combout\,
	combout => \icpu|i_datapath|rd_data[25]~14_combout\);

-- Location: LCCOMB_X24_Y11_N2
\icpu|i_datapath|rd_data[25]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[25]~15_combout\ = (\icpu|i_datapath|rd_data[0]~150_combout\ & (\icpu|i_datapath|Add5~46_combout\)) # (!\icpu|i_datapath|rd_data[0]~150_combout\ & ((\icpu|i_datapath|rd_data[25]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|rd_data[0]~150_combout\,
	datac => \icpu|i_datapath|Add5~46_combout\,
	datad => \icpu|i_datapath|rd_data[25]~14_combout\,
	combout => \icpu|i_datapath|rd_data[25]~15_combout\);

-- Location: LCCOMB_X24_Y11_N10
\icpu|i_datapath|i_regfile|x15[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[25]~feeder_combout\ = \icpu|i_datapath|rd_data[25]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[25]~15_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[25]~feeder_combout\);

-- Location: FF_X24_Y11_N11
\icpu|i_datapath|i_regfile|x15[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[25]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(25));

-- Location: FF_X23_Y11_N25
\icpu|i_datapath|i_regfile|x14[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(25));

-- Location: LCCOMB_X23_Y10_N12
\icpu|i_datapath|i_regfile|x13[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x13[25]~feeder_combout\ = \icpu|i_datapath|rd_data[25]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[25]~15_combout\,
	combout => \icpu|i_datapath|i_regfile|x13[25]~feeder_combout\);

-- Location: FF_X23_Y10_N13
\icpu|i_datapath|i_regfile|x13[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x13[25]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(25));

-- Location: FF_X23_Y11_N3
\icpu|i_datapath|i_regfile|x12[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(25));

-- Location: LCCOMB_X23_Y11_N2
\icpu|i_datapath|i_regfile|Mux6~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x13\(25))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x12\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x13\(25),
	datac => \icpu|i_datapath|i_regfile|x12\(25),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux6~17_combout\);

-- Location: LCCOMB_X23_Y11_N24
\icpu|i_datapath|i_regfile|Mux6~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux6~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(25))) # (!\icpu|i_datapath|i_regfile|Mux6~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(25)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux6~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x15\(25),
	datac => \icpu|i_datapath|i_regfile|x14\(25),
	datad => \icpu|i_datapath|i_regfile|Mux6~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux6~18_combout\);

-- Location: LCCOMB_X30_Y13_N8
\icpu|i_datapath|i_regfile|x9[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x9[25]~feeder_combout\ = \icpu|i_datapath|rd_data[25]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[25]~15_combout\,
	combout => \icpu|i_datapath|i_regfile|x9[25]~feeder_combout\);

-- Location: FF_X30_Y13_N9
\icpu|i_datapath|i_regfile|x9[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x9[25]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(25));

-- Location: FF_X27_Y13_N3
\icpu|i_datapath|i_regfile|x11[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(25));

-- Location: LCCOMB_X30_Y13_N22
\icpu|i_datapath|i_regfile|x10[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[25]~feeder_combout\ = \icpu|i_datapath|rd_data[25]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[25]~15_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[25]~feeder_combout\);

-- Location: FF_X30_Y13_N23
\icpu|i_datapath|i_regfile|x10[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[25]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(25));

-- Location: FF_X27_Y13_N13
\icpu|i_datapath|i_regfile|x8[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(25));

-- Location: LCCOMB_X27_Y13_N12
\icpu|i_datapath|i_regfile|Mux6~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x10\(25))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x8\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x10\(25),
	datac => \icpu|i_datapath|i_regfile|x8\(25),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux6~10_combout\);

-- Location: LCCOMB_X27_Y13_N2
\icpu|i_datapath|i_regfile|Mux6~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux6~10_combout\ & ((\icpu|i_datapath|i_regfile|x11\(25)))) # (!\icpu|i_datapath|i_regfile|Mux6~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(25))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x9\(25),
	datac => \icpu|i_datapath|i_regfile|x11\(25),
	datad => \icpu|i_datapath|i_regfile|Mux6~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux6~11_combout\);

-- Location: LCCOMB_X32_Y16_N8
\icpu|i_datapath|i_regfile|x1[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x1[25]~feeder_combout\ = \icpu|i_datapath|rd_data[25]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[25]~15_combout\,
	combout => \icpu|i_datapath|i_regfile|x1[25]~feeder_combout\);

-- Location: FF_X32_Y16_N9
\icpu|i_datapath|i_regfile|x1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x1[25]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(25));

-- Location: FF_X27_Y15_N29
\icpu|i_datapath|i_regfile|x6[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(25));

-- Location: FF_X30_Y15_N5
\icpu|i_datapath|i_regfile|x4[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(25));

-- Location: FF_X27_Y15_N27
\icpu|i_datapath|i_regfile|x5[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(25));

-- Location: LCCOMB_X30_Y15_N4
\icpu|i_datapath|i_regfile|Mux6~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (\iMem|altsyncram_component|auto_generated|q_a\(20))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x5\(25)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x4\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x4\(25),
	datad => \icpu|i_datapath|i_regfile|x5\(25),
	combout => \icpu|i_datapath|i_regfile|Mux6~12_combout\);

-- Location: FF_X30_Y15_N19
\icpu|i_datapath|i_regfile|x7[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(25));

-- Location: LCCOMB_X30_Y15_N18
\icpu|i_datapath|i_regfile|Mux6~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~13_combout\ = (\icpu|i_datapath|i_regfile|Mux6~12_combout\ & (((\icpu|i_datapath|i_regfile|x7\(25)) # (!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux6~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(25) & ((\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(25),
	datab => \icpu|i_datapath|i_regfile|Mux6~12_combout\,
	datac => \icpu|i_datapath|i_regfile|x7\(25),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux6~13_combout\);

-- Location: LCCOMB_X33_Y15_N24
\icpu|i_datapath|i_regfile|Mux6~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~14_combout\ = (\icpu|i_datapath|i_regfile|Mux24~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux6~13_combout\) # (!\icpu|i_datapath|i_regfile|Mux24~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(25) & (\icpu|i_datapath|i_regfile|Mux24~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(25),
	datac => \icpu|i_datapath|i_regfile|Mux24~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux6~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux6~14_combout\);

-- Location: LCCOMB_X27_Y17_N28
\icpu|i_datapath|i_regfile|x2[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x2[25]~feeder_combout\ = \icpu|i_datapath|rd_data[25]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[25]~15_combout\,
	combout => \icpu|i_datapath|i_regfile|x2[25]~feeder_combout\);

-- Location: FF_X27_Y17_N29
\icpu|i_datapath|i_regfile|x2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x2[25]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(25));

-- Location: FF_X27_Y17_N31
\icpu|i_datapath|i_regfile|x3[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(25));

-- Location: LCCOMB_X27_Y17_N12
\icpu|i_datapath|i_regfile|Mux6~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~15_combout\ = (\icpu|i_datapath|i_regfile|Mux6~14_combout\ & (((\icpu|i_datapath|i_regfile|x3\(25)) # (!\icpu|i_datapath|i_regfile|Mux24~2_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux6~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(25) & ((\icpu|i_datapath|i_regfile|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux6~14_combout\,
	datab => \icpu|i_datapath|i_regfile|x2\(25),
	datac => \icpu|i_datapath|i_regfile|x3\(25),
	datad => \icpu|i_datapath|i_regfile|Mux24~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux6~15_combout\);

-- Location: LCCOMB_X29_Y15_N4
\icpu|i_datapath|i_regfile|Mux6~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~16_combout\ = (\icpu|i_datapath|i_regfile|Mux24~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux24~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~1_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux6~11_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux6~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux6~11_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux6~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux6~16_combout\);

-- Location: FF_X24_Y21_N29
\icpu|i_datapath|i_regfile|x26[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(25));

-- Location: LCCOMB_X22_Y21_N28
\icpu|i_datapath|i_regfile|x30[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x30[25]~feeder_combout\ = \icpu|i_datapath|rd_data[25]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[25]~15_combout\,
	combout => \icpu|i_datapath|i_regfile|x30[25]~feeder_combout\);

-- Location: FF_X22_Y21_N29
\icpu|i_datapath|i_regfile|x30[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x30[25]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(25));

-- Location: FF_X24_Y21_N3
\icpu|i_datapath|i_regfile|x18[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(25));

-- Location: LCCOMB_X23_Y21_N24
\icpu|i_datapath|i_regfile|x22[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x22[25]~feeder_combout\ = \icpu|i_datapath|rd_data[25]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[25]~15_combout\,
	combout => \icpu|i_datapath|i_regfile|x22[25]~feeder_combout\);

-- Location: FF_X23_Y21_N25
\icpu|i_datapath|i_regfile|x22[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x22[25]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(25));

-- Location: LCCOMB_X24_Y21_N2
\icpu|i_datapath|i_regfile|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (\iMem|altsyncram_component|auto_generated|q_a\(22))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(25)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x18\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x18\(25),
	datad => \icpu|i_datapath|i_regfile|x22\(25),
	combout => \icpu|i_datapath|i_regfile|Mux6~0_combout\);

-- Location: LCCOMB_X24_Y21_N4
\icpu|i_datapath|i_regfile|Mux6~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux6~0_combout\ & ((\icpu|i_datapath|i_regfile|x30\(25)))) # (!\icpu|i_datapath|i_regfile|Mux6~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(25))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x26\(25),
	datac => \icpu|i_datapath|i_regfile|x30\(25),
	datad => \icpu|i_datapath|i_regfile|Mux6~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux6~1_combout\);

-- Location: LCCOMB_X29_Y13_N4
\icpu|i_datapath|i_regfile|x31[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x31[25]~feeder_combout\ = \icpu|i_datapath|rd_data[25]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[25]~15_combout\,
	combout => \icpu|i_datapath|i_regfile|x31[25]~feeder_combout\);

-- Location: FF_X29_Y13_N5
\icpu|i_datapath|i_regfile|x31[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x31[25]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(25));

-- Location: FF_X28_Y11_N1
\icpu|i_datapath|i_regfile|x27[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(25));

-- Location: LCCOMB_X31_Y19_N20
\icpu|i_datapath|i_regfile|x19[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x19[25]~feeder_combout\ = \icpu|i_datapath|rd_data[25]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[25]~15_combout\,
	combout => \icpu|i_datapath|i_regfile|x19[25]~feeder_combout\);

-- Location: FF_X31_Y19_N21
\icpu|i_datapath|i_regfile|x19[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x19[25]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(25));

-- Location: FF_X28_Y11_N27
\icpu|i_datapath|i_regfile|x23[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(25));

-- Location: LCCOMB_X28_Y11_N26
\icpu|i_datapath|i_regfile|Mux6~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x23\(25)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x19\(25) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x19\(25),
	datac => \icpu|i_datapath|i_regfile|x23\(25),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux6~7_combout\);

-- Location: LCCOMB_X28_Y11_N24
\icpu|i_datapath|i_regfile|Mux6~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~8_combout\ = (\icpu|i_datapath|i_regfile|Mux6~7_combout\ & ((\icpu|i_datapath|i_regfile|x31\(25)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux6~7_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x27\(25) & \iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(25),
	datab => \icpu|i_datapath|i_regfile|x27\(25),
	datac => \icpu|i_datapath|i_regfile|Mux6~7_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux6~8_combout\);

-- Location: LCCOMB_X29_Y20_N0
\icpu|i_datapath|i_regfile|x21[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x21[25]~feeder_combout\ = \icpu|i_datapath|rd_data[25]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[25]~15_combout\,
	combout => \icpu|i_datapath|i_regfile|x21[25]~feeder_combout\);

-- Location: FF_X29_Y20_N1
\icpu|i_datapath|i_regfile|x21[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x21[25]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(25));

-- Location: FF_X29_Y15_N27
\icpu|i_datapath|i_regfile|x29[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(25));

-- Location: FF_X29_Y20_N27
\icpu|i_datapath|i_regfile|x25[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(25));

-- Location: FF_X29_Y15_N21
\icpu|i_datapath|i_regfile|x17[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(25));

-- Location: LCCOMB_X29_Y15_N20
\icpu|i_datapath|i_regfile|Mux6~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x25\(25))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x17\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(25),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x17\(25),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux6~2_combout\);

-- Location: LCCOMB_X29_Y15_N26
\icpu|i_datapath|i_regfile|Mux6~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux6~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(25)))) # (!\icpu|i_datapath|i_regfile|Mux6~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(25))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(25),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x29\(25),
	datad => \icpu|i_datapath|i_regfile|Mux6~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux6~3_combout\);

-- Location: LCCOMB_X32_Y14_N4
\icpu|i_datapath|i_regfile|x20[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x20[25]~feeder_combout\ = \icpu|i_datapath|rd_data[25]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[25]~15_combout\,
	combout => \icpu|i_datapath|i_regfile|x20[25]~feeder_combout\);

-- Location: FF_X32_Y14_N5
\icpu|i_datapath|i_regfile|x20[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x20[25]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(25));

-- Location: FF_X32_Y15_N5
\icpu|i_datapath|i_regfile|x16[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(25));

-- Location: LCCOMB_X32_Y14_N2
\icpu|i_datapath|i_regfile|x24[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x24[25]~feeder_combout\ = \icpu|i_datapath|rd_data[25]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[25]~15_combout\,
	combout => \icpu|i_datapath|i_regfile|x24[25]~feeder_combout\);

-- Location: FF_X32_Y14_N3
\icpu|i_datapath|i_regfile|x24[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x24[25]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(25));

-- Location: LCCOMB_X32_Y15_N4
\icpu|i_datapath|i_regfile|Mux6~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\iMem|altsyncram_component|auto_generated|q_a\(22)) # ((\icpu|i_datapath|i_regfile|x24\(25))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x16\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x16\(25),
	datad => \icpu|i_datapath|i_regfile|x24\(25),
	combout => \icpu|i_datapath|i_regfile|Mux6~4_combout\);

-- Location: FF_X32_Y15_N7
\icpu|i_datapath|i_regfile|x28[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(25));

-- Location: LCCOMB_X32_Y15_N6
\icpu|i_datapath|i_regfile|Mux6~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~5_combout\ = (\icpu|i_datapath|i_regfile|Mux6~4_combout\ & (((\icpu|i_datapath|i_regfile|x28\(25)) # (!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux6~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(25) & ((\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(25),
	datab => \icpu|i_datapath|i_regfile|Mux6~4_combout\,
	datac => \icpu|i_datapath|i_regfile|x28\(25),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux6~5_combout\);

-- Location: LCCOMB_X29_Y15_N12
\icpu|i_datapath|i_regfile|Mux6~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|Mux6~3_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux6~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux6~3_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|Mux6~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux6~6_combout\);

-- Location: LCCOMB_X29_Y15_N10
\icpu|i_datapath|i_regfile|Mux6~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux6~6_combout\ & ((\icpu|i_datapath|i_regfile|Mux6~8_combout\))) # (!\icpu|i_datapath|i_regfile|Mux6~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux6~1_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux6~1_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux6~8_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux6~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux6~9_combout\);

-- Location: LCCOMB_X29_Y15_N14
\icpu|i_datapath|i_regfile|Mux6~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~19_combout\ = (\icpu|i_datapath|i_regfile|Mux24~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux6~16_combout\ & (\icpu|i_datapath|i_regfile|Mux6~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux6~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux6~9_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux6~18_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux6~16_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux6~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux6~19_combout\);

-- Location: LCCOMB_X31_Y14_N18
\icpu|i_datapath|rd_data[13]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[13]~40_combout\ = (\iMem|altsyncram_component|auto_generated|q_b\(13) & ((!\icpu|i_datapath|i_alu|Mux18~4_combout\) # (!\iDecoder|Equal1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_b\(13),
	datab => \iDecoder|Equal1~7_combout\,
	datad => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	combout => \icpu|i_datapath|rd_data[13]~40_combout\);

-- Location: LCCOMB_X31_Y14_N12
\icpu|i_datapath|rd_data[13]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[13]~41_combout\ = (\icpu|i_datapath|rd_data[20]~9_combout\ & (((\icpu|i_datapath|rd_data[20]~10_combout\)))) # (!\icpu|i_datapath|rd_data[20]~9_combout\ & ((\icpu|i_datapath|rd_data[20]~10_combout\ & 
-- ((\icpu|i_datapath|rd_data[13]~40_combout\))) # (!\icpu|i_datapath|rd_data[20]~10_combout\ & (\icpu|i_datapath|i_alu|Mux18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	datab => \icpu|i_datapath|rd_data[20]~9_combout\,
	datac => \icpu|i_datapath|rd_data[20]~10_combout\,
	datad => \icpu|i_datapath|rd_data[13]~40_combout\,
	combout => \icpu|i_datapath|rd_data[13]~41_combout\);

-- Location: LCCOMB_X31_Y14_N6
\icpu|i_datapath|rd_data[13]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[13]~42_combout\ = (\icpu|i_datapath|rd_data[20]~11_combout\ & ((\icpu|i_datapath|rd_data[13]~41_combout\ & (\iTimer|CompareR\(13))) # (!\icpu|i_datapath|rd_data[13]~41_combout\ & ((\iTimer|CounterR\(13)))))) # 
-- (!\icpu|i_datapath|rd_data[20]~11_combout\ & (((\icpu|i_datapath|rd_data[13]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(13),
	datab => \iTimer|CounterR\(13),
	datac => \icpu|i_datapath|rd_data[20]~11_combout\,
	datad => \icpu|i_datapath|rd_data[13]~41_combout\,
	combout => \icpu|i_datapath|rd_data[13]~42_combout\);

-- Location: LCCOMB_X31_Y14_N28
\icpu|i_datapath|rd_data[13]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[13]~43_combout\ = (\icpu|i_datapath|rd_data[0]~150_combout\ & (\icpu|i_datapath|Add5~22_combout\)) # (!\icpu|i_datapath|rd_data[0]~150_combout\ & ((\icpu|i_datapath|rd_data[13]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|rd_data[0]~150_combout\,
	datac => \icpu|i_datapath|Add5~22_combout\,
	datad => \icpu|i_datapath|rd_data[13]~42_combout\,
	combout => \icpu|i_datapath|rd_data[13]~43_combout\);

-- Location: LCCOMB_X29_Y12_N4
\icpu|i_datapath|i_regfile|x10[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[13]~feeder_combout\ = \icpu|i_datapath|rd_data[13]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[13]~43_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[13]~feeder_combout\);

-- Location: FF_X29_Y12_N5
\icpu|i_datapath|i_regfile|x10[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[13]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(13));

-- Location: FF_X24_Y18_N5
\icpu|i_datapath|i_regfile|x8[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[13]~43_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(13));

-- Location: FF_X21_Y12_N31
\icpu|i_datapath|i_regfile|x9[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[13]~43_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(13));

-- Location: LCCOMB_X21_Y12_N16
\icpu|i_datapath|i_regfile|Mux18~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x9\(13)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x8\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(13),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x9\(13),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux18~0_combout\);

-- Location: FF_X24_Y18_N11
\icpu|i_datapath|i_regfile|x11[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[13]~43_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(13));

-- Location: LCCOMB_X28_Y12_N8
\icpu|i_datapath|i_regfile|Mux18~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~1_combout\ = (\icpu|i_datapath|i_regfile|Mux18~0_combout\ & (((\icpu|i_datapath|i_regfile|x11\(13)) # (!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux18~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|x10\(13) & ((\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(13),
	datab => \icpu|i_datapath|i_regfile|Mux18~0_combout\,
	datac => \icpu|i_datapath|i_regfile|x11\(13),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux18~1_combout\);

-- Location: LCCOMB_X31_Y14_N30
\icpu|i_datapath|i_regfile|x15[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[13]~feeder_combout\ = \icpu|i_datapath|rd_data[13]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[13]~43_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[13]~feeder_combout\);

-- Location: FF_X31_Y14_N31
\icpu|i_datapath|i_regfile|x15[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[13]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(13));

-- Location: LCCOMB_X19_Y19_N4
\icpu|i_datapath|i_regfile|x13[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x13[13]~feeder_combout\ = \icpu|i_datapath|rd_data[13]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[13]~43_combout\,
	combout => \icpu|i_datapath|i_regfile|x13[13]~feeder_combout\);

-- Location: FF_X19_Y19_N5
\icpu|i_datapath|i_regfile|x13[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x13[13]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(13));

-- Location: LCCOMB_X19_Y19_N14
\icpu|i_datapath|i_regfile|x12[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x12[13]~feeder_combout\ = \icpu|i_datapath|rd_data[13]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[13]~43_combout\,
	combout => \icpu|i_datapath|i_regfile|x12[13]~feeder_combout\);

-- Location: FF_X19_Y19_N15
\icpu|i_datapath|i_regfile|x12[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x12[13]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(13));

-- Location: LCCOMB_X27_Y19_N0
\icpu|i_datapath|i_regfile|x14[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x14[13]~feeder_combout\ = \icpu|i_datapath|rd_data[13]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[13]~43_combout\,
	combout => \icpu|i_datapath|i_regfile|x14[13]~feeder_combout\);

-- Location: FF_X27_Y19_N1
\icpu|i_datapath|i_regfile|x14[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x14[13]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(13));

-- Location: LCCOMB_X20_Y18_N4
\icpu|i_datapath|i_regfile|Mux18~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x14\(13)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x12\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x12\(13),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|x14\(13),
	combout => \icpu|i_datapath|i_regfile|Mux18~17_combout\);

-- Location: LCCOMB_X21_Y18_N26
\icpu|i_datapath|i_regfile|Mux18~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~18_combout\ = (\icpu|i_datapath|i_regfile|Mux18~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(13)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux18~17_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x13\(13) & \iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(13),
	datab => \icpu|i_datapath|i_regfile|x13\(13),
	datac => \icpu|i_datapath|i_regfile|Mux18~17_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux18~18_combout\);

-- Location: LCCOMB_X29_Y22_N30
\icpu|i_datapath|i_regfile|x21[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x21[13]~feeder_combout\ = \icpu|i_datapath|rd_data[13]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[13]~43_combout\,
	combout => \icpu|i_datapath|i_regfile|x21[13]~feeder_combout\);

-- Location: FF_X29_Y22_N31
\icpu|i_datapath|i_regfile|x21[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x21[13]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(13));

-- Location: LCCOMB_X27_Y20_N28
\icpu|i_datapath|i_regfile|x17[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x17[13]~feeder_combout\ = \icpu|i_datapath|rd_data[13]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[13]~43_combout\,
	combout => \icpu|i_datapath|i_regfile|x17[13]~feeder_combout\);

-- Location: FF_X27_Y20_N29
\icpu|i_datapath|i_regfile|x17[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x17[13]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(13));

-- Location: LCCOMB_X29_Y22_N28
\icpu|i_datapath|i_regfile|x25[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x25[13]~feeder_combout\ = \icpu|i_datapath|rd_data[13]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[13]~43_combout\,
	combout => \icpu|i_datapath|i_regfile|x25[13]~feeder_combout\);

-- Location: FF_X29_Y22_N29
\icpu|i_datapath|i_regfile|x25[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x25[13]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(13));

-- Location: LCCOMB_X28_Y21_N4
\icpu|i_datapath|i_regfile|Mux18~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|x25\(13)) # (\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\icpu|i_datapath|i_regfile|x17\(13) & ((!\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(13),
	datab => \icpu|i_datapath|i_regfile|x25\(13),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux18~2_combout\);

-- Location: LCCOMB_X27_Y20_N22
\icpu|i_datapath|i_regfile|x29[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x29[13]~feeder_combout\ = \icpu|i_datapath|rd_data[13]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[13]~43_combout\,
	combout => \icpu|i_datapath|i_regfile|x29[13]~feeder_combout\);

-- Location: FF_X27_Y20_N23
\icpu|i_datapath|i_regfile|x29[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x29[13]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(13));

-- Location: LCCOMB_X28_Y21_N18
\icpu|i_datapath|i_regfile|Mux18~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~3_combout\ = (\icpu|i_datapath|i_regfile|Mux18~2_combout\ & (((\icpu|i_datapath|i_regfile|x29\(13)) # (!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux18~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(13) & ((\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(13),
	datab => \icpu|i_datapath|i_regfile|Mux18~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x29\(13),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux18~3_combout\);

-- Location: FF_X26_Y21_N11
\icpu|i_datapath|i_regfile|x23[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[13]~43_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(13));

-- Location: FF_X24_Y14_N27
\icpu|i_datapath|i_regfile|x19[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[13]~43_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(13));

-- Location: LCCOMB_X24_Y14_N26
\icpu|i_datapath|i_regfile|Mux18~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x23\(13)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x19\(13) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x23\(13),
	datac => \icpu|i_datapath|i_regfile|x19\(13),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux18~9_combout\);

-- Location: FF_X26_Y21_N29
\icpu|i_datapath|i_regfile|x27[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[13]~43_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(13));

-- Location: FF_X24_Y14_N13
\icpu|i_datapath|i_regfile|x31[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[13]~43_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(13));

-- Location: LCCOMB_X24_Y14_N12
\icpu|i_datapath|i_regfile|Mux18~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~10_combout\ = (\icpu|i_datapath|i_regfile|Mux18~9_combout\ & (((\icpu|i_datapath|i_regfile|x31\(13)) # (!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux18~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(13) & ((\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux18~9_combout\,
	datab => \icpu|i_datapath|i_regfile|x27\(13),
	datac => \icpu|i_datapath|i_regfile|x31\(13),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux18~10_combout\);

-- Location: LCCOMB_X28_Y21_N20
\icpu|i_datapath|i_regfile|x26[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x26[13]~feeder_combout\ = \icpu|i_datapath|rd_data[13]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[13]~43_combout\,
	combout => \icpu|i_datapath|i_regfile|x26[13]~feeder_combout\);

-- Location: FF_X28_Y21_N21
\icpu|i_datapath|i_regfile|x26[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x26[13]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(13));

-- Location: FF_X30_Y18_N23
\icpu|i_datapath|i_regfile|x30[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[13]~43_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(13));

-- Location: LCCOMB_X23_Y21_N28
\icpu|i_datapath|i_regfile|x22[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x22[13]~feeder_combout\ = \icpu|i_datapath|rd_data[13]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[13]~43_combout\,
	combout => \icpu|i_datapath|i_regfile|x22[13]~feeder_combout\);

-- Location: FF_X23_Y21_N29
\icpu|i_datapath|i_regfile|x22[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x22[13]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(13));

-- Location: FF_X30_Y18_N1
\icpu|i_datapath|i_regfile|x18[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[13]~43_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(13));

-- Location: LCCOMB_X30_Y18_N0
\icpu|i_datapath|i_regfile|Mux18~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(13)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x18\(13) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x22\(13),
	datac => \icpu|i_datapath|i_regfile|x18\(13),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux18~4_combout\);

-- Location: LCCOMB_X30_Y18_N22
\icpu|i_datapath|i_regfile|Mux18~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux18~4_combout\ & ((\icpu|i_datapath|i_regfile|x30\(13)))) # (!\icpu|i_datapath|i_regfile|Mux18~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(13))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(13),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x30\(13),
	datad => \icpu|i_datapath|i_regfile|Mux18~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux18~5_combout\);

-- Location: FF_X29_Y18_N23
\icpu|i_datapath|i_regfile|x24[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[13]~43_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(13));

-- Location: FF_X32_Y15_N9
\icpu|i_datapath|i_regfile|x16[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[13]~43_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(13));

-- Location: LCCOMB_X32_Y15_N8
\icpu|i_datapath|i_regfile|Mux18~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(13)) # ((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\icpu|i_datapath|i_regfile|x16\(13) & !\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x24\(13),
	datac => \icpu|i_datapath|i_regfile|x16\(13),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux18~6_combout\);

-- Location: FF_X29_Y18_N21
\icpu|i_datapath|i_regfile|x20[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[13]~43_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(13));

-- Location: FF_X32_Y15_N11
\icpu|i_datapath|i_regfile|x28[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[13]~43_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(13));

-- Location: LCCOMB_X32_Y15_N10
\icpu|i_datapath|i_regfile|Mux18~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~7_combout\ = (\icpu|i_datapath|i_regfile|Mux18~6_combout\ & (((\icpu|i_datapath|i_regfile|x28\(13)) # (!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux18~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(13) & ((\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux18~6_combout\,
	datab => \icpu|i_datapath|i_regfile|x20\(13),
	datac => \icpu|i_datapath|i_regfile|x28\(13),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux18~7_combout\);

-- Location: LCCOMB_X21_Y18_N12
\icpu|i_datapath|i_regfile|Mux18~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux18~5_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux18~7_combout\ & !\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|Mux18~5_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux18~7_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux18~8_combout\);

-- Location: LCCOMB_X21_Y18_N2
\icpu|i_datapath|i_regfile|Mux18~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux18~8_combout\ & ((\icpu|i_datapath|i_regfile|Mux18~10_combout\))) # (!\icpu|i_datapath|i_regfile|Mux18~8_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux18~3_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux18~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|Mux18~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux18~10_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux18~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux18~11_combout\);

-- Location: FF_X28_Y15_N31
\icpu|i_datapath|i_regfile|x3[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[13]~43_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(13));

-- Location: LCCOMB_X31_Y14_N24
\icpu|i_datapath|i_regfile|x5[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x5[13]~feeder_combout\ = \icpu|i_datapath|rd_data[13]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[13]~43_combout\,
	combout => \icpu|i_datapath|i_regfile|x5[13]~feeder_combout\);

-- Location: FF_X31_Y14_N25
\icpu|i_datapath|i_regfile|x5[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x5[13]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(13));

-- Location: LCCOMB_X28_Y17_N12
\icpu|i_datapath|i_regfile|x6[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x6[13]~feeder_combout\ = \icpu|i_datapath|rd_data[13]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[13]~43_combout\,
	combout => \icpu|i_datapath|i_regfile|x6[13]~feeder_combout\);

-- Location: FF_X28_Y17_N13
\icpu|i_datapath|i_regfile|x6[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x6[13]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(13));

-- Location: LCCOMB_X20_Y17_N24
\icpu|i_datapath|i_regfile|x4[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x4[13]~feeder_combout\ = \icpu|i_datapath|rd_data[13]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[13]~43_combout\,
	combout => \icpu|i_datapath|i_regfile|x4[13]~feeder_combout\);

-- Location: FF_X20_Y17_N25
\icpu|i_datapath|i_regfile|x4[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x4[13]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(13));

-- Location: LCCOMB_X20_Y17_N6
\icpu|i_datapath|i_regfile|Mux18~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x6\(13))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x4\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(13),
	datab => \icpu|i_datapath|i_regfile|x4\(13),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux18~12_combout\);

-- Location: FF_X31_Y15_N19
\icpu|i_datapath|i_regfile|x7[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[13]~43_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(13));

-- Location: LCCOMB_X31_Y15_N18
\icpu|i_datapath|i_regfile|Mux18~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~13_combout\ = (\icpu|i_datapath|i_regfile|Mux18~12_combout\ & (((\icpu|i_datapath|i_regfile|x7\(13)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux18~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(13) & ((\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(13),
	datab => \icpu|i_datapath|i_regfile|Mux18~12_combout\,
	datac => \icpu|i_datapath|i_regfile|x7\(13),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux18~13_combout\);

-- Location: FF_X31_Y15_N5
\icpu|i_datapath|i_regfile|x1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[13]~43_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(13));

-- Location: LCCOMB_X31_Y15_N4
\icpu|i_datapath|i_regfile|Mux18~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~14_combout\ = (\icpu|i_datapath|i_regfile|Mux24~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux18~13_combout\) # ((!\icpu|i_datapath|i_regfile|Mux24~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(13) & \icpu|i_datapath|i_regfile|Mux24~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~4_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux18~13_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(13),
	datad => \icpu|i_datapath|i_regfile|Mux24~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux18~14_combout\);

-- Location: FF_X28_Y15_N13
\icpu|i_datapath|i_regfile|x2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[13]~43_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(13));

-- Location: LCCOMB_X28_Y15_N12
\icpu|i_datapath|i_regfile|Mux18~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~15_combout\ = (\icpu|i_datapath|i_regfile|Mux18~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(13)) # ((!\icpu|i_datapath|i_regfile|Mux24~2_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux18~14_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x2\(13) & \icpu|i_datapath|i_regfile|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(13),
	datab => \icpu|i_datapath|i_regfile|Mux18~14_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(13),
	datad => \icpu|i_datapath|i_regfile|Mux24~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux18~15_combout\);

-- Location: LCCOMB_X21_Y18_N0
\icpu|i_datapath|i_regfile|Mux18~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~16_combout\ = (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux24~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux18~11_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux18~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux18~11_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux18~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux18~16_combout\);

-- Location: LCCOMB_X21_Y18_N24
\icpu|i_datapath|i_regfile|Mux18~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~19_combout\ = (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux18~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux18~18_combout\))) # (!\icpu|i_datapath|i_regfile|Mux18~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux18~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux18~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux18~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux18~18_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux18~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux18~19_combout\);

-- Location: LCCOMB_X31_Y14_N2
\icpu|i_datapath|rd_data[12]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[12]~36_combout\ = (\iMem|altsyncram_component|auto_generated|q_b\(12) & ((!\iDecoder|Equal1~7_combout\) # (!\icpu|i_datapath|i_alu|Mux18~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	datab => \iDecoder|Equal1~7_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_b\(12),
	combout => \icpu|i_datapath|rd_data[12]~36_combout\);

-- Location: LCCOMB_X31_Y14_N8
\icpu|i_datapath|rd_data[12]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[12]~37_combout\ = (\icpu|i_datapath|rd_data[20]~9_combout\ & (((\icpu|i_datapath|rd_data[20]~10_combout\)))) # (!\icpu|i_datapath|rd_data[20]~9_combout\ & ((\icpu|i_datapath|rd_data[20]~10_combout\ & 
-- ((\icpu|i_datapath|rd_data[12]~36_combout\))) # (!\icpu|i_datapath|rd_data[20]~10_combout\ & (\icpu|i_datapath|i_alu|Mux19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux19~4_combout\,
	datab => \icpu|i_datapath|rd_data[20]~9_combout\,
	datac => \icpu|i_datapath|rd_data[20]~10_combout\,
	datad => \icpu|i_datapath|rd_data[12]~36_combout\,
	combout => \icpu|i_datapath|rd_data[12]~37_combout\);

-- Location: LCCOMB_X28_Y10_N16
\iTimer|CompareR~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~7_combout\ = (\icpu|i_datapath|i_regfile|Mux19~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux19~19_combout\,
	combout => \iTimer|CompareR~7_combout\);

-- Location: FF_X28_Y10_N17
\iTimer|CompareR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~7_combout\,
	ena => \iTimer|CompareR[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(12));

-- Location: LCCOMB_X31_Y14_N22
\icpu|i_datapath|rd_data[12]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[12]~38_combout\ = (\icpu|i_datapath|rd_data[20]~11_combout\ & ((\icpu|i_datapath|rd_data[12]~37_combout\ & ((\iTimer|CompareR\(12)))) # (!\icpu|i_datapath|rd_data[12]~37_combout\ & (\iTimer|CounterR\(12))))) # 
-- (!\icpu|i_datapath|rd_data[20]~11_combout\ & (((\icpu|i_datapath|rd_data[12]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[20]~11_combout\,
	datab => \iTimer|CounterR\(12),
	datac => \icpu|i_datapath|rd_data[12]~37_combout\,
	datad => \iTimer|CompareR\(12),
	combout => \icpu|i_datapath|rd_data[12]~38_combout\);

-- Location: LCCOMB_X31_Y14_N20
\icpu|i_datapath|rd_data[12]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[12]~39_combout\ = (\icpu|i_datapath|rd_data[0]~150_combout\ & ((\icpu|i_datapath|Add5~20_combout\))) # (!\icpu|i_datapath|rd_data[0]~150_combout\ & (\icpu|i_datapath|rd_data[12]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[12]~38_combout\,
	datac => \icpu|i_datapath|Add5~20_combout\,
	datad => \icpu|i_datapath|rd_data[0]~150_combout\,
	combout => \icpu|i_datapath|rd_data[12]~39_combout\);

-- Location: LCCOMB_X27_Y19_N30
\icpu|i_datapath|i_regfile|x13[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x13[12]~feeder_combout\ = \icpu|i_datapath|rd_data[12]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[12]~39_combout\,
	combout => \icpu|i_datapath|i_regfile|x13[12]~feeder_combout\);

-- Location: FF_X27_Y19_N31
\icpu|i_datapath|i_regfile|x13[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x13[12]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(12));

-- Location: LCCOMB_X27_Y19_N16
\icpu|i_datapath|i_regfile|Mux51~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux51~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x14\(12))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x12\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x14\(12),
	datac => \icpu|i_datapath|i_regfile|x12\(12),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux51~17_combout\);

-- Location: LCCOMB_X27_Y19_N18
\icpu|i_datapath|i_regfile|Mux51~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux51~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux51~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(12)))) # (!\icpu|i_datapath|i_regfile|Mux51~17_combout\ & 
-- (\icpu|i_datapath|i_regfile|x13\(12))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux51~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(12),
	datab => \icpu|i_datapath|i_regfile|x15\(12),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|i_regfile|Mux51~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux51~18_combout\);

-- Location: LCCOMB_X26_Y13_N24
\icpu|i_datapath|i_regfile|Mux51~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux51~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x9\(12)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x8\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x8\(12),
	datac => \icpu|i_datapath|i_regfile|x9\(12),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux51~0_combout\);

-- Location: LCCOMB_X26_Y13_N22
\icpu|i_datapath|i_regfile|Mux51~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux51~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux51~0_combout\ & (\icpu|i_datapath|i_regfile|x11\(12))) # (!\icpu|i_datapath|i_regfile|Mux51~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x10\(12)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux51~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(12),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x10\(12),
	datad => \icpu|i_datapath|i_regfile|Mux51~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux51~1_combout\);

-- Location: LCCOMB_X26_Y19_N14
\icpu|i_datapath|i_regfile|Mux51~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux51~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(12)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x17\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x17\(12),
	datac => \icpu|i_datapath|i_regfile|x25\(12),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux51~2_combout\);

-- Location: LCCOMB_X26_Y19_N16
\icpu|i_datapath|i_regfile|Mux51~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux51~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux51~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(12)))) # (!\icpu|i_datapath|i_regfile|Mux51~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(12))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|Mux51~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|Mux51~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x21\(12),
	datad => \icpu|i_datapath|i_regfile|x29\(12),
	combout => \icpu|i_datapath|i_regfile|Mux51~3_combout\);

-- Location: LCCOMB_X29_Y13_N26
\icpu|i_datapath|i_regfile|Mux51~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux51~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x23\(12)) # ((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\icpu|i_datapath|i_regfile|x19\(12) & !\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x23\(12),
	datab => \icpu|i_datapath|i_regfile|x19\(12),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux51~9_combout\);

-- Location: LCCOMB_X29_Y13_N20
\icpu|i_datapath|i_regfile|Mux51~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux51~10_combout\ = (\icpu|i_datapath|i_regfile|Mux51~9_combout\ & (((\icpu|i_datapath|i_regfile|x31\(12)) # (!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|i_regfile|Mux51~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(12) & ((\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(12),
	datab => \icpu|i_datapath|i_regfile|x31\(12),
	datac => \icpu|i_datapath|i_regfile|Mux51~9_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux51~10_combout\);

-- Location: LCCOMB_X24_Y20_N24
\icpu|i_datapath|i_regfile|Mux51~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux51~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)) # ((\icpu|i_datapath|i_regfile|x24\(12))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x16\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x16\(12),
	datad => \icpu|i_datapath|i_regfile|x24\(12),
	combout => \icpu|i_datapath|i_regfile|Mux51~6_combout\);

-- Location: LCCOMB_X24_Y20_N10
\icpu|i_datapath|i_regfile|Mux51~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux51~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux51~6_combout\ & ((\icpu|i_datapath|i_regfile|x28\(12)))) # (!\icpu|i_datapath|i_regfile|Mux51~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(12))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|Mux51~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(12),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x28\(12),
	datad => \icpu|i_datapath|i_regfile|Mux51~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux51~7_combout\);

-- Location: LCCOMB_X28_Y14_N0
\icpu|i_datapath|i_regfile|Mux51~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux51~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x22\(12)) # ((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\icpu|i_datapath|i_regfile|x18\(12) & !\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(12),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x18\(12),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux51~4_combout\);

-- Location: LCCOMB_X28_Y14_N18
\icpu|i_datapath|i_regfile|Mux51~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux51~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux51~4_combout\ & ((\icpu|i_datapath|i_regfile|x30\(12)))) # (!\icpu|i_datapath|i_regfile|Mux51~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(12))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux51~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(12),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x30\(12),
	datad => \icpu|i_datapath|i_regfile|Mux51~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux51~5_combout\);

-- Location: LCCOMB_X26_Y19_N12
\icpu|i_datapath|i_regfile|Mux51~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux51~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (\iMem|altsyncram_component|auto_generated|q_a\(16))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux51~5_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|Mux51~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|Mux51~7_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux51~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux51~8_combout\);

-- Location: LCCOMB_X26_Y19_N30
\icpu|i_datapath|i_regfile|Mux51~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux51~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux51~8_combout\ & ((\icpu|i_datapath|i_regfile|Mux51~10_combout\))) # (!\icpu|i_datapath|i_regfile|Mux51~8_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux51~3_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux51~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|Mux51~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux51~10_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux51~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux51~11_combout\);

-- Location: LCCOMB_X28_Y17_N10
\icpu|i_datapath|i_regfile|Mux51~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux51~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x6\(12)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x4\(12) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(12),
	datab => \icpu|i_datapath|i_regfile|x4\(12),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux51~12_combout\);

-- Location: LCCOMB_X31_Y15_N26
\icpu|i_datapath|i_regfile|Mux51~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux51~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux51~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(12)))) # (!\icpu|i_datapath|i_regfile|Mux51~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(12))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux51~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(12),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|Mux51~12_combout\,
	datad => \icpu|i_datapath|i_regfile|x7\(12),
	combout => \icpu|i_datapath|i_regfile|Mux51~13_combout\);

-- Location: LCCOMB_X31_Y15_N8
\icpu|i_datapath|i_regfile|Mux51~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux51~14_combout\ = (\icpu|i_datapath|i_regfile|Mux34~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux51~13_combout\) # ((!\icpu|i_datapath|i_regfile|Mux34~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(12) & \icpu|i_datapath|i_regfile|Mux34~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux51~13_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(12),
	datac => \icpu|i_datapath|i_regfile|Mux34~4_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux34~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux51~14_combout\);

-- Location: LCCOMB_X28_Y15_N22
\icpu|i_datapath|i_regfile|Mux51~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux51~15_combout\ = (\icpu|i_datapath|i_regfile|Mux51~14_combout\ & (((\icpu|i_datapath|i_regfile|x3\(12)) # (!\icpu|i_datapath|i_regfile|Mux34~2_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux51~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(12) & ((\icpu|i_datapath|i_regfile|Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux51~14_combout\,
	datab => \icpu|i_datapath|i_regfile|x2\(12),
	datac => \icpu|i_datapath|i_regfile|x3\(12),
	datad => \icpu|i_datapath|i_regfile|Mux34~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux51~15_combout\);

-- Location: LCCOMB_X26_Y18_N28
\icpu|i_datapath|i_regfile|Mux51~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux51~16_combout\ = (\icpu|i_datapath|i_regfile|Mux34~1_combout\ & (\icpu|i_datapath|i_regfile|Mux34~0_combout\)) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux51~11_combout\)) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux51~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux51~11_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux51~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux51~16_combout\);

-- Location: LCCOMB_X26_Y18_N6
\icpu|i_datapath|i_regfile|Mux51~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux51~19_combout\ = (\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux51~16_combout\ & (\icpu|i_datapath|i_regfile|Mux51~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux51~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux51~1_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux51~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux51~18_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux51~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux51~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux51~19_combout\);

-- Location: FF_X29_Y12_N9
\icpu|i_datapath|i_regfile|x10[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~79_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(11));

-- Location: FF_X28_Y13_N11
\icpu|i_datapath|i_regfile|x8[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~79_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(11));

-- Location: FF_X29_Y12_N19
\icpu|i_datapath|i_regfile|x9[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~79_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(11));

-- Location: LCCOMB_X29_Y12_N18
\icpu|i_datapath|i_regfile|Mux52~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux52~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x9\(11)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x8\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(11),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x9\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux52~0_combout\);

-- Location: LCCOMB_X29_Y12_N8
\icpu|i_datapath|i_regfile|Mux52~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux52~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux52~0_combout\ & (\icpu|i_datapath|i_regfile|x11\(11))) # (!\icpu|i_datapath|i_regfile|Mux52~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x10\(11)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux52~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(11),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x10\(11),
	datad => \icpu|i_datapath|i_regfile|Mux52~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux52~1_combout\);

-- Location: LCCOMB_X24_Y17_N16
\icpu|i_datapath|i_regfile|x20[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x20[11]~feeder_combout\ = \icpu|i_datapath|rd_data[11]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[11]~79_combout\,
	combout => \icpu|i_datapath|i_regfile|x20[11]~feeder_combout\);

-- Location: FF_X24_Y17_N17
\icpu|i_datapath|i_regfile|x20[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x20[11]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(11));

-- Location: FF_X24_Y20_N23
\icpu|i_datapath|i_regfile|x28[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~79_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(11));

-- Location: FF_X24_Y20_N17
\icpu|i_datapath|i_regfile|x16[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~79_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(11));

-- Location: LCCOMB_X24_Y17_N22
\icpu|i_datapath|i_regfile|x24[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x24[11]~feeder_combout\ = \icpu|i_datapath|rd_data[11]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[11]~79_combout\,
	combout => \icpu|i_datapath|i_regfile|x24[11]~feeder_combout\);

-- Location: FF_X24_Y17_N23
\icpu|i_datapath|i_regfile|x24[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x24[11]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(11));

-- Location: LCCOMB_X24_Y20_N16
\icpu|i_datapath|i_regfile|Mux52~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux52~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)) # ((\icpu|i_datapath|i_regfile|x24\(11))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x16\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x16\(11),
	datad => \icpu|i_datapath|i_regfile|x24\(11),
	combout => \icpu|i_datapath|i_regfile|Mux52~6_combout\);

-- Location: LCCOMB_X24_Y20_N22
\icpu|i_datapath|i_regfile|Mux52~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux52~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux52~6_combout\ & ((\icpu|i_datapath|i_regfile|x28\(11)))) # (!\icpu|i_datapath|i_regfile|Mux52~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(11))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|Mux52~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(11),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x28\(11),
	datad => \icpu|i_datapath|i_regfile|Mux52~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux52~7_combout\);

-- Location: LCCOMB_X22_Y18_N8
\icpu|i_datapath|i_regfile|x26[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x26[11]~feeder_combout\ = \icpu|i_datapath|rd_data[11]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[11]~79_combout\,
	combout => \icpu|i_datapath|i_regfile|x26[11]~feeder_combout\);

-- Location: FF_X22_Y18_N9
\icpu|i_datapath|i_regfile|x26[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x26[11]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(11));

-- Location: FF_X28_Y14_N31
\icpu|i_datapath|i_regfile|x30[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~79_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(11));

-- Location: FF_X28_Y12_N15
\icpu|i_datapath|i_regfile|x22[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~79_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(11));

-- Location: FF_X28_Y14_N21
\icpu|i_datapath|i_regfile|x18[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~79_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(11));

-- Location: LCCOMB_X28_Y14_N20
\icpu|i_datapath|i_regfile|Mux52~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux52~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x22\(11))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x18\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(11),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x18\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux52~4_combout\);

-- Location: LCCOMB_X28_Y14_N30
\icpu|i_datapath|i_regfile|Mux52~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux52~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux52~4_combout\ & ((\icpu|i_datapath|i_regfile|x30\(11)))) # (!\icpu|i_datapath|i_regfile|Mux52~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(11))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux52~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(11),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x30\(11),
	datad => \icpu|i_datapath|i_regfile|Mux52~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux52~5_combout\);

-- Location: LCCOMB_X24_Y20_N8
\icpu|i_datapath|i_regfile|Mux52~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux52~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (\iMem|altsyncram_component|auto_generated|q_a\(16))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux52~5_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|Mux52~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|Mux52~7_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux52~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux52~8_combout\);

-- Location: FF_X22_Y11_N11
\icpu|i_datapath|i_regfile|x27[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~79_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(11));

-- Location: LCCOMB_X20_Y19_N20
\icpu|i_datapath|i_regfile|x31[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x31[11]~feeder_combout\ = \icpu|i_datapath|rd_data[11]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[11]~79_combout\,
	combout => \icpu|i_datapath|i_regfile|x31[11]~feeder_combout\);

-- Location: FF_X20_Y19_N21
\icpu|i_datapath|i_regfile|x31[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x31[11]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(11));

-- Location: LCCOMB_X21_Y20_N14
\icpu|i_datapath|i_regfile|x19[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x19[11]~feeder_combout\ = \icpu|i_datapath|rd_data[11]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[11]~79_combout\,
	combout => \icpu|i_datapath|i_regfile|x19[11]~feeder_combout\);

-- Location: FF_X21_Y20_N15
\icpu|i_datapath|i_regfile|x19[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x19[11]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(11));

-- Location: FF_X22_Y11_N13
\icpu|i_datapath|i_regfile|x23[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~79_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(11));

-- Location: LCCOMB_X21_Y20_N12
\icpu|i_datapath|i_regfile|Mux52~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux52~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|x23\(11)) # (\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\icpu|i_datapath|i_regfile|x19\(11) & ((!\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x19\(11),
	datac => \icpu|i_datapath|i_regfile|x23\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux52~9_combout\);

-- Location: LCCOMB_X21_Y20_N10
\icpu|i_datapath|i_regfile|Mux52~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux52~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux52~9_combout\ & ((\icpu|i_datapath|i_regfile|x31\(11)))) # (!\icpu|i_datapath|i_regfile|Mux52~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(11))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux52~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(11),
	datab => \icpu|i_datapath|i_regfile|x31\(11),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \icpu|i_datapath|i_regfile|Mux52~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux52~10_combout\);

-- Location: FF_X21_Y19_N19
\icpu|i_datapath|i_regfile|x25[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~79_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(11));

-- Location: FF_X29_Y19_N23
\icpu|i_datapath|i_regfile|x17[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~79_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(11));

-- Location: LCCOMB_X29_Y19_N22
\icpu|i_datapath|i_regfile|Mux52~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux52~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x25\(11))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x17\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(11),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x17\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux52~2_combout\);

-- Location: FF_X29_Y19_N1
\icpu|i_datapath|i_regfile|x29[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~79_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(11));

-- Location: LCCOMB_X21_Y19_N20
\icpu|i_datapath|i_regfile|x21[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x21[11]~feeder_combout\ = \icpu|i_datapath|rd_data[11]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[11]~79_combout\,
	combout => \icpu|i_datapath|i_regfile|x21[11]~feeder_combout\);

-- Location: FF_X21_Y19_N21
\icpu|i_datapath|i_regfile|x21[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x21[11]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(11));

-- Location: LCCOMB_X29_Y19_N0
\icpu|i_datapath|i_regfile|Mux52~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux52~3_combout\ = (\icpu|i_datapath|i_regfile|Mux52~2_combout\ & (((\icpu|i_datapath|i_regfile|x29\(11))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17)))) # (!\icpu|i_datapath|i_regfile|Mux52~2_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x21\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux52~2_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x29\(11),
	datad => \icpu|i_datapath|i_regfile|x21\(11),
	combout => \icpu|i_datapath|i_regfile|Mux52~3_combout\);

-- Location: LCCOMB_X24_Y20_N30
\icpu|i_datapath|i_regfile|Mux52~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux52~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux52~8_combout\ & (\icpu|i_datapath|i_regfile|Mux52~10_combout\)) # (!\icpu|i_datapath|i_regfile|Mux52~8_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux52~3_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|Mux52~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|Mux52~8_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux52~10_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux52~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux52~11_combout\);

-- Location: LCCOMB_X27_Y18_N20
\icpu|i_datapath|i_regfile|x2[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x2[11]~feeder_combout\ = \icpu|i_datapath|rd_data[11]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[11]~79_combout\,
	combout => \icpu|i_datapath|i_regfile|x2[11]~feeder_combout\);

-- Location: FF_X27_Y18_N21
\icpu|i_datapath|i_regfile|x2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x2[11]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(11));

-- Location: LCCOMB_X22_Y18_N20
\icpu|i_datapath|i_regfile|x3[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x3[11]~feeder_combout\ = \icpu|i_datapath|rd_data[11]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[11]~79_combout\,
	combout => \icpu|i_datapath|i_regfile|x3[11]~feeder_combout\);

-- Location: FF_X22_Y18_N21
\icpu|i_datapath|i_regfile|x3[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x3[11]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(11));

-- Location: LCCOMB_X28_Y18_N26
\icpu|i_datapath|i_regfile|x7[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x7[11]~feeder_combout\ = \icpu|i_datapath|rd_data[11]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[11]~79_combout\,
	combout => \icpu|i_datapath|i_regfile|x7[11]~feeder_combout\);

-- Location: FF_X28_Y18_N27
\icpu|i_datapath|i_regfile|x7[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x7[11]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(11));

-- Location: LCCOMB_X26_Y12_N18
\icpu|i_datapath|i_regfile|x6[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x6[11]~feeder_combout\ = \icpu|i_datapath|rd_data[11]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[11]~79_combout\,
	combout => \icpu|i_datapath|i_regfile|x6[11]~feeder_combout\);

-- Location: FF_X26_Y12_N19
\icpu|i_datapath|i_regfile|x6[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x6[11]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(11));

-- Location: LCCOMB_X28_Y18_N20
\icpu|i_datapath|i_regfile|x4[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x4[11]~feeder_combout\ = \icpu|i_datapath|rd_data[11]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[11]~79_combout\,
	combout => \icpu|i_datapath|i_regfile|x4[11]~feeder_combout\);

-- Location: FF_X28_Y18_N21
\icpu|i_datapath|i_regfile|x4[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x4[11]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(11));

-- Location: LCCOMB_X28_Y18_N8
\icpu|i_datapath|i_regfile|Mux52~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux52~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x6\(11))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x4\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(11),
	datab => \icpu|i_datapath|i_regfile|x4\(11),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux52~12_combout\);

-- Location: LCCOMB_X26_Y12_N28
\icpu|i_datapath|i_regfile|x5[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x5[11]~feeder_combout\ = \icpu|i_datapath|rd_data[11]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[11]~79_combout\,
	combout => \icpu|i_datapath|i_regfile|x5[11]~feeder_combout\);

-- Location: FF_X26_Y12_N29
\icpu|i_datapath|i_regfile|x5[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x5[11]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(11));

-- Location: LCCOMB_X28_Y18_N18
\icpu|i_datapath|i_regfile|Mux52~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux52~13_combout\ = (\icpu|i_datapath|i_regfile|Mux52~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(11)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|i_regfile|Mux52~12_combout\ & 
-- (((\iMem|altsyncram_component|auto_generated|q_a\(15) & \icpu|i_datapath|i_regfile|x5\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(11),
	datab => \icpu|i_datapath|i_regfile|Mux52~12_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|i_regfile|x5\(11),
	combout => \icpu|i_datapath|i_regfile|Mux52~13_combout\);

-- Location: FF_X27_Y18_N7
\icpu|i_datapath|i_regfile|x1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~79_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(11));

-- Location: LCCOMB_X27_Y18_N6
\icpu|i_datapath|i_regfile|Mux52~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux52~14_combout\ = (\icpu|i_datapath|i_regfile|Mux34~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux52~13_combout\) # ((!\icpu|i_datapath|i_regfile|Mux34~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(11) & \icpu|i_datapath|i_regfile|Mux34~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~4_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux52~13_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(11),
	datad => \icpu|i_datapath|i_regfile|Mux34~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux52~14_combout\);

-- Location: LCCOMB_X27_Y18_N10
\icpu|i_datapath|i_regfile|Mux52~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux52~15_combout\ = (\icpu|i_datapath|i_regfile|Mux34~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux52~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(11)))) # (!\icpu|i_datapath|i_regfile|Mux52~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(11))))) # (!\icpu|i_datapath|i_regfile|Mux34~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux52~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(11),
	datab => \icpu|i_datapath|i_regfile|x3\(11),
	datac => \icpu|i_datapath|i_regfile|Mux34~2_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux52~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux52~15_combout\);

-- Location: LCCOMB_X21_Y19_N26
\icpu|i_datapath|i_regfile|Mux52~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux52~16_combout\ = (\icpu|i_datapath|i_regfile|Mux34~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux52~11_combout\) # ((\icpu|i_datapath|i_regfile|Mux34~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & 
-- (((\icpu|i_datapath|i_regfile|Mux52~15_combout\ & !\icpu|i_datapath|i_regfile|Mux34~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux52~11_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux52~15_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux52~16_combout\);

-- Location: FF_X19_Y12_N13
\icpu|i_datapath|i_regfile|x13[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~79_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(11));

-- Location: FF_X24_Y13_N25
\icpu|i_datapath|i_regfile|x14[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~79_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(11));

-- Location: FF_X24_Y13_N11
\icpu|i_datapath|i_regfile|x12[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~79_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(11));

-- Location: LCCOMB_X24_Y13_N10
\icpu|i_datapath|i_regfile|Mux52~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux52~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x14\(11)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x12\(11) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x14\(11),
	datac => \icpu|i_datapath|i_regfile|x12\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux52~17_combout\);

-- Location: LCCOMB_X19_Y12_N18
\icpu|i_datapath|i_regfile|x15[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[11]~feeder_combout\ = \icpu|i_datapath|rd_data[11]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[11]~79_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[11]~feeder_combout\);

-- Location: FF_X19_Y12_N19
\icpu|i_datapath|i_regfile|x15[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[11]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(11));

-- Location: LCCOMB_X22_Y13_N16
\icpu|i_datapath|i_regfile|Mux52~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux52~18_combout\ = (\icpu|i_datapath|i_regfile|Mux52~17_combout\ & (((\icpu|i_datapath|i_regfile|x15\(11)) # (!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|i_regfile|Mux52~17_combout\ & 
-- (\icpu|i_datapath|i_regfile|x13\(11) & ((\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(11),
	datab => \icpu|i_datapath|i_regfile|Mux52~17_combout\,
	datac => \icpu|i_datapath|i_regfile|x15\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux52~18_combout\);

-- Location: LCCOMB_X21_Y19_N0
\icpu|i_datapath|i_regfile|Mux52~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux52~19_combout\ = (\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux52~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux52~18_combout\))) # (!\icpu|i_datapath|i_regfile|Mux52~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux52~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux52~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux52~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux52~16_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux52~18_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux52~19_combout\);

-- Location: LCCOMB_X17_Y14_N6
\icpu|i_datapath|i_alu|ShiftLeft0~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~39_combout\ = (\icpu|i_datapath|alusrc2[0]~54_combout\ & ((\icpu|i_datapath|i_regfile|Mux52~19_combout\))) # (!\icpu|i_datapath|alusrc2[0]~54_combout\ & (\icpu|i_datapath|i_regfile|Mux51~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Mux51~19_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux52~19_combout\,
	datad => \icpu|i_datapath|alusrc2[0]~54_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~39_combout\);

-- Location: FF_X27_Y20_N15
\icpu|i_datapath|i_regfile|x29[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(14));

-- Location: FF_X28_Y20_N25
\icpu|i_datapath|i_regfile|x21[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(14));

-- Location: FF_X27_Y20_N5
\icpu|i_datapath|i_regfile|x17[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(14));

-- Location: FF_X28_Y20_N7
\icpu|i_datapath|i_regfile|x25[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(14));

-- Location: LCCOMB_X28_Y20_N6
\icpu|i_datapath|i_regfile|Mux49~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux49~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(14)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x17\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x17\(14),
	datac => \icpu|i_datapath|i_regfile|x25\(14),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux49~2_combout\);

-- Location: LCCOMB_X28_Y20_N24
\icpu|i_datapath|i_regfile|Mux49~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux49~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux49~2_combout\ & (\icpu|i_datapath|i_regfile|x29\(14))) # (!\icpu|i_datapath|i_regfile|Mux49~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(14)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|Mux49~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(14),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x21\(14),
	datad => \icpu|i_datapath|i_regfile|Mux49~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux49~3_combout\);

-- Location: LCCOMB_X24_Y12_N8
\icpu|i_datapath|i_regfile|x26[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x26[14]~feeder_combout\ = \icpu|i_datapath|rd_data[14]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[14]~47_combout\,
	combout => \icpu|i_datapath|i_regfile|x26[14]~feeder_combout\);

-- Location: FF_X24_Y12_N9
\icpu|i_datapath|i_regfile|x26[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x26[14]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(14));

-- Location: FF_X24_Y12_N27
\icpu|i_datapath|i_regfile|x22[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(14));

-- Location: FF_X28_Y14_N29
\icpu|i_datapath|i_regfile|x18[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(14));

-- Location: LCCOMB_X28_Y14_N28
\icpu|i_datapath|i_regfile|Mux49~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux49~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x22\(14)) # ((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\icpu|i_datapath|i_regfile|x18\(14) & !\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(14),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x18\(14),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux49~4_combout\);

-- Location: FF_X28_Y14_N11
\icpu|i_datapath|i_regfile|x30[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(14));

-- Location: LCCOMB_X28_Y14_N10
\icpu|i_datapath|i_regfile|Mux49~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux49~5_combout\ = (\icpu|i_datapath|i_regfile|Mux49~4_combout\ & (((\icpu|i_datapath|i_regfile|x30\(14)) # (!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|i_regfile|Mux49~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(14) & ((\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(14),
	datab => \icpu|i_datapath|i_regfile|Mux49~4_combout\,
	datac => \icpu|i_datapath|i_regfile|x30\(14),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux49~5_combout\);

-- Location: FF_X28_Y16_N25
\icpu|i_datapath|i_regfile|x20[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(14));

-- Location: FF_X30_Y19_N3
\icpu|i_datapath|i_regfile|x28[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(14));

-- Location: LCCOMB_X30_Y19_N0
\icpu|i_datapath|i_regfile|x16[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x16[14]~feeder_combout\ = \icpu|i_datapath|rd_data[14]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[14]~47_combout\,
	combout => \icpu|i_datapath|i_regfile|x16[14]~feeder_combout\);

-- Location: FF_X30_Y19_N1
\icpu|i_datapath|i_regfile|x16[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x16[14]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(14));

-- Location: FF_X28_Y16_N23
\icpu|i_datapath|i_regfile|x24[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(14));

-- Location: LCCOMB_X30_Y19_N16
\icpu|i_datapath|i_regfile|Mux49~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux49~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x24\(14)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x16\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x16\(14),
	datac => \icpu|i_datapath|i_regfile|x24\(14),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux49~6_combout\);

-- Location: LCCOMB_X30_Y19_N2
\icpu|i_datapath|i_regfile|Mux49~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux49~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux49~6_combout\ & ((\icpu|i_datapath|i_regfile|x28\(14)))) # (!\icpu|i_datapath|i_regfile|Mux49~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(14))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|Mux49~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x20\(14),
	datac => \icpu|i_datapath|i_regfile|x28\(14),
	datad => \icpu|i_datapath|i_regfile|Mux49~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux49~7_combout\);

-- Location: LCCOMB_X28_Y14_N4
\icpu|i_datapath|i_regfile|Mux49~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux49~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux49~5_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((!\iMem|altsyncram_component|auto_generated|q_a\(15) & \icpu|i_datapath|i_regfile|Mux49~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux49~5_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|i_regfile|Mux49~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux49~8_combout\);

-- Location: FF_X28_Y19_N29
\icpu|i_datapath|i_regfile|x27[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(14));

-- Location: FF_X20_Y19_N31
\icpu|i_datapath|i_regfile|x31[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(14));

-- Location: FF_X28_Y19_N7
\icpu|i_datapath|i_regfile|x23[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(14));

-- Location: LCCOMB_X20_Y19_N18
\icpu|i_datapath|i_regfile|Mux49~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux49~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x23\(14)) # ((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\icpu|i_datapath|i_regfile|x19\(14) & !\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x23\(14),
	datac => \icpu|i_datapath|i_regfile|x19\(14),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux49~9_combout\);

-- Location: LCCOMB_X20_Y19_N30
\icpu|i_datapath|i_regfile|Mux49~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux49~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux49~9_combout\ & ((\icpu|i_datapath|i_regfile|x31\(14)))) # (!\icpu|i_datapath|i_regfile|Mux49~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(14))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux49~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x27\(14),
	datac => \icpu|i_datapath|i_regfile|x31\(14),
	datad => \icpu|i_datapath|i_regfile|Mux49~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux49~10_combout\);

-- Location: LCCOMB_X28_Y14_N14
\icpu|i_datapath|i_regfile|Mux49~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux49~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux49~8_combout\ & ((\icpu|i_datapath|i_regfile|Mux49~10_combout\))) # (!\icpu|i_datapath|i_regfile|Mux49~8_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux49~3_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux49~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux49~3_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|Mux49~8_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux49~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux49~11_combout\);

-- Location: LCCOMB_X33_Y15_N14
\icpu|i_datapath|i_regfile|x1[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x1[14]~feeder_combout\ = \icpu|i_datapath|rd_data[14]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[14]~47_combout\,
	combout => \icpu|i_datapath|i_regfile|x1[14]~feeder_combout\);

-- Location: FF_X33_Y15_N15
\icpu|i_datapath|i_regfile|x1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x1[14]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(14));

-- Location: LCCOMB_X32_Y17_N6
\icpu|i_datapath|i_regfile|x5[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x5[14]~feeder_combout\ = \icpu|i_datapath|rd_data[14]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[14]~47_combout\,
	combout => \icpu|i_datapath|i_regfile|x5[14]~feeder_combout\);

-- Location: FF_X32_Y17_N7
\icpu|i_datapath|i_regfile|x5[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x5[14]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(14));

-- Location: LCCOMB_X33_Y15_N20
\icpu|i_datapath|i_regfile|x4[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x4[14]~feeder_combout\ = \icpu|i_datapath|rd_data[14]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[14]~47_combout\,
	combout => \icpu|i_datapath|i_regfile|x4[14]~feeder_combout\);

-- Location: FF_X33_Y15_N21
\icpu|i_datapath|i_regfile|x4[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x4[14]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(14));

-- Location: LCCOMB_X28_Y17_N18
\icpu|i_datapath|i_regfile|x6[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x6[14]~feeder_combout\ = \icpu|i_datapath|rd_data[14]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[14]~47_combout\,
	combout => \icpu|i_datapath|i_regfile|x6[14]~feeder_combout\);

-- Location: FF_X28_Y17_N19
\icpu|i_datapath|i_regfile|x6[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x6[14]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(14));

-- Location: LCCOMB_X28_Y17_N16
\icpu|i_datapath|i_regfile|Mux49~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux49~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x6\(14)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x4\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x4\(14),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|i_regfile|x6\(14),
	combout => \icpu|i_datapath|i_regfile|Mux49~12_combout\);

-- Location: LCCOMB_X32_Y17_N12
\icpu|i_datapath|i_regfile|x7[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x7[14]~feeder_combout\ = \icpu|i_datapath|rd_data[14]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[14]~47_combout\,
	combout => \icpu|i_datapath|i_regfile|x7[14]~feeder_combout\);

-- Location: FF_X32_Y17_N13
\icpu|i_datapath|i_regfile|x7[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x7[14]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(14));

-- Location: LCCOMB_X32_Y17_N14
\icpu|i_datapath|i_regfile|Mux49~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux49~13_combout\ = (\icpu|i_datapath|i_regfile|Mux49~12_combout\ & (((\icpu|i_datapath|i_regfile|x7\(14)) # (!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|i_regfile|Mux49~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(14) & ((\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(14),
	datab => \icpu|i_datapath|i_regfile|Mux49~12_combout\,
	datac => \icpu|i_datapath|i_regfile|x7\(14),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux49~13_combout\);

-- Location: LCCOMB_X28_Y15_N6
\icpu|i_datapath|i_regfile|Mux49~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux49~14_combout\ = (\icpu|i_datapath|i_regfile|Mux34~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux49~13_combout\))) # (!\icpu|i_datapath|i_regfile|Mux34~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(14))))) # (!\icpu|i_datapath|i_regfile|Mux34~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux34~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(14),
	datab => \icpu|i_datapath|i_regfile|Mux34~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux34~4_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux49~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux49~14_combout\);

-- Location: FF_X28_Y15_N29
\icpu|i_datapath|i_regfile|x2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(14));

-- Location: FF_X28_Y15_N15
\icpu|i_datapath|i_regfile|x3[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(14));

-- Location: LCCOMB_X28_Y15_N14
\icpu|i_datapath|i_regfile|Mux49~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux49~15_combout\ = (\icpu|i_datapath|i_regfile|Mux49~14_combout\ & (((\icpu|i_datapath|i_regfile|x3\(14)) # (!\icpu|i_datapath|i_regfile|Mux34~2_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux49~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(14) & ((\icpu|i_datapath|i_regfile|Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux49~14_combout\,
	datab => \icpu|i_datapath|i_regfile|x2\(14),
	datac => \icpu|i_datapath|i_regfile|x3\(14),
	datad => \icpu|i_datapath|i_regfile|Mux34~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux49~15_combout\);

-- Location: LCCOMB_X28_Y14_N24
\icpu|i_datapath|i_regfile|Mux49~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux49~16_combout\ = (\icpu|i_datapath|i_regfile|Mux34~1_combout\ & (\icpu|i_datapath|i_regfile|Mux34~0_combout\)) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux49~11_combout\)) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux49~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux49~11_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux49~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux49~16_combout\);

-- Location: LCCOMB_X24_Y9_N8
\icpu|i_datapath|i_regfile|x15[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[14]~feeder_combout\ = \icpu|i_datapath|rd_data[14]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[14]~47_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[14]~feeder_combout\);

-- Location: FF_X24_Y9_N9
\icpu|i_datapath|i_regfile|x15[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[14]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(14));

-- Location: FF_X24_Y13_N19
\icpu|i_datapath|i_regfile|x12[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(14));

-- Location: FF_X24_Y13_N9
\icpu|i_datapath|i_regfile|x14[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(14));

-- Location: LCCOMB_X24_Y13_N8
\icpu|i_datapath|i_regfile|Mux49~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux49~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|x14\(14)) # (\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (\icpu|i_datapath|i_regfile|x12\(14) & ((!\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x12\(14),
	datac => \icpu|i_datapath|i_regfile|x14\(14),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux49~17_combout\);

-- Location: FF_X28_Y17_N21
\icpu|i_datapath|i_regfile|x13[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(14));

-- Location: LCCOMB_X28_Y17_N20
\icpu|i_datapath|i_regfile|Mux49~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux49~18_combout\ = (\icpu|i_datapath|i_regfile|Mux49~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(14)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|i_regfile|Mux49~17_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x13\(14) & \iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(14),
	datab => \icpu|i_datapath|i_regfile|Mux49~17_combout\,
	datac => \icpu|i_datapath|i_regfile|x13\(14),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux49~18_combout\);

-- Location: FF_X27_Y13_N31
\icpu|i_datapath|i_regfile|x11[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(14));

-- Location: LCCOMB_X29_Y12_N20
\icpu|i_datapath|i_regfile|x10[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[14]~feeder_combout\ = \icpu|i_datapath|rd_data[14]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[14]~47_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[14]~feeder_combout\);

-- Location: FF_X29_Y12_N21
\icpu|i_datapath|i_regfile|x10[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[14]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(14));

-- Location: LCCOMB_X29_Y12_N26
\icpu|i_datapath|i_regfile|x9[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x9[14]~feeder_combout\ = \icpu|i_datapath|rd_data[14]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[14]~47_combout\,
	combout => \icpu|i_datapath|i_regfile|x9[14]~feeder_combout\);

-- Location: FF_X29_Y12_N27
\icpu|i_datapath|i_regfile|x9[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x9[14]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(14));

-- Location: FF_X27_Y13_N1
\icpu|i_datapath|i_regfile|x8[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(14));

-- Location: LCCOMB_X30_Y14_N6
\icpu|i_datapath|i_regfile|Mux49~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux49~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x9\(14))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x8\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(14),
	datab => \icpu|i_datapath|i_regfile|x8\(14),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux49~0_combout\);

-- Location: LCCOMB_X30_Y14_N28
\icpu|i_datapath|i_regfile|Mux49~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux49~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux49~0_combout\ & (\icpu|i_datapath|i_regfile|x11\(14))) # (!\icpu|i_datapath|i_regfile|Mux49~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x10\(14)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux49~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x11\(14),
	datac => \icpu|i_datapath|i_regfile|x10\(14),
	datad => \icpu|i_datapath|i_regfile|Mux49~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux49~1_combout\);

-- Location: LCCOMB_X28_Y14_N26
\icpu|i_datapath|i_regfile|Mux49~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux49~19_combout\ = (\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux49~16_combout\ & (\icpu|i_datapath|i_regfile|Mux49~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux49~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux49~1_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & (\icpu|i_datapath|i_regfile|Mux49~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux49~16_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux49~18_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux49~1_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux49~19_combout\);

-- Location: LCCOMB_X17_Y14_N0
\icpu|i_datapath|i_alu|ShiftLeft0~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~46_combout\ = (\icpu|i_datapath|alusrc2[0]~54_combout\ & (\icpu|i_datapath|i_regfile|Mux50~19_combout\)) # (!\icpu|i_datapath|alusrc2[0]~54_combout\ & ((\icpu|i_datapath|i_regfile|Mux49~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux50~19_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux49~19_combout\,
	datad => \icpu|i_datapath|alusrc2[0]~54_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~46_combout\);

-- Location: LCCOMB_X17_Y14_N8
\icpu|i_datapath|i_alu|ShiftLeft0~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~61_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~39_combout\)) # (!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~39_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~46_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~61_combout\);

-- Location: FF_X19_Y18_N11
\icpu|i_datapath|i_regfile|x9[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~112_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(8));

-- Location: FF_X19_Y18_N21
\icpu|i_datapath|i_regfile|x10[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~112_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(8));

-- Location: FF_X24_Y18_N17
\icpu|i_datapath|i_regfile|x8[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~112_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(8));

-- Location: LCCOMB_X24_Y18_N16
\icpu|i_datapath|i_regfile|Mux55~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux55~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x10\(8)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x8\(8) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(8),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x8\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux55~10_combout\);

-- Location: FF_X24_Y18_N15
\icpu|i_datapath|i_regfile|x11[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~112_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(8));

-- Location: LCCOMB_X24_Y18_N14
\icpu|i_datapath|i_regfile|Mux55~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux55~11_combout\ = (\icpu|i_datapath|i_regfile|Mux55~10_combout\ & (((\icpu|i_datapath|i_regfile|x11\(8)) # (!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|i_regfile|Mux55~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(8) & ((\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(8),
	datab => \icpu|i_datapath|i_regfile|Mux55~10_combout\,
	datac => \icpu|i_datapath|i_regfile|x11\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux55~11_combout\);

-- Location: FF_X27_Y17_N1
\icpu|i_datapath|i_regfile|x3[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~112_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(8));

-- Location: FF_X27_Y18_N15
\icpu|i_datapath|i_regfile|x2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~112_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(8));

-- Location: FF_X27_Y15_N3
\icpu|i_datapath|i_regfile|x6[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~112_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(8));

-- Location: FF_X28_Y18_N31
\icpu|i_datapath|i_regfile|x7[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~112_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(8));

-- Location: FF_X27_Y15_N1
\icpu|i_datapath|i_regfile|x5[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~112_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(8));

-- Location: FF_X28_Y18_N25
\icpu|i_datapath|i_regfile|x4[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~112_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(8));

-- Location: LCCOMB_X28_Y18_N24
\icpu|i_datapath|i_regfile|Mux55~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux55~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x5\(8)) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\icpu|i_datapath|i_regfile|x4\(8) & !\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x5\(8),
	datac => \icpu|i_datapath|i_regfile|x4\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux55~12_combout\);

-- Location: LCCOMB_X28_Y18_N30
\icpu|i_datapath|i_regfile|Mux55~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux55~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux55~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(8)))) # (!\icpu|i_datapath|i_regfile|Mux55~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(8))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux55~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x6\(8),
	datac => \icpu|i_datapath|i_regfile|x7\(8),
	datad => \icpu|i_datapath|i_regfile|Mux55~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux55~13_combout\);

-- Location: FF_X27_Y18_N29
\icpu|i_datapath|i_regfile|x1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~112_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(8));

-- Location: LCCOMB_X27_Y18_N28
\icpu|i_datapath|i_regfile|Mux55~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux55~14_combout\ = (\icpu|i_datapath|i_regfile|Mux34~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux55~13_combout\) # ((!\icpu|i_datapath|i_regfile|Mux34~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(8) & \icpu|i_datapath|i_regfile|Mux34~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux55~13_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~4_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(8),
	datad => \icpu|i_datapath|i_regfile|Mux34~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux55~14_combout\);

-- Location: LCCOMB_X27_Y18_N14
\icpu|i_datapath|i_regfile|Mux55~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux55~15_combout\ = (\icpu|i_datapath|i_regfile|Mux34~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux55~14_combout\ & (\icpu|i_datapath|i_regfile|x3\(8))) # (!\icpu|i_datapath|i_regfile|Mux55~14_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(8)))))) # (!\icpu|i_datapath|i_regfile|Mux34~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux55~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(8),
	datac => \icpu|i_datapath|i_regfile|x2\(8),
	datad => \icpu|i_datapath|i_regfile|Mux55~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux55~15_combout\);

-- Location: LCCOMB_X24_Y18_N8
\icpu|i_datapath|i_regfile|Mux55~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux55~16_combout\ = (\icpu|i_datapath|i_regfile|Mux34~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux34~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~1_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux55~11_combout\)) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux55~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux55~11_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux55~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux55~16_combout\);

-- Location: LCCOMB_X17_Y19_N28
\icpu|i_datapath|i_regfile|x15[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[8]~feeder_combout\ = \icpu|i_datapath|rd_data[8]~112_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[8]~112_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[8]~feeder_combout\);

-- Location: FF_X17_Y19_N29
\icpu|i_datapath|i_regfile|x15[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[8]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(8));

-- Location: FF_X27_Y14_N29
\icpu|i_datapath|i_regfile|x14[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~112_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(8));

-- Location: LCCOMB_X27_Y14_N22
\icpu|i_datapath|i_regfile|x13[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x13[8]~feeder_combout\ = \icpu|i_datapath|rd_data[8]~112_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[8]~112_combout\,
	combout => \icpu|i_datapath|i_regfile|x13[8]~feeder_combout\);

-- Location: FF_X27_Y14_N23
\icpu|i_datapath|i_regfile|x13[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x13[8]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(8));

-- Location: FF_X24_Y19_N29
\icpu|i_datapath|i_regfile|x12[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~112_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(8));

-- Location: LCCOMB_X24_Y19_N28
\icpu|i_datapath|i_regfile|Mux55~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux55~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x13\(8))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x12\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(8),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x12\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux55~17_combout\);

-- Location: LCCOMB_X24_Y18_N22
\icpu|i_datapath|i_regfile|Mux55~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux55~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux55~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(8))) # (!\icpu|i_datapath|i_regfile|Mux55~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(8)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux55~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(8),
	datab => \icpu|i_datapath|i_regfile|x14\(8),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|i_regfile|Mux55~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux55~18_combout\);

-- Location: FF_X26_Y14_N21
\icpu|i_datapath|i_regfile|x19[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~112_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(8));

-- Location: FF_X26_Y21_N27
\icpu|i_datapath|i_regfile|x23[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~112_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(8));

-- Location: LCCOMB_X26_Y21_N26
\icpu|i_datapath|i_regfile|Mux55~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux55~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x23\(8)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x19\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x19\(8),
	datac => \icpu|i_datapath|i_regfile|x23\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux55~7_combout\);

-- Location: FF_X26_Y14_N3
\icpu|i_datapath|i_regfile|x31[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~112_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(8));

-- Location: LCCOMB_X26_Y21_N16
\icpu|i_datapath|i_regfile|Mux55~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux55~8_combout\ = (\icpu|i_datapath|i_regfile|Mux55~7_combout\ & ((\icpu|i_datapath|i_regfile|x31\(8)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|i_regfile|Mux55~7_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x27\(8) & \iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux55~7_combout\,
	datab => \icpu|i_datapath|i_regfile|x31\(8),
	datac => \icpu|i_datapath|i_regfile|x27\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux55~8_combout\);

-- Location: FF_X22_Y21_N13
\icpu|i_datapath|i_regfile|x30[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~112_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(8));

-- Location: FF_X23_Y21_N17
\icpu|i_datapath|i_regfile|x26[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~112_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(8));

-- Location: FF_X22_Y21_N23
\icpu|i_datapath|i_regfile|x18[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~112_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(8));

-- Location: FF_X23_Y21_N11
\icpu|i_datapath|i_regfile|x22[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~112_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(8));

-- Location: LCCOMB_X23_Y21_N10
\icpu|i_datapath|i_regfile|Mux55~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux55~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x22\(8)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x18\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x18\(8),
	datac => \icpu|i_datapath|i_regfile|x22\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux55~0_combout\);

-- Location: LCCOMB_X23_Y21_N16
\icpu|i_datapath|i_regfile|Mux55~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux55~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux55~0_combout\ & (\icpu|i_datapath|i_regfile|x30\(8))) # (!\icpu|i_datapath|i_regfile|Mux55~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(8)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux55~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x30\(8),
	datac => \icpu|i_datapath|i_regfile|x26\(8),
	datad => \icpu|i_datapath|i_regfile|Mux55~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux55~1_combout\);

-- Location: FF_X23_Y17_N5
\icpu|i_datapath|i_regfile|x21[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~112_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(8));

-- Location: FF_X23_Y17_N11
\icpu|i_datapath|i_regfile|x25[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~112_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(8));

-- Location: FF_X26_Y20_N1
\icpu|i_datapath|i_regfile|x17[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~112_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(8));

-- Location: LCCOMB_X26_Y20_N0
\icpu|i_datapath|i_regfile|Mux55~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux55~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x25\(8))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x17\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x25\(8),
	datac => \icpu|i_datapath|i_regfile|x17\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux55~2_combout\);

-- Location: FF_X26_Y20_N27
\icpu|i_datapath|i_regfile|x29[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~112_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(8));

-- Location: LCCOMB_X26_Y20_N26
\icpu|i_datapath|i_regfile|Mux55~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux55~3_combout\ = (\icpu|i_datapath|i_regfile|Mux55~2_combout\ & (((\icpu|i_datapath|i_regfile|x29\(8)) # (!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|i_regfile|Mux55~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(8) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(8),
	datab => \icpu|i_datapath|i_regfile|Mux55~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x29\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux55~3_combout\);

-- Location: FF_X20_Y21_N19
\icpu|i_datapath|i_regfile|x28[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~112_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(8));

-- Location: FF_X29_Y18_N29
\icpu|i_datapath|i_regfile|x20[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~112_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(8));

-- Location: FF_X20_Y21_N17
\icpu|i_datapath|i_regfile|x16[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~112_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(8));

-- Location: FF_X29_Y18_N3
\icpu|i_datapath|i_regfile|x24[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~112_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(8));

-- Location: LCCOMB_X29_Y18_N2
\icpu|i_datapath|i_regfile|Mux55~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux55~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|x24\(8)) # (\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\icpu|i_datapath|i_regfile|x16\(8) & ((!\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x16\(8),
	datac => \icpu|i_datapath|i_regfile|x24\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux55~4_combout\);

-- Location: LCCOMB_X29_Y18_N28
\icpu|i_datapath|i_regfile|Mux55~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux55~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux55~4_combout\ & (\icpu|i_datapath|i_regfile|x28\(8))) # (!\icpu|i_datapath|i_regfile|Mux55~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(8)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|Mux55~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(8),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x20\(8),
	datad => \icpu|i_datapath|i_regfile|Mux55~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux55~5_combout\);

-- Location: LCCOMB_X26_Y20_N14
\icpu|i_datapath|i_regfile|Mux55~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux55~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux55~3_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux55~5_combout\ & !\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux55~3_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|Mux55~5_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux55~6_combout\);

-- Location: LCCOMB_X26_Y20_N4
\icpu|i_datapath|i_regfile|Mux55~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux55~9_combout\ = (\icpu|i_datapath|i_regfile|Mux55~6_combout\ & ((\icpu|i_datapath|i_regfile|Mux55~8_combout\) # ((!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|i_regfile|Mux55~6_combout\ & 
-- (((\icpu|i_datapath|i_regfile|Mux55~1_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux55~8_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux55~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux55~6_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux55~9_combout\);

-- Location: LCCOMB_X24_Y18_N28
\icpu|i_datapath|i_regfile|Mux55~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux55~19_combout\ = (\icpu|i_datapath|i_regfile|Mux34~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux55~16_combout\ & (\icpu|i_datapath|i_regfile|Mux55~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux55~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux55~9_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & (\icpu|i_datapath|i_regfile|Mux55~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux55~16_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux55~18_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux55~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux55~19_combout\);

-- Location: LCCOMB_X17_Y14_N22
\icpu|i_datapath|i_alu|ShiftLeft0~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~36_combout\ = (\icpu|i_datapath|alusrc2[0]~54_combout\ & (\icpu|i_datapath|i_regfile|Mux56~19_combout\)) # (!\icpu|i_datapath|alusrc2[0]~54_combout\ & ((\icpu|i_datapath|i_regfile|Mux55~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux56~19_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux55~19_combout\,
	datad => \icpu|i_datapath|alusrc2[0]~54_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~36_combout\);

-- Location: FF_X22_Y21_N1
\icpu|i_datapath|i_regfile|x30[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(10));

-- Location: FF_X22_Y21_N7
\icpu|i_datapath|i_regfile|x18[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(10));

-- Location: FF_X23_Y21_N19
\icpu|i_datapath|i_regfile|x22[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(10));

-- Location: LCCOMB_X23_Y21_N18
\icpu|i_datapath|i_regfile|Mux53~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux53~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|x22\(10)) # (\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\icpu|i_datapath|i_regfile|x18\(10) & ((!\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(10),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x22\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux53~0_combout\);

-- Location: FF_X23_Y21_N5
\icpu|i_datapath|i_regfile|x26[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(10));

-- Location: LCCOMB_X23_Y21_N4
\icpu|i_datapath|i_regfile|Mux53~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux53~1_combout\ = (\icpu|i_datapath|i_regfile|Mux53~0_combout\ & ((\icpu|i_datapath|i_regfile|x30\(10)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|i_regfile|Mux53~0_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x26\(10) & \iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(10),
	datab => \icpu|i_datapath|i_regfile|Mux53~0_combout\,
	datac => \icpu|i_datapath|i_regfile|x26\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux53~1_combout\);

-- Location: FF_X26_Y14_N11
\icpu|i_datapath|i_regfile|x31[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(10));

-- Location: FF_X26_Y21_N1
\icpu|i_datapath|i_regfile|x27[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(10));

-- Location: FF_X26_Y14_N29
\icpu|i_datapath|i_regfile|x19[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(10));

-- Location: FF_X26_Y21_N7
\icpu|i_datapath|i_regfile|x23[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(10));

-- Location: LCCOMB_X26_Y21_N6
\icpu|i_datapath|i_regfile|Mux53~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux53~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x23\(10)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x19\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(10),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x23\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux53~7_combout\);

-- Location: LCCOMB_X26_Y21_N0
\icpu|i_datapath|i_regfile|Mux53~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux53~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux53~7_combout\ & (\icpu|i_datapath|i_regfile|x31\(10))) # (!\icpu|i_datapath|i_regfile|Mux53~7_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(10)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux53~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x31\(10),
	datac => \icpu|i_datapath|i_regfile|x27\(10),
	datad => \icpu|i_datapath|i_regfile|Mux53~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux53~8_combout\);

-- Location: FF_X29_Y18_N31
\icpu|i_datapath|i_regfile|x24[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(10));

-- Location: FF_X30_Y19_N29
\icpu|i_datapath|i_regfile|x16[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(10));

-- Location: LCCOMB_X29_Y18_N30
\icpu|i_datapath|i_regfile|Mux53~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux53~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)) # ((\icpu|i_datapath|i_regfile|x24\(10))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x16\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x24\(10),
	datad => \icpu|i_datapath|i_regfile|x16\(10),
	combout => \icpu|i_datapath|i_regfile|Mux53~4_combout\);

-- Location: FF_X30_Y19_N19
\icpu|i_datapath|i_regfile|x28[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(10));

-- Location: FF_X29_Y18_N9
\icpu|i_datapath|i_regfile|x20[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(10));

-- Location: LCCOMB_X29_Y18_N8
\icpu|i_datapath|i_regfile|Mux53~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux53~5_combout\ = (\icpu|i_datapath|i_regfile|Mux53~4_combout\ & ((\icpu|i_datapath|i_regfile|x28\(10)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|i_regfile|Mux53~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(10) & \iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux53~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x28\(10),
	datac => \icpu|i_datapath|i_regfile|x20\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux53~5_combout\);

-- Location: FF_X23_Y17_N1
\icpu|i_datapath|i_regfile|x21[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(10));

-- Location: FF_X26_Y20_N23
\icpu|i_datapath|i_regfile|x29[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(10));

-- Location: FF_X23_Y17_N7
\icpu|i_datapath|i_regfile|x25[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(10));

-- Location: FF_X26_Y20_N17
\icpu|i_datapath|i_regfile|x17[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(10));

-- Location: LCCOMB_X26_Y20_N16
\icpu|i_datapath|i_regfile|Mux53~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux53~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x25\(10))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x17\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x25\(10),
	datac => \icpu|i_datapath|i_regfile|x17\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux53~2_combout\);

-- Location: LCCOMB_X26_Y20_N22
\icpu|i_datapath|i_regfile|Mux53~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux53~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux53~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(10)))) # (!\icpu|i_datapath|i_regfile|Mux53~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(10))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|Mux53~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x21\(10),
	datac => \icpu|i_datapath|i_regfile|x29\(10),
	datad => \icpu|i_datapath|i_regfile|Mux53~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux53~3_combout\);

-- Location: LCCOMB_X26_Y20_N2
\icpu|i_datapath|i_regfile|Mux53~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux53~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux53~3_combout\) # (\iMem|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|Mux53~5_combout\ & ((!\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux53~5_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|Mux53~3_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux53~6_combout\);

-- Location: LCCOMB_X26_Y20_N20
\icpu|i_datapath|i_regfile|Mux53~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux53~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux53~6_combout\ & ((\icpu|i_datapath|i_regfile|Mux53~8_combout\))) # (!\icpu|i_datapath|i_regfile|Mux53~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux53~1_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux53~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux53~1_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|Mux53~8_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux53~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux53~9_combout\);

-- Location: FF_X24_Y13_N17
\icpu|i_datapath|i_regfile|x14[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(10));

-- Location: FF_X19_Y12_N27
\icpu|i_datapath|i_regfile|x15[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|rd_data[10]~99_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(10));

-- Location: LCCOMB_X19_Y12_N0
\icpu|i_datapath|i_regfile|x13[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x13[10]~feeder_combout\ = \icpu|i_datapath|rd_data[10]~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[10]~99_combout\,
	combout => \icpu|i_datapath|i_regfile|x13[10]~feeder_combout\);

-- Location: FF_X19_Y12_N1
\icpu|i_datapath|i_regfile|x13[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x13[10]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(10));

-- Location: LCCOMB_X24_Y13_N30
\icpu|i_datapath|i_regfile|x12[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x12[10]~feeder_combout\ = \icpu|i_datapath|rd_data[10]~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[10]~99_combout\,
	combout => \icpu|i_datapath|i_regfile|x12[10]~feeder_combout\);

-- Location: FF_X24_Y13_N31
\icpu|i_datapath|i_regfile|x12[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x12[10]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(10));

-- Location: LCCOMB_X26_Y17_N2
\icpu|i_datapath|i_regfile|Mux53~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux53~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x13\(10))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x12\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(10),
	datab => \icpu|i_datapath|i_regfile|x12\(10),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux53~17_combout\);

-- Location: LCCOMB_X26_Y20_N10
\icpu|i_datapath|i_regfile|Mux53~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux53~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux53~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(10)))) # (!\icpu|i_datapath|i_regfile|Mux53~17_combout\ & 
-- (\icpu|i_datapath|i_regfile|x14\(10))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux53~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x14\(10),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x15\(10),
	datad => \icpu|i_datapath|i_regfile|Mux53~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux53~18_combout\);

-- Location: LCCOMB_X24_Y18_N20
\icpu|i_datapath|i_regfile|Mux53~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux53~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x10\(10)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x8\(10) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(10),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x8\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux53~10_combout\);

-- Location: LCCOMB_X24_Y18_N30
\icpu|i_datapath|i_regfile|Mux53~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux53~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux53~10_combout\ & ((\icpu|i_datapath|i_regfile|x11\(10)))) # (!\icpu|i_datapath|i_regfile|Mux53~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(10))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux53~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(10),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x11\(10),
	datad => \icpu|i_datapath|i_regfile|Mux53~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux53~11_combout\);

-- Location: FF_X26_Y12_N9
\icpu|i_datapath|i_regfile|x6[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(10));

-- Location: FF_X26_Y12_N31
\icpu|i_datapath|i_regfile|x5[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(10));

-- Location: FF_X28_Y18_N5
\icpu|i_datapath|i_regfile|x4[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(10));

-- Location: LCCOMB_X28_Y18_N4
\icpu|i_datapath|i_regfile|Mux53~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux53~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x5\(10)) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\icpu|i_datapath|i_regfile|x4\(10) & !\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x5\(10),
	datac => \icpu|i_datapath|i_regfile|x4\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux53~12_combout\);

-- Location: FF_X28_Y18_N23
\icpu|i_datapath|i_regfile|x7[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(10));

-- Location: LCCOMB_X28_Y18_N22
\icpu|i_datapath|i_regfile|Mux53~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux53~13_combout\ = (\icpu|i_datapath|i_regfile|Mux53~12_combout\ & (((\icpu|i_datapath|i_regfile|x7\(10)) # (!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|i_regfile|Mux53~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(10) & ((\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(10),
	datab => \icpu|i_datapath|i_regfile|Mux53~12_combout\,
	datac => \icpu|i_datapath|i_regfile|x7\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux53~13_combout\);

-- Location: FF_X27_Y18_N5
\icpu|i_datapath|i_regfile|x1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(10));

-- Location: LCCOMB_X27_Y18_N4
\icpu|i_datapath|i_regfile|Mux53~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux53~14_combout\ = (\icpu|i_datapath|i_regfile|Mux34~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux53~13_combout\) # ((!\icpu|i_datapath|i_regfile|Mux34~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(10) & \icpu|i_datapath|i_regfile|Mux34~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~4_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux53~13_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(10),
	datad => \icpu|i_datapath|i_regfile|Mux34~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux53~14_combout\);

-- Location: FF_X27_Y18_N27
\icpu|i_datapath|i_regfile|x2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(10));

-- Location: LCCOMB_X22_Y18_N16
\icpu|i_datapath|i_regfile|x3[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x3[10]~feeder_combout\ = \icpu|i_datapath|rd_data[10]~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[10]~99_combout\,
	combout => \icpu|i_datapath|i_regfile|x3[10]~feeder_combout\);

-- Location: FF_X22_Y18_N17
\icpu|i_datapath|i_regfile|x3[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x3[10]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(10));

-- Location: LCCOMB_X27_Y18_N26
\icpu|i_datapath|i_regfile|Mux53~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux53~15_combout\ = (\icpu|i_datapath|i_regfile|Mux34~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux53~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(10)))) # (!\icpu|i_datapath|i_regfile|Mux53~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(10))))) # (!\icpu|i_datapath|i_regfile|Mux34~2_combout\ & (\icpu|i_datapath|i_regfile|Mux53~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~2_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux53~14_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(10),
	datad => \icpu|i_datapath|i_regfile|x3\(10),
	combout => \icpu|i_datapath|i_regfile|Mux53~15_combout\);

-- Location: LCCOMB_X26_Y17_N4
\icpu|i_datapath|i_regfile|Mux53~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux53~16_combout\ = (\icpu|i_datapath|i_regfile|Mux34~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux34~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~1_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux53~11_combout\)) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux53~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux53~11_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux53~15_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux53~16_combout\);

-- Location: LCCOMB_X26_Y17_N28
\icpu|i_datapath|i_regfile|Mux53~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux53~19_combout\ = (\icpu|i_datapath|i_regfile|Mux53~16_combout\ & (((\icpu|i_datapath|i_regfile|Mux53~18_combout\) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux53~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux53~9_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux53~9_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux53~18_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux53~16_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux53~19_combout\);

-- Location: FF_X28_Y17_N7
\icpu|i_datapath|i_regfile|x13[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(9));

-- Location: LCCOMB_X17_Y19_N2
\icpu|i_datapath|i_regfile|x15[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[9]~feeder_combout\ = \icpu|i_datapath|rd_data[9]~107_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[9]~107_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[9]~feeder_combout\);

-- Location: FF_X17_Y19_N3
\icpu|i_datapath|i_regfile|x15[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[9]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(9));

-- Location: FF_X23_Y13_N21
\icpu|i_datapath|i_regfile|x14[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(9));

-- Location: LCCOMB_X17_Y19_N4
\icpu|i_datapath|i_regfile|x12[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x12[9]~feeder_combout\ = \icpu|i_datapath|rd_data[9]~107_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[9]~107_combout\,
	combout => \icpu|i_datapath|i_regfile|x12[9]~feeder_combout\);

-- Location: FF_X17_Y19_N5
\icpu|i_datapath|i_regfile|x12[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x12[9]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(9));

-- Location: LCCOMB_X19_Y20_N12
\icpu|i_datapath|i_regfile|Mux54~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux54~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x14\(9)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x12\(9) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x14\(9),
	datab => \icpu|i_datapath|i_regfile|x12\(9),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux54~17_combout\);

-- Location: LCCOMB_X19_Y20_N14
\icpu|i_datapath|i_regfile|Mux54~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux54~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux54~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(9)))) # (!\icpu|i_datapath|i_regfile|Mux54~17_combout\ & 
-- (\icpu|i_datapath|i_regfile|x13\(9))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux54~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(9),
	datab => \icpu|i_datapath|i_regfile|x15\(9),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|i_regfile|Mux54~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux54~18_combout\);

-- Location: FF_X26_Y11_N19
\icpu|i_datapath|i_regfile|x11[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(9));

-- Location: FF_X26_Y13_N3
\icpu|i_datapath|i_regfile|x10[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(9));

-- Location: FF_X26_Y11_N5
\icpu|i_datapath|i_regfile|x8[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(9));

-- Location: FF_X26_Y13_N17
\icpu|i_datapath|i_regfile|x9[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(9));

-- Location: LCCOMB_X26_Y13_N16
\icpu|i_datapath|i_regfile|Mux54~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux54~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|x9\(9)) # (\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (\icpu|i_datapath|i_regfile|x8\(9) & ((!\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(9),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x9\(9),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux54~0_combout\);

-- Location: LCCOMB_X26_Y13_N2
\icpu|i_datapath|i_regfile|Mux54~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux54~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux54~0_combout\ & (\icpu|i_datapath|i_regfile|x11\(9))) # (!\icpu|i_datapath|i_regfile|Mux54~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x10\(9)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux54~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(9),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x10\(9),
	datad => \icpu|i_datapath|i_regfile|Mux54~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux54~1_combout\);

-- Location: FF_X22_Y11_N25
\icpu|i_datapath|i_regfile|x27[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(9));

-- Location: FF_X23_Y20_N27
\icpu|i_datapath|i_regfile|x31[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(9));

-- Location: FF_X22_Y11_N7
\icpu|i_datapath|i_regfile|x23[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(9));

-- Location: FF_X23_Y20_N1
\icpu|i_datapath|i_regfile|x19[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(9));

-- Location: LCCOMB_X23_Y20_N0
\icpu|i_datapath|i_regfile|Mux54~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux54~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x23\(9)) # ((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\icpu|i_datapath|i_regfile|x19\(9) & !\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x23\(9),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x19\(9),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux54~9_combout\);

-- Location: LCCOMB_X23_Y20_N26
\icpu|i_datapath|i_regfile|Mux54~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux54~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux54~9_combout\ & ((\icpu|i_datapath|i_regfile|x31\(9)))) # (!\icpu|i_datapath|i_regfile|Mux54~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(9))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux54~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x27\(9),
	datac => \icpu|i_datapath|i_regfile|x31\(9),
	datad => \icpu|i_datapath|i_regfile|Mux54~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux54~10_combout\);

-- Location: FF_X29_Y19_N17
\icpu|i_datapath|i_regfile|x17[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(9));

-- Location: FF_X26_Y19_N27
\icpu|i_datapath|i_regfile|x25[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(9));

-- Location: LCCOMB_X26_Y19_N26
\icpu|i_datapath|i_regfile|Mux54~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux54~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(9)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x17\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x17\(9),
	datac => \icpu|i_datapath|i_regfile|x25\(9),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux54~2_combout\);

-- Location: FF_X26_Y19_N1
\icpu|i_datapath|i_regfile|x21[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(9));

-- Location: FF_X29_Y19_N7
\icpu|i_datapath|i_regfile|x29[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(9));

-- Location: LCCOMB_X26_Y19_N0
\icpu|i_datapath|i_regfile|Mux54~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux54~3_combout\ = (\icpu|i_datapath|i_regfile|Mux54~2_combout\ & (((\icpu|i_datapath|i_regfile|x29\(9))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17)))) # (!\icpu|i_datapath|i_regfile|Mux54~2_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x21\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux54~2_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x21\(9),
	datad => \icpu|i_datapath|i_regfile|x29\(9),
	combout => \icpu|i_datapath|i_regfile|Mux54~3_combout\);

-- Location: FF_X28_Y12_N1
\icpu|i_datapath|i_regfile|x26[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(9));

-- Location: FF_X28_Y14_N7
\icpu|i_datapath|i_regfile|x30[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(9));

-- Location: FF_X28_Y12_N3
\icpu|i_datapath|i_regfile|x22[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(9));

-- Location: FF_X28_Y14_N17
\icpu|i_datapath|i_regfile|x18[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(9));

-- Location: LCCOMB_X28_Y14_N16
\icpu|i_datapath|i_regfile|Mux54~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux54~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x22\(9)) # ((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\icpu|i_datapath|i_regfile|x18\(9) & !\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x22\(9),
	datac => \icpu|i_datapath|i_regfile|x18\(9),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux54~4_combout\);

-- Location: LCCOMB_X28_Y14_N6
\icpu|i_datapath|i_regfile|Mux54~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux54~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux54~4_combout\ & ((\icpu|i_datapath|i_regfile|x30\(9)))) # (!\icpu|i_datapath|i_regfile|Mux54~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(9))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux54~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(9),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x30\(9),
	datad => \icpu|i_datapath|i_regfile|Mux54~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux54~5_combout\);

-- Location: FF_X24_Y17_N15
\icpu|i_datapath|i_regfile|x20[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(9));

-- Location: FF_X24_Y20_N13
\icpu|i_datapath|i_regfile|x28[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(9));

-- Location: FF_X24_Y20_N3
\icpu|i_datapath|i_regfile|x16[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(9));

-- Location: FF_X24_Y17_N13
\icpu|i_datapath|i_regfile|x24[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(9));

-- Location: LCCOMB_X24_Y20_N2
\icpu|i_datapath|i_regfile|Mux54~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux54~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)) # ((\icpu|i_datapath|i_regfile|x24\(9))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x16\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x16\(9),
	datad => \icpu|i_datapath|i_regfile|x24\(9),
	combout => \icpu|i_datapath|i_regfile|Mux54~6_combout\);

-- Location: LCCOMB_X24_Y20_N12
\icpu|i_datapath|i_regfile|Mux54~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux54~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux54~6_combout\ & ((\icpu|i_datapath|i_regfile|x28\(9)))) # (!\icpu|i_datapath|i_regfile|Mux54~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(9))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|Mux54~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x20\(9),
	datac => \icpu|i_datapath|i_regfile|x28\(9),
	datad => \icpu|i_datapath|i_regfile|Mux54~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux54~7_combout\);

-- Location: LCCOMB_X26_Y18_N30
\icpu|i_datapath|i_regfile|Mux54~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux54~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|Mux54~5_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux54~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux54~5_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|Mux54~7_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux54~8_combout\);

-- Location: LCCOMB_X23_Y20_N4
\icpu|i_datapath|i_regfile|Mux54~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux54~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux54~8_combout\ & (\icpu|i_datapath|i_regfile|Mux54~10_combout\)) # (!\icpu|i_datapath|i_regfile|Mux54~8_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux54~3_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux54~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux54~10_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux54~3_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|i_regfile|Mux54~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux54~11_combout\);

-- Location: FF_X23_Y13_N7
\icpu|i_datapath|i_regfile|x3[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(9));

-- Location: LCCOMB_X30_Y14_N12
\icpu|i_datapath|i_regfile|x5[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x5[9]~feeder_combout\ = \icpu|i_datapath|rd_data[9]~107_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[9]~107_combout\,
	combout => \icpu|i_datapath|i_regfile|x5[9]~feeder_combout\);

-- Location: FF_X30_Y14_N13
\icpu|i_datapath|i_regfile|x5[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x5[9]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(9));

-- Location: FF_X28_Y18_N15
\icpu|i_datapath|i_regfile|x7[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(9));

-- Location: LCCOMB_X30_Y14_N22
\icpu|i_datapath|i_regfile|x6[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x6[9]~feeder_combout\ = \icpu|i_datapath|rd_data[9]~107_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[9]~107_combout\,
	combout => \icpu|i_datapath|i_regfile|x6[9]~feeder_combout\);

-- Location: FF_X30_Y14_N23
\icpu|i_datapath|i_regfile|x6[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x6[9]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(9));

-- Location: FF_X28_Y18_N29
\icpu|i_datapath|i_regfile|x4[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(9));

-- Location: LCCOMB_X28_Y18_N28
\icpu|i_datapath|i_regfile|Mux54~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux54~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x6\(9))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x4\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x6\(9),
	datac => \icpu|i_datapath|i_regfile|x4\(9),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux54~12_combout\);

-- Location: LCCOMB_X28_Y18_N14
\icpu|i_datapath|i_regfile|Mux54~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux54~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux54~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(9)))) # (!\icpu|i_datapath|i_regfile|Mux54~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(9))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux54~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x5\(9),
	datac => \icpu|i_datapath|i_regfile|x7\(9),
	datad => \icpu|i_datapath|i_regfile|Mux54~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux54~13_combout\);

-- Location: FF_X27_Y18_N25
\icpu|i_datapath|i_regfile|x1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(9));

-- Location: LCCOMB_X27_Y18_N24
\icpu|i_datapath|i_regfile|Mux54~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux54~14_combout\ = (\icpu|i_datapath|i_regfile|Mux34~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~4_combout\ & (\icpu|i_datapath|i_regfile|Mux54~13_combout\)) # (!\icpu|i_datapath|i_regfile|Mux34~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x1\(9)))))) # (!\icpu|i_datapath|i_regfile|Mux34~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux34~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~3_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux54~13_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(9),
	datad => \icpu|i_datapath|i_regfile|Mux34~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux54~14_combout\);

-- Location: LCCOMB_X27_Y18_N2
\icpu|i_datapath|i_regfile|Mux54~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux54~15_combout\ = (\icpu|i_datapath|i_regfile|Mux34~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux54~14_combout\ & (\icpu|i_datapath|i_regfile|x3\(9))) # (!\icpu|i_datapath|i_regfile|Mux54~14_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(9)))))) # (!\icpu|i_datapath|i_regfile|Mux34~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux54~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(9),
	datac => \icpu|i_datapath|i_regfile|x2\(9),
	datad => \icpu|i_datapath|i_regfile|Mux54~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux54~15_combout\);

-- Location: LCCOMB_X23_Y20_N6
\icpu|i_datapath|i_regfile|Mux54~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux54~16_combout\ = (\icpu|i_datapath|i_regfile|Mux34~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~1_combout\) # ((\icpu|i_datapath|i_regfile|Mux54~11_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & 
-- (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux54~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux54~11_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux54~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux54~16_combout\);

-- Location: LCCOMB_X23_Y20_N28
\icpu|i_datapath|i_regfile|Mux54~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux54~19_combout\ = (\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux54~16_combout\ & (\icpu|i_datapath|i_regfile|Mux54~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux54~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux54~1_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux54~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux54~18_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux54~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux54~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux54~19_combout\);

-- Location: LCCOMB_X20_Y14_N6
\icpu|i_datapath|i_alu|ShiftLeft0~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~38_combout\ = (\icpu|i_datapath|alusrc2[0]~54_combout\ & ((\icpu|i_datapath|i_regfile|Mux54~19_combout\))) # (!\icpu|i_datapath|alusrc2[0]~54_combout\ & (\icpu|i_datapath|i_regfile|Mux53~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Mux53~19_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~54_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux54~19_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~38_combout\);

-- Location: LCCOMB_X17_Y14_N18
\icpu|i_datapath|i_alu|ShiftLeft0~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~68_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~36_combout\)) # (!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~36_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~38_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~68_combout\);

-- Location: LCCOMB_X17_Y14_N30
\icpu|i_datapath|i_alu|ShiftLeft0~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~93_combout\ = (\icpu|i_datapath|alusrc2[2]~62_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~68_combout\))) # (!\icpu|i_datapath|alusrc2[2]~62_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[2]~62_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~61_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~68_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~93_combout\);

-- Location: LCCOMB_X16_Y18_N8
\icpu|i_datapath|i_alu|ShiftLeft0~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~70_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & (\icpu|i_datapath|i_regfile|Mux63~19_combout\)) # (!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux63~19_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~9_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~70_combout\);

-- Location: FF_X28_Y13_N23
\icpu|i_datapath|i_regfile|x8[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~149_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(3));

-- Location: FF_X26_Y13_N27
\icpu|i_datapath|i_regfile|x9[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~149_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(3));

-- Location: LCCOMB_X26_Y13_N26
\icpu|i_datapath|i_regfile|Mux60~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux60~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x9\(3)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x8\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x8\(3),
	datac => \icpu|i_datapath|i_regfile|x9\(3),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux60~0_combout\);

-- Location: FF_X27_Y13_N19
\icpu|i_datapath|i_regfile|x11[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~149_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(3));

-- Location: FF_X26_Y13_N9
\icpu|i_datapath|i_regfile|x10[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~149_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(3));

-- Location: LCCOMB_X26_Y13_N8
\icpu|i_datapath|i_regfile|Mux60~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux60~1_combout\ = (\icpu|i_datapath|i_regfile|Mux60~0_combout\ & ((\icpu|i_datapath|i_regfile|x11\(3)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|i_regfile|Mux60~0_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x10\(3) & \iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux60~0_combout\,
	datab => \icpu|i_datapath|i_regfile|x11\(3),
	datac => \icpu|i_datapath|i_regfile|x10\(3),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux60~1_combout\);

-- Location: LCCOMB_X21_Y15_N4
\icpu|i_datapath|i_regfile|x13[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x13[3]~feeder_combout\ = \icpu|i_datapath|rd_data[3]~149_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[3]~149_combout\,
	combout => \icpu|i_datapath|i_regfile|x13[3]~feeder_combout\);

-- Location: FF_X21_Y15_N5
\icpu|i_datapath|i_regfile|x13[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x13[3]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(3));

-- Location: FF_X24_Y19_N13
\icpu|i_datapath|i_regfile|x12[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~149_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(3));

-- Location: FF_X24_Y19_N19
\icpu|i_datapath|i_regfile|x14[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~149_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(3));

-- Location: LCCOMB_X24_Y19_N18
\icpu|i_datapath|i_regfile|Mux60~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux60~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|x14\(3)) # (\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (\icpu|i_datapath|i_regfile|x12\(3) & ((!\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(3),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x14\(3),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux60~17_combout\);

-- Location: LCCOMB_X23_Y16_N24
\icpu|i_datapath|i_regfile|Mux60~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux60~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux60~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(3))) # (!\icpu|i_datapath|i_regfile|Mux60~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x13\(3)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux60~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x15\(3),
	datac => \icpu|i_datapath|i_regfile|x13\(3),
	datad => \icpu|i_datapath|i_regfile|Mux60~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux60~18_combout\);

-- Location: LCCOMB_X27_Y20_N26
\icpu|i_datapath|i_regfile|x29[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x29[3]~feeder_combout\ = \icpu|i_datapath|rd_data[3]~149_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[3]~149_combout\,
	combout => \icpu|i_datapath|i_regfile|x29[3]~feeder_combout\);

-- Location: FF_X27_Y20_N27
\icpu|i_datapath|i_regfile|x29[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x29[3]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(3));

-- Location: FF_X26_Y19_N5
\icpu|i_datapath|i_regfile|x21[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~149_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(3));

-- Location: LCCOMB_X27_Y20_N0
\icpu|i_datapath|i_regfile|x17[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x17[3]~feeder_combout\ = \icpu|i_datapath|rd_data[3]~149_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[3]~149_combout\,
	combout => \icpu|i_datapath|i_regfile|x17[3]~feeder_combout\);

-- Location: FF_X27_Y20_N1
\icpu|i_datapath|i_regfile|x17[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x17[3]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(3));

-- Location: FF_X26_Y19_N3
\icpu|i_datapath|i_regfile|x25[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~149_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(3));

-- Location: LCCOMB_X26_Y19_N2
\icpu|i_datapath|i_regfile|Mux60~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux60~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(3)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x17\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x17\(3),
	datac => \icpu|i_datapath|i_regfile|x25\(3),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux60~2_combout\);

-- Location: LCCOMB_X26_Y19_N4
\icpu|i_datapath|i_regfile|Mux60~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux60~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux60~2_combout\ & (\icpu|i_datapath|i_regfile|x29\(3))) # (!\icpu|i_datapath|i_regfile|Mux60~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(3)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|Mux60~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(3),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x21\(3),
	datad => \icpu|i_datapath|i_regfile|Mux60~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux60~3_combout\);

-- Location: FF_X22_Y11_N19
\icpu|i_datapath|i_regfile|x23[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~149_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(3));

-- Location: FF_X23_Y20_N13
\icpu|i_datapath|i_regfile|x19[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~149_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(3));

-- Location: LCCOMB_X23_Y20_N12
\icpu|i_datapath|i_regfile|Mux60~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux60~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x23\(3)) # ((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\icpu|i_datapath|i_regfile|x19\(3) & !\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x23\(3),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x19\(3),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux60~9_combout\);

-- Location: FF_X22_Y11_N5
\icpu|i_datapath|i_regfile|x27[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~149_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(3));

-- Location: LCCOMB_X23_Y20_N18
\icpu|i_datapath|i_regfile|Mux60~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux60~10_combout\ = (\icpu|i_datapath|i_regfile|Mux60~9_combout\ & (((\icpu|i_datapath|i_regfile|x31\(3)) # (!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|i_regfile|Mux60~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(3) & ((\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux60~9_combout\,
	datab => \icpu|i_datapath|i_regfile|x27\(3),
	datac => \icpu|i_datapath|i_regfile|x31\(3),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux60~10_combout\);

-- Location: FF_X29_Y16_N21
\icpu|i_datapath|i_regfile|x26[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~149_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(3));

-- Location: FF_X24_Y15_N5
\icpu|i_datapath|i_regfile|x30[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~149_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(3));

-- Location: FF_X29_Y16_N31
\icpu|i_datapath|i_regfile|x22[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~149_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(3));

-- Location: FF_X24_Y15_N11
\icpu|i_datapath|i_regfile|x18[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~149_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(3));

-- Location: LCCOMB_X24_Y15_N10
\icpu|i_datapath|i_regfile|Mux60~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux60~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x22\(3))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x18\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(3),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x18\(3),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux60~4_combout\);

-- Location: LCCOMB_X24_Y15_N4
\icpu|i_datapath|i_regfile|Mux60~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux60~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux60~4_combout\ & ((\icpu|i_datapath|i_regfile|x30\(3)))) # (!\icpu|i_datapath|i_regfile|Mux60~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(3))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux60~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(3),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x30\(3),
	datad => \icpu|i_datapath|i_regfile|Mux60~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux60~5_combout\);

-- Location: FF_X24_Y20_N27
\icpu|i_datapath|i_regfile|x16[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~149_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(3));

-- Location: FF_X28_Y16_N19
\icpu|i_datapath|i_regfile|x24[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~149_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(3));

-- Location: LCCOMB_X24_Y20_N26
\icpu|i_datapath|i_regfile|Mux60~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux60~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)) # ((\icpu|i_datapath|i_regfile|x24\(3))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x16\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x16\(3),
	datad => \icpu|i_datapath|i_regfile|x24\(3),
	combout => \icpu|i_datapath|i_regfile|Mux60~6_combout\);

-- Location: FF_X24_Y20_N1
\icpu|i_datapath|i_regfile|x28[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~149_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(3));

-- Location: FF_X28_Y16_N13
\icpu|i_datapath|i_regfile|x20[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~149_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(3));

-- Location: LCCOMB_X24_Y20_N0
\icpu|i_datapath|i_regfile|Mux60~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux60~7_combout\ = (\icpu|i_datapath|i_regfile|Mux60~6_combout\ & (((\icpu|i_datapath|i_regfile|x28\(3))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17)))) # (!\icpu|i_datapath|i_regfile|Mux60~6_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x20\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux60~6_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x28\(3),
	datad => \icpu|i_datapath|i_regfile|x20\(3),
	combout => \icpu|i_datapath|i_regfile|Mux60~7_combout\);

-- Location: LCCOMB_X24_Y20_N18
\icpu|i_datapath|i_regfile|Mux60~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux60~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (\iMem|altsyncram_component|auto_generated|q_a\(16))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|Mux60~5_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux60~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|Mux60~5_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux60~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux60~8_combout\);

-- Location: LCCOMB_X23_Y20_N8
\icpu|i_datapath|i_regfile|Mux60~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux60~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux60~8_combout\ & ((\icpu|i_datapath|i_regfile|Mux60~10_combout\))) # (!\icpu|i_datapath|i_regfile|Mux60~8_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux60~3_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux60~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux60~3_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux60~10_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|i_regfile|Mux60~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux60~11_combout\);

-- Location: LCCOMB_X30_Y16_N0
\icpu|i_datapath|i_regfile|x3[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x3[3]~feeder_combout\ = \icpu|i_datapath|rd_data[3]~149_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[3]~149_combout\,
	combout => \icpu|i_datapath|i_regfile|x3[3]~feeder_combout\);

-- Location: FF_X30_Y16_N1
\icpu|i_datapath|i_regfile|x3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x3[3]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(3));

-- Location: FF_X26_Y15_N7
\icpu|i_datapath|i_regfile|x2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~149_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(3));

-- Location: FF_X26_Y15_N29
\icpu|i_datapath|i_regfile|x1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~149_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(3));

-- Location: FF_X30_Y15_N7
\icpu|i_datapath|i_regfile|x7[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~149_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(3));

-- Location: FF_X26_Y17_N25
\icpu|i_datapath|i_regfile|x5[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~149_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(3));

-- Location: FF_X30_Y15_N25
\icpu|i_datapath|i_regfile|x4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~149_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(3));

-- Location: FF_X26_Y17_N7
\icpu|i_datapath|i_regfile|x6[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~149_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(3));

-- Location: LCCOMB_X26_Y17_N6
\icpu|i_datapath|i_regfile|Mux60~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux60~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|x6\(3)) # (\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (\icpu|i_datapath|i_regfile|x4\(3) & ((!\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x4\(3),
	datac => \icpu|i_datapath|i_regfile|x6\(3),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux60~12_combout\);

-- Location: LCCOMB_X26_Y17_N24
\icpu|i_datapath|i_regfile|Mux60~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux60~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux60~12_combout\ & (\icpu|i_datapath|i_regfile|x7\(3))) # (!\icpu|i_datapath|i_regfile|Mux60~12_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x5\(3)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux60~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x7\(3),
	datac => \icpu|i_datapath|i_regfile|x5\(3),
	datad => \icpu|i_datapath|i_regfile|Mux60~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux60~13_combout\);

-- Location: LCCOMB_X29_Y17_N8
\icpu|i_datapath|i_regfile|Mux60~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux60~14_combout\ = (\icpu|i_datapath|i_regfile|Mux34~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux60~13_combout\))) # (!\icpu|i_datapath|i_regfile|Mux34~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(3))))) # (!\icpu|i_datapath|i_regfile|Mux34~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux34~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(3),
	datab => \icpu|i_datapath|i_regfile|Mux34~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux34~4_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux60~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux60~14_combout\);

-- Location: LCCOMB_X30_Y16_N18
\icpu|i_datapath|i_regfile|Mux60~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux60~15_combout\ = (\icpu|i_datapath|i_regfile|Mux60~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(3)) # ((!\icpu|i_datapath|i_regfile|Mux34~2_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux60~14_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x2\(3) & \icpu|i_datapath|i_regfile|Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(3),
	datab => \icpu|i_datapath|i_regfile|x2\(3),
	datac => \icpu|i_datapath|i_regfile|Mux60~14_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux34~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux60~15_combout\);

-- Location: LCCOMB_X23_Y20_N14
\icpu|i_datapath|i_regfile|Mux60~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux60~16_combout\ = (\icpu|i_datapath|i_regfile|Mux34~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~1_combout\) # ((\icpu|i_datapath|i_regfile|Mux60~11_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & 
-- (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux60~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux60~11_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux60~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux60~16_combout\);

-- Location: LCCOMB_X23_Y20_N16
\icpu|i_datapath|i_regfile|Mux60~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux60~19_combout\ = (\icpu|i_datapath|i_regfile|Mux60~16_combout\ & (((\icpu|i_datapath|i_regfile|Mux60~18_combout\) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux60~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux60~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux60~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux60~18_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux60~16_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux60~19_combout\);

-- Location: LCCOMB_X16_Y18_N10
\icpu|i_datapath|i_alu|ShiftLeft0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ = (\icpu|i_datapath|alusrc2[0]~54_combout\ & ((\icpu|i_datapath|i_regfile|Mux60~19_combout\))) # (!\icpu|i_datapath|alusrc2[0]~54_combout\ & (\icpu|i_datapath|i_regfile|Mux59~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux59~19_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux60~19_combout\,
	datad => \icpu|i_datapath|alusrc2[0]~54_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\);

-- Location: LCCOMB_X17_Y14_N16
\icpu|i_datapath|i_alu|ShiftLeft0~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~35_combout\ = (\icpu|i_datapath|alusrc2[0]~54_combout\ & ((\icpu|i_datapath|i_regfile|Mux58~19_combout\))) # (!\icpu|i_datapath|alusrc2[0]~54_combout\ & (\icpu|i_datapath|i_regfile|Mux57~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[0]~54_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux57~19_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux58~19_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~35_combout\);

-- Location: LCCOMB_X16_Y14_N28
\icpu|i_datapath|i_alu|ShiftLeft0~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~67_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\)) # (!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~35_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~67_combout\);

-- Location: LCCOMB_X16_Y14_N10
\icpu|i_datapath|i_alu|ShiftLeft0~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~91_combout\ = (\icpu|i_datapath|alusrc2[2]~62_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~70_combout\)) # (!\icpu|i_datapath|alusrc2[2]~62_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~70_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~62_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~67_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~91_combout\);

-- Location: LCCOMB_X16_Y14_N12
\icpu|i_datapath|i_alu|ShiftLeft0~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~92_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~91_combout\ & (((!\icpu|i_datapath|alusrc2[2]~59_combout\) # (!\icpu|i_datapath|alusrc2[1]~63_combout\)) # (!\icpu|i_datapath|alusrc2[0]~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[0]~64_combout\,
	datab => \icpu|i_datapath|alusrc2[1]~63_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~59_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~91_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~92_combout\);

-- Location: LCCOMB_X17_Y14_N20
\icpu|i_datapath|i_alu|ShiftLeft0~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~94_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|alusrc2[3]~61_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~93_combout\)) # (!\icpu|i_datapath|alusrc2[3]~61_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~92_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[3]~61_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~93_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~92_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~94_combout\);

-- Location: LCCOMB_X23_Y14_N8
\icpu|i_datapath|alusrc1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~14_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|i_regfile|Mux49~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux49~19_combout\,
	combout => \icpu|i_datapath|alusrc1~14_combout\);

-- Location: LCCOMB_X24_Y12_N6
\icpu|i_datapath|alusrc2[14]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[14]~20_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~2_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux17~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux17~19_combout\,
	combout => \icpu|i_datapath|alusrc2[14]~20_combout\);

-- Location: LCCOMB_X24_Y12_N30
\icpu|i_datapath|i_alu|result~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~44_combout\ = (\icpu|i_datapath|alusrc2[14]~20_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(14)))) # (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux49~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux49~19_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(14),
	datad => \icpu|i_datapath|alusrc2[14]~20_combout\,
	combout => \icpu|i_datapath|i_alu|result~44_combout\);

-- Location: LCCOMB_X24_Y18_N4
\icpu|i_datapath|alusrc1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~4_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|i_regfile|Mux50~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux50~19_combout\,
	combout => \icpu|i_datapath|alusrc1~4_combout\);

-- Location: LCCOMB_X23_Y18_N26
\icpu|i_datapath|alusrc1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~12_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|i_regfile|Mux51~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux51~19_combout\,
	combout => \icpu|i_datapath|alusrc1~12_combout\);

-- Location: LCCOMB_X23_Y18_N10
\icpu|i_datapath|alusrc2[12]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[12]~16_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~2_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux19~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux19~19_combout\,
	combout => \icpu|i_datapath|alusrc2[12]~16_combout\);

-- Location: LCCOMB_X23_Y18_N24
\icpu|i_datapath|alusrc2[12]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[12]~17_combout\ = (\icpu|i_datapath|alusrc2[12]~16_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(12),
	datad => \icpu|i_datapath|alusrc2[12]~16_combout\,
	combout => \icpu|i_datapath|alusrc2[12]~17_combout\);

-- Location: LCCOMB_X21_Y19_N30
\icpu|i_datapath|alusrc1~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~11_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|i_regfile|Mux52~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux52~19_combout\,
	combout => \icpu|i_datapath|alusrc1~11_combout\);

-- Location: LCCOMB_X21_Y19_N14
\icpu|i_datapath|alusrc2[11]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[11]~36_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~2_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux20~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux20~19_combout\,
	combout => \icpu|i_datapath|alusrc2[11]~36_combout\);

-- Location: LCCOMB_X26_Y17_N14
\icpu|i_datapath|alusrc1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~10_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|i_regfile|Mux53~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux53~19_combout\,
	combout => \icpu|i_datapath|alusrc1~10_combout\);

-- Location: LCCOMB_X22_Y18_N6
\icpu|i_datapath|alusrc2[10]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[10]~44_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~2_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(30))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux21~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(30),
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux21~19_combout\,
	combout => \icpu|i_datapath|alusrc2[10]~44_combout\);

-- Location: LCCOMB_X23_Y13_N16
\icpu|i_datapath|alusrc2[9]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[9]~45_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~2_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(29))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux22~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(29),
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux22~19_combout\,
	combout => \icpu|i_datapath|alusrc2[9]~45_combout\);

-- Location: LCCOMB_X23_Y20_N2
\icpu|i_datapath|alusrc1~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~9_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|i_regfile|Mux54~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux54~19_combout\,
	combout => \icpu|i_datapath|alusrc1~9_combout\);

-- Location: LCCOMB_X23_Y17_N28
\icpu|i_datapath|alusrc1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~8_combout\ = (\icpu|i_datapath|i_regfile|Mux55~19_combout\ & !\icpu|i_controller|i_maindec|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Mux55~19_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|alusrc1~8_combout\);

-- Location: LCCOMB_X23_Y17_N8
\icpu|i_datapath|alusrc2[8]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[8]~46_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~2_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(28)))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ 
-- & (\icpu|i_datapath|i_regfile|Mux23~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux23~19_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(28),
	combout => \icpu|i_datapath|alusrc2[8]~46_combout\);

-- Location: LCCOMB_X23_Y15_N0
\icpu|i_datapath|alusrc1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~7_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|i_regfile|Mux56~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux56~19_combout\,
	combout => \icpu|i_datapath|alusrc1~7_combout\);

-- Location: LCCOMB_X22_Y19_N14
\icpu|i_datapath|alusrc2[6]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[6]~48_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~2_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(26))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux25~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(26),
	datab => \icpu|i_datapath|i_regfile|Mux25~19_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	combout => \icpu|i_datapath|alusrc2[6]~48_combout\);

-- Location: LCCOMB_X27_Y16_N22
\icpu|i_datapath|alusrc1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~6_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|i_regfile|Mux57~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux57~19_combout\,
	combout => \icpu|i_datapath|alusrc1~6_combout\);

-- Location: LCCOMB_X24_Y16_N6
\icpu|i_datapath|alusrc2[5]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[5]~49_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~2_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(25))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux26~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(25),
	datab => \icpu|i_datapath|i_regfile|Mux26~19_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	combout => \icpu|i_datapath|alusrc2[5]~49_combout\);

-- Location: LCCOMB_X23_Y16_N14
\icpu|i_datapath|alusrc1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~5_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|i_regfile|Mux58~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux58~19_combout\,
	combout => \icpu|i_datapath|alusrc1~5_combout\);

-- Location: LCCOMB_X26_Y17_N30
\icpu|i_datapath|alusrc1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~3_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|i_regfile|Mux59~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux59~19_combout\,
	combout => \icpu|i_datapath|alusrc1~3_combout\);

-- Location: LCCOMB_X21_Y12_N20
\icpu|i_datapath|i_regfile|x13[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x13[2]~feeder_combout\ = \icpu|i_datapath|rd_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data\(2),
	combout => \icpu|i_datapath|i_regfile|x13[2]~feeder_combout\);

-- Location: FF_X21_Y12_N21
\icpu|i_datapath|i_regfile|x13[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x13[2]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(2));

-- Location: FF_X24_Y19_N25
\icpu|i_datapath|i_regfile|x12[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(2),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(2));

-- Location: LCCOMB_X24_Y19_N24
\icpu|i_datapath|i_regfile|Mux61~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux61~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x13\(2))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x12\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(2),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x12\(2),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux61~17_combout\);

-- Location: LCCOMB_X23_Y12_N26
\icpu|i_datapath|i_regfile|x15[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[2]~feeder_combout\ = \icpu|i_datapath|rd_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data\(2),
	combout => \icpu|i_datapath|i_regfile|x15[2]~feeder_combout\);

-- Location: FF_X23_Y12_N27
\icpu|i_datapath|i_regfile|x15[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[2]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(2));

-- Location: FF_X24_Y19_N7
\icpu|i_datapath|i_regfile|x14[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(2),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(2));

-- Location: LCCOMB_X26_Y18_N8
\icpu|i_datapath|i_regfile|Mux61~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux61~18_combout\ = (\icpu|i_datapath|i_regfile|Mux61~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(2)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|i_regfile|Mux61~17_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x14\(2) & \iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux61~17_combout\,
	datab => \icpu|i_datapath|i_regfile|x15\(2),
	datac => \icpu|i_datapath|i_regfile|x14\(2),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux61~18_combout\);

-- Location: FF_X21_Y12_N7
\icpu|i_datapath|i_regfile|x9[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(2),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(2));

-- Location: LCCOMB_X21_Y20_N26
\icpu|i_datapath|i_regfile|x10[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[2]~feeder_combout\ = \icpu|i_datapath|rd_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data\(2),
	combout => \icpu|i_datapath|i_regfile|x10[2]~feeder_combout\);

-- Location: FF_X21_Y20_N27
\icpu|i_datapath|i_regfile|x10[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[2]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(2));

-- Location: FF_X24_Y18_N25
\icpu|i_datapath|i_regfile|x8[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(2),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(2));

-- Location: LCCOMB_X24_Y18_N24
\icpu|i_datapath|i_regfile|Mux61~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux61~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x10\(2)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x8\(2) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x10\(2),
	datac => \icpu|i_datapath|i_regfile|x8\(2),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux61~10_combout\);

-- Location: LCCOMB_X24_Y18_N26
\icpu|i_datapath|i_regfile|Mux61~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux61~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux61~10_combout\ & ((\icpu|i_datapath|i_regfile|x11\(2)))) # (!\icpu|i_datapath|i_regfile|Mux61~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(2))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux61~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(2),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x11\(2),
	datad => \icpu|i_datapath|i_regfile|Mux61~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux61~11_combout\);

-- Location: FF_X22_Y18_N29
\icpu|i_datapath|i_regfile|x3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(2),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(2));

-- Location: LCCOMB_X27_Y16_N0
\icpu|i_datapath|i_regfile|x2[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x2[2]~feeder_combout\ = \icpu|i_datapath|rd_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data\(2),
	combout => \icpu|i_datapath|i_regfile|x2[2]~feeder_combout\);

-- Location: FF_X27_Y16_N1
\icpu|i_datapath|i_regfile|x2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x2[2]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(2));

-- Location: LCCOMB_X27_Y16_N2
\icpu|i_datapath|i_regfile|x1[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x1[2]~feeder_combout\ = \icpu|i_datapath|rd_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data\(2),
	combout => \icpu|i_datapath|i_regfile|x1[2]~feeder_combout\);

-- Location: FF_X27_Y16_N3
\icpu|i_datapath|i_regfile|x1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x1[2]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(2));

-- Location: LCCOMB_X21_Y18_N18
\icpu|i_datapath|i_regfile|x6[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x6[2]~feeder_combout\ = \icpu|i_datapath|rd_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data\(2),
	combout => \icpu|i_datapath|i_regfile|x6[2]~feeder_combout\);

-- Location: FF_X21_Y18_N19
\icpu|i_datapath|i_regfile|x6[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x6[2]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(2));

-- Location: FF_X26_Y18_N5
\icpu|i_datapath|i_regfile|x7[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(2),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(2));

-- Location: LCCOMB_X21_Y18_N8
\icpu|i_datapath|i_regfile|x5[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x5[2]~feeder_combout\ = \icpu|i_datapath|rd_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data\(2),
	combout => \icpu|i_datapath|i_regfile|x5[2]~feeder_combout\);

-- Location: FF_X21_Y18_N9
\icpu|i_datapath|i_regfile|x5[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x5[2]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(2));

-- Location: FF_X26_Y18_N11
\icpu|i_datapath|i_regfile|x4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(2),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(2));

-- Location: LCCOMB_X26_Y18_N10
\icpu|i_datapath|i_regfile|Mux61~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux61~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x5\(2)) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\icpu|i_datapath|i_regfile|x4\(2) & !\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(2),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x4\(2),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux61~12_combout\);

-- Location: LCCOMB_X26_Y18_N4
\icpu|i_datapath|i_regfile|Mux61~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux61~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux61~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(2)))) # (!\icpu|i_datapath|i_regfile|Mux61~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(2))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux61~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(2),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x7\(2),
	datad => \icpu|i_datapath|i_regfile|Mux61~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux61~13_combout\);

-- Location: LCCOMB_X27_Y16_N16
\icpu|i_datapath|i_regfile|Mux61~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux61~14_combout\ = (\icpu|i_datapath|i_regfile|Mux34~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux61~13_combout\) # (!\icpu|i_datapath|i_regfile|Mux34~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(2) & (\icpu|i_datapath|i_regfile|Mux34~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(2),
	datac => \icpu|i_datapath|i_regfile|Mux34~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux61~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux61~14_combout\);

-- Location: LCCOMB_X27_Y16_N10
\icpu|i_datapath|i_regfile|Mux61~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux61~15_combout\ = (\icpu|i_datapath|i_regfile|Mux34~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux61~14_combout\ & (\icpu|i_datapath|i_regfile|x3\(2))) # (!\icpu|i_datapath|i_regfile|Mux61~14_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(2)))))) # (!\icpu|i_datapath|i_regfile|Mux34~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux61~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(2),
	datab => \icpu|i_datapath|i_regfile|x2\(2),
	datac => \icpu|i_datapath|i_regfile|Mux34~2_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux61~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux61~15_combout\);

-- Location: LCCOMB_X26_Y18_N22
\icpu|i_datapath|i_regfile|Mux61~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux61~16_combout\ = (\icpu|i_datapath|i_regfile|Mux34~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux34~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~1_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux61~11_combout\)) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux61~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux61~11_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux61~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux61~16_combout\);

-- Location: FF_X24_Y22_N23
\icpu|i_datapath|i_regfile|x30[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(2),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(2));

-- Location: FF_X24_Y22_N21
\icpu|i_datapath|i_regfile|x18[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(2),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(2));

-- Location: FF_X22_Y19_N31
\icpu|i_datapath|i_regfile|x22[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(2),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(2));

-- Location: LCCOMB_X22_Y19_N30
\icpu|i_datapath|i_regfile|Mux61~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux61~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|x22\(2)) # (\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\icpu|i_datapath|i_regfile|x18\(2) & ((!\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x18\(2),
	datac => \icpu|i_datapath|i_regfile|x22\(2),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux61~0_combout\);

-- Location: LCCOMB_X22_Y18_N24
\icpu|i_datapath|i_regfile|x26[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x26[2]~feeder_combout\ = \icpu|i_datapath|rd_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data\(2),
	combout => \icpu|i_datapath|i_regfile|x26[2]~feeder_combout\);

-- Location: FF_X22_Y18_N25
\icpu|i_datapath|i_regfile|x26[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x26[2]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(2));

-- Location: LCCOMB_X22_Y18_N10
\icpu|i_datapath|i_regfile|Mux61~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux61~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux61~0_combout\ & (\icpu|i_datapath|i_regfile|x30\(2))) # (!\icpu|i_datapath|i_regfile|Mux61~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(2)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux61~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x30\(2),
	datac => \icpu|i_datapath|i_regfile|Mux61~0_combout\,
	datad => \icpu|i_datapath|i_regfile|x26\(2),
	combout => \icpu|i_datapath|i_regfile|Mux61~1_combout\);

-- Location: FF_X23_Y17_N13
\icpu|i_datapath|i_regfile|x21[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(2),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(2));

-- Location: FF_X26_Y20_N31
\icpu|i_datapath|i_regfile|x29[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(2),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(2));

-- Location: FF_X23_Y17_N19
\icpu|i_datapath|i_regfile|x25[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(2),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(2));

-- Location: FF_X26_Y20_N25
\icpu|i_datapath|i_regfile|x17[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(2),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(2));

-- Location: LCCOMB_X26_Y20_N24
\icpu|i_datapath|i_regfile|Mux61~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux61~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x25\(2))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x17\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x25\(2),
	datac => \icpu|i_datapath|i_regfile|x17\(2),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux61~2_combout\);

-- Location: LCCOMB_X26_Y20_N30
\icpu|i_datapath|i_regfile|Mux61~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux61~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux61~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(2)))) # (!\icpu|i_datapath|i_regfile|Mux61~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(2))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|Mux61~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x21\(2),
	datac => \icpu|i_datapath|i_regfile|x29\(2),
	datad => \icpu|i_datapath|i_regfile|Mux61~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux61~3_combout\);

-- Location: FF_X23_Y14_N3
\icpu|i_datapath|i_regfile|x28[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(2),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(2));

-- Location: FF_X29_Y18_N13
\icpu|i_datapath|i_regfile|x20[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(2),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(2));

-- Location: FF_X23_Y14_N9
\icpu|i_datapath|i_regfile|x16[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(2),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(2));

-- Location: FF_X29_Y18_N11
\icpu|i_datapath|i_regfile|x24[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(2),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(2));

-- Location: LCCOMB_X29_Y18_N10
\icpu|i_datapath|i_regfile|Mux61~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux61~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|x24\(2)) # (\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\icpu|i_datapath|i_regfile|x16\(2) & ((!\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x16\(2),
	datac => \icpu|i_datapath|i_regfile|x24\(2),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux61~4_combout\);

-- Location: LCCOMB_X29_Y18_N12
\icpu|i_datapath|i_regfile|Mux61~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux61~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux61~4_combout\ & (\icpu|i_datapath|i_regfile|x28\(2))) # (!\icpu|i_datapath|i_regfile|Mux61~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(2)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|Mux61~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(2),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x20\(2),
	datad => \icpu|i_datapath|i_regfile|Mux61~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux61~5_combout\);

-- Location: LCCOMB_X26_Y18_N14
\icpu|i_datapath|i_regfile|Mux61~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux61~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\iMem|altsyncram_component|auto_generated|q_a\(16)) # ((\icpu|i_datapath|i_regfile|Mux61~3_combout\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux61~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|Mux61~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux61~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux61~6_combout\);

-- Location: FF_X24_Y14_N31
\icpu|i_datapath|i_regfile|x31[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(2),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(2));

-- Location: FF_X26_Y21_N13
\icpu|i_datapath|i_regfile|x27[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(2),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(2));

-- Location: FF_X24_Y14_N25
\icpu|i_datapath|i_regfile|x19[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(2),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(2));

-- Location: FF_X26_Y21_N3
\icpu|i_datapath|i_regfile|x23[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(2),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(2));

-- Location: LCCOMB_X26_Y21_N2
\icpu|i_datapath|i_regfile|Mux61~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux61~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x23\(2)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x19\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(2),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x23\(2),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux61~7_combout\);

-- Location: LCCOMB_X26_Y21_N12
\icpu|i_datapath|i_regfile|Mux61~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux61~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux61~7_combout\ & (\icpu|i_datapath|i_regfile|x31\(2))) # (!\icpu|i_datapath|i_regfile|Mux61~7_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(2)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux61~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x31\(2),
	datac => \icpu|i_datapath|i_regfile|x27\(2),
	datad => \icpu|i_datapath|i_regfile|Mux61~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux61~8_combout\);

-- Location: LCCOMB_X26_Y18_N12
\icpu|i_datapath|i_regfile|Mux61~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux61~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux61~6_combout\ & ((\icpu|i_datapath|i_regfile|Mux61~8_combout\))) # (!\icpu|i_datapath|i_regfile|Mux61~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux61~1_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux61~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux61~1_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|Mux61~6_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux61~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux61~9_combout\);

-- Location: LCCOMB_X26_Y18_N2
\icpu|i_datapath|i_regfile|Mux61~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux61~19_combout\ = (\icpu|i_datapath|i_regfile|Mux34~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux61~16_combout\ & (\icpu|i_datapath|i_regfile|Mux61~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux61~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux61~9_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux61~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux61~18_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux61~16_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux61~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux61~19_combout\);

-- Location: LCCOMB_X26_Y18_N24
\icpu|i_datapath|alusrc1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~2_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|i_regfile|Mux61~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux61~19_combout\,
	combout => \icpu|i_datapath|alusrc1~2_combout\);

-- Location: LCCOMB_X22_Y16_N14
\icpu|i_datapath|alusrc1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~1_combout\ = (\icpu|i_datapath|i_regfile|Mux62~19_combout\ & !\icpu|i_controller|i_maindec|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|i_regfile|Mux62~19_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|alusrc1~1_combout\);

-- Location: LCCOMB_X22_Y16_N12
\icpu|i_datapath|i_alu|iadder32|bit0|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ = (\icpu|i_datapath|alusrc2[0]~54_combout\ & ((\icpu|i_datapath|i_regfile|Mux63~19_combout\))) # (!\icpu|i_datapath|alusrc2[0]~54_combout\ & (\icpu|i_controller|i_aludec|Selector4~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux63~19_combout\,
	datad => \icpu|i_datapath|alusrc2[0]~54_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\);

-- Location: LCCOMB_X22_Y16_N0
\icpu|i_datapath|i_alu|iadder32|bit1|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit1|cout~0_combout\ = (\icpu|i_datapath|alusrc1~1_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~1_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datac => \icpu|i_datapath|alusrc1~1_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit1|cout~0_combout\);

-- Location: LCCOMB_X22_Y16_N22
\icpu|i_datapath|i_alu|iadder32|bit2|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit2|cout~0_combout\ = (\icpu|i_datapath|alusrc1~2_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit1|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[2]~62_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~2_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit1|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[2]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~62_combout\,
	datac => \icpu|i_datapath|alusrc1~2_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit1|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit2|cout~0_combout\);

-- Location: LCCOMB_X23_Y20_N22
\icpu|i_datapath|alusrc1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~0_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|i_regfile|Mux60~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux60~19_combout\,
	combout => \icpu|i_datapath|alusrc1~0_combout\);

-- Location: LCCOMB_X22_Y16_N4
\icpu|i_datapath|i_alu|iadder32|bit3|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit3|cout~0_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit2|cout~0_combout\ & ((\icpu|i_datapath|alusrc1~0_combout\) # (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (!\icpu|i_datapath|alusrc2[3]~61_combout\)))) # 
-- (!\icpu|i_datapath|i_alu|iadder32|bit2|cout~0_combout\ & (\icpu|i_datapath|alusrc1~0_combout\ & (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (!\icpu|i_datapath|alusrc2[3]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit2|cout~0_combout\,
	datab => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datac => \icpu|i_datapath|alusrc1~0_combout\,
	datad => \icpu|i_datapath|alusrc2[3]~61_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit3|cout~0_combout\);

-- Location: LCCOMB_X22_Y16_N10
\icpu|i_datapath|i_alu|iadder32|bit4|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit4|cout~0_combout\ = (\icpu|i_datapath|alusrc1~3_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit3|cout~0_combout\) # (\icpu|i_datapath|alusrc2[4]~52_combout\ $ (\icpu|i_controller|i_aludec|Selector4~2_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~3_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit3|cout~0_combout\ & (\icpu|i_datapath|alusrc2[4]~52_combout\ $ (\icpu|i_controller|i_aludec|Selector4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~3_combout\,
	datab => \icpu|i_datapath|alusrc2[4]~52_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit3|cout~0_combout\,
	datad => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit4|cout~0_combout\);

-- Location: LCCOMB_X22_Y16_N28
\icpu|i_datapath|i_alu|iadder32|bit5|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit5|cout~0_combout\ = (\icpu|i_datapath|alusrc1~5_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit4|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[5]~49_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~5_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit4|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[5]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc2[5]~49_combout\,
	datac => \icpu|i_datapath|alusrc1~5_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit4|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit5|cout~0_combout\);

-- Location: LCCOMB_X22_Y16_N30
\icpu|i_datapath|i_alu|iadder32|bit6|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit6|cout~0_combout\ = (\icpu|i_datapath|alusrc1~6_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit5|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[6]~48_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~6_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit5|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[6]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc2[6]~48_combout\,
	datac => \icpu|i_datapath|alusrc1~6_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit5|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit6|cout~0_combout\);

-- Location: LCCOMB_X23_Y19_N16
\icpu|i_datapath|alusrc2[7]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[7]~47_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~2_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(27))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux24~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(27),
	datac => \icpu|i_datapath|i_regfile|Mux24~24_combout\,
	datad => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	combout => \icpu|i_datapath|alusrc2[7]~47_combout\);

-- Location: LCCOMB_X22_Y16_N16
\icpu|i_datapath|i_alu|iadder32|bit7|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit7|cout~0_combout\ = (\icpu|i_datapath|alusrc1~7_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit6|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[7]~47_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~7_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit6|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[7]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc1~7_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit6|cout~0_combout\,
	datad => \icpu|i_datapath|alusrc2[7]~47_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit7|cout~0_combout\);

-- Location: LCCOMB_X22_Y16_N6
\icpu|i_datapath|i_alu|iadder32|bit8|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit8|cout~0_combout\ = (\icpu|i_datapath|alusrc1~8_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit7|cout~0_combout\) # (\icpu|i_datapath|alusrc2[8]~46_combout\ $ (\icpu|i_controller|i_aludec|Selector4~2_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~8_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit7|cout~0_combout\ & (\icpu|i_datapath|alusrc2[8]~46_combout\ $ (\icpu|i_controller|i_aludec|Selector4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~8_combout\,
	datab => \icpu|i_datapath|alusrc2[8]~46_combout\,
	datac => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit7|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit8|cout~0_combout\);

-- Location: LCCOMB_X22_Y16_N20
\icpu|i_datapath|i_alu|iadder32|bit9|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit9|cout~0_combout\ = (\icpu|i_datapath|alusrc1~9_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit8|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[9]~45_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~9_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit8|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[9]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc2[9]~45_combout\,
	datac => \icpu|i_datapath|alusrc1~9_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit8|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit9|cout~0_combout\);

-- Location: LCCOMB_X22_Y16_N2
\icpu|i_datapath|i_alu|iadder32|bit10|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit10|cout~0_combout\ = (\icpu|i_datapath|alusrc1~10_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit9|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[10]~44_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~10_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit9|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[10]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc1~10_combout\,
	datac => \icpu|i_datapath|alusrc2[10]~44_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit9|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit10|cout~0_combout\);

-- Location: LCCOMB_X22_Y16_N24
\icpu|i_datapath|i_alu|iadder32|bit11|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit11|cout~0_combout\ = (\icpu|i_datapath|alusrc1~11_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit10|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[11]~36_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~11_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit10|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[11]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc1~11_combout\,
	datac => \icpu|i_datapath|alusrc2[11]~36_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit10|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit11|cout~0_combout\);

-- Location: LCCOMB_X22_Y16_N26
\icpu|i_datapath|i_alu|iadder32|bit12|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit12|cout~0_combout\ = (\icpu|i_datapath|alusrc1~12_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit11|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[12]~17_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~12_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit11|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[12]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc1~12_combout\,
	datac => \icpu|i_datapath|alusrc2[12]~17_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit11|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit12|cout~0_combout\);

-- Location: LCCOMB_X21_Y18_N10
\icpu|i_datapath|alusrc2[13]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[13]~18_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~2_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux18~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux18~19_combout\,
	combout => \icpu|i_datapath|alusrc2[13]~18_combout\);

-- Location: LCCOMB_X21_Y18_N28
\icpu|i_datapath|alusrc2[13]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[13]~19_combout\ = (\icpu|i_datapath|alusrc2[13]~18_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(13),
	datad => \icpu|i_datapath|alusrc2[13]~18_combout\,
	combout => \icpu|i_datapath|alusrc2[13]~19_combout\);

-- Location: LCCOMB_X22_Y16_N8
\icpu|i_datapath|i_alu|iadder32|bit13|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit13|cout~0_combout\ = (\icpu|i_datapath|alusrc1~4_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit12|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[13]~19_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~4_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit12|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[13]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc1~4_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit12|cout~0_combout\,
	datad => \icpu|i_datapath|alusrc2[13]~19_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit13|cout~0_combout\);

-- Location: LCCOMB_X23_Y12_N28
\icpu|i_datapath|alusrc2[14]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[14]~21_combout\ = (\icpu|i_datapath|alusrc2[14]~20_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(14) & \icpu|i_controller|i_maindec|Decoder0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[14]~20_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(14),
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|alusrc2[14]~21_combout\);

-- Location: LCCOMB_X22_Y12_N0
\icpu|i_datapath|i_alu|iadder32|bit14|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit14|sum~combout\ = \icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc1~14_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit13|cout~0_combout\ $ (\icpu|i_datapath|alusrc2[14]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc1~14_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit13|cout~0_combout\,
	datad => \icpu|i_datapath|alusrc2[14]~21_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit14|sum~combout\);

-- Location: LCCOMB_X22_Y12_N26
\icpu|i_datapath|i_alu|Mux17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux17~0_combout\ = (\icpu|i_controller|i_aludec|Selector7~3_combout\ & (((\icpu|i_controller|i_aludec|Selector6~2_combout\)))) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_controller|i_aludec|Selector6~2_combout\ 
-- & (\icpu|i_datapath|i_alu|result~44_combout\)) # (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit14|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datab => \icpu|i_datapath|i_alu|result~44_combout\,
	datac => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit14|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux17~0_combout\);

-- Location: LCCOMB_X22_Y12_N12
\icpu|i_datapath|i_alu|Mux17~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux17~1_combout\ = (\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_datapath|alusrc1~14_combout\ & (\icpu|i_datapath|i_alu|Mux17~0_combout\ $ (\icpu|i_datapath|alusrc2[14]~21_combout\))) # 
-- (!\icpu|i_datapath|alusrc1~14_combout\ & (\icpu|i_datapath|i_alu|Mux17~0_combout\ & \icpu|i_datapath|alusrc2[14]~21_combout\)))) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & (((\icpu|i_datapath|i_alu|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datab => \icpu|i_datapath|alusrc1~14_combout\,
	datac => \icpu|i_datapath|i_alu|Mux17~0_combout\,
	datad => \icpu|i_datapath|alusrc2[14]~21_combout\,
	combout => \icpu|i_datapath|i_alu|Mux17~1_combout\);

-- Location: LCCOMB_X22_Y12_N14
\icpu|i_datapath|i_alu|Mux17~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux17~2_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~94_combout\ & ((\icpu|i_datapath|i_alu|Mux10~2_combout\) # ((!\icpu|i_controller|i_aludec|Selector5~3_combout\ & \icpu|i_datapath|i_alu|Mux17~1_combout\)))) # 
-- (!\icpu|i_datapath|i_alu|ShiftLeft0~94_combout\ & (!\icpu|i_controller|i_aludec|Selector5~3_combout\ & ((\icpu|i_datapath|i_alu|Mux17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~94_combout\,
	datab => \icpu|i_controller|i_aludec|Selector5~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	datad => \icpu|i_datapath|i_alu|Mux17~1_combout\,
	combout => \icpu|i_datapath|i_alu|Mux17~2_combout\);

-- Location: M9K_X25_Y13_N0
\iMem|altsyncram_component|auto_generated|ram_block1a3\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000702320740000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000042022020005022000220020020002000200200000202A22222",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \icpu|i_controller|i_maindec|Decoder0~5_combout\,
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \iDecoder|Equal0~7_combout\,
	portadatain => \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portbdatain => \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAIN_bus\,
	portaaddr => \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\,
	portbdataout => \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X22_Y12_N16
\icpu|i_datapath|rd_data[14]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[14]~44_combout\ = (\iMem|altsyncram_component|auto_generated|q_b\(14) & ((!\icpu|i_datapath|i_alu|Mux18~4_combout\) # (!\iDecoder|Equal1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal1~7_combout\,
	datab => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_b\(14),
	combout => \icpu|i_datapath|rd_data[14]~44_combout\);

-- Location: LCCOMB_X22_Y12_N30
\icpu|i_datapath|rd_data[14]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[14]~45_combout\ = (\icpu|i_datapath|rd_data[20]~9_combout\ & (\icpu|i_datapath|rd_data[20]~10_combout\)) # (!\icpu|i_datapath|rd_data[20]~9_combout\ & ((\icpu|i_datapath|rd_data[20]~10_combout\ & 
-- ((\icpu|i_datapath|rd_data[14]~44_combout\))) # (!\icpu|i_datapath|rd_data[20]~10_combout\ & (\icpu|i_datapath|i_alu|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[20]~9_combout\,
	datab => \icpu|i_datapath|rd_data[20]~10_combout\,
	datac => \icpu|i_datapath|i_alu|Mux17~2_combout\,
	datad => \icpu|i_datapath|rd_data[14]~44_combout\,
	combout => \icpu|i_datapath|rd_data[14]~45_combout\);

-- Location: LCCOMB_X24_Y9_N20
\icpu|i_datapath|rd_data[14]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[14]~46_combout\ = (\icpu|i_datapath|rd_data[14]~45_combout\ & ((\iTimer|CompareR\(14)) # ((!\icpu|i_datapath|rd_data[20]~11_combout\)))) # (!\icpu|i_datapath|rd_data[14]~45_combout\ & (((\iTimer|CounterR\(14) & 
-- \icpu|i_datapath|rd_data[20]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(14),
	datab => \icpu|i_datapath|rd_data[14]~45_combout\,
	datac => \iTimer|CounterR\(14),
	datad => \icpu|i_datapath|rd_data[20]~11_combout\,
	combout => \icpu|i_datapath|rd_data[14]~46_combout\);

-- Location: LCCOMB_X24_Y9_N14
\icpu|i_datapath|rd_data[14]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[14]~47_combout\ = (\icpu|i_datapath|rd_data[0]~150_combout\ & (\icpu|i_datapath|Add5~24_combout\)) # (!\icpu|i_datapath|rd_data[0]~150_combout\ & ((\icpu|i_datapath|rd_data[14]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add5~24_combout\,
	datab => \icpu|i_datapath|rd_data[14]~46_combout\,
	datad => \icpu|i_datapath|rd_data[0]~150_combout\,
	combout => \icpu|i_datapath|rd_data[14]~47_combout\);

-- Location: LCCOMB_X20_Y19_N8
\icpu|i_datapath|i_regfile|x19[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x19[14]~feeder_combout\ = \icpu|i_datapath|rd_data[14]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[14]~47_combout\,
	combout => \icpu|i_datapath|i_regfile|x19[14]~feeder_combout\);

-- Location: FF_X20_Y19_N9
\icpu|i_datapath|i_regfile|x19[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x19[14]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(14));

-- Location: LCCOMB_X28_Y19_N6
\icpu|i_datapath|i_regfile|Mux17~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x23\(14)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x19\(14) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(14),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x23\(14),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux17~7_combout\);

-- Location: LCCOMB_X28_Y19_N28
\icpu|i_datapath|i_regfile|Mux17~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~8_combout\ = (\icpu|i_datapath|i_regfile|Mux17~7_combout\ & ((\icpu|i_datapath|i_regfile|x31\(14)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux17~7_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x27\(14) & \iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux17~7_combout\,
	datab => \icpu|i_datapath|i_regfile|x31\(14),
	datac => \icpu|i_datapath|i_regfile|x27\(14),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux17~8_combout\);

-- Location: LCCOMB_X28_Y16_N22
\icpu|i_datapath|i_regfile|Mux17~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|x24\(14)) # (\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\icpu|i_datapath|i_regfile|x16\(14) & ((!\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(14),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x24\(14),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux17~4_combout\);

-- Location: LCCOMB_X28_Y16_N4
\icpu|i_datapath|i_regfile|Mux17~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~5_combout\ = (\icpu|i_datapath|i_regfile|Mux17~4_combout\ & ((\icpu|i_datapath|i_regfile|x28\(14)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux17~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(14) & \iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(14),
	datab => \icpu|i_datapath|i_regfile|x20\(14),
	datac => \icpu|i_datapath|i_regfile|Mux17~4_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux17~5_combout\);

-- Location: LCCOMB_X27_Y20_N4
\icpu|i_datapath|i_regfile|Mux17~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (\iMem|altsyncram_component|auto_generated|q_a\(23))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x25\(14)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x17\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x17\(14),
	datad => \icpu|i_datapath|i_regfile|x25\(14),
	combout => \icpu|i_datapath|i_regfile|Mux17~2_combout\);

-- Location: LCCOMB_X27_Y20_N14
\icpu|i_datapath|i_regfile|Mux17~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~3_combout\ = (\icpu|i_datapath|i_regfile|Mux17~2_combout\ & (((\icpu|i_datapath|i_regfile|x29\(14)) # (!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux17~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(14) & ((\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(14),
	datab => \icpu|i_datapath|i_regfile|Mux17~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x29\(14),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux17~3_combout\);

-- Location: LCCOMB_X24_Y12_N22
\icpu|i_datapath|i_regfile|Mux17~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21)) # (\icpu|i_datapath|i_regfile|Mux17~3_combout\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|Mux17~5_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|Mux17~5_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|Mux17~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux17~6_combout\);

-- Location: LCCOMB_X24_Y12_N26
\icpu|i_datapath|i_regfile|Mux17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x22\(14)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x18\(14) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(14),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x22\(14),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux17~0_combout\);

-- Location: LCCOMB_X24_Y12_N0
\icpu|i_datapath|i_regfile|Mux17~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~1_combout\ = (\icpu|i_datapath|i_regfile|Mux17~0_combout\ & ((\icpu|i_datapath|i_regfile|x30\(14)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux17~0_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x26\(14) & \iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(14),
	datab => \icpu|i_datapath|i_regfile|x26\(14),
	datac => \icpu|i_datapath|i_regfile|Mux17~0_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux17~1_combout\);

-- Location: LCCOMB_X24_Y12_N28
\icpu|i_datapath|i_regfile|Mux17~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux17~6_combout\ & (\icpu|i_datapath|i_regfile|Mux17~8_combout\)) # (!\icpu|i_datapath|i_regfile|Mux17~6_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux17~1_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|Mux17~8_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux17~6_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux17~1_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux17~9_combout\);

-- Location: LCCOMB_X24_Y13_N18
\icpu|i_datapath|i_regfile|Mux17~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (\iMem|altsyncram_component|auto_generated|q_a\(20))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x13\(14)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x12\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x12\(14),
	datad => \icpu|i_datapath|i_regfile|x13\(14),
	combout => \icpu|i_datapath|i_regfile|Mux17~17_combout\);

-- Location: LCCOMB_X24_Y13_N12
\icpu|i_datapath|i_regfile|Mux17~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux17~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(14))) # (!\icpu|i_datapath|i_regfile|Mux17~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(14)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux17~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x15\(14),
	datac => \icpu|i_datapath|i_regfile|x14\(14),
	datad => \icpu|i_datapath|i_regfile|Mux17~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux17~18_combout\);

-- Location: LCCOMB_X33_Y15_N6
\icpu|i_datapath|i_regfile|Mux17~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x5\(14))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x4\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(14),
	datab => \icpu|i_datapath|i_regfile|x4\(14),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux17~12_combout\);

-- Location: LCCOMB_X33_Y15_N0
\icpu|i_datapath|i_regfile|Mux17~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux17~12_combout\ & (\icpu|i_datapath|i_regfile|x7\(14))) # (!\icpu|i_datapath|i_regfile|Mux17~12_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x6\(14)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux17~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(14),
	datab => \icpu|i_datapath|i_regfile|x6\(14),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|Mux17~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux17~13_combout\);

-- Location: LCCOMB_X33_Y15_N2
\icpu|i_datapath|i_regfile|Mux17~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~14_combout\ = (\icpu|i_datapath|i_regfile|Mux24~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux17~13_combout\) # (!\icpu|i_datapath|i_regfile|Mux24~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(14) & (\icpu|i_datapath|i_regfile|Mux24~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(14),
	datac => \icpu|i_datapath|i_regfile|Mux24~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux17~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux17~14_combout\);

-- Location: LCCOMB_X28_Y15_N28
\icpu|i_datapath|i_regfile|Mux17~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~15_combout\ = (\icpu|i_datapath|i_regfile|Mux24~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux17~14_combout\ & (\icpu|i_datapath|i_regfile|x3\(14))) # (!\icpu|i_datapath|i_regfile|Mux17~14_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(14)))))) # (!\icpu|i_datapath|i_regfile|Mux24~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux17~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(14),
	datac => \icpu|i_datapath|i_regfile|x2\(14),
	datad => \icpu|i_datapath|i_regfile|Mux17~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux17~15_combout\);

-- Location: LCCOMB_X27_Y13_N0
\icpu|i_datapath|i_regfile|Mux17~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x10\(14))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x8\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x10\(14),
	datac => \icpu|i_datapath|i_regfile|x8\(14),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux17~10_combout\);

-- Location: LCCOMB_X27_Y13_N30
\icpu|i_datapath|i_regfile|Mux17~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~11_combout\ = (\icpu|i_datapath|i_regfile|Mux17~10_combout\ & (((\icpu|i_datapath|i_regfile|x11\(14)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux17~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(14) & ((\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(14),
	datab => \icpu|i_datapath|i_regfile|Mux17~10_combout\,
	datac => \icpu|i_datapath|i_regfile|x11\(14),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux17~11_combout\);

-- Location: LCCOMB_X24_Y12_N18
\icpu|i_datapath|i_regfile|Mux17~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~16_combout\ = (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux17~11_combout\) # (\icpu|i_datapath|i_regfile|Mux24~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux17~15_combout\ & ((!\icpu|i_datapath|i_regfile|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux17~15_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux17~11_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux17~16_combout\);

-- Location: LCCOMB_X24_Y12_N24
\icpu|i_datapath|i_regfile|Mux17~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~19_combout\ = (\icpu|i_datapath|i_regfile|Mux24~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux17~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux17~18_combout\))) # (!\icpu|i_datapath|i_regfile|Mux17~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux17~9_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux17~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux17~9_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux17~18_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux17~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux17~19_combout\);

-- Location: LCCOMB_X17_Y15_N22
\icpu|i_datapath|rd_data[7]~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[7]~103_combout\ = ((\iGPIO|Equal0~2_combout\ & !\icpu|i_datapath|i_alu|Mux18~4_combout\)) # (!\iDecoder|Equal1~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|Equal0~2_combout\,
	datab => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	datac => \iDecoder|Equal1~7_combout\,
	combout => \icpu|i_datapath|rd_data[7]~103_combout\);

-- Location: LCCOMB_X17_Y16_N4
\iGPIO|Equal1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|Equal1~0_combout\ = (!\icpu|i_datapath|i_alu|Mux27~5_combout\ & (\icpu|i_datapath|i_alu|Mux29~5_combout\ & (!\icpu|i_datapath|i_alu|Mux28~3_combout\ & \iGPIO|LEDG_R[9]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux27~5_combout\,
	datab => \icpu|i_datapath|i_alu|Mux29~5_combout\,
	datac => \icpu|i_datapath|i_alu|Mux28~3_combout\,
	datad => \iGPIO|LEDG_R[9]~2_combout\,
	combout => \iGPIO|Equal1~0_combout\);

-- Location: LCCOMB_X14_Y16_N26
\icpu|i_datapath|rd_data[7]~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[7]~101_combout\ = (\iGPIO|Equal1~0_combout\ & (\iDecoder|Equal1~7_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~5_combout\ & \icpu|i_datapath|i_alu|Mux18~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|Equal1~0_combout\,
	datab => \iDecoder|Equal1~7_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~5_combout\,
	datad => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	combout => \icpu|i_datapath|rd_data[7]~101_combout\);

-- Location: IOIBUF_X0_Y25_N15
\SW[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: LCCOMB_X11_Y22_N16
\iGPIO|sw6|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~36_combout\ = (\reset_ff~q\ & \SW[6]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	combout => \iGPIO|sw6|c_state~36_combout\);

-- Location: FF_X11_Y22_N17
\iGPIO|sw6|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S0~q\);

-- Location: LCCOMB_X11_Y22_N26
\iGPIO|sw6|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~35_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & !\iGPIO|sw6|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \iGPIO|sw6|c_state.S0~q\,
	combout => \iGPIO|sw6|c_state~35_combout\);

-- Location: FF_X11_Y22_N27
\iGPIO|sw6|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S1~q\);

-- Location: LCCOMB_X11_Y22_N8
\iGPIO|sw6|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~34_combout\ = (\SW[6]~input_o\ & (\reset_ff~q\ & \iGPIO|sw6|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \reset_ff~q\,
	datac => \iGPIO|sw6|c_state.S1~q\,
	combout => \iGPIO|sw6|c_state~34_combout\);

-- Location: FF_X11_Y22_N9
\iGPIO|sw6|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S2~q\);

-- Location: LCCOMB_X11_Y22_N18
\iGPIO|sw6|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~33_combout\ = (\iGPIO|sw6|c_state.S2~q\ & (\SW[6]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|sw6|c_state.S2~q\,
	datac => \SW[6]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw6|c_state~33_combout\);

-- Location: FF_X11_Y22_N19
\iGPIO|sw6|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S3~q\);

-- Location: LCCOMB_X11_Y22_N0
\iGPIO|sw6|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~32_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \iGPIO|sw6|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \iGPIO|sw6|c_state.S3~q\,
	combout => \iGPIO|sw6|c_state~32_combout\);

-- Location: FF_X11_Y22_N1
\iGPIO|sw6|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S4~q\);

-- Location: LCCOMB_X11_Y22_N14
\iGPIO|sw6|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~31_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \iGPIO|sw6|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \iGPIO|sw6|c_state.S4~q\,
	combout => \iGPIO|sw6|c_state~31_combout\);

-- Location: FF_X11_Y22_N15
\iGPIO|sw6|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S5~q\);

-- Location: LCCOMB_X11_Y22_N4
\iGPIO|sw6|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~30_combout\ = (\iGPIO|sw6|c_state.S5~q\ & (\SW[6]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|sw6|c_state.S5~q\,
	datac => \SW[6]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw6|c_state~30_combout\);

-- Location: FF_X11_Y22_N5
\iGPIO|sw6|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S6~q\);

-- Location: LCCOMB_X11_Y22_N2
\iGPIO|sw6|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~29_combout\ = (\iGPIO|sw6|c_state.S6~q\ & (\SW[6]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|sw6|c_state.S6~q\,
	datac => \SW[6]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw6|c_state~29_combout\);

-- Location: FF_X11_Y22_N3
\iGPIO|sw6|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S7~q\);

-- Location: LCCOMB_X11_Y22_N24
\iGPIO|sw6|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~28_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \iGPIO|sw6|c_state.S7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \iGPIO|sw6|c_state.S7~q\,
	combout => \iGPIO|sw6|c_state~28_combout\);

-- Location: FF_X11_Y22_N25
\iGPIO|sw6|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S8~q\);

-- Location: LCCOMB_X11_Y22_N6
\iGPIO|sw6|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~27_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \iGPIO|sw6|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \iGPIO|sw6|c_state.S8~q\,
	combout => \iGPIO|sw6|c_state~27_combout\);

-- Location: FF_X11_Y22_N7
\iGPIO|sw6|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S9~q\);

-- Location: LCCOMB_X11_Y22_N28
\iGPIO|sw6|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~26_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \iGPIO|sw6|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \iGPIO|sw6|c_state.S9~q\,
	combout => \iGPIO|sw6|c_state~26_combout\);

-- Location: FF_X11_Y22_N29
\iGPIO|sw6|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S10~q\);

-- Location: LCCOMB_X11_Y22_N10
\iGPIO|sw6|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~25_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \iGPIO|sw6|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \iGPIO|sw6|c_state.S10~q\,
	combout => \iGPIO|sw6|c_state~25_combout\);

-- Location: FF_X11_Y22_N11
\iGPIO|sw6|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S11~q\);

-- Location: LCCOMB_X11_Y22_N12
\iGPIO|sw6|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~24_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \iGPIO|sw6|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \iGPIO|sw6|c_state.S11~q\,
	combout => \iGPIO|sw6|c_state~24_combout\);

-- Location: FF_X11_Y22_N13
\iGPIO|sw6|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S12~q\);

-- Location: LCCOMB_X11_Y22_N22
\iGPIO|sw6|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~23_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \iGPIO|sw6|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \iGPIO|sw6|c_state.S12~q\,
	combout => \iGPIO|sw6|c_state~23_combout\);

-- Location: FF_X11_Y22_N23
\iGPIO|sw6|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S13~q\);

-- Location: LCCOMB_X11_Y22_N20
\iGPIO|sw6|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~22_combout\ = (\SW[6]~input_o\ & (\reset_ff~q\ & \iGPIO|sw6|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \reset_ff~q\,
	datac => \iGPIO|sw6|c_state.S13~q\,
	combout => \iGPIO|sw6|c_state~22_combout\);

-- Location: FF_X11_Y22_N21
\iGPIO|sw6|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S14~q\);

-- Location: LCCOMB_X14_Y19_N30
\iGPIO|SW_StatusR~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|SW_StatusR~4_combout\ = (!\icpu|i_datapath|rd_data[7]~101_combout\ & ((\iGPIO|SW_StatusR\(6)) # (\iGPIO|sw6|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[7]~101_combout\,
	datac => \iGPIO|SW_StatusR\(6),
	datad => \iGPIO|sw6|c_state.S14~q\,
	combout => \iGPIO|SW_StatusR~4_combout\);

-- Location: FF_X14_Y19_N31
\iGPIO|SW_StatusR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|SW_StatusR~4_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|SW_StatusR\(6));

-- Location: LCCOMB_X14_Y19_N24
\icpu|i_datapath|rd_data[6]~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[6]~118_combout\ = (\iGPIO|SW_StatusR\(6) & \icpu|i_datapath|rd_data[7]~101_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|SW_StatusR\(6),
	datac => \icpu|i_datapath|rd_data[7]~101_combout\,
	combout => \icpu|i_datapath|rd_data[6]~118_combout\);

-- Location: LCCOMB_X21_Y17_N8
\icpu|i_datapath|rd_data[6]~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[6]~119_combout\ = (\icpu|i_datapath|rd_data[7]~103_combout\ & ((\iMem|altsyncram_component|auto_generated|q_b\(6)) # ((\iDecoder|Equal1~8_combout\)))) # (!\icpu|i_datapath|rd_data[7]~103_combout\ & (((!\iDecoder|Equal1~8_combout\ 
-- & \icpu|i_datapath|rd_data[6]~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_b\(6),
	datab => \icpu|i_datapath|rd_data[7]~103_combout\,
	datac => \iDecoder|Equal1~8_combout\,
	datad => \icpu|i_datapath|rd_data[6]~118_combout\,
	combout => \icpu|i_datapath|rd_data[6]~119_combout\);

-- Location: LCCOMB_X24_Y25_N30
\iGPIO|HEX3_R~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R~7_combout\ = (\icpu|i_datapath|i_regfile|Mux25~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux25~19_combout\,
	combout => \iGPIO|HEX3_R~7_combout\);

-- Location: FF_X24_Y25_N31
\iTimer|CompareR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX3_R~7_combout\,
	ena => \iTimer|CompareR[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(6));

-- Location: LCCOMB_X21_Y17_N10
\icpu|i_datapath|rd_data[6]~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[6]~120_combout\ = (\icpu|i_datapath|rd_data[7]~100_combout\ & ((\icpu|i_datapath|rd_data[6]~119_combout\ & (\iTimer|CompareR\(6))) # (!\icpu|i_datapath|rd_data[6]~119_combout\ & ((\iTimer|CounterR\(6)))))) # 
-- (!\icpu|i_datapath|rd_data[7]~100_combout\ & (\icpu|i_datapath|rd_data[6]~119_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[7]~100_combout\,
	datab => \icpu|i_datapath|rd_data[6]~119_combout\,
	datac => \iTimer|CompareR\(6),
	datad => \iTimer|CounterR\(6),
	combout => \icpu|i_datapath|rd_data[6]~120_combout\);

-- Location: LCCOMB_X21_Y17_N0
\icpu|i_datapath|rd_data[6]~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[6]~121_combout\ = (\icpu|i_datapath|rd_data[0]~150_combout\ & (((\icpu|i_datapath|Add5~8_combout\)))) # (!\icpu|i_datapath|rd_data[0]~150_combout\ & (\icpu|i_datapath|rd_data[6]~120_combout\ & 
-- ((\icpu|i_controller|i_maindec|Decoder0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[6]~120_combout\,
	datab => \icpu|i_datapath|Add5~8_combout\,
	datac => \icpu|i_datapath|rd_data[0]~150_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	combout => \icpu|i_datapath|rd_data[6]~121_combout\);

-- Location: LCCOMB_X27_Y12_N12
\icpu|i_datapath|rd_data[6]~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[6]~122_combout\ = (\icpu|i_datapath|rd_data[6]~121_combout\) # ((!\icpu|i_datapath|rd_data[0]~150_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & \icpu|i_datapath|i_alu|Mux25~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[6]~121_combout\,
	datab => \icpu|i_datapath|rd_data[0]~150_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datad => \icpu|i_datapath|i_alu|Mux25~8_combout\,
	combout => \icpu|i_datapath|rd_data[6]~122_combout\);

-- Location: FF_X26_Y14_N13
\icpu|i_datapath|i_regfile|x19[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~122_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(6));

-- Location: LCCOMB_X26_Y21_N30
\icpu|i_datapath|i_regfile|Mux57~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux57~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x23\(6)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x19\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x19\(6),
	datac => \icpu|i_datapath|i_regfile|x23\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux57~7_combout\);

-- Location: LCCOMB_X26_Y21_N24
\icpu|i_datapath|i_regfile|Mux57~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux57~8_combout\ = (\icpu|i_datapath|i_regfile|Mux57~7_combout\ & ((\icpu|i_datapath|i_regfile|x31\(6)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|i_regfile|Mux57~7_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x27\(6) & \iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux57~7_combout\,
	datab => \icpu|i_datapath|i_regfile|x31\(6),
	datac => \icpu|i_datapath|i_regfile|x27\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux57~8_combout\);

-- Location: LCCOMB_X26_Y22_N6
\icpu|i_datapath|i_regfile|Mux57~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux57~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x22\(6)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x18\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(6),
	datab => \icpu|i_datapath|i_regfile|x22\(6),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux57~0_combout\);

-- Location: LCCOMB_X26_Y22_N12
\icpu|i_datapath|i_regfile|Mux57~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux57~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux57~0_combout\ & (\icpu|i_datapath|i_regfile|x30\(6))) # (!\icpu|i_datapath|i_regfile|Mux57~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(6)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x30\(6),
	datac => \icpu|i_datapath|i_regfile|x26\(6),
	datad => \icpu|i_datapath|i_regfile|Mux57~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux57~1_combout\);

-- Location: LCCOMB_X29_Y18_N14
\icpu|i_datapath|i_regfile|Mux57~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux57~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|x24\(6)) # (\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\icpu|i_datapath|i_regfile|x16\(6) & ((!\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x16\(6),
	datac => \icpu|i_datapath|i_regfile|x24\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux57~4_combout\);

-- Location: LCCOMB_X29_Y18_N16
\icpu|i_datapath|i_regfile|Mux57~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux57~5_combout\ = (\icpu|i_datapath|i_regfile|Mux57~4_combout\ & ((\icpu|i_datapath|i_regfile|x28\(6)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|i_regfile|Mux57~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(6) & \iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(6),
	datab => \icpu|i_datapath|i_regfile|Mux57~4_combout\,
	datac => \icpu|i_datapath|i_regfile|x20\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux57~5_combout\);

-- Location: LCCOMB_X26_Y20_N8
\icpu|i_datapath|i_regfile|Mux57~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux57~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x25\(6))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x17\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x25\(6),
	datac => \icpu|i_datapath|i_regfile|x17\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux57~2_combout\);

-- Location: LCCOMB_X26_Y20_N6
\icpu|i_datapath|i_regfile|Mux57~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux57~3_combout\ = (\icpu|i_datapath|i_regfile|Mux57~2_combout\ & (((\icpu|i_datapath|i_regfile|x29\(6)) # (!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|i_regfile|Mux57~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(6) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux57~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x21\(6),
	datac => \icpu|i_datapath|i_regfile|x29\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux57~3_combout\);

-- Location: LCCOMB_X26_Y20_N12
\icpu|i_datapath|i_regfile|Mux57~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux57~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux57~3_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|Mux57~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux57~5_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|i_regfile|Mux57~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux57~6_combout\);

-- Location: LCCOMB_X27_Y16_N8
\icpu|i_datapath|i_regfile|Mux57~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux57~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux57~6_combout\ & (\icpu|i_datapath|i_regfile|Mux57~8_combout\)) # (!\icpu|i_datapath|i_regfile|Mux57~6_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux57~1_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux57~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|Mux57~8_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux57~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux57~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux57~9_combout\);

-- Location: LCCOMB_X24_Y19_N2
\icpu|i_datapath|i_regfile|Mux57~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux57~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x13\(6))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x12\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(6),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x12\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux57~17_combout\);

-- Location: LCCOMB_X24_Y19_N4
\icpu|i_datapath|i_regfile|Mux57~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux57~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux57~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(6))) # (!\icpu|i_datapath|i_regfile|Mux57~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(6)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux57~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(6),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|Mux57~17_combout\,
	datad => \icpu|i_datapath|i_regfile|x14\(6),
	combout => \icpu|i_datapath|i_regfile|Mux57~18_combout\);

-- Location: LCCOMB_X24_Y18_N12
\icpu|i_datapath|i_regfile|Mux57~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux57~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x10\(6)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x8\(6) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x10\(6),
	datac => \icpu|i_datapath|i_regfile|x8\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux57~10_combout\);

-- Location: LCCOMB_X24_Y18_N6
\icpu|i_datapath|i_regfile|Mux57~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux57~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux57~10_combout\ & ((\icpu|i_datapath|i_regfile|x11\(6)))) # (!\icpu|i_datapath|i_regfile|Mux57~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(6))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux57~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(6),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x11\(6),
	datad => \icpu|i_datapath|i_regfile|Mux57~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux57~11_combout\);

-- Location: LCCOMB_X28_Y18_N16
\icpu|i_datapath|i_regfile|Mux57~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux57~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x5\(6)) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\icpu|i_datapath|i_regfile|x4\(6) & !\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x5\(6),
	datac => \icpu|i_datapath|i_regfile|x4\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux57~12_combout\);

-- Location: LCCOMB_X28_Y18_N6
\icpu|i_datapath|i_regfile|Mux57~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux57~13_combout\ = (\icpu|i_datapath|i_regfile|Mux57~12_combout\ & (((\icpu|i_datapath|i_regfile|x7\(6)) # (!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|i_regfile|Mux57~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(6) & ((\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(6),
	datab => \icpu|i_datapath|i_regfile|Mux57~12_combout\,
	datac => \icpu|i_datapath|i_regfile|x7\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux57~13_combout\);

-- Location: LCCOMB_X27_Y16_N18
\icpu|i_datapath|i_regfile|Mux57~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux57~14_combout\ = (\icpu|i_datapath|i_regfile|Mux34~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux57~13_combout\) # (!\icpu|i_datapath|i_regfile|Mux34~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(6) & (\icpu|i_datapath|i_regfile|Mux34~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(6),
	datac => \icpu|i_datapath|i_regfile|Mux34~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux57~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux57~14_combout\);

-- Location: LCCOMB_X27_Y16_N12
\icpu|i_datapath|i_regfile|Mux57~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux57~15_combout\ = (\icpu|i_datapath|i_regfile|Mux34~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux57~14_combout\ & (\icpu|i_datapath|i_regfile|x3\(6))) # (!\icpu|i_datapath|i_regfile|Mux57~14_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(6)))))) # (!\icpu|i_datapath|i_regfile|Mux34~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux57~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(6),
	datab => \icpu|i_datapath|i_regfile|x2\(6),
	datac => \icpu|i_datapath|i_regfile|Mux34~2_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux57~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux57~15_combout\);

-- Location: LCCOMB_X27_Y16_N6
\icpu|i_datapath|i_regfile|Mux57~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux57~16_combout\ = (\icpu|i_datapath|i_regfile|Mux34~0_combout\ & (\icpu|i_datapath|i_regfile|Mux34~1_combout\)) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~1_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux57~11_combout\)) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux57~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux57~11_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux57~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux57~16_combout\);

-- Location: LCCOMB_X27_Y16_N20
\icpu|i_datapath|i_regfile|Mux57~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux57~19_combout\ = (\icpu|i_datapath|i_regfile|Mux34~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux57~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux57~18_combout\))) # (!\icpu|i_datapath|i_regfile|Mux57~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux57~9_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux57~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux57~9_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux57~18_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux57~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux57~19_combout\);

-- Location: LCCOMB_X17_Y14_N28
\icpu|i_datapath|i_alu|ShiftLeft0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~13_combout\ = (\icpu|i_datapath|alusrc2[0]~54_combout\ & ((\icpu|i_datapath|i_regfile|Mux57~19_combout\))) # (!\icpu|i_datapath|alusrc2[0]~54_combout\ & (\icpu|i_datapath|i_regfile|Mux56~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux56~19_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux57~19_combout\,
	datad => \icpu|i_datapath|alusrc2[0]~54_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~13_combout\);

-- Location: LCCOMB_X17_Y14_N4
\icpu|i_datapath|i_alu|ShiftLeft0~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~80_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~20_combout\)) # (!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~20_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~13_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~80_combout\);

-- Location: LCCOMB_X17_Y14_N10
\icpu|i_datapath|i_alu|ShiftLeft0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~14_combout\ = (\icpu|i_datapath|alusrc2[0]~54_combout\ & (\icpu|i_datapath|i_regfile|Mux55~19_combout\)) # (!\icpu|i_datapath|alusrc2[0]~54_combout\ & ((\icpu|i_datapath|i_regfile|Mux54~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[0]~54_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux55~19_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux54~19_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~14_combout\);

-- Location: LCCOMB_X16_Y17_N26
\icpu|i_datapath|i_alu|ShiftLeft0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~16_combout\ = (\icpu|i_datapath|alusrc2[0]~54_combout\ & (\icpu|i_datapath|i_regfile|Mux53~19_combout\)) # (!\icpu|i_datapath|alusrc2[0]~54_combout\ & ((\icpu|i_datapath|i_regfile|Mux52~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[0]~54_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux53~19_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux52~19_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~16_combout\);

-- Location: LCCOMB_X16_Y14_N30
\icpu|i_datapath|i_alu|ShiftLeft0~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~81_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~14_combout\)) # (!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~14_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~16_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~81_combout\);

-- Location: LCCOMB_X22_Y15_N30
\icpu|i_datapath|i_alu|ShiftLeft0~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~98_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|alusrc2[2]~62_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~80_combout\)) # (!\icpu|i_datapath|alusrc2[2]~62_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~81_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~80_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~62_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~81_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~98_combout\);

-- Location: FF_X21_Y12_N27
\icpu|i_datapath|i_regfile|x9[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~51_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(15));

-- Location: FF_X29_Y14_N23
\icpu|i_datapath|i_regfile|x11[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~51_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(15));

-- Location: FF_X29_Y12_N23
\icpu|i_datapath|i_regfile|x10[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~51_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(15));

-- Location: LCCOMB_X29_Y14_N8
\icpu|i_datapath|i_regfile|x8[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x8[15]~feeder_combout\ = \icpu|i_datapath|rd_data[15]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[15]~51_combout\,
	combout => \icpu|i_datapath|i_regfile|x8[15]~feeder_combout\);

-- Location: FF_X29_Y14_N9
\icpu|i_datapath|i_regfile|x8[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x8[15]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(15));

-- Location: LCCOMB_X29_Y14_N12
\icpu|i_datapath|i_regfile|Mux48~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux48~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x10\(15)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x8\(15) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x10\(15),
	datac => \icpu|i_datapath|i_regfile|x8\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux48~10_combout\);

-- Location: LCCOMB_X29_Y14_N22
\icpu|i_datapath|i_regfile|Mux48~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux48~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux48~10_combout\ & ((\icpu|i_datapath|i_regfile|x11\(15)))) # (!\icpu|i_datapath|i_regfile|Mux48~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux48~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x9\(15),
	datac => \icpu|i_datapath|i_regfile|x11\(15),
	datad => \icpu|i_datapath|i_regfile|Mux48~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux48~11_combout\);

-- Location: LCCOMB_X28_Y15_N4
\icpu|i_datapath|i_regfile|x3[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x3[15]~feeder_combout\ = \icpu|i_datapath|rd_data[15]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[15]~51_combout\,
	combout => \icpu|i_datapath|i_regfile|x3[15]~feeder_combout\);

-- Location: FF_X28_Y15_N5
\icpu|i_datapath|i_regfile|x3[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x3[15]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(15));

-- Location: FF_X27_Y17_N3
\icpu|i_datapath|i_regfile|x2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~51_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(15));

-- Location: FF_X30_Y15_N21
\icpu|i_datapath|i_regfile|x7[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~51_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(15));

-- Location: FF_X28_Y17_N27
\icpu|i_datapath|i_regfile|x6[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~51_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(15));

-- Location: FF_X30_Y15_N23
\icpu|i_datapath|i_regfile|x4[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~51_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(15));

-- Location: FF_X32_Y17_N11
\icpu|i_datapath|i_regfile|x5[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~51_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(15));

-- Location: LCCOMB_X32_Y17_N10
\icpu|i_datapath|i_regfile|Mux48~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux48~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x5\(15)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x4\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x4\(15),
	datac => \icpu|i_datapath|i_regfile|x5\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux48~12_combout\);

-- Location: LCCOMB_X28_Y17_N26
\icpu|i_datapath|i_regfile|Mux48~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux48~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux48~12_combout\ & (\icpu|i_datapath|i_regfile|x7\(15))) # (!\icpu|i_datapath|i_regfile|Mux48~12_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x6\(15)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux48~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x7\(15),
	datac => \icpu|i_datapath|i_regfile|x6\(15),
	datad => \icpu|i_datapath|i_regfile|Mux48~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux48~13_combout\);

-- Location: FF_X26_Y15_N3
\icpu|i_datapath|i_regfile|x1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~51_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(15));

-- Location: LCCOMB_X28_Y17_N2
\icpu|i_datapath|i_regfile|Mux48~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux48~14_combout\ = (\icpu|i_datapath|i_regfile|Mux34~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux48~13_combout\) # ((!\icpu|i_datapath|i_regfile|Mux34~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(15) & \icpu|i_datapath|i_regfile|Mux34~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux48~13_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(15),
	datac => \icpu|i_datapath|i_regfile|Mux34~4_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux34~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux48~14_combout\);

-- Location: LCCOMB_X27_Y14_N6
\icpu|i_datapath|i_regfile|Mux48~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux48~15_combout\ = (\icpu|i_datapath|i_regfile|Mux34~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux48~14_combout\ & (\icpu|i_datapath|i_regfile|x3\(15))) # (!\icpu|i_datapath|i_regfile|Mux48~14_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(15)))))) # (!\icpu|i_datapath|i_regfile|Mux34~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux48~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(15),
	datab => \icpu|i_datapath|i_regfile|Mux34~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(15),
	datad => \icpu|i_datapath|i_regfile|Mux48~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux48~15_combout\);

-- Location: LCCOMB_X29_Y14_N26
\icpu|i_datapath|i_regfile|Mux48~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux48~16_combout\ = (\icpu|i_datapath|i_regfile|Mux34~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux34~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~1_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux48~11_combout\)) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux48~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux48~11_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux48~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux48~16_combout\);

-- Location: LCCOMB_X19_Y21_N0
\icpu|i_datapath|i_regfile|x14[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x14[15]~feeder_combout\ = \icpu|i_datapath|rd_data[15]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[15]~51_combout\,
	combout => \icpu|i_datapath|i_regfile|x14[15]~feeder_combout\);

-- Location: FF_X19_Y21_N1
\icpu|i_datapath|i_regfile|x14[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x14[15]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(15));

-- Location: FF_X21_Y12_N1
\icpu|i_datapath|i_regfile|x13[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~51_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(15));

-- Location: LCCOMB_X19_Y19_N20
\icpu|i_datapath|i_regfile|x12[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x12[15]~feeder_combout\ = \icpu|i_datapath|rd_data[15]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[15]~51_combout\,
	combout => \icpu|i_datapath|i_regfile|x12[15]~feeder_combout\);

-- Location: FF_X19_Y19_N21
\icpu|i_datapath|i_regfile|x12[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x12[15]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(15));

-- Location: LCCOMB_X21_Y20_N22
\icpu|i_datapath|i_regfile|Mux48~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux48~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x13\(15)) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\icpu|i_datapath|i_regfile|x12\(15) & !\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(15),
	datab => \icpu|i_datapath|i_regfile|x12\(15),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux48~17_combout\);

-- Location: LCCOMB_X21_Y20_N20
\icpu|i_datapath|i_regfile|Mux48~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux48~18_combout\ = (\icpu|i_datapath|i_regfile|Mux48~17_combout\ & (((\icpu|i_datapath|i_regfile|x15\(15)) # (!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|i_regfile|Mux48~17_combout\ & 
-- (\icpu|i_datapath|i_regfile|x14\(15) & ((\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x14\(15),
	datab => \icpu|i_datapath|i_regfile|x15\(15),
	datac => \icpu|i_datapath|i_regfile|Mux48~17_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux48~18_combout\);

-- Location: FF_X24_Y22_N11
\icpu|i_datapath|i_regfile|x30[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~51_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(15));

-- Location: LCCOMB_X20_Y20_N16
\icpu|i_datapath|i_regfile|x26[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x26[15]~feeder_combout\ = \icpu|i_datapath|rd_data[15]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[15]~51_combout\,
	combout => \icpu|i_datapath|i_regfile|x26[15]~feeder_combout\);

-- Location: FF_X20_Y20_N17
\icpu|i_datapath|i_regfile|x26[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x26[15]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(15));

-- Location: FF_X24_Y22_N13
\icpu|i_datapath|i_regfile|x18[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~51_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(15));

-- Location: LCCOMB_X21_Y22_N12
\icpu|i_datapath|i_regfile|x22[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x22[15]~feeder_combout\ = \icpu|i_datapath|rd_data[15]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[15]~51_combout\,
	combout => \icpu|i_datapath|i_regfile|x22[15]~feeder_combout\);

-- Location: FF_X21_Y22_N13
\icpu|i_datapath|i_regfile|x22[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x22[15]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(15));

-- Location: LCCOMB_X21_Y20_N4
\icpu|i_datapath|i_regfile|Mux48~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux48~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x22\(15)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x18\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x22\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux48~0_combout\);

-- Location: LCCOMB_X21_Y20_N30
\icpu|i_datapath|i_regfile|Mux48~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux48~1_combout\ = (\icpu|i_datapath|i_regfile|Mux48~0_combout\ & ((\icpu|i_datapath|i_regfile|x30\(15)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|i_regfile|Mux48~0_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x26\(15) & \iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(15),
	datab => \icpu|i_datapath|i_regfile|x26\(15),
	datac => \icpu|i_datapath|i_regfile|Mux48~0_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux48~1_combout\);

-- Location: LCCOMB_X20_Y20_N18
\icpu|i_datapath|i_regfile|x27[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x27[15]~feeder_combout\ = \icpu|i_datapath|rd_data[15]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[15]~51_combout\,
	combout => \icpu|i_datapath|i_regfile|x27[15]~feeder_combout\);

-- Location: FF_X20_Y20_N19
\icpu|i_datapath|i_regfile|x27[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x27[15]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(15));

-- Location: FF_X24_Y14_N23
\icpu|i_datapath|i_regfile|x31[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~51_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(15));

-- Location: FF_X24_Y14_N17
\icpu|i_datapath|i_regfile|x19[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~51_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(15));

-- Location: LCCOMB_X21_Y22_N18
\icpu|i_datapath|i_regfile|x23[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x23[15]~feeder_combout\ = \icpu|i_datapath|rd_data[15]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[15]~51_combout\,
	combout => \icpu|i_datapath|i_regfile|x23[15]~feeder_combout\);

-- Location: FF_X21_Y22_N19
\icpu|i_datapath|i_regfile|x23[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x23[15]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(15));

-- Location: LCCOMB_X21_Y20_N24
\icpu|i_datapath|i_regfile|Mux48~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux48~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|x23\(15)) # (\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\icpu|i_datapath|i_regfile|x19\(15) & ((!\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x19\(15),
	datac => \icpu|i_datapath|i_regfile|x23\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux48~7_combout\);

-- Location: LCCOMB_X20_Y18_N6
\icpu|i_datapath|i_regfile|Mux48~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux48~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux48~7_combout\ & ((\icpu|i_datapath|i_regfile|x31\(15)))) # (!\icpu|i_datapath|i_regfile|Mux48~7_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux48~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(15),
	datab => \icpu|i_datapath|i_regfile|x31\(15),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \icpu|i_datapath|i_regfile|Mux48~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux48~8_combout\);

-- Location: LCCOMB_X22_Y22_N14
\icpu|i_datapath|i_regfile|x29[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x29[15]~feeder_combout\ = \icpu|i_datapath|rd_data[15]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[15]~51_combout\,
	combout => \icpu|i_datapath|i_regfile|x29[15]~feeder_combout\);

-- Location: FF_X22_Y22_N15
\icpu|i_datapath|i_regfile|x29[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x29[15]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(15));

-- Location: LCCOMB_X22_Y22_N24
\icpu|i_datapath|i_regfile|x21[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x21[15]~feeder_combout\ = \icpu|i_datapath|rd_data[15]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[15]~51_combout\,
	combout => \icpu|i_datapath|i_regfile|x21[15]~feeder_combout\);

-- Location: FF_X22_Y22_N25
\icpu|i_datapath|i_regfile|x21[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x21[15]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(15));

-- Location: LCCOMB_X28_Y20_N28
\icpu|i_datapath|i_regfile|x25[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x25[15]~feeder_combout\ = \icpu|i_datapath|rd_data[15]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[15]~51_combout\,
	combout => \icpu|i_datapath|i_regfile|x25[15]~feeder_combout\);

-- Location: FF_X28_Y20_N29
\icpu|i_datapath|i_regfile|x25[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x25[15]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(15));

-- Location: LCCOMB_X27_Y20_N16
\icpu|i_datapath|i_regfile|x17[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x17[15]~feeder_combout\ = \icpu|i_datapath|rd_data[15]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[15]~51_combout\,
	combout => \icpu|i_datapath|i_regfile|x17[15]~feeder_combout\);

-- Location: FF_X27_Y20_N17
\icpu|i_datapath|i_regfile|x17[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x17[15]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(15));

-- Location: LCCOMB_X23_Y22_N16
\icpu|i_datapath|i_regfile|Mux48~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux48~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x25\(15))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x17\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(15),
	datab => \icpu|i_datapath|i_regfile|x17\(15),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux48~2_combout\);

-- Location: LCCOMB_X23_Y22_N26
\icpu|i_datapath|i_regfile|Mux48~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux48~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux48~2_combout\ & (\icpu|i_datapath|i_regfile|x29\(15))) # (!\icpu|i_datapath|i_regfile|Mux48~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(15)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|Mux48~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(15),
	datab => \icpu|i_datapath|i_regfile|x21\(15),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \icpu|i_datapath|i_regfile|Mux48~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux48~3_combout\);

-- Location: FF_X20_Y21_N13
\icpu|i_datapath|i_regfile|x16[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~51_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(15));

-- Location: FF_X21_Y21_N7
\icpu|i_datapath|i_regfile|x24[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~51_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(15));

-- Location: LCCOMB_X21_Y21_N6
\icpu|i_datapath|i_regfile|Mux48~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux48~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x24\(15)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x16\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x24\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux48~4_combout\);

-- Location: FF_X20_Y21_N7
\icpu|i_datapath|i_regfile|x28[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~51_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(15));

-- Location: FF_X21_Y21_N9
\icpu|i_datapath|i_regfile|x20[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~51_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(15));

-- Location: LCCOMB_X21_Y21_N8
\icpu|i_datapath|i_regfile|Mux48~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux48~5_combout\ = (\icpu|i_datapath|i_regfile|Mux48~4_combout\ & ((\icpu|i_datapath|i_regfile|x28\(15)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|i_regfile|Mux48~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(15) & \iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux48~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x28\(15),
	datac => \icpu|i_datapath|i_regfile|x20\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux48~5_combout\);

-- Location: LCCOMB_X29_Y14_N24
\icpu|i_datapath|i_regfile|Mux48~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux48~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|Mux48~3_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux48~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux48~3_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux48~5_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux48~6_combout\);

-- Location: LCCOMB_X29_Y14_N6
\icpu|i_datapath|i_regfile|Mux48~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux48~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux48~6_combout\ & ((\icpu|i_datapath|i_regfile|Mux48~8_combout\))) # (!\icpu|i_datapath|i_regfile|Mux48~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux48~1_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux48~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|Mux48~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux48~8_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux48~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux48~9_combout\);

-- Location: LCCOMB_X29_Y14_N4
\icpu|i_datapath|i_regfile|Mux48~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux48~19_combout\ = (\icpu|i_datapath|i_regfile|Mux48~16_combout\ & (((\icpu|i_datapath|i_regfile|Mux48~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\))) # (!\icpu|i_datapath|i_regfile|Mux48~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux34~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux48~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux48~16_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux48~18_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux48~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux48~19_combout\);

-- Location: LCCOMB_X16_Y17_N6
\icpu|i_datapath|i_alu|ShiftLeft0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~28_combout\ = (\icpu|i_datapath|alusrc2[0]~54_combout\ & (\icpu|i_datapath|i_regfile|Mux49~19_combout\)) # (!\icpu|i_datapath|alusrc2[0]~54_combout\ & ((\icpu|i_datapath|i_regfile|Mux48~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux49~19_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux48~19_combout\,
	datad => \icpu|i_datapath|alusrc2[0]~54_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~28_combout\);

-- Location: LCCOMB_X16_Y17_N24
\icpu|i_datapath|i_alu|ShiftLeft0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~17_combout\ = (\icpu|i_datapath|alusrc2[0]~54_combout\ & (\icpu|i_datapath|i_regfile|Mux51~19_combout\)) # (!\icpu|i_datapath|alusrc2[0]~54_combout\ & ((\icpu|i_datapath|i_regfile|Mux50~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Mux51~19_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux50~19_combout\,
	datad => \icpu|i_datapath|alusrc2[0]~54_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~17_combout\);

-- Location: LCCOMB_X16_Y17_N28
\icpu|i_datapath|i_alu|ShiftLeft0~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~73_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~17_combout\))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~28_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~17_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~73_combout\);

-- Location: FF_X17_Y13_N25
\icpu|i_datapath|i_regfile|x15[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|rd_data[18]~63_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(18));

-- Location: FF_X19_Y19_N9
\icpu|i_datapath|i_regfile|x13[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~63_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(18));

-- Location: FF_X19_Y19_N23
\icpu|i_datapath|i_regfile|x12[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~63_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(18));

-- Location: LCCOMB_X27_Y19_N24
\icpu|i_datapath|i_regfile|x14[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x14[18]~feeder_combout\ = \icpu|i_datapath|rd_data[18]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[18]~63_combout\,
	combout => \icpu|i_datapath|i_regfile|x14[18]~feeder_combout\);

-- Location: FF_X27_Y19_N25
\icpu|i_datapath|i_regfile|x14[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x14[18]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(18));

-- Location: LCCOMB_X19_Y19_N16
\icpu|i_datapath|i_regfile|Mux45~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux45~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x14\(18)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x12\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(18),
	datab => \icpu|i_datapath|i_regfile|x14\(18),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux45~17_combout\);

-- Location: LCCOMB_X19_Y19_N8
\icpu|i_datapath|i_regfile|Mux45~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux45~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux45~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(18))) # (!\icpu|i_datapath|i_regfile|Mux45~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x13\(18)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux45~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x15\(18),
	datac => \icpu|i_datapath|i_regfile|x13\(18),
	datad => \icpu|i_datapath|i_regfile|Mux45~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux45~18_combout\);

-- Location: LCCOMB_X28_Y13_N0
\icpu|i_datapath|i_regfile|x11[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x11[18]~feeder_combout\ = \icpu|i_datapath|rd_data[18]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[18]~63_combout\,
	combout => \icpu|i_datapath|i_regfile|x11[18]~feeder_combout\);

-- Location: FF_X28_Y13_N1
\icpu|i_datapath|i_regfile|x11[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x11[18]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(18));

-- Location: FF_X29_Y12_N31
\icpu|i_datapath|i_regfile|x10[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~63_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(18));

-- Location: LCCOMB_X28_Y13_N28
\icpu|i_datapath|i_regfile|x8[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x8[18]~feeder_combout\ = \icpu|i_datapath|rd_data[18]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[18]~63_combout\,
	combout => \icpu|i_datapath|i_regfile|x8[18]~feeder_combout\);

-- Location: FF_X28_Y13_N29
\icpu|i_datapath|i_regfile|x8[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x8[18]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(18));

-- Location: FF_X29_Y12_N17
\icpu|i_datapath|i_regfile|x9[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~63_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(18));

-- Location: LCCOMB_X29_Y12_N16
\icpu|i_datapath|i_regfile|Mux45~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux45~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x9\(18)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x8\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x9\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux45~0_combout\);

-- Location: LCCOMB_X29_Y12_N30
\icpu|i_datapath|i_regfile|Mux45~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux45~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux45~0_combout\ & (\icpu|i_datapath|i_regfile|x11\(18))) # (!\icpu|i_datapath|i_regfile|Mux45~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x10\(18)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x10\(18),
	datad => \icpu|i_datapath|i_regfile|Mux45~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux45~1_combout\);

-- Location: FF_X30_Y17_N23
\icpu|i_datapath|i_regfile|x3[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~63_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(18));

-- Location: LCCOMB_X31_Y15_N28
\icpu|i_datapath|i_regfile|x1[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x1[18]~feeder_combout\ = \icpu|i_datapath|rd_data[18]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[18]~63_combout\,
	combout => \icpu|i_datapath|i_regfile|x1[18]~feeder_combout\);

-- Location: FF_X31_Y15_N29
\icpu|i_datapath|i_regfile|x1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x1[18]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(18));

-- Location: LCCOMB_X29_Y17_N0
\icpu|i_datapath|i_regfile|x7[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x7[18]~feeder_combout\ = \icpu|i_datapath|rd_data[18]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[18]~63_combout\,
	combout => \icpu|i_datapath|i_regfile|x7[18]~feeder_combout\);

-- Location: FF_X29_Y17_N1
\icpu|i_datapath|i_regfile|x7[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x7[18]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(18));

-- Location: FF_X29_Y17_N19
\icpu|i_datapath|i_regfile|x5[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~63_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(18));

-- Location: LCCOMB_X33_Y17_N6
\icpu|i_datapath|i_regfile|x4[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x4[18]~feeder_combout\ = \icpu|i_datapath|rd_data[18]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[18]~63_combout\,
	combout => \icpu|i_datapath|i_regfile|x4[18]~feeder_combout\);

-- Location: FF_X33_Y17_N7
\icpu|i_datapath|i_regfile|x4[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x4[18]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(18));

-- Location: FF_X33_Y17_N13
\icpu|i_datapath|i_regfile|x6[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~63_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(18));

-- Location: LCCOMB_X33_Y17_N12
\icpu|i_datapath|i_regfile|Mux45~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux45~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|x6\(18)) # (\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (\icpu|i_datapath|i_regfile|x4\(18) & ((!\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x4\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x6\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux45~12_combout\);

-- Location: LCCOMB_X29_Y17_N18
\icpu|i_datapath|i_regfile|Mux45~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux45~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux45~12_combout\ & (\icpu|i_datapath|i_regfile|x7\(18))) # (!\icpu|i_datapath|i_regfile|Mux45~12_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x5\(18)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux45~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x7\(18),
	datac => \icpu|i_datapath|i_regfile|x5\(18),
	datad => \icpu|i_datapath|i_regfile|Mux45~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux45~13_combout\);

-- Location: LCCOMB_X31_Y17_N16
\icpu|i_datapath|i_regfile|Mux45~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux45~14_combout\ = (\icpu|i_datapath|i_regfile|Mux34~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux45~13_combout\))) # (!\icpu|i_datapath|i_regfile|Mux34~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(18))))) # (!\icpu|i_datapath|i_regfile|Mux34~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux34~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~3_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(18),
	datac => \icpu|i_datapath|i_regfile|Mux34~4_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux45~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux45~14_combout\);

-- Location: LCCOMB_X30_Y17_N22
\icpu|i_datapath|i_regfile|Mux45~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux45~15_combout\ = (\icpu|i_datapath|i_regfile|Mux34~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux45~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(18)))) # (!\icpu|i_datapath|i_regfile|Mux45~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(18))))) # (!\icpu|i_datapath|i_regfile|Mux34~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux45~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x2\(18),
	datac => \icpu|i_datapath|i_regfile|x3\(18),
	datad => \icpu|i_datapath|i_regfile|Mux45~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux45~15_combout\);

-- Location: FF_X28_Y19_N27
\icpu|i_datapath|i_regfile|x27[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~63_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(18));

-- Location: FF_X20_Y19_N15
\icpu|i_datapath|i_regfile|x31[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~63_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(18));

-- Location: FF_X28_Y19_N1
\icpu|i_datapath|i_regfile|x23[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~63_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(18));

-- Location: FF_X20_Y19_N29
\icpu|i_datapath|i_regfile|x19[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~63_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(18));

-- Location: LCCOMB_X20_Y19_N28
\icpu|i_datapath|i_regfile|Mux45~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux45~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x23\(18)) # ((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\icpu|i_datapath|i_regfile|x19\(18) & !\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x23\(18),
	datac => \icpu|i_datapath|i_regfile|x19\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux45~9_combout\);

-- Location: LCCOMB_X20_Y19_N14
\icpu|i_datapath|i_regfile|Mux45~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux45~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux45~9_combout\ & ((\icpu|i_datapath|i_regfile|x31\(18)))) # (!\icpu|i_datapath|i_regfile|Mux45~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux45~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x27\(18),
	datac => \icpu|i_datapath|i_regfile|x31\(18),
	datad => \icpu|i_datapath|i_regfile|Mux45~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux45~10_combout\);

-- Location: FF_X28_Y16_N9
\icpu|i_datapath|i_regfile|x20[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~63_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(18));

-- Location: FF_X28_Y16_N3
\icpu|i_datapath|i_regfile|x24[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~63_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(18));

-- Location: FF_X30_Y19_N9
\icpu|i_datapath|i_regfile|x16[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~63_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(18));

-- Location: LCCOMB_X30_Y19_N8
\icpu|i_datapath|i_regfile|Mux45~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux45~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x24\(18))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x16\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x24\(18),
	datac => \icpu|i_datapath|i_regfile|x16\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux45~6_combout\);

-- Location: FF_X30_Y19_N31
\icpu|i_datapath|i_regfile|x28[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~63_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(18));

-- Location: LCCOMB_X30_Y19_N30
\icpu|i_datapath|i_regfile|Mux45~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux45~7_combout\ = (\icpu|i_datapath|i_regfile|Mux45~6_combout\ & (((\icpu|i_datapath|i_regfile|x28\(18)) # (!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|i_regfile|Mux45~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(18) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(18),
	datab => \icpu|i_datapath|i_regfile|Mux45~6_combout\,
	datac => \icpu|i_datapath|i_regfile|x28\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux45~7_combout\);

-- Location: FF_X29_Y16_N1
\icpu|i_datapath|i_regfile|x26[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~63_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(18));

-- Location: FF_X29_Y16_N7
\icpu|i_datapath|i_regfile|x22[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~63_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(18));

-- Location: FF_X30_Y18_N13
\icpu|i_datapath|i_regfile|x18[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~63_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(18));

-- Location: LCCOMB_X30_Y18_N12
\icpu|i_datapath|i_regfile|Mux45~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux45~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x22\(18)) # ((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\icpu|i_datapath|i_regfile|x18\(18) & !\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x22\(18),
	datac => \icpu|i_datapath|i_regfile|x18\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux45~4_combout\);

-- Location: FF_X30_Y18_N15
\icpu|i_datapath|i_regfile|x30[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~63_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(18));

-- Location: LCCOMB_X30_Y18_N14
\icpu|i_datapath|i_regfile|Mux45~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux45~5_combout\ = (\icpu|i_datapath|i_regfile|Mux45~4_combout\ & (((\icpu|i_datapath|i_regfile|x30\(18)) # (!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|i_regfile|Mux45~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(18) & ((\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(18),
	datab => \icpu|i_datapath|i_regfile|Mux45~4_combout\,
	datac => \icpu|i_datapath|i_regfile|x30\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux45~5_combout\);

-- Location: LCCOMB_X30_Y19_N14
\icpu|i_datapath|i_regfile|Mux45~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux45~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15)) # (\icpu|i_datapath|i_regfile|Mux45~5_combout\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|Mux45~7_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux45~7_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|i_regfile|Mux45~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux45~8_combout\);

-- Location: FF_X29_Y15_N25
\icpu|i_datapath|i_regfile|x17[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~63_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(18));

-- Location: FF_X29_Y20_N23
\icpu|i_datapath|i_regfile|x25[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~63_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(18));

-- Location: LCCOMB_X29_Y20_N22
\icpu|i_datapath|i_regfile|Mux45~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux45~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(18)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x17\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x17\(18),
	datac => \icpu|i_datapath|i_regfile|x25\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux45~2_combout\);

-- Location: FF_X29_Y15_N7
\icpu|i_datapath|i_regfile|x29[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~63_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(18));

-- Location: FF_X29_Y20_N25
\icpu|i_datapath|i_regfile|x21[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~63_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(18));

-- Location: LCCOMB_X29_Y20_N24
\icpu|i_datapath|i_regfile|Mux45~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux45~3_combout\ = (\icpu|i_datapath|i_regfile|Mux45~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(18)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|i_regfile|Mux45~2_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x21\(18) & \iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux45~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x29\(18),
	datac => \icpu|i_datapath|i_regfile|x21\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux45~3_combout\);

-- Location: LCCOMB_X19_Y19_N24
\icpu|i_datapath|i_regfile|Mux45~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux45~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux45~8_combout\ & (\icpu|i_datapath|i_regfile|Mux45~10_combout\)) # (!\icpu|i_datapath|i_regfile|Mux45~8_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux45~3_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux45~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|Mux45~10_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux45~8_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux45~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux45~11_combout\);

-- Location: LCCOMB_X19_Y19_N6
\icpu|i_datapath|i_regfile|Mux45~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux45~16_combout\ = (\icpu|i_datapath|i_regfile|Mux34~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux34~1_combout\) # (\icpu|i_datapath|i_regfile|Mux45~11_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux45~15_combout\ & (!\icpu|i_datapath|i_regfile|Mux34~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux45~15_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux45~11_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux45~16_combout\);

-- Location: LCCOMB_X19_Y19_N26
\icpu|i_datapath|i_regfile|Mux45~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux45~19_combout\ = (\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux45~16_combout\ & (\icpu|i_datapath|i_regfile|Mux45~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux45~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux45~1_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux45~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux45~18_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux45~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux45~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux45~19_combout\);

-- Location: LCCOMB_X31_Y18_N30
\icpu|i_datapath|i_regfile|x12[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x12[19]~feeder_combout\ = \icpu|i_datapath|rd_data[19]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[19]~67_combout\,
	combout => \icpu|i_datapath|i_regfile|x12[19]~feeder_combout\);

-- Location: FF_X31_Y18_N31
\icpu|i_datapath|i_regfile|x12[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x12[19]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(19));

-- Location: FF_X27_Y19_N9
\icpu|i_datapath|i_regfile|x13[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~67_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(19));

-- Location: LCCOMB_X27_Y19_N8
\icpu|i_datapath|i_regfile|Mux44~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux44~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|x13\(19)) # (\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (\icpu|i_datapath|i_regfile|x12\(19) & ((!\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x12\(19),
	datac => \icpu|i_datapath|i_regfile|x13\(19),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux44~17_combout\);

-- Location: FF_X27_Y19_N27
\icpu|i_datapath|i_regfile|x14[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~67_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(19));

-- Location: LCCOMB_X27_Y19_N26
\icpu|i_datapath|i_regfile|Mux44~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux44~18_combout\ = (\icpu|i_datapath|i_regfile|Mux44~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(19)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|i_regfile|Mux44~17_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x14\(19) & \iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(19),
	datab => \icpu|i_datapath|i_regfile|Mux44~17_combout\,
	datac => \icpu|i_datapath|i_regfile|x14\(19),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux44~18_combout\);

-- Location: FF_X19_Y18_N13
\icpu|i_datapath|i_regfile|x9[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~67_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(19));

-- Location: LCCOMB_X19_Y18_N26
\icpu|i_datapath|i_regfile|x10[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[19]~feeder_combout\ = \icpu|i_datapath|rd_data[19]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[19]~67_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[19]~feeder_combout\);

-- Location: FF_X19_Y18_N27
\icpu|i_datapath|i_regfile|x10[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[19]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(19));

-- Location: FF_X19_Y15_N5
\icpu|i_datapath|i_regfile|x8[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~67_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(19));

-- Location: LCCOMB_X19_Y15_N4
\icpu|i_datapath|i_regfile|Mux44~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux44~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x10\(19)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x8\(19) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(19),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x8\(19),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux44~10_combout\);

-- Location: FF_X19_Y15_N31
\icpu|i_datapath|i_regfile|x11[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~67_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(19));

-- Location: LCCOMB_X19_Y15_N30
\icpu|i_datapath|i_regfile|Mux44~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux44~11_combout\ = (\icpu|i_datapath|i_regfile|Mux44~10_combout\ & (((\icpu|i_datapath|i_regfile|x11\(19)) # (!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|i_regfile|Mux44~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(19) & ((\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(19),
	datab => \icpu|i_datapath|i_regfile|Mux44~10_combout\,
	datac => \icpu|i_datapath|i_regfile|x11\(19),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux44~11_combout\);

-- Location: FF_X30_Y17_N9
\icpu|i_datapath|i_regfile|x2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~67_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(19));

-- Location: FF_X30_Y17_N15
\icpu|i_datapath|i_regfile|x3[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~67_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(19));

-- Location: LCCOMB_X33_Y17_N0
\icpu|i_datapath|i_regfile|x4[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x4[19]~feeder_combout\ = \icpu|i_datapath|rd_data[19]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[19]~67_combout\,
	combout => \icpu|i_datapath|i_regfile|x4[19]~feeder_combout\);

-- Location: FF_X33_Y17_N1
\icpu|i_datapath|i_regfile|x4[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x4[19]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(19));

-- Location: FF_X32_Y17_N5
\icpu|i_datapath|i_regfile|x5[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~67_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(19));

-- Location: LCCOMB_X32_Y17_N4
\icpu|i_datapath|i_regfile|Mux44~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux44~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x5\(19)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x4\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x4\(19),
	datac => \icpu|i_datapath|i_regfile|x5\(19),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux44~12_combout\);

-- Location: FF_X32_Y17_N29
\icpu|i_datapath|i_regfile|x7[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~67_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(19));

-- Location: FF_X31_Y17_N25
\icpu|i_datapath|i_regfile|x6[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~67_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(19));

-- Location: LCCOMB_X31_Y17_N24
\icpu|i_datapath|i_regfile|Mux44~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux44~13_combout\ = (\icpu|i_datapath|i_regfile|Mux44~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(19)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|i_regfile|Mux44~12_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x6\(19) & \iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux44~12_combout\,
	datab => \icpu|i_datapath|i_regfile|x7\(19),
	datac => \icpu|i_datapath|i_regfile|x6\(19),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux44~13_combout\);

-- Location: FF_X31_Y17_N7
\icpu|i_datapath|i_regfile|x1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~67_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(19));

-- Location: LCCOMB_X31_Y17_N26
\icpu|i_datapath|i_regfile|Mux44~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux44~14_combout\ = (\icpu|i_datapath|i_regfile|Mux34~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~4_combout\ & (\icpu|i_datapath|i_regfile|Mux44~13_combout\)) # (!\icpu|i_datapath|i_regfile|Mux34~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x1\(19)))))) # (!\icpu|i_datapath|i_regfile|Mux34~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux34~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~3_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux44~13_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux34~4_combout\,
	datad => \icpu|i_datapath|i_regfile|x1\(19),
	combout => \icpu|i_datapath|i_regfile|Mux44~14_combout\);

-- Location: LCCOMB_X30_Y17_N14
\icpu|i_datapath|i_regfile|Mux44~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux44~15_combout\ = (\icpu|i_datapath|i_regfile|Mux34~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux44~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(19)))) # (!\icpu|i_datapath|i_regfile|Mux44~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(19))))) # (!\icpu|i_datapath|i_regfile|Mux34~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux44~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x2\(19),
	datac => \icpu|i_datapath|i_regfile|x3\(19),
	datad => \icpu|i_datapath|i_regfile|Mux44~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux44~15_combout\);

-- Location: LCCOMB_X29_Y21_N4
\icpu|i_datapath|i_regfile|Mux44~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux44~16_combout\ = (\icpu|i_datapath|i_regfile|Mux34~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux34~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~1_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux44~11_combout\)) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux44~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux44~11_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux44~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux44~16_combout\);

-- Location: FF_X22_Y20_N9
\icpu|i_datapath|i_regfile|x31[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~67_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(19));

-- Location: FF_X22_Y20_N27
\icpu|i_datapath|i_regfile|x19[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~67_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(19));

-- Location: LCCOMB_X21_Y22_N30
\icpu|i_datapath|i_regfile|x23[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x23[19]~feeder_combout\ = \icpu|i_datapath|rd_data[19]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[19]~67_combout\,
	combout => \icpu|i_datapath|i_regfile|x23[19]~feeder_combout\);

-- Location: FF_X21_Y22_N31
\icpu|i_datapath|i_regfile|x23[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x23[19]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(19));

-- Location: LCCOMB_X22_Y22_N2
\icpu|i_datapath|i_regfile|Mux44~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux44~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|x23\(19)) # (\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\icpu|i_datapath|i_regfile|x19\(19) & ((!\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(19),
	datab => \icpu|i_datapath|i_regfile|x23\(19),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux44~7_combout\);

-- Location: LCCOMB_X20_Y20_N22
\icpu|i_datapath|i_regfile|x27[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x27[19]~feeder_combout\ = \icpu|i_datapath|rd_data[19]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[19]~67_combout\,
	combout => \icpu|i_datapath|i_regfile|x27[19]~feeder_combout\);

-- Location: FF_X20_Y20_N23
\icpu|i_datapath|i_regfile|x27[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x27[19]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(19));

-- Location: LCCOMB_X22_Y22_N4
\icpu|i_datapath|i_regfile|Mux44~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux44~8_combout\ = (\icpu|i_datapath|i_regfile|Mux44~7_combout\ & ((\icpu|i_datapath|i_regfile|x31\(19)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|i_regfile|Mux44~7_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x27\(19) & \iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(19),
	datab => \icpu|i_datapath|i_regfile|Mux44~7_combout\,
	datac => \icpu|i_datapath|i_regfile|x27\(19),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux44~8_combout\);

-- Location: LCCOMB_X26_Y22_N10
\icpu|i_datapath|i_regfile|x30[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x30[19]~feeder_combout\ = \icpu|i_datapath|rd_data[19]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[19]~67_combout\,
	combout => \icpu|i_datapath|i_regfile|x30[19]~feeder_combout\);

-- Location: FF_X26_Y22_N11
\icpu|i_datapath|i_regfile|x30[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x30[19]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(19));

-- Location: LCCOMB_X26_Y22_N24
\icpu|i_datapath|i_regfile|x26[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x26[19]~feeder_combout\ = \icpu|i_datapath|rd_data[19]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[19]~67_combout\,
	combout => \icpu|i_datapath|i_regfile|x26[19]~feeder_combout\);

-- Location: FF_X26_Y22_N25
\icpu|i_datapath|i_regfile|x26[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x26[19]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(19));

-- Location: LCCOMB_X21_Y22_N28
\icpu|i_datapath|i_regfile|x22[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x22[19]~feeder_combout\ = \icpu|i_datapath|rd_data[19]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[19]~67_combout\,
	combout => \icpu|i_datapath|i_regfile|x22[19]~feeder_combout\);

-- Location: FF_X21_Y22_N29
\icpu|i_datapath|i_regfile|x22[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x22[19]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(19));

-- Location: FF_X24_Y22_N9
\icpu|i_datapath|i_regfile|x18[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~67_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(19));

-- Location: LCCOMB_X26_Y22_N28
\icpu|i_datapath|i_regfile|Mux44~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux44~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x22\(19))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x18\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x22\(19),
	datac => \icpu|i_datapath|i_regfile|x18\(19),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux44~0_combout\);

-- Location: LCCOMB_X26_Y22_N30
\icpu|i_datapath|i_regfile|Mux44~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux44~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux44~0_combout\ & (\icpu|i_datapath|i_regfile|x30\(19))) # (!\icpu|i_datapath|i_regfile|Mux44~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(19)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(19),
	datab => \icpu|i_datapath|i_regfile|x26\(19),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \icpu|i_datapath|i_regfile|Mux44~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux44~1_combout\);

-- Location: FF_X20_Y21_N31
\icpu|i_datapath|i_regfile|x28[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~67_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(19));

-- Location: FF_X21_Y21_N25
\icpu|i_datapath|i_regfile|x20[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~67_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(19));

-- Location: FF_X20_Y21_N9
\icpu|i_datapath|i_regfile|x16[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~67_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(19));

-- Location: FF_X21_Y21_N3
\icpu|i_datapath|i_regfile|x24[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~67_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(19));

-- Location: LCCOMB_X21_Y21_N2
\icpu|i_datapath|i_regfile|Mux44~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux44~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x24\(19)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x16\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(19),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x24\(19),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux44~4_combout\);

-- Location: LCCOMB_X21_Y21_N24
\icpu|i_datapath|i_regfile|Mux44~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux44~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux44~4_combout\ & (\icpu|i_datapath|i_regfile|x28\(19))) # (!\icpu|i_datapath|i_regfile|Mux44~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(19)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|Mux44~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(19),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x20\(19),
	datad => \icpu|i_datapath|i_regfile|Mux44~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux44~5_combout\);

-- Location: LCCOMB_X29_Y22_N6
\icpu|i_datapath|i_regfile|x21[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x21[19]~feeder_combout\ = \icpu|i_datapath|rd_data[19]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[19]~67_combout\,
	combout => \icpu|i_datapath|i_regfile|x21[19]~feeder_combout\);

-- Location: FF_X29_Y22_N7
\icpu|i_datapath|i_regfile|x21[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x21[19]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(19));

-- Location: FF_X29_Y21_N25
\icpu|i_datapath|i_regfile|x29[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~67_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(19));

-- Location: LCCOMB_X29_Y21_N10
\icpu|i_datapath|i_regfile|x17[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x17[19]~feeder_combout\ = \icpu|i_datapath|rd_data[19]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[19]~67_combout\,
	combout => \icpu|i_datapath|i_regfile|x17[19]~feeder_combout\);

-- Location: FF_X29_Y21_N11
\icpu|i_datapath|i_regfile|x17[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x17[19]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(19));

-- Location: FF_X29_Y22_N5
\icpu|i_datapath|i_regfile|x25[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~67_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(19));

-- Location: LCCOMB_X29_Y22_N4
\icpu|i_datapath|i_regfile|Mux44~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux44~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|x25\(19)) # (\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\icpu|i_datapath|i_regfile|x17\(19) & ((!\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x17\(19),
	datac => \icpu|i_datapath|i_regfile|x25\(19),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux44~2_combout\);

-- Location: LCCOMB_X29_Y21_N24
\icpu|i_datapath|i_regfile|Mux44~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux44~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux44~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(19)))) # (!\icpu|i_datapath|i_regfile|Mux44~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(19))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|Mux44~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(19),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x29\(19),
	datad => \icpu|i_datapath|i_regfile|Mux44~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux44~3_combout\);

-- Location: LCCOMB_X29_Y21_N12
\icpu|i_datapath|i_regfile|Mux44~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux44~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux44~3_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|Mux44~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|Mux44~5_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|i_regfile|Mux44~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux44~6_combout\);

-- Location: LCCOMB_X29_Y21_N30
\icpu|i_datapath|i_regfile|Mux44~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux44~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux44~6_combout\ & (\icpu|i_datapath|i_regfile|Mux44~8_combout\)) # (!\icpu|i_datapath|i_regfile|Mux44~6_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux44~1_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux44~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|Mux44~8_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux44~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux44~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux44~9_combout\);

-- Location: LCCOMB_X29_Y21_N26
\icpu|i_datapath|i_regfile|Mux44~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux44~19_combout\ = (\icpu|i_datapath|i_regfile|Mux44~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux44~18_combout\) # ((!\icpu|i_datapath|i_regfile|Mux34~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux44~16_combout\ & 
-- (((\icpu|i_datapath|i_regfile|Mux44~9_combout\ & \icpu|i_datapath|i_regfile|Mux34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux44~18_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux44~16_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux44~9_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux44~19_combout\);

-- Location: LCCOMB_X19_Y17_N24
\icpu|i_datapath|i_alu|ShiftLeft0~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~31_combout\ = (\icpu|i_datapath|alusrc2[0]~54_combout\ & (\icpu|i_datapath|i_regfile|Mux45~19_combout\)) # (!\icpu|i_datapath|alusrc2[0]~54_combout\ & ((\icpu|i_datapath|i_regfile|Mux44~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux45~19_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~54_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux44~19_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~31_combout\);

-- Location: LCCOMB_X29_Y11_N18
\icpu|i_datapath|i_regfile|x13[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x13[16]~feeder_combout\ = \icpu|i_datapath|rd_data[16]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[16]~55_combout\,
	combout => \icpu|i_datapath|i_regfile|x13[16]~feeder_combout\);

-- Location: FF_X29_Y11_N19
\icpu|i_datapath|i_regfile|x13[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x13[16]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(16));

-- Location: LCCOMB_X29_Y11_N20
\icpu|i_datapath|i_regfile|x15[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[16]~feeder_combout\ = \icpu|i_datapath|rd_data[16]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[16]~55_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[16]~feeder_combout\);

-- Location: FF_X29_Y11_N21
\icpu|i_datapath|i_regfile|x15[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[16]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(16));

-- Location: LCCOMB_X24_Y13_N22
\icpu|i_datapath|i_regfile|x14[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x14[16]~feeder_combout\ = \icpu|i_datapath|rd_data[16]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[16]~55_combout\,
	combout => \icpu|i_datapath|i_regfile|x14[16]~feeder_combout\);

-- Location: FF_X24_Y13_N23
\icpu|i_datapath|i_regfile|x14[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x14[16]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(16));

-- Location: FF_X24_Y13_N1
\icpu|i_datapath|i_regfile|x12[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~55_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(16));

-- Location: LCCOMB_X29_Y11_N12
\icpu|i_datapath|i_regfile|Mux47~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux47~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x14\(16))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x12\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x14\(16),
	datab => \icpu|i_datapath|i_regfile|x12\(16),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux47~17_combout\);

-- Location: LCCOMB_X29_Y11_N10
\icpu|i_datapath|i_regfile|Mux47~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux47~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux47~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(16)))) # (!\icpu|i_datapath|i_regfile|Mux47~17_combout\ & 
-- (\icpu|i_datapath|i_regfile|x13\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux47~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(16),
	datab => \icpu|i_datapath|i_regfile|x15\(16),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|i_regfile|Mux47~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux47~18_combout\);

-- Location: LCCOMB_X26_Y11_N20
\icpu|i_datapath|i_regfile|x11[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x11[16]~feeder_combout\ = \icpu|i_datapath|rd_data[16]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[16]~55_combout\,
	combout => \icpu|i_datapath|i_regfile|x11[16]~feeder_combout\);

-- Location: FF_X26_Y11_N21
\icpu|i_datapath|i_regfile|x11[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x11[16]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(16));

-- Location: LCCOMB_X26_Y11_N8
\icpu|i_datapath|i_regfile|x8[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x8[16]~feeder_combout\ = \icpu|i_datapath|rd_data[16]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[16]~55_combout\,
	combout => \icpu|i_datapath|i_regfile|x8[16]~feeder_combout\);

-- Location: FF_X26_Y11_N9
\icpu|i_datapath|i_regfile|x8[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x8[16]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(16));

-- Location: FF_X29_Y12_N25
\icpu|i_datapath|i_regfile|x9[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~55_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(16));

-- Location: LCCOMB_X29_Y12_N24
\icpu|i_datapath|i_regfile|Mux47~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux47~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x9\(16)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x8\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(16),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x9\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux47~0_combout\);

-- Location: LCCOMB_X29_Y12_N14
\icpu|i_datapath|i_regfile|Mux47~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux47~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux47~0_combout\ & (\icpu|i_datapath|i_regfile|x11\(16))) # (!\icpu|i_datapath|i_regfile|Mux47~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x10\(16)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux47~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(16),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x10\(16),
	datad => \icpu|i_datapath|i_regfile|Mux47~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux47~1_combout\);

-- Location: FF_X28_Y15_N11
\icpu|i_datapath|i_regfile|x2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~55_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(16));

-- Location: FF_X31_Y17_N1
\icpu|i_datapath|i_regfile|x1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~55_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(16));

-- Location: FF_X30_Y15_N11
\icpu|i_datapath|i_regfile|x4[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~55_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(16));

-- Location: FF_X28_Y17_N29
\icpu|i_datapath|i_regfile|x6[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~55_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(16));

-- Location: LCCOMB_X28_Y17_N28
\icpu|i_datapath|i_regfile|Mux47~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux47~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|x6\(16)) # (\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (\icpu|i_datapath|i_regfile|x4\(16) & ((!\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x4\(16),
	datac => \icpu|i_datapath|i_regfile|x6\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux47~12_combout\);

-- Location: LCCOMB_X29_Y17_N28
\icpu|i_datapath|i_regfile|x5[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x5[16]~feeder_combout\ = \icpu|i_datapath|rd_data[16]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[16]~55_combout\,
	combout => \icpu|i_datapath|i_regfile|x5[16]~feeder_combout\);

-- Location: FF_X29_Y17_N29
\icpu|i_datapath|i_regfile|x5[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x5[16]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(16));

-- Location: LCCOMB_X29_Y17_N26
\icpu|i_datapath|i_regfile|x7[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x7[16]~feeder_combout\ = \icpu|i_datapath|rd_data[16]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[16]~55_combout\,
	combout => \icpu|i_datapath|i_regfile|x7[16]~feeder_combout\);

-- Location: FF_X29_Y17_N27
\icpu|i_datapath|i_regfile|x7[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x7[16]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(16));

-- Location: LCCOMB_X29_Y17_N6
\icpu|i_datapath|i_regfile|Mux47~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux47~13_combout\ = (\icpu|i_datapath|i_regfile|Mux47~12_combout\ & (((\icpu|i_datapath|i_regfile|x7\(16)) # (!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|i_regfile|Mux47~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(16) & ((\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux47~12_combout\,
	datab => \icpu|i_datapath|i_regfile|x5\(16),
	datac => \icpu|i_datapath|i_regfile|x7\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux47~13_combout\);

-- Location: LCCOMB_X29_Y17_N24
\icpu|i_datapath|i_regfile|Mux47~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux47~14_combout\ = (\icpu|i_datapath|i_regfile|Mux34~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux47~13_combout\))) # (!\icpu|i_datapath|i_regfile|Mux34~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(16))))) # (!\icpu|i_datapath|i_regfile|Mux34~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux34~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(16),
	datab => \icpu|i_datapath|i_regfile|Mux34~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux34~4_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux47~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux47~14_combout\);

-- Location: FF_X28_Y15_N9
\icpu|i_datapath|i_regfile|x3[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~55_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(16));

-- Location: LCCOMB_X28_Y15_N8
\icpu|i_datapath|i_regfile|Mux47~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux47~15_combout\ = (\icpu|i_datapath|i_regfile|Mux47~14_combout\ & (((\icpu|i_datapath|i_regfile|x3\(16)) # (!\icpu|i_datapath|i_regfile|Mux34~2_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux47~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(16) & ((\icpu|i_datapath|i_regfile|Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(16),
	datab => \icpu|i_datapath|i_regfile|Mux47~14_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(16),
	datad => \icpu|i_datapath|i_regfile|Mux34~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux47~15_combout\);

-- Location: FF_X29_Y15_N31
\icpu|i_datapath|i_regfile|x29[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~55_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(16));

-- Location: FF_X29_Y15_N17
\icpu|i_datapath|i_regfile|x17[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~55_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(16));

-- Location: FF_X28_Y20_N9
\icpu|i_datapath|i_regfile|x25[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~55_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(16));

-- Location: LCCOMB_X28_Y20_N8
\icpu|i_datapath|i_regfile|Mux47~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux47~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(16)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x17\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(16),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x25\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux47~2_combout\);

-- Location: FF_X28_Y20_N27
\icpu|i_datapath|i_regfile|x21[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~55_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(16));

-- Location: LCCOMB_X28_Y20_N26
\icpu|i_datapath|i_regfile|Mux47~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux47~3_combout\ = (\icpu|i_datapath|i_regfile|Mux47~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(16)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|i_regfile|Mux47~2_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x21\(16) & \iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(16),
	datab => \icpu|i_datapath|i_regfile|Mux47~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x21\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux47~3_combout\);

-- Location: FF_X28_Y16_N15
\icpu|i_datapath|i_regfile|x20[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~55_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(16));

-- Location: FF_X28_Y16_N21
\icpu|i_datapath|i_regfile|x24[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~55_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(16));

-- Location: FF_X30_Y19_N21
\icpu|i_datapath|i_regfile|x16[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~55_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(16));

-- Location: LCCOMB_X30_Y19_N20
\icpu|i_datapath|i_regfile|Mux47~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux47~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x24\(16))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x16\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x24\(16),
	datac => \icpu|i_datapath|i_regfile|x16\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux47~6_combout\);

-- Location: FF_X30_Y19_N11
\icpu|i_datapath|i_regfile|x28[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~55_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(16));

-- Location: LCCOMB_X30_Y19_N10
\icpu|i_datapath|i_regfile|Mux47~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux47~7_combout\ = (\icpu|i_datapath|i_regfile|Mux47~6_combout\ & (((\icpu|i_datapath|i_regfile|x28\(16)) # (!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|i_regfile|Mux47~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(16) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(16),
	datab => \icpu|i_datapath|i_regfile|Mux47~6_combout\,
	datac => \icpu|i_datapath|i_regfile|x28\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux47~7_combout\);

-- Location: FF_X29_Y16_N17
\icpu|i_datapath|i_regfile|x26[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~55_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(16));

-- Location: FF_X29_Y16_N11
\icpu|i_datapath|i_regfile|x22[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~55_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(16));

-- Location: FF_X30_Y18_N17
\icpu|i_datapath|i_regfile|x18[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~55_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(16));

-- Location: LCCOMB_X30_Y18_N16
\icpu|i_datapath|i_regfile|Mux47~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux47~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x22\(16)) # ((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\icpu|i_datapath|i_regfile|x18\(16) & !\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x22\(16),
	datac => \icpu|i_datapath|i_regfile|x18\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux47~4_combout\);

-- Location: FF_X30_Y18_N3
\icpu|i_datapath|i_regfile|x30[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~55_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(16));

-- Location: LCCOMB_X30_Y18_N2
\icpu|i_datapath|i_regfile|Mux47~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux47~5_combout\ = (\icpu|i_datapath|i_regfile|Mux47~4_combout\ & (((\icpu|i_datapath|i_regfile|x30\(16)) # (!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|i_regfile|Mux47~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(16) & ((\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(16),
	datab => \icpu|i_datapath|i_regfile|Mux47~4_combout\,
	datac => \icpu|i_datapath|i_regfile|x30\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux47~5_combout\);

-- Location: LCCOMB_X29_Y13_N14
\icpu|i_datapath|i_regfile|Mux47~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux47~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux47~5_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|Mux47~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|Mux47~7_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|i_regfile|Mux47~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux47~8_combout\);

-- Location: FF_X28_Y19_N13
\icpu|i_datapath|i_regfile|x27[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~55_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(16));

-- Location: FF_X29_Y13_N1
\icpu|i_datapath|i_regfile|x31[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~55_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(16));

-- Location: FF_X28_Y19_N23
\icpu|i_datapath|i_regfile|x23[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~55_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(16));

-- Location: FF_X29_Y13_N3
\icpu|i_datapath|i_regfile|x19[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~55_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(16));

-- Location: LCCOMB_X29_Y13_N2
\icpu|i_datapath|i_regfile|Mux47~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux47~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x23\(16)) # ((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\icpu|i_datapath|i_regfile|x19\(16) & !\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x23\(16),
	datac => \icpu|i_datapath|i_regfile|x19\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux47~9_combout\);

-- Location: LCCOMB_X29_Y13_N0
\icpu|i_datapath|i_regfile|Mux47~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux47~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux47~9_combout\ & ((\icpu|i_datapath|i_regfile|x31\(16)))) # (!\icpu|i_datapath|i_regfile|Mux47~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux47~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x27\(16),
	datac => \icpu|i_datapath|i_regfile|x31\(16),
	datad => \icpu|i_datapath|i_regfile|Mux47~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux47~10_combout\);

-- Location: LCCOMB_X29_Y13_N12
\icpu|i_datapath|i_regfile|Mux47~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux47~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux47~8_combout\ & ((\icpu|i_datapath|i_regfile|Mux47~10_combout\))) # (!\icpu|i_datapath|i_regfile|Mux47~8_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux47~3_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux47~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|Mux47~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux47~8_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux47~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux47~11_combout\);

-- Location: LCCOMB_X29_Y13_N6
\icpu|i_datapath|i_regfile|Mux47~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux47~16_combout\ = (\icpu|i_datapath|i_regfile|Mux34~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux34~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux47~11_combout\))) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & (\icpu|i_datapath|i_regfile|Mux47~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux47~15_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux47~11_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux47~16_combout\);

-- Location: LCCOMB_X29_Y13_N8
\icpu|i_datapath|i_regfile|Mux47~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux47~19_combout\ = (\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux47~16_combout\ & (\icpu|i_datapath|i_regfile|Mux47~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux47~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux47~1_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux47~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux47~18_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux47~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux47~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux47~19_combout\);

-- Location: LCCOMB_X19_Y19_N30
\icpu|i_datapath|i_regfile|x13[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x13[17]~feeder_combout\ = \icpu|i_datapath|rd_data[17]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[17]~59_combout\,
	combout => \icpu|i_datapath|i_regfile|x13[17]~feeder_combout\);

-- Location: FF_X19_Y19_N31
\icpu|i_datapath|i_regfile|x13[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x13[17]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(17));

-- Location: FF_X19_Y19_N1
\icpu|i_datapath|i_regfile|x12[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[17]~59_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(17));

-- Location: LCCOMB_X19_Y19_N18
\icpu|i_datapath|i_regfile|Mux46~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux46~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x13\(17)) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\icpu|i_datapath|i_regfile|x12\(17) & !\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(17),
	datab => \icpu|i_datapath|i_regfile|x12\(17),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux46~17_combout\);

-- Location: FF_X17_Y15_N25
\icpu|i_datapath|i_regfile|x15[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[17]~59_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(17));

-- Location: LCCOMB_X27_Y19_N2
\icpu|i_datapath|i_regfile|x14[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x14[17]~feeder_combout\ = \icpu|i_datapath|rd_data[17]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[17]~59_combout\,
	combout => \icpu|i_datapath|i_regfile|x14[17]~feeder_combout\);

-- Location: FF_X27_Y19_N3
\icpu|i_datapath|i_regfile|x14[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x14[17]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(17));

-- Location: LCCOMB_X27_Y19_N28
\icpu|i_datapath|i_regfile|Mux46~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux46~18_combout\ = (\icpu|i_datapath|i_regfile|Mux46~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(17)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|i_regfile|Mux46~17_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x14\(17) & \iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux46~17_combout\,
	datab => \icpu|i_datapath|i_regfile|x15\(17),
	datac => \icpu|i_datapath|i_regfile|x14\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux46~18_combout\);

-- Location: LCCOMB_X22_Y21_N4
\icpu|i_datapath|i_regfile|x30[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x30[17]~feeder_combout\ = \icpu|i_datapath|rd_data[17]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[17]~59_combout\,
	combout => \icpu|i_datapath|i_regfile|x30[17]~feeder_combout\);

-- Location: FF_X22_Y21_N5
\icpu|i_datapath|i_regfile|x30[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x30[17]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(17));

-- Location: LCCOMB_X21_Y22_N24
\icpu|i_datapath|i_regfile|x22[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x22[17]~feeder_combout\ = \icpu|i_datapath|rd_data[17]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[17]~59_combout\,
	combout => \icpu|i_datapath|i_regfile|x22[17]~feeder_combout\);

-- Location: FF_X21_Y22_N25
\icpu|i_datapath|i_regfile|x22[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x22[17]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(17));

-- Location: LCCOMB_X22_Y21_N26
\icpu|i_datapath|i_regfile|x18[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x18[17]~feeder_combout\ = \icpu|i_datapath|rd_data[17]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[17]~59_combout\,
	combout => \icpu|i_datapath|i_regfile|x18[17]~feeder_combout\);

-- Location: FF_X22_Y21_N27
\icpu|i_datapath|i_regfile|x18[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x18[17]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(17));

-- Location: LCCOMB_X20_Y20_N14
\icpu|i_datapath|i_regfile|Mux46~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux46~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x22\(17))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x18\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(17),
	datab => \icpu|i_datapath|i_regfile|x18\(17),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux46~0_combout\);

-- Location: FF_X19_Y16_N9
\icpu|i_datapath|i_regfile|x26[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[17]~59_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(17));

-- Location: LCCOMB_X19_Y16_N8
\icpu|i_datapath|i_regfile|Mux46~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux46~1_combout\ = (\icpu|i_datapath|i_regfile|Mux46~0_combout\ & ((\icpu|i_datapath|i_regfile|x30\(17)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|i_regfile|Mux46~0_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x26\(17) & \iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(17),
	datab => \icpu|i_datapath|i_regfile|Mux46~0_combout\,
	datac => \icpu|i_datapath|i_regfile|x26\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux46~1_combout\);

-- Location: FF_X28_Y20_N15
\icpu|i_datapath|i_regfile|x21[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[17]~59_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(17));

-- Location: FF_X29_Y21_N29
\icpu|i_datapath|i_regfile|x29[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[17]~59_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(17));

-- Location: FF_X28_Y20_N1
\icpu|i_datapath|i_regfile|x25[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[17]~59_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(17));

-- Location: LCCOMB_X29_Y21_N6
\icpu|i_datapath|i_regfile|x17[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x17[17]~feeder_combout\ = \icpu|i_datapath|rd_data[17]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[17]~59_combout\,
	combout => \icpu|i_datapath|i_regfile|x17[17]~feeder_combout\);

-- Location: FF_X29_Y21_N7
\icpu|i_datapath|i_regfile|x17[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x17[17]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(17));

-- Location: LCCOMB_X28_Y20_N0
\icpu|i_datapath|i_regfile|Mux46~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux46~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)) # ((\icpu|i_datapath|i_regfile|x25\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x17\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x25\(17),
	datad => \icpu|i_datapath|i_regfile|x17\(17),
	combout => \icpu|i_datapath|i_regfile|Mux46~2_combout\);

-- Location: LCCOMB_X29_Y21_N28
\icpu|i_datapath|i_regfile|Mux46~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux46~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux46~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(17)))) # (!\icpu|i_datapath|i_regfile|Mux46~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|Mux46~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(17),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x29\(17),
	datad => \icpu|i_datapath|i_regfile|Mux46~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux46~3_combout\);

-- Location: FF_X20_Y21_N15
\icpu|i_datapath|i_regfile|x28[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[17]~59_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(17));

-- Location: FF_X20_Y21_N21
\icpu|i_datapath|i_regfile|x16[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[17]~59_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(17));

-- Location: FF_X21_Y21_N15
\icpu|i_datapath|i_regfile|x24[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[17]~59_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(17));

-- Location: LCCOMB_X21_Y21_N14
\icpu|i_datapath|i_regfile|Mux46~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux46~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|x24\(17)) # (\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\icpu|i_datapath|i_regfile|x16\(17) & ((!\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x16\(17),
	datac => \icpu|i_datapath|i_regfile|x24\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux46~4_combout\);

-- Location: FF_X21_Y21_N21
\icpu|i_datapath|i_regfile|x20[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[17]~59_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(17));

-- Location: LCCOMB_X21_Y21_N20
\icpu|i_datapath|i_regfile|Mux46~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux46~5_combout\ = (\icpu|i_datapath|i_regfile|Mux46~4_combout\ & ((\icpu|i_datapath|i_regfile|x28\(17)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|i_regfile|Mux46~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(17) & \iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(17),
	datab => \icpu|i_datapath|i_regfile|Mux46~4_combout\,
	datac => \icpu|i_datapath|i_regfile|x20\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux46~5_combout\);

-- Location: LCCOMB_X19_Y16_N4
\icpu|i_datapath|i_regfile|Mux46~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux46~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux46~3_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((!\iMem|altsyncram_component|auto_generated|q_a\(16) & \icpu|i_datapath|i_regfile|Mux46~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux46~3_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|i_regfile|Mux46~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux46~6_combout\);

-- Location: LCCOMB_X22_Y20_N4
\icpu|i_datapath|i_regfile|x31[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x31[17]~feeder_combout\ = \icpu|i_datapath|rd_data[17]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[17]~59_combout\,
	combout => \icpu|i_datapath|i_regfile|x31[17]~feeder_combout\);

-- Location: FF_X22_Y20_N5
\icpu|i_datapath|i_regfile|x31[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x31[17]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(17));

-- Location: LCCOMB_X20_Y20_N20
\icpu|i_datapath|i_regfile|x27[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x27[17]~feeder_combout\ = \icpu|i_datapath|rd_data[17]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[17]~59_combout\,
	combout => \icpu|i_datapath|i_regfile|x27[17]~feeder_combout\);

-- Location: FF_X20_Y20_N21
\icpu|i_datapath|i_regfile|x27[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x27[17]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(17));

-- Location: LCCOMB_X21_Y22_N14
\icpu|i_datapath|i_regfile|x23[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x23[17]~feeder_combout\ = \icpu|i_datapath|rd_data[17]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[17]~59_combout\,
	combout => \icpu|i_datapath|i_regfile|x23[17]~feeder_combout\);

-- Location: FF_X21_Y22_N15
\icpu|i_datapath|i_regfile|x23[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x23[17]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(17));

-- Location: LCCOMB_X22_Y20_N24
\icpu|i_datapath|i_regfile|x19[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x19[17]~feeder_combout\ = \icpu|i_datapath|rd_data[17]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[17]~59_combout\,
	combout => \icpu|i_datapath|i_regfile|x19[17]~feeder_combout\);

-- Location: FF_X22_Y20_N25
\icpu|i_datapath|i_regfile|x19[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x19[17]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(17));

-- Location: LCCOMB_X20_Y20_N0
\icpu|i_datapath|i_regfile|Mux46~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux46~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x23\(17)) # ((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\iMem|altsyncram_component|auto_generated|q_a\(18) & \icpu|i_datapath|i_regfile|x19\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x23\(17),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \icpu|i_datapath|i_regfile|x19\(17),
	combout => \icpu|i_datapath|i_regfile|Mux46~7_combout\);

-- Location: LCCOMB_X20_Y20_N26
\icpu|i_datapath|i_regfile|Mux46~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux46~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux46~7_combout\ & (\icpu|i_datapath|i_regfile|x31\(17))) # (!\icpu|i_datapath|i_regfile|Mux46~7_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(17)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux46~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(17),
	datab => \icpu|i_datapath|i_regfile|x27\(17),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \icpu|i_datapath|i_regfile|Mux46~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux46~8_combout\);

-- Location: LCCOMB_X19_Y16_N26
\icpu|i_datapath|i_regfile|Mux46~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux46~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux46~6_combout\ & ((\icpu|i_datapath|i_regfile|Mux46~8_combout\))) # (!\icpu|i_datapath|i_regfile|Mux46~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux46~1_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux46~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux46~1_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|Mux46~6_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux46~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux46~9_combout\);

-- Location: FF_X30_Y17_N1
\icpu|i_datapath|i_regfile|x2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[17]~59_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(17));

-- Location: LCCOMB_X30_Y17_N6
\icpu|i_datapath|i_regfile|x3[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x3[17]~feeder_combout\ = \icpu|i_datapath|rd_data[17]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[17]~59_combout\,
	combout => \icpu|i_datapath|i_regfile|x3[17]~feeder_combout\);

-- Location: FF_X30_Y17_N7
\icpu|i_datapath|i_regfile|x3[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x3[17]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(17));

-- Location: FF_X31_Y17_N15
\icpu|i_datapath|i_regfile|x1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[17]~59_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(17));

-- Location: LCCOMB_X32_Y17_N8
\icpu|i_datapath|i_regfile|x5[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x5[17]~feeder_combout\ = \icpu|i_datapath|rd_data[17]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[17]~59_combout\,
	combout => \icpu|i_datapath|i_regfile|x5[17]~feeder_combout\);

-- Location: FF_X32_Y17_N9
\icpu|i_datapath|i_regfile|x5[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x5[17]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(17));

-- Location: FF_X33_Y17_N25
\icpu|i_datapath|i_regfile|x4[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[17]~59_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(17));

-- Location: LCCOMB_X33_Y17_N24
\icpu|i_datapath|i_regfile|Mux46~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux46~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x5\(17)) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\icpu|i_datapath|i_regfile|x4\(17) & !\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(17),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x4\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux46~12_combout\);

-- Location: FF_X32_Y17_N19
\icpu|i_datapath|i_regfile|x7[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[17]~59_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(17));

-- Location: FF_X31_Y17_N21
\icpu|i_datapath|i_regfile|x6[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[17]~59_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(17));

-- Location: LCCOMB_X31_Y17_N20
\icpu|i_datapath|i_regfile|Mux46~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux46~13_combout\ = (\icpu|i_datapath|i_regfile|Mux46~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(17)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|i_regfile|Mux46~12_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x6\(17) & \iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux46~12_combout\,
	datab => \icpu|i_datapath|i_regfile|x7\(17),
	datac => \icpu|i_datapath|i_regfile|x6\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux46~13_combout\);

-- Location: LCCOMB_X31_Y17_N30
\icpu|i_datapath|i_regfile|Mux46~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux46~14_combout\ = (\icpu|i_datapath|i_regfile|Mux34~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux46~13_combout\) # (!\icpu|i_datapath|i_regfile|Mux34~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(17) & (\icpu|i_datapath|i_regfile|Mux34~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(17),
	datac => \icpu|i_datapath|i_regfile|Mux34~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux46~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux46~14_combout\);

-- Location: LCCOMB_X30_Y16_N20
\icpu|i_datapath|i_regfile|Mux46~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux46~15_combout\ = (\icpu|i_datapath|i_regfile|Mux46~14_combout\ & (((\icpu|i_datapath|i_regfile|x3\(17)) # (!\icpu|i_datapath|i_regfile|Mux34~2_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux46~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(17) & ((\icpu|i_datapath|i_regfile|Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(17),
	datab => \icpu|i_datapath|i_regfile|x3\(17),
	datac => \icpu|i_datapath|i_regfile|Mux46~14_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux34~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux46~15_combout\);

-- Location: LCCOMB_X19_Y18_N28
\icpu|i_datapath|i_regfile|x9[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x9[17]~feeder_combout\ = \icpu|i_datapath|rd_data[17]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[17]~59_combout\,
	combout => \icpu|i_datapath|i_regfile|x9[17]~feeder_combout\);

-- Location: FF_X19_Y18_N29
\icpu|i_datapath|i_regfile|x9[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x9[17]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(17));

-- Location: FF_X19_Y15_N7
\icpu|i_datapath|i_regfile|x11[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[17]~59_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(17));

-- Location: FF_X19_Y15_N1
\icpu|i_datapath|i_regfile|x8[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[17]~59_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(17));

-- Location: LCCOMB_X19_Y15_N0
\icpu|i_datapath|i_regfile|Mux46~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux46~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x10\(17)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x8\(17) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(17),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x8\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux46~10_combout\);

-- Location: LCCOMB_X19_Y16_N24
\icpu|i_datapath|i_regfile|Mux46~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux46~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux46~10_combout\ & ((\icpu|i_datapath|i_regfile|x11\(17)))) # (!\icpu|i_datapath|i_regfile|Mux46~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux46~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(17),
	datab => \icpu|i_datapath|i_regfile|x11\(17),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|i_regfile|Mux46~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux46~11_combout\);

-- Location: LCCOMB_X19_Y16_N10
\icpu|i_datapath|i_regfile|Mux46~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux46~16_combout\ = (\icpu|i_datapath|i_regfile|Mux34~0_combout\ & (\icpu|i_datapath|i_regfile|Mux34~1_combout\)) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~1_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux46~11_combout\))) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & (\icpu|i_datapath|i_regfile|Mux46~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux46~15_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux46~11_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux46~16_combout\);

-- Location: LCCOMB_X19_Y16_N0
\icpu|i_datapath|i_regfile|Mux46~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux46~19_combout\ = (\icpu|i_datapath|i_regfile|Mux34~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux46~16_combout\ & (\icpu|i_datapath|i_regfile|Mux46~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux46~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux46~9_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux46~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux46~18_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux46~9_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux46~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux46~19_combout\);

-- Location: LCCOMB_X19_Y17_N0
\icpu|i_datapath|i_alu|ShiftLeft0~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~29_combout\ = (\icpu|i_datapath|alusrc2[0]~54_combout\ & (\icpu|i_datapath|i_regfile|Mux47~19_combout\)) # (!\icpu|i_datapath|alusrc2[0]~54_combout\ & ((\icpu|i_datapath|i_regfile|Mux46~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux47~19_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~54_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux46~19_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~29_combout\);

-- Location: LCCOMB_X19_Y17_N12
\icpu|i_datapath|i_alu|ShiftLeft0~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~74_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~29_combout\))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~31_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~29_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~74_combout\);

-- Location: LCCOMB_X22_Y15_N24
\icpu|i_datapath|i_alu|ShiftLeft0~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~75_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|alusrc2[2]~62_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~73_combout\)) # (!\icpu|i_datapath|alusrc2[2]~62_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~74_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~62_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~73_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~74_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~75_combout\);

-- Location: LCCOMB_X19_Y17_N18
\icpu|i_datapath|i_alu|Mux10~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux10~6_combout\ = (\icpu|i_controller|i_aludec|Selector5~3_combout\ & (((\icpu|i_datapath|alusrc2[4]~52_combout\) # (\icpu|i_datapath|i_alu|Mux20~11_combout\)) # (!\icpu|i_datapath|alusrc2[3]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[3]~61_combout\,
	datab => \icpu|i_controller|i_aludec|Selector5~3_combout\,
	datac => \icpu|i_datapath|alusrc2[4]~52_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~11_combout\,
	combout => \icpu|i_datapath|i_alu|Mux10~6_combout\);

-- Location: LCCOMB_X16_Y18_N30
\icpu|i_datapath|i_alu|ShiftLeft0~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~99_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~5_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & (!\icpu|i_datapath|alusrc2[2]~59_combout\ & !\icpu|i_datapath|alusrc2[3]~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~5_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~59_combout\,
	datad => \icpu|i_datapath|alusrc2[3]~65_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~99_combout\);

-- Location: LCCOMB_X22_Y20_N18
\icpu|i_datapath|alusrc2[19]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[19]~30_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~2_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux12~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux12~19_combout\,
	combout => \icpu|i_datapath|alusrc2[19]~30_combout\);

-- Location: LCCOMB_X22_Y20_N14
\icpu|i_datapath|i_alu|result~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~46_combout\ = (\icpu|i_datapath|alusrc2[19]~30_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~3_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(19))) # (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux44~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(19),
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux44~19_combout\,
	datad => \icpu|i_datapath|alusrc2[19]~30_combout\,
	combout => \icpu|i_datapath|i_alu|result~46_combout\);

-- Location: LCCOMB_X20_Y16_N22
\icpu|i_datapath|alusrc1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~18_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|i_regfile|Mux45~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux45~19_combout\,
	combout => \icpu|i_datapath|alusrc1~18_combout\);

-- Location: LCCOMB_X20_Y16_N18
\icpu|i_datapath|alusrc2[18]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[18]~28_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~2_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(31)))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ 
-- & (\icpu|i_datapath|i_regfile|Mux13~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux13~19_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	combout => \icpu|i_datapath|alusrc2[18]~28_combout\);

-- Location: LCCOMB_X20_Y16_N16
\icpu|i_datapath|alusrc2[18]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[18]~29_combout\ = (\icpu|i_datapath|alusrc2[18]~28_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \icpu|i_datapath|alusrc2[18]~28_combout\,
	combout => \icpu|i_datapath|alusrc2[18]~29_combout\);

-- Location: LCCOMB_X19_Y16_N6
\icpu|i_datapath|alusrc1~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~17_combout\ = (\icpu|i_datapath|i_regfile|Mux46~19_combout\ & !\icpu|i_controller|i_maindec|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Mux46~19_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|alusrc1~17_combout\);

-- Location: LCCOMB_X19_Y16_N22
\icpu|i_datapath|alusrc2[17]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[17]~26_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~2_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(31)))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ 
-- & (\icpu|i_datapath|i_regfile|Mux14~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux14~19_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|alusrc2[17]~26_combout\);

-- Location: LCCOMB_X19_Y16_N28
\icpu|i_datapath|alusrc2[17]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[17]~27_combout\ = (\icpu|i_datapath|alusrc2[17]~26_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(17) & \icpu|i_controller|i_maindec|Decoder0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|alusrc2[17]~26_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|alusrc2[17]~27_combout\);

-- Location: LCCOMB_X28_Y16_N0
\icpu|i_datapath|alusrc1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~16_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|i_regfile|Mux47~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux47~19_combout\,
	combout => \icpu|i_datapath|alusrc1~16_combout\);

-- Location: LCCOMB_X28_Y16_N26
\icpu|i_datapath|alusrc2[16]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[16]~24_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~2_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux15~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux15~19_combout\,
	combout => \icpu|i_datapath|alusrc2[16]~24_combout\);

-- Location: LCCOMB_X28_Y16_N24
\icpu|i_datapath|alusrc2[16]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[16]~25_combout\ = (\icpu|i_datapath|alusrc2[16]~24_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|alusrc2[16]~24_combout\,
	combout => \icpu|i_datapath|alusrc2[16]~25_combout\);

-- Location: LCCOMB_X21_Y12_N8
\icpu|i_datapath|alusrc1~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~15_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|i_regfile|Mux48~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux48~19_combout\,
	combout => \icpu|i_datapath|alusrc1~15_combout\);

-- Location: LCCOMB_X21_Y12_N18
\icpu|i_datapath|alusrc2[15]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[15]~22_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~2_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(31)))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ 
-- & (\icpu|i_datapath|i_regfile|Mux16~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux16~19_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datac => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|alusrc2[15]~22_combout\);

-- Location: LCCOMB_X21_Y12_N4
\icpu|i_datapath|alusrc2[15]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[15]~23_combout\ = (\icpu|i_datapath|alusrc2[15]~22_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|alusrc2[15]~22_combout\,
	combout => \icpu|i_datapath|alusrc2[15]~23_combout\);

-- Location: LCCOMB_X22_Y16_N18
\icpu|i_datapath|i_alu|iadder32|bit14|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit14|cout~0_combout\ = (\icpu|i_datapath|alusrc1~14_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit13|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[14]~21_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~14_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit13|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[14]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc1~14_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit13|cout~0_combout\,
	datad => \icpu|i_datapath|alusrc2[14]~21_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit14|cout~0_combout\);

-- Location: LCCOMB_X21_Y16_N24
\icpu|i_datapath|i_alu|iadder32|bit15|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit15|cout~0_combout\ = (\icpu|i_datapath|alusrc1~15_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit14|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[15]~23_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~15_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit14|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[15]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc1~15_combout\,
	datac => \icpu|i_datapath|alusrc2[15]~23_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit14|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit15|cout~0_combout\);

-- Location: LCCOMB_X21_Y16_N10
\icpu|i_datapath|i_alu|iadder32|bit16|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit16|cout~0_combout\ = (\icpu|i_datapath|alusrc1~16_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit15|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[16]~25_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~16_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit15|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[16]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc1~16_combout\,
	datac => \icpu|i_datapath|alusrc2[16]~25_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit15|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit16|cout~0_combout\);

-- Location: LCCOMB_X21_Y16_N28
\icpu|i_datapath|i_alu|iadder32|bit17|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit17|cout~0_combout\ = (\icpu|i_datapath|alusrc1~17_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit16|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[17]~27_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~17_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit16|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[17]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc1~17_combout\,
	datac => \icpu|i_datapath|alusrc2[17]~27_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit16|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit17|cout~0_combout\);

-- Location: LCCOMB_X21_Y16_N14
\icpu|i_datapath|i_alu|iadder32|bit18|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit18|cout~0_combout\ = (\icpu|i_datapath|alusrc1~18_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit17|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[18]~29_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~18_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit17|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[18]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc1~18_combout\,
	datac => \icpu|i_datapath|alusrc2[18]~29_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit17|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit18|cout~0_combout\);

-- Location: LCCOMB_X22_Y19_N20
\icpu|i_datapath|alusrc1~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~19_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|i_regfile|Mux44~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux44~19_combout\,
	combout => \icpu|i_datapath|alusrc1~19_combout\);

-- Location: LCCOMB_X22_Y20_N28
\icpu|i_datapath|alusrc2[19]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[19]~31_combout\ = (\icpu|i_datapath|alusrc2[19]~30_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(19) & \icpu|i_controller|i_maindec|Decoder0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(19),
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|alusrc2[19]~30_combout\,
	combout => \icpu|i_datapath|alusrc2[19]~31_combout\);

-- Location: LCCOMB_X22_Y15_N28
\icpu|i_datapath|i_alu|iadder32|bit19|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit19|sum~combout\ = \icpu|i_datapath|i_alu|iadder32|bit18|cout~0_combout\ $ (\icpu|i_datapath|alusrc1~19_combout\ $ (\icpu|i_datapath|alusrc2[19]~31_combout\ $ (\icpu|i_controller|i_aludec|Selector4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit18|cout~0_combout\,
	datab => \icpu|i_datapath|alusrc1~19_combout\,
	datac => \icpu|i_datapath|alusrc2[19]~31_combout\,
	datad => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit19|sum~combout\);

-- Location: LCCOMB_X22_Y15_N26
\icpu|i_datapath|i_alu|Mux12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux12~0_combout\ = (\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_datapath|i_alu|result~46_combout\) # ((\icpu|i_controller|i_aludec|Selector7~3_combout\)))) # (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & 
-- (((!\icpu|i_controller|i_aludec|Selector7~3_combout\ & \icpu|i_datapath|i_alu|iadder32|bit19|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|result~46_combout\,
	datab => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datac => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit19|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux12~0_combout\);

-- Location: LCCOMB_X22_Y15_N20
\icpu|i_datapath|i_alu|Mux12~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux12~1_combout\ = (\icpu|i_datapath|i_alu|Mux12~0_combout\ & ((\icpu|i_datapath|alusrc1~19_combout\ $ (\icpu|i_datapath|alusrc2[19]~31_combout\)) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\))) # 
-- (!\icpu|i_datapath|i_alu|Mux12~0_combout\ & (\icpu|i_datapath|alusrc1~19_combout\ & (\icpu|i_datapath|alusrc2[19]~31_combout\ & \icpu|i_controller|i_aludec|Selector7~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux12~0_combout\,
	datab => \icpu|i_datapath|alusrc1~19_combout\,
	datac => \icpu|i_datapath|alusrc2[19]~31_combout\,
	datad => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux12~1_combout\);

-- Location: LCCOMB_X22_Y15_N18
\icpu|i_datapath|i_alu|Mux12~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux12~2_combout\ = (\icpu|i_datapath|i_alu|Mux10~6_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~99_combout\ & (\icpu|i_datapath|i_alu|Mux10~5_combout\))) # (!\icpu|i_datapath|i_alu|Mux10~6_combout\ & 
-- (((\icpu|i_datapath|i_alu|Mux12~1_combout\) # (!\icpu|i_datapath|i_alu|Mux10~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux10~6_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~99_combout\,
	datac => \icpu|i_datapath|i_alu|Mux10~5_combout\,
	datad => \icpu|i_datapath|i_alu|Mux12~1_combout\,
	combout => \icpu|i_datapath|i_alu|Mux12~2_combout\);

-- Location: LCCOMB_X22_Y15_N8
\icpu|i_datapath|i_alu|Mux12~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux12~3_combout\ = (\icpu|i_datapath|i_alu|Mux10~2_combout\ & ((\icpu|i_datapath|i_alu|Mux12~2_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~75_combout\))) # (!\icpu|i_datapath|i_alu|Mux12~2_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~98_combout\)))) # (!\icpu|i_datapath|i_alu|Mux10~2_combout\ & (((\icpu|i_datapath|i_alu|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~98_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~75_combout\,
	datac => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	datad => \icpu|i_datapath|i_alu|Mux12~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux12~3_combout\);

-- Location: M9K_X25_Y18_N0
\iMem|altsyncram_component|auto_generated|ram_block1a11\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400040040004004040000040040000E0000",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \icpu|i_controller|i_maindec|Decoder0~5_combout\,
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \iDecoder|Equal0~7_combout\,
	portadatain => \iMem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portbdatain => \iMem|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAIN_bus\,
	portaaddr => \iMem|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \iMem|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \iMem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\,
	portbdataout => \iMem|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X17_Y13_N20
\icpu|i_datapath|rd_data[19]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[19]~64_combout\ = (\iMem|altsyncram_component|auto_generated|q_b\(19) & ((!\icpu|i_datapath|i_alu|Mux18~4_combout\) # (!\iDecoder|Equal1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal1~7_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_b\(19),
	datad => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	combout => \icpu|i_datapath|rd_data[19]~64_combout\);

-- Location: LCCOMB_X17_Y13_N30
\icpu|i_datapath|rd_data[19]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[19]~65_combout\ = (\icpu|i_datapath|rd_data[20]~9_combout\ & (((\icpu|i_datapath|rd_data[20]~10_combout\)))) # (!\icpu|i_datapath|rd_data[20]~9_combout\ & ((\icpu|i_datapath|rd_data[20]~10_combout\ & 
-- ((\icpu|i_datapath|rd_data[19]~64_combout\))) # (!\icpu|i_datapath|rd_data[20]~10_combout\ & (\icpu|i_datapath|i_alu|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[20]~9_combout\,
	datab => \icpu|i_datapath|i_alu|Mux12~3_combout\,
	datac => \icpu|i_datapath|rd_data[20]~10_combout\,
	datad => \icpu|i_datapath|rd_data[19]~64_combout\,
	combout => \icpu|i_datapath|rd_data[19]~65_combout\);

-- Location: LCCOMB_X16_Y15_N8
\iTimer|CompareR~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~14_combout\ = (\icpu|i_datapath|i_regfile|Mux12~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux12~19_combout\,
	combout => \iTimer|CompareR~14_combout\);

-- Location: FF_X16_Y15_N9
\iTimer|CompareR[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~14_combout\,
	ena => \iTimer|CompareR[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(19));

-- Location: LCCOMB_X17_Y13_N8
\icpu|i_datapath|rd_data[19]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[19]~66_combout\ = (\icpu|i_datapath|rd_data[20]~11_combout\ & ((\icpu|i_datapath|rd_data[19]~65_combout\ & ((\iTimer|CompareR\(19)))) # (!\icpu|i_datapath|rd_data[19]~65_combout\ & (\iTimer|CounterR\(19))))) # 
-- (!\icpu|i_datapath|rd_data[20]~11_combout\ & (((\icpu|i_datapath|rd_data[19]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[20]~11_combout\,
	datab => \iTimer|CounterR\(19),
	datac => \icpu|i_datapath|rd_data[19]~65_combout\,
	datad => \iTimer|CompareR\(19),
	combout => \icpu|i_datapath|rd_data[19]~66_combout\);

-- Location: LCCOMB_X17_Y13_N10
\icpu|i_datapath|rd_data[19]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[19]~67_combout\ = (\icpu|i_datapath|rd_data[0]~150_combout\ & (\icpu|i_datapath|Add5~34_combout\)) # (!\icpu|i_datapath|rd_data[0]~150_combout\ & ((\icpu|i_datapath|rd_data[19]~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add5~34_combout\,
	datac => \icpu|i_datapath|rd_data[19]~66_combout\,
	datad => \icpu|i_datapath|rd_data[0]~150_combout\,
	combout => \icpu|i_datapath|rd_data[19]~67_combout\);

-- Location: FF_X17_Y13_N11
\icpu|i_datapath|i_regfile|x15[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|rd_data[19]~67_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(19));

-- Location: LCCOMB_X21_Y20_N28
\icpu|i_datapath|i_regfile|Mux12~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x14\(19))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x12\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x14\(19),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|x12\(19),
	combout => \icpu|i_datapath|i_regfile|Mux12~17_combout\);

-- Location: LCCOMB_X22_Y20_N30
\icpu|i_datapath|i_regfile|Mux12~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux12~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(19))) # (!\icpu|i_datapath|i_regfile|Mux12~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x13\(19)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux12~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(19),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x13\(19),
	datad => \icpu|i_datapath|i_regfile|Mux12~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux12~18_combout\);

-- Location: LCCOMB_X19_Y18_N12
\icpu|i_datapath|i_regfile|Mux12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x9\(19)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x8\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(19),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x9\(19),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux12~0_combout\);

-- Location: LCCOMB_X19_Y18_N30
\icpu|i_datapath|i_regfile|Mux12~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~1_combout\ = (\icpu|i_datapath|i_regfile|Mux12~0_combout\ & ((\icpu|i_datapath|i_regfile|x11\(19)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux12~0_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x10\(19) & \iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux12~0_combout\,
	datab => \icpu|i_datapath|i_regfile|x11\(19),
	datac => \icpu|i_datapath|i_regfile|x10\(19),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux12~1_combout\);

-- Location: LCCOMB_X24_Y22_N8
\icpu|i_datapath|i_regfile|Mux12~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(19)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x18\(19) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(19),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x18\(19),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux12~4_combout\);

-- Location: LCCOMB_X23_Y22_N20
\icpu|i_datapath|i_regfile|Mux12~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~5_combout\ = (\icpu|i_datapath|i_regfile|Mux12~4_combout\ & ((\icpu|i_datapath|i_regfile|x30\(19)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux12~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x26\(19) & \iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(19),
	datab => \icpu|i_datapath|i_regfile|x26\(19),
	datac => \icpu|i_datapath|i_regfile|Mux12~4_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux12~5_combout\);

-- Location: LCCOMB_X20_Y21_N8
\icpu|i_datapath|i_regfile|Mux12~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(19)) # ((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\icpu|i_datapath|i_regfile|x16\(19) & !\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x24\(19),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x16\(19),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux12~6_combout\);

-- Location: LCCOMB_X20_Y21_N30
\icpu|i_datapath|i_regfile|Mux12~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux12~6_combout\ & (\icpu|i_datapath|i_regfile|x28\(19))) # (!\icpu|i_datapath|i_regfile|Mux12~6_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(19)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|Mux12~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|Mux12~6_combout\,
	datac => \icpu|i_datapath|i_regfile|x28\(19),
	datad => \icpu|i_datapath|i_regfile|x20\(19),
	combout => \icpu|i_datapath|i_regfile|Mux12~7_combout\);

-- Location: LCCOMB_X22_Y20_N0
\icpu|i_datapath|i_regfile|Mux12~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux12~5_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux12~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux12~5_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|Mux12~7_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux12~8_combout\);

-- Location: LCCOMB_X22_Y20_N26
\icpu|i_datapath|i_regfile|Mux12~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x23\(19)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x19\(19) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x23\(19),
	datac => \icpu|i_datapath|i_regfile|x19\(19),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux12~9_combout\);

-- Location: LCCOMB_X22_Y20_N8
\icpu|i_datapath|i_regfile|Mux12~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~10_combout\ = (\icpu|i_datapath|i_regfile|Mux12~9_combout\ & (((\icpu|i_datapath|i_regfile|x31\(19))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23)))) # (!\icpu|i_datapath|i_regfile|Mux12~9_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x27\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux12~9_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x31\(19),
	datad => \icpu|i_datapath|i_regfile|x27\(19),
	combout => \icpu|i_datapath|i_regfile|Mux12~10_combout\);

-- Location: LCCOMB_X30_Y22_N0
\icpu|i_datapath|i_regfile|Mux12~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|x25\(19)) # (\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\icpu|i_datapath|i_regfile|x17\(19) & ((!\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x17\(19),
	datac => \icpu|i_datapath|i_regfile|x25\(19),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux12~2_combout\);

-- Location: LCCOMB_X30_Y22_N2
\icpu|i_datapath|i_regfile|Mux12~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~3_combout\ = (\icpu|i_datapath|i_regfile|Mux12~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(19)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux12~2_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x21\(19) & \iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(19),
	datab => \icpu|i_datapath|i_regfile|Mux12~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x21\(19),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux12~3_combout\);

-- Location: LCCOMB_X22_Y20_N10
\icpu|i_datapath|i_regfile|Mux12~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux12~8_combout\ & (\icpu|i_datapath|i_regfile|Mux12~10_combout\)) # (!\icpu|i_datapath|i_regfile|Mux12~8_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux12~3_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|Mux12~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|Mux12~8_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux12~10_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux12~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux12~11_combout\);

-- Location: LCCOMB_X32_Y17_N26
\icpu|i_datapath|i_regfile|Mux12~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x6\(19))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x4\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x6\(19),
	datac => \icpu|i_datapath|i_regfile|x4\(19),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux12~12_combout\);

-- Location: LCCOMB_X32_Y17_N28
\icpu|i_datapath|i_regfile|Mux12~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~13_combout\ = (\icpu|i_datapath|i_regfile|Mux12~12_combout\ & (((\icpu|i_datapath|i_regfile|x7\(19)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux12~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(19) & ((\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux12~12_combout\,
	datab => \icpu|i_datapath|i_regfile|x5\(19),
	datac => \icpu|i_datapath|i_regfile|x7\(19),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux12~13_combout\);

-- Location: LCCOMB_X31_Y17_N6
\icpu|i_datapath|i_regfile|Mux12~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~14_combout\ = (\icpu|i_datapath|i_regfile|Mux24~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux12~13_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~3_combout\))) # (!\icpu|i_datapath|i_regfile|Mux24~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux24~3_combout\ & (\icpu|i_datapath|i_regfile|x1\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~4_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~3_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(19),
	datad => \icpu|i_datapath|i_regfile|Mux12~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux12~14_combout\);

-- Location: LCCOMB_X30_Y17_N8
\icpu|i_datapath|i_regfile|Mux12~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~15_combout\ = (\icpu|i_datapath|i_regfile|Mux24~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux12~14_combout\ & (\icpu|i_datapath|i_regfile|x3\(19))) # (!\icpu|i_datapath|i_regfile|Mux12~14_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(19)))))) # (!\icpu|i_datapath|i_regfile|Mux24~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux12~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(19),
	datac => \icpu|i_datapath|i_regfile|x2\(19),
	datad => \icpu|i_datapath|i_regfile|Mux12~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux12~15_combout\);

-- Location: LCCOMB_X22_Y20_N20
\icpu|i_datapath|i_regfile|Mux12~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~16_combout\ = (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux24~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux12~11_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux12~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux12~11_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux12~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux12~16_combout\);

-- Location: LCCOMB_X22_Y20_N16
\icpu|i_datapath|i_regfile|Mux12~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~19_combout\ = (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux12~16_combout\ & (\icpu|i_datapath|i_regfile|Mux12~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux12~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux12~1_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux12~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux12~18_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux12~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux12~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux12~19_combout\);

-- Location: LCCOMB_X17_Y13_N26
\icpu|i_datapath|rd_data[18]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[18]~60_combout\ = (\iMem|altsyncram_component|auto_generated|q_b\(18) & ((!\icpu|i_datapath|i_alu|Mux18~4_combout\) # (!\iDecoder|Equal1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_b\(18),
	datac => \iDecoder|Equal1~7_combout\,
	datad => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	combout => \icpu|i_datapath|rd_data[18]~60_combout\);

-- Location: LCCOMB_X17_Y15_N10
\icpu|i_datapath|i_alu|ShiftLeft0~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~47_combout\ = (\icpu|i_datapath|alusrc2[0]~54_combout\ & ((\icpu|i_datapath|i_regfile|Mux48~19_combout\))) # (!\icpu|i_datapath|alusrc2[0]~54_combout\ & (\icpu|i_datapath|i_regfile|Mux47~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux47~19_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux48~19_combout\,
	datad => \icpu|i_datapath|alusrc2[0]~54_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~47_combout\);

-- Location: LCCOMB_X17_Y15_N24
\icpu|i_datapath|i_alu|ShiftLeft0~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~43_combout\ = (\icpu|i_datapath|alusrc2[0]~54_combout\ & (\icpu|i_datapath|i_regfile|Mux46~19_combout\)) # (!\icpu|i_datapath|alusrc2[0]~54_combout\ & ((\icpu|i_datapath|i_regfile|Mux45~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux46~19_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux45~19_combout\,
	datad => \icpu|i_datapath|alusrc2[0]~54_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~43_combout\);

-- Location: LCCOMB_X17_Y15_N4
\icpu|i_datapath|i_alu|ShiftLeft0~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~62_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~47_combout\)) # (!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~47_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~43_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~62_combout\);

-- Location: LCCOMB_X20_Y15_N4
\icpu|i_datapath|i_alu|ShiftLeft0~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~63_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|alusrc2[2]~62_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~61_combout\))) # (!\icpu|i_datapath|alusrc2[2]~62_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~62_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~62_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~61_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~63_combout\);

-- Location: LCCOMB_X20_Y16_N2
\icpu|i_datapath|i_alu|result~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~49_combout\ = (\icpu|i_datapath|i_regfile|Mux45~19_combout\ & (\icpu|i_datapath|alusrc2[18]~28_combout\ & !\icpu|i_controller|i_maindec|Decoder0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux45~19_combout\,
	datab => \icpu|i_datapath|alusrc2[18]~28_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|i_alu|result~49_combout\);

-- Location: LCCOMB_X20_Y16_N0
\icpu|i_datapath|i_alu|iadder32|bit18|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit18|sum~combout\ = \icpu|i_datapath|alusrc1~18_combout\ $ (\icpu|i_datapath|alusrc2[18]~29_combout\ $ (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit17|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~18_combout\,
	datab => \icpu|i_datapath|alusrc2[18]~29_combout\,
	datac => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit17|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit18|sum~combout\);

-- Location: LCCOMB_X20_Y16_N6
\icpu|i_datapath|i_alu|Mux13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux13~0_combout\ = (\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_datapath|i_alu|result~49_combout\) # ((\icpu|i_controller|i_aludec|Selector6~2_combout\)))) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & 
-- (((!\icpu|i_controller|i_aludec|Selector6~2_combout\ & \icpu|i_datapath|i_alu|iadder32|bit18|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datab => \icpu|i_datapath|i_alu|result~49_combout\,
	datac => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit18|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux13~0_combout\);

-- Location: LCCOMB_X20_Y16_N20
\icpu|i_datapath|i_alu|Mux13~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux13~1_combout\ = (\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_datapath|alusrc1~18_combout\ & ((!\icpu|i_datapath|i_alu|Mux13~0_combout\) # (!\icpu|i_datapath|alusrc2[18]~29_combout\))) # 
-- (!\icpu|i_datapath|alusrc1~18_combout\ & (\icpu|i_datapath|alusrc2[18]~29_combout\)))) # (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & (((\icpu|i_datapath|i_alu|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~18_combout\,
	datab => \icpu|i_datapath|alusrc2[18]~29_combout\,
	datac => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datad => \icpu|i_datapath|i_alu|Mux13~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux13~1_combout\);

-- Location: LCCOMB_X16_Y14_N8
\icpu|i_datapath|i_alu|ShiftLeft0~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~71_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~70_combout\ & ((!\icpu|i_datapath|alusrc2[0]~64_combout\) # (!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~64_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~70_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~71_combout\);

-- Location: LCCOMB_X17_Y13_N0
\icpu|i_datapath|i_alu|ShiftLeft0~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~104_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~71_combout\ & ((\icpu|i_controller|i_maindec|Decoder0~3_combout\) # ((!\icpu|i_datapath|alusrc2[3]~65_combout\ & !\icpu|i_datapath|alusrc2[2]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \icpu|i_datapath|alusrc2[3]~65_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~59_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~71_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~104_combout\);

-- Location: LCCOMB_X20_Y14_N0
\icpu|i_datapath|i_alu|Mux13~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux13~2_combout\ = (\icpu|i_datapath|i_alu|Mux10~5_combout\ & ((\icpu|i_datapath|i_alu|Mux10~6_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~104_combout\))) # (!\icpu|i_datapath|i_alu|Mux10~6_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux13~1_combout\)))) # (!\icpu|i_datapath|i_alu|Mux10~5_combout\ & (((!\icpu|i_datapath|i_alu|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux13~1_combout\,
	datab => \icpu|i_datapath|i_alu|Mux10~5_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~104_combout\,
	datad => \icpu|i_datapath|i_alu|Mux10~6_combout\,
	combout => \icpu|i_datapath|i_alu|Mux13~2_combout\);

-- Location: LCCOMB_X16_Y14_N14
\icpu|i_datapath|i_alu|ShiftLeft0~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~103_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|alusrc2[2]~62_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~67_combout\))) # (!\icpu|i_datapath|alusrc2[2]~62_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~68_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~62_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~67_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~103_combout\);

-- Location: LCCOMB_X20_Y14_N18
\icpu|i_datapath|i_alu|Mux13~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux13~3_combout\ = (\icpu|i_datapath|i_alu|Mux10~2_combout\ & ((\icpu|i_datapath|i_alu|Mux13~2_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~63_combout\)) # (!\icpu|i_datapath|i_alu|Mux13~2_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~103_combout\))))) # (!\icpu|i_datapath|i_alu|Mux10~2_combout\ & (((\icpu|i_datapath|i_alu|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~63_combout\,
	datac => \icpu|i_datapath|i_alu|Mux13~2_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~103_combout\,
	combout => \icpu|i_datapath|i_alu|Mux13~3_combout\);

-- Location: LCCOMB_X17_Y13_N16
\icpu|i_datapath|rd_data[18]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[18]~61_combout\ = (\icpu|i_datapath|rd_data[20]~10_combout\ & ((\icpu|i_datapath|rd_data[18]~60_combout\) # ((\icpu|i_datapath|rd_data[20]~9_combout\)))) # (!\icpu|i_datapath|rd_data[20]~10_combout\ & 
-- (((\icpu|i_datapath|i_alu|Mux13~3_combout\ & !\icpu|i_datapath|rd_data[20]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[18]~60_combout\,
	datab => \icpu|i_datapath|i_alu|Mux13~3_combout\,
	datac => \icpu|i_datapath|rd_data[20]~10_combout\,
	datad => \icpu|i_datapath|rd_data[20]~9_combout\,
	combout => \icpu|i_datapath|rd_data[18]~61_combout\);

-- Location: LCCOMB_X17_Y13_N18
\icpu|i_datapath|rd_data[18]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[18]~62_combout\ = (\icpu|i_datapath|rd_data[20]~11_combout\ & ((\icpu|i_datapath|rd_data[18]~61_combout\ & (\iTimer|CompareR\(18))) # (!\icpu|i_datapath|rd_data[18]~61_combout\ & ((\iTimer|CounterR\(18)))))) # 
-- (!\icpu|i_datapath|rd_data[20]~11_combout\ & (((\icpu|i_datapath|rd_data[18]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[20]~11_combout\,
	datab => \iTimer|CompareR\(18),
	datac => \iTimer|CounterR\(18),
	datad => \icpu|i_datapath|rd_data[18]~61_combout\,
	combout => \icpu|i_datapath|rd_data[18]~62_combout\);

-- Location: LCCOMB_X17_Y13_N24
\icpu|i_datapath|rd_data[18]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[18]~63_combout\ = (\icpu|i_datapath|rd_data[0]~150_combout\ & (\icpu|i_datapath|Add5~32_combout\)) # (!\icpu|i_datapath|rd_data[0]~150_combout\ & ((\icpu|i_datapath|rd_data[18]~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|rd_data[0]~150_combout\,
	datac => \icpu|i_datapath|Add5~32_combout\,
	datad => \icpu|i_datapath|rd_data[18]~62_combout\,
	combout => \icpu|i_datapath|rd_data[18]~63_combout\);

-- Location: LCCOMB_X30_Y17_N4
\icpu|i_datapath|i_regfile|x2[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x2[18]~feeder_combout\ = \icpu|i_datapath|rd_data[18]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[18]~63_combout\,
	combout => \icpu|i_datapath|i_regfile|x2[18]~feeder_combout\);

-- Location: FF_X30_Y17_N5
\icpu|i_datapath|i_regfile|x2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x2[18]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(18));

-- Location: LCCOMB_X30_Y16_N12
\icpu|i_datapath|i_regfile|Mux13~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|x5\(18)) # (\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\icpu|i_datapath|i_regfile|x4\(18) & ((!\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x4\(18),
	datab => \icpu|i_datapath|i_regfile|x5\(18),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux13~12_combout\);

-- Location: LCCOMB_X30_Y16_N2
\icpu|i_datapath|i_regfile|Mux13~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~13_combout\ = (\icpu|i_datapath|i_regfile|Mux13~12_combout\ & (((\icpu|i_datapath|i_regfile|x7\(18)) # (!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux13~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(18) & ((\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux13~12_combout\,
	datab => \icpu|i_datapath|i_regfile|x6\(18),
	datac => \icpu|i_datapath|i_regfile|x7\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux13~13_combout\);

-- Location: LCCOMB_X30_Y16_N16
\icpu|i_datapath|i_regfile|Mux13~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~14_combout\ = (\icpu|i_datapath|i_regfile|Mux24~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux13~13_combout\) # (!\icpu|i_datapath|i_regfile|Mux24~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(18) & (\icpu|i_datapath|i_regfile|Mux24~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(18),
	datac => \icpu|i_datapath|i_regfile|Mux24~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux13~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux13~14_combout\);

-- Location: LCCOMB_X31_Y16_N24
\icpu|i_datapath|i_regfile|Mux13~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~15_combout\ = (\icpu|i_datapath|i_regfile|Mux13~14_combout\ & (((\icpu|i_datapath|i_regfile|x3\(18)) # (!\icpu|i_datapath|i_regfile|Mux24~2_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux13~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(18) & ((\icpu|i_datapath|i_regfile|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(18),
	datab => \icpu|i_datapath|i_regfile|x3\(18),
	datac => \icpu|i_datapath|i_regfile|Mux13~14_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux24~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux13~15_combout\);

-- Location: LCCOMB_X28_Y13_N18
\icpu|i_datapath|i_regfile|Mux13~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x10\(18)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x8\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x8\(18),
	datac => \icpu|i_datapath|i_regfile|x10\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux13~10_combout\);

-- Location: LCCOMB_X28_Y13_N14
\icpu|i_datapath|i_regfile|Mux13~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux13~10_combout\ & (\icpu|i_datapath|i_regfile|x11\(18))) # (!\icpu|i_datapath|i_regfile|Mux13~10_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x9\(18)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux13~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x11\(18),
	datac => \icpu|i_datapath|i_regfile|x9\(18),
	datad => \icpu|i_datapath|i_regfile|Mux13~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux13~11_combout\);

-- Location: LCCOMB_X28_Y19_N16
\icpu|i_datapath|i_regfile|Mux13~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~16_combout\ = (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux24~0_combout\) # (\icpu|i_datapath|i_regfile|Mux13~11_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux13~15_combout\ & (!\icpu|i_datapath|i_regfile|Mux24~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux13~15_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux13~11_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux13~16_combout\);

-- Location: LCCOMB_X19_Y19_N22
\icpu|i_datapath|i_regfile|Mux13~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x13\(18))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x12\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x13\(18),
	datac => \icpu|i_datapath|i_regfile|x12\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux13~17_combout\);

-- Location: LCCOMB_X27_Y19_N6
\icpu|i_datapath|i_regfile|Mux13~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux13~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(18)))) # (!\icpu|i_datapath|i_regfile|Mux13~17_combout\ & 
-- (\icpu|i_datapath|i_regfile|x14\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux13~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x14\(18),
	datac => \icpu|i_datapath|i_regfile|x15\(18),
	datad => \icpu|i_datapath|i_regfile|Mux13~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux13~18_combout\);

-- Location: LCCOMB_X28_Y19_N0
\icpu|i_datapath|i_regfile|Mux13~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x23\(18)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x19\(18) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x23\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux13~7_combout\);

-- Location: LCCOMB_X28_Y19_N26
\icpu|i_datapath|i_regfile|Mux13~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~8_combout\ = (\icpu|i_datapath|i_regfile|Mux13~7_combout\ & ((\icpu|i_datapath|i_regfile|x31\(18)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux13~7_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x27\(18) & \iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(18),
	datab => \icpu|i_datapath|i_regfile|Mux13~7_combout\,
	datac => \icpu|i_datapath|i_regfile|x27\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux13~8_combout\);

-- Location: LCCOMB_X29_Y15_N24
\icpu|i_datapath|i_regfile|Mux13~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x25\(18))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x17\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x17\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux13~2_combout\);

-- Location: LCCOMB_X29_Y15_N6
\icpu|i_datapath|i_regfile|Mux13~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux13~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(18)))) # (!\icpu|i_datapath|i_regfile|Mux13~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x21\(18),
	datac => \icpu|i_datapath|i_regfile|x29\(18),
	datad => \icpu|i_datapath|i_regfile|Mux13~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux13~3_combout\);

-- Location: LCCOMB_X28_Y16_N2
\icpu|i_datapath|i_regfile|Mux13~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(18)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x16\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x16\(18),
	datac => \icpu|i_datapath|i_regfile|x24\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux13~4_combout\);

-- Location: LCCOMB_X28_Y16_N8
\icpu|i_datapath|i_regfile|Mux13~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux13~4_combout\ & (\icpu|i_datapath|i_regfile|x28\(18))) # (!\icpu|i_datapath|i_regfile|Mux13~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(18)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x28\(18),
	datac => \icpu|i_datapath|i_regfile|x20\(18),
	datad => \icpu|i_datapath|i_regfile|Mux13~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux13~5_combout\);

-- Location: LCCOMB_X28_Y19_N24
\icpu|i_datapath|i_regfile|Mux13~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux13~3_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((!\iMem|altsyncram_component|auto_generated|q_a\(21) & \icpu|i_datapath|i_regfile|Mux13~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|Mux13~3_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|Mux13~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux13~6_combout\);

-- Location: LCCOMB_X29_Y16_N6
\icpu|i_datapath|i_regfile|Mux13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(18)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x18\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x18\(18),
	datac => \icpu|i_datapath|i_regfile|x22\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux13~0_combout\);

-- Location: LCCOMB_X29_Y16_N0
\icpu|i_datapath|i_regfile|Mux13~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux13~0_combout\ & (\icpu|i_datapath|i_regfile|x30\(18))) # (!\icpu|i_datapath|i_regfile|Mux13~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(18)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x30\(18),
	datac => \icpu|i_datapath|i_regfile|x26\(18),
	datad => \icpu|i_datapath|i_regfile|Mux13~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux13~1_combout\);

-- Location: LCCOMB_X28_Y19_N18
\icpu|i_datapath|i_regfile|Mux13~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~9_combout\ = (\icpu|i_datapath|i_regfile|Mux13~6_combout\ & ((\icpu|i_datapath|i_regfile|Mux13~8_combout\) # ((!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux13~6_combout\ & 
-- (((\iMem|altsyncram_component|auto_generated|q_a\(21) & \icpu|i_datapath|i_regfile|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux13~8_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux13~6_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|Mux13~1_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux13~9_combout\);

-- Location: LCCOMB_X28_Y19_N14
\icpu|i_datapath|i_regfile|Mux13~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~19_combout\ = (\icpu|i_datapath|i_regfile|Mux24~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux13~16_combout\ & (\icpu|i_datapath|i_regfile|Mux13~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux13~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux13~9_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & (\icpu|i_datapath|i_regfile|Mux13~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux13~16_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux13~18_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux13~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux13~19_combout\);

-- Location: LCCOMB_X17_Y15_N0
\icpu|i_datapath|rd_data[17]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[17]~56_combout\ = (\iMem|altsyncram_component|auto_generated|q_b\(17) & ((!\icpu|i_datapath|i_alu|Mux18~4_combout\) # (!\iDecoder|Equal1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iDecoder|Equal1~7_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_b\(17),
	datad => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	combout => \icpu|i_datapath|rd_data[17]~56_combout\);

-- Location: LCCOMB_X17_Y14_N24
\icpu|i_datapath|i_alu|ShiftLeft0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~15_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~13_combout\)) # (!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~13_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~14_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~15_combout\);

-- Location: LCCOMB_X16_Y17_N0
\icpu|i_datapath|i_alu|ShiftLeft0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~3_combout\ = (\icpu|i_datapath|alusrc2[0]~54_combout\ & (\icpu|i_datapath|i_regfile|Mux61~19_combout\)) # (!\icpu|i_datapath|alusrc2[0]~54_combout\ & ((\icpu|i_datapath|i_regfile|Mux60~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Mux61~19_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux60~19_combout\,
	datad => \icpu|i_datapath|alusrc2[0]~54_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~3_combout\);

-- Location: LCCOMB_X17_Y17_N16
\icpu|i_datapath|i_alu|ShiftLeft0~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~21_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~3_combout\))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~20_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~3_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~21_combout\);

-- Location: LCCOMB_X22_Y17_N0
\icpu|i_datapath|i_alu|ShiftLeft0~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~100_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|alusrc2[2]~62_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~21_combout\))) # (!\icpu|i_datapath|alusrc2[2]~62_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~62_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~15_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~21_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~100_combout\);

-- Location: LCCOMB_X19_Y17_N10
\icpu|i_datapath|i_alu|ShiftLeft0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~30_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~28_combout\)) # (!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~28_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~29_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~30_combout\);

-- Location: LCCOMB_X22_Y17_N24
\icpu|i_datapath|i_alu|ShiftLeft0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~18_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~16_combout\)) # (!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~16_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~17_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~18_combout\);

-- Location: LCCOMB_X22_Y17_N2
\icpu|i_datapath|i_alu|ShiftLeft0~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~54_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|alusrc2[2]~62_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~18_combout\))) # (!\icpu|i_datapath|alusrc2[2]~62_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~62_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~30_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~18_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~54_combout\);

-- Location: LCCOMB_X19_Y16_N2
\icpu|i_datapath|i_alu|result~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~47_combout\ = (\icpu|i_datapath|i_regfile|Mux46~19_combout\ & (\icpu|i_datapath|alusrc2[17]~26_combout\ & !\icpu|i_controller|i_maindec|Decoder0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Mux46~19_combout\,
	datac => \icpu|i_datapath|alusrc2[17]~26_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|i_alu|result~47_combout\);

-- Location: LCCOMB_X19_Y16_N20
\icpu|i_datapath|i_alu|iadder32|bit17|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit17|sum~combout\ = \icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[17]~27_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit16|cout~0_combout\ $ (\icpu|i_datapath|alusrc1~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc2[17]~27_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit16|cout~0_combout\,
	datad => \icpu|i_datapath|alusrc1~17_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit17|sum~combout\);

-- Location: LCCOMB_X19_Y16_N14
\icpu|i_datapath|i_alu|Mux14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux14~0_combout\ = (\icpu|i_controller|i_aludec|Selector6~2_combout\ & (((\icpu|i_controller|i_aludec|Selector7~3_combout\)))) # (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_controller|i_aludec|Selector7~3_combout\ 
-- & (\icpu|i_datapath|i_alu|result~47_combout\)) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit17|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datab => \icpu|i_datapath|i_alu|result~47_combout\,
	datac => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit17|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux14~0_combout\);

-- Location: LCCOMB_X19_Y16_N12
\icpu|i_datapath|i_alu|Mux14~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux14~1_combout\ = (\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_datapath|alusrc2[17]~27_combout\ & ((!\icpu|i_datapath|alusrc1~17_combout\) # (!\icpu|i_datapath|i_alu|Mux14~0_combout\))) # 
-- (!\icpu|i_datapath|alusrc2[17]~27_combout\ & ((\icpu|i_datapath|alusrc1~17_combout\))))) # (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & (((\icpu|i_datapath|i_alu|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datab => \icpu|i_datapath|alusrc2[17]~27_combout\,
	datac => \icpu|i_datapath|i_alu|Mux14~0_combout\,
	datad => \icpu|i_datapath|alusrc1~17_combout\,
	combout => \icpu|i_datapath|i_alu|Mux14~1_combout\);

-- Location: LCCOMB_X19_Y14_N24
\icpu|i_datapath|i_alu|Mux14~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux14~2_combout\ = (\icpu|i_datapath|i_alu|Mux10~6_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~115_combout\ & ((\icpu|i_datapath|i_alu|Mux10~5_combout\)))) # (!\icpu|i_datapath|i_alu|Mux10~6_combout\ & 
-- (((\icpu|i_datapath|i_alu|Mux14~1_combout\) # (!\icpu|i_datapath|i_alu|Mux10~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~115_combout\,
	datab => \icpu|i_datapath|i_alu|Mux14~1_combout\,
	datac => \icpu|i_datapath|i_alu|Mux10~6_combout\,
	datad => \icpu|i_datapath|i_alu|Mux10~5_combout\,
	combout => \icpu|i_datapath|i_alu|Mux14~2_combout\);

-- Location: LCCOMB_X19_Y14_N14
\icpu|i_datapath|i_alu|Mux14~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux14~3_combout\ = (\icpu|i_datapath|i_alu|Mux10~2_combout\ & ((\icpu|i_datapath|i_alu|Mux14~2_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~54_combout\))) # (!\icpu|i_datapath|i_alu|Mux14~2_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~100_combout\)))) # (!\icpu|i_datapath|i_alu|Mux10~2_combout\ & (((\icpu|i_datapath|i_alu|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~100_combout\,
	datab => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~54_combout\,
	datad => \icpu|i_datapath|i_alu|Mux14~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux14~3_combout\);

-- Location: LCCOMB_X17_Y15_N2
\icpu|i_datapath|rd_data[17]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[17]~57_combout\ = (\icpu|i_datapath|rd_data[20]~9_combout\ & (((\icpu|i_datapath|rd_data[20]~10_combout\)))) # (!\icpu|i_datapath|rd_data[20]~9_combout\ & ((\icpu|i_datapath|rd_data[20]~10_combout\ & 
-- (\icpu|i_datapath|rd_data[17]~56_combout\)) # (!\icpu|i_datapath|rd_data[20]~10_combout\ & ((\icpu|i_datapath|i_alu|Mux14~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[20]~9_combout\,
	datab => \icpu|i_datapath|rd_data[17]~56_combout\,
	datac => \icpu|i_datapath|rd_data[20]~10_combout\,
	datad => \icpu|i_datapath|i_alu|Mux14~3_combout\,
	combout => \icpu|i_datapath|rd_data[17]~57_combout\);

-- Location: LCCOMB_X17_Y15_N12
\icpu|i_datapath|rd_data[17]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[17]~58_combout\ = (\icpu|i_datapath|rd_data[20]~11_combout\ & ((\icpu|i_datapath|rd_data[17]~57_combout\ & (\iTimer|CompareR\(17))) # (!\icpu|i_datapath|rd_data[17]~57_combout\ & ((\iTimer|CounterR\(17)))))) # 
-- (!\icpu|i_datapath|rd_data[20]~11_combout\ & (((\icpu|i_datapath|rd_data[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[20]~11_combout\,
	datab => \iTimer|CompareR\(17),
	datac => \iTimer|CounterR\(17),
	datad => \icpu|i_datapath|rd_data[17]~57_combout\,
	combout => \icpu|i_datapath|rd_data[17]~58_combout\);

-- Location: LCCOMB_X17_Y15_N14
\icpu|i_datapath|rd_data[17]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[17]~59_combout\ = (\icpu|i_datapath|rd_data[0]~150_combout\ & (\icpu|i_datapath|Add5~30_combout\)) # (!\icpu|i_datapath|rd_data[0]~150_combout\ & ((\icpu|i_datapath|rd_data[17]~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|rd_data[0]~150_combout\,
	datac => \icpu|i_datapath|Add5~30_combout\,
	datad => \icpu|i_datapath|rd_data[17]~58_combout\,
	combout => \icpu|i_datapath|rd_data[17]~59_combout\);

-- Location: LCCOMB_X19_Y18_N18
\icpu|i_datapath|i_regfile|x10[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[17]~feeder_combout\ = \icpu|i_datapath|rd_data[17]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[17]~59_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[17]~feeder_combout\);

-- Location: FF_X19_Y18_N19
\icpu|i_datapath|i_regfile|x10[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[17]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(17));

-- Location: LCCOMB_X19_Y17_N20
\icpu|i_datapath|i_regfile|Mux14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x9\(17))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x8\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(17),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x8\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux14~0_combout\);

-- Location: LCCOMB_X19_Y17_N14
\icpu|i_datapath|i_regfile|Mux14~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux14~0_combout\ & ((\icpu|i_datapath|i_regfile|x11\(17)))) # (!\icpu|i_datapath|i_regfile|Mux14~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|x10\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(17),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x11\(17),
	datad => \icpu|i_datapath|i_regfile|Mux14~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux14~1_combout\);

-- Location: LCCOMB_X19_Y19_N0
\icpu|i_datapath|i_regfile|Mux14~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x14\(17)) # ((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\icpu|i_datapath|i_regfile|x12\(17) & !\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x14\(17),
	datac => \icpu|i_datapath|i_regfile|x12\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux14~17_combout\);

-- Location: LCCOMB_X19_Y19_N10
\icpu|i_datapath|i_regfile|Mux14~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~18_combout\ = (\icpu|i_datapath|i_regfile|Mux14~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(17)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux14~17_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x13\(17) & \iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux14~17_combout\,
	datab => \icpu|i_datapath|i_regfile|x15\(17),
	datac => \icpu|i_datapath|i_regfile|x13\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux14~18_combout\);

-- Location: LCCOMB_X33_Y17_N18
\icpu|i_datapath|i_regfile|Mux14~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x6\(17)) # ((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\icpu|i_datapath|i_regfile|x4\(17) & !\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(17),
	datab => \icpu|i_datapath|i_regfile|x4\(17),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux14~12_combout\);

-- Location: LCCOMB_X32_Y17_N18
\icpu|i_datapath|i_regfile|Mux14~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux14~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(17)))) # (!\icpu|i_datapath|i_regfile|Mux14~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux14~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x5\(17),
	datac => \icpu|i_datapath|i_regfile|x7\(17),
	datad => \icpu|i_datapath|i_regfile|Mux14~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux14~13_combout\);

-- Location: LCCOMB_X31_Y17_N14
\icpu|i_datapath|i_regfile|Mux14~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~14_combout\ = (\icpu|i_datapath|i_regfile|Mux24~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux14~13_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~3_combout\))) # (!\icpu|i_datapath|i_regfile|Mux24~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux24~3_combout\ & (\icpu|i_datapath|i_regfile|x1\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~4_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~3_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(17),
	datad => \icpu|i_datapath|i_regfile|Mux14~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux14~14_combout\);

-- Location: LCCOMB_X30_Y17_N0
\icpu|i_datapath|i_regfile|Mux14~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~15_combout\ = (\icpu|i_datapath|i_regfile|Mux24~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux14~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(17)))) # (!\icpu|i_datapath|i_regfile|Mux14~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(17))))) # (!\icpu|i_datapath|i_regfile|Mux24~2_combout\ & (\icpu|i_datapath|i_regfile|Mux14~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~2_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux14~14_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(17),
	datad => \icpu|i_datapath|i_regfile|x3\(17),
	combout => \icpu|i_datapath|i_regfile|Mux14~15_combout\);

-- Location: LCCOMB_X22_Y20_N2
\icpu|i_datapath|i_regfile|Mux14~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x23\(17)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x19\(17) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x19\(17),
	datac => \icpu|i_datapath|i_regfile|x23\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux14~9_combout\);

-- Location: LCCOMB_X22_Y20_N22
\icpu|i_datapath|i_regfile|Mux14~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux14~9_combout\ & ((\icpu|i_datapath|i_regfile|x31\(17)))) # (!\icpu|i_datapath|i_regfile|Mux14~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux14~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(17),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x31\(17),
	datad => \icpu|i_datapath|i_regfile|Mux14~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux14~10_combout\);

-- Location: LCCOMB_X20_Y21_N20
\icpu|i_datapath|i_regfile|Mux14~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x24\(17))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x16\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x24\(17),
	datac => \icpu|i_datapath|i_regfile|x16\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux14~6_combout\);

-- Location: LCCOMB_X20_Y21_N14
\icpu|i_datapath|i_regfile|Mux14~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~7_combout\ = (\icpu|i_datapath|i_regfile|Mux14~6_combout\ & (((\icpu|i_datapath|i_regfile|x28\(17)) # (!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux14~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(17) & ((\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(17),
	datab => \icpu|i_datapath|i_regfile|Mux14~6_combout\,
	datac => \icpu|i_datapath|i_regfile|x28\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux14~7_combout\);

-- Location: LCCOMB_X19_Y20_N4
\icpu|i_datapath|i_regfile|Mux14~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(17)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x18\(17) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(17),
	datab => \icpu|i_datapath|i_regfile|x18\(17),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux14~4_combout\);

-- Location: LCCOMB_X19_Y20_N30
\icpu|i_datapath|i_regfile|Mux14~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~5_combout\ = (\icpu|i_datapath|i_regfile|Mux14~4_combout\ & (((\icpu|i_datapath|i_regfile|x30\(17)) # (!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux14~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(17) & ((\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(17),
	datab => \icpu|i_datapath|i_regfile|x30\(17),
	datac => \icpu|i_datapath|i_regfile|Mux14~4_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux14~5_combout\);

-- Location: LCCOMB_X20_Y17_N20
\icpu|i_datapath|i_regfile|Mux14~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux14~5_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux14~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux14~7_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux14~5_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux14~8_combout\);

-- Location: LCCOMB_X28_Y21_N30
\icpu|i_datapath|i_regfile|Mux14~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|x25\(17)) # (\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\icpu|i_datapath|i_regfile|x17\(17) & ((!\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(17),
	datab => \icpu|i_datapath|i_regfile|x25\(17),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux14~2_combout\);

-- Location: LCCOMB_X28_Y20_N14
\icpu|i_datapath|i_regfile|Mux14~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~3_combout\ = (\icpu|i_datapath|i_regfile|Mux14~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(17)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux14~2_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x21\(17) & \iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux14~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x29\(17),
	datac => \icpu|i_datapath|i_regfile|x21\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux14~3_combout\);

-- Location: LCCOMB_X20_Y17_N2
\icpu|i_datapath|i_regfile|Mux14~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~11_combout\ = (\icpu|i_datapath|i_regfile|Mux14~8_combout\ & ((\icpu|i_datapath|i_regfile|Mux14~10_combout\) # ((!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux14~8_combout\ & 
-- (((\iMem|altsyncram_component|auto_generated|q_a\(20) & \icpu|i_datapath|i_regfile|Mux14~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux14~10_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux14~8_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|Mux14~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux14~11_combout\);

-- Location: LCCOMB_X20_Y17_N16
\icpu|i_datapath|i_regfile|Mux14~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~16_combout\ = (\icpu|i_datapath|i_regfile|Mux24~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~1_combout\) # ((\icpu|i_datapath|i_regfile|Mux14~11_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & 
-- (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & (\icpu|i_datapath|i_regfile|Mux14~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux14~15_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux14~11_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux14~16_combout\);

-- Location: LCCOMB_X20_Y17_N22
\icpu|i_datapath|i_regfile|Mux14~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~19_combout\ = (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux14~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux14~18_combout\))) # (!\icpu|i_datapath|i_regfile|Mux14~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux14~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux14~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux14~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux14~18_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux14~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux14~19_combout\);

-- Location: LCCOMB_X17_Y12_N6
\icpu|i_datapath|rd_data[11]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[11]~76_combout\ = (\iMem|altsyncram_component|auto_generated|q_b\(11) & ((!\iDecoder|Equal1~7_combout\) # (!\icpu|i_datapath|i_alu|Mux18~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	datab => \iDecoder|Equal1~7_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_b\(11),
	combout => \icpu|i_datapath|rd_data[11]~76_combout\);

-- Location: LCCOMB_X17_Y12_N0
\icpu|i_datapath|rd_data[11]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[11]~77_combout\ = (\icpu|i_datapath|rd_data[20]~9_combout\ & (((\icpu|i_datapath|rd_data[20]~10_combout\)))) # (!\icpu|i_datapath|rd_data[20]~9_combout\ & ((\icpu|i_datapath|rd_data[20]~10_combout\ & 
-- ((\icpu|i_datapath|rd_data[11]~76_combout\))) # (!\icpu|i_datapath|rd_data[20]~10_combout\ & (\icpu|i_datapath|i_alu|Mux20~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[20]~9_combout\,
	datab => \icpu|i_datapath|i_alu|Mux20~16_combout\,
	datac => \icpu|i_datapath|rd_data[20]~10_combout\,
	datad => \icpu|i_datapath|rd_data[11]~76_combout\,
	combout => \icpu|i_datapath|rd_data[11]~77_combout\);

-- Location: LCCOMB_X17_Y12_N14
\icpu|i_datapath|rd_data[11]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[11]~78_combout\ = (\icpu|i_datapath|rd_data[20]~11_combout\ & ((\icpu|i_datapath|rd_data[11]~77_combout\ & (\iTimer|CompareR\(11))) # (!\icpu|i_datapath|rd_data[11]~77_combout\ & ((\iTimer|CounterR\(11)))))) # 
-- (!\icpu|i_datapath|rd_data[20]~11_combout\ & (((\icpu|i_datapath|rd_data[11]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[20]~11_combout\,
	datab => \iTimer|CompareR\(11),
	datac => \iTimer|CounterR\(11),
	datad => \icpu|i_datapath|rd_data[11]~77_combout\,
	combout => \icpu|i_datapath|rd_data[11]~78_combout\);

-- Location: LCCOMB_X19_Y12_N2
\icpu|i_datapath|rd_data[11]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[11]~79_combout\ = (\icpu|i_datapath|rd_data[0]~150_combout\ & (\icpu|i_datapath|Add5~18_combout\)) # (!\icpu|i_datapath|rd_data[0]~150_combout\ & ((\icpu|i_datapath|rd_data[11]~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add5~18_combout\,
	datab => \icpu|i_datapath|rd_data[11]~78_combout\,
	datad => \icpu|i_datapath|rd_data[0]~150_combout\,
	combout => \icpu|i_datapath|rd_data[11]~79_combout\);

-- Location: LCCOMB_X28_Y13_N24
\icpu|i_datapath|i_regfile|x11[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x11[11]~feeder_combout\ = \icpu|i_datapath|rd_data[11]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[11]~79_combout\,
	combout => \icpu|i_datapath|i_regfile|x11[11]~feeder_combout\);

-- Location: FF_X28_Y13_N25
\icpu|i_datapath|i_regfile|x11[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x11[11]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(11));

-- Location: LCCOMB_X28_Y13_N10
\icpu|i_datapath|i_regfile|Mux20~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x9\(11)) # ((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\icpu|i_datapath|i_regfile|x8\(11) & !\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x9\(11),
	datac => \icpu|i_datapath|i_regfile|x8\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux20~0_combout\);

-- Location: LCCOMB_X22_Y15_N16
\icpu|i_datapath|i_regfile|Mux20~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux20~0_combout\ & (\icpu|i_datapath|i_regfile|x11\(11))) # (!\icpu|i_datapath|i_regfile|Mux20~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x10\(11)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(11),
	datab => \icpu|i_datapath|i_regfile|x10\(11),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|Mux20~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux20~1_combout\);

-- Location: LCCOMB_X24_Y13_N24
\icpu|i_datapath|i_regfile|Mux20~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x14\(11)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x12\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(11),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x14\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux20~17_combout\);

-- Location: LCCOMB_X21_Y20_N8
\icpu|i_datapath|i_regfile|Mux20~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux20~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(11)))) # (!\icpu|i_datapath|i_regfile|Mux20~17_combout\ & 
-- (\icpu|i_datapath|i_regfile|x13\(11))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux20~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(11),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|Mux20~17_combout\,
	datad => \icpu|i_datapath|i_regfile|x15\(11),
	combout => \icpu|i_datapath|i_regfile|Mux20~18_combout\);

-- Location: LCCOMB_X28_Y12_N14
\icpu|i_datapath|i_regfile|Mux20~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x22\(11)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x18\(11) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x18\(11),
	datac => \icpu|i_datapath|i_regfile|x22\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux20~4_combout\);

-- Location: LCCOMB_X22_Y18_N26
\icpu|i_datapath|i_regfile|Mux20~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux20~4_combout\ & (\icpu|i_datapath|i_regfile|x30\(11))) # (!\icpu|i_datapath|i_regfile|Mux20~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(11)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x30\(11),
	datac => \icpu|i_datapath|i_regfile|x26\(11),
	datad => \icpu|i_datapath|i_regfile|Mux20~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux20~5_combout\);

-- Location: LCCOMB_X24_Y17_N4
\icpu|i_datapath|i_regfile|Mux20~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x24\(11))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x16\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x24\(11),
	datab => \icpu|i_datapath|i_regfile|x16\(11),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux20~6_combout\);

-- Location: LCCOMB_X24_Y17_N10
\icpu|i_datapath|i_regfile|Mux20~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux20~6_combout\ & ((\icpu|i_datapath|i_regfile|x28\(11)))) # (!\icpu|i_datapath|i_regfile|Mux20~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(11))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x20\(11),
	datac => \icpu|i_datapath|i_regfile|Mux20~6_combout\,
	datad => \icpu|i_datapath|i_regfile|x28\(11),
	combout => \icpu|i_datapath|i_regfile|Mux20~7_combout\);

-- Location: LCCOMB_X21_Y19_N22
\icpu|i_datapath|i_regfile|Mux20~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (\iMem|altsyncram_component|auto_generated|q_a\(21))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux20~5_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux20~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux20~5_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux20~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux20~8_combout\);

-- Location: LCCOMB_X21_Y19_N18
\icpu|i_datapath|i_regfile|Mux20~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x25\(11)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x17\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(11),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x25\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux20~2_combout\);

-- Location: LCCOMB_X21_Y19_N8
\icpu|i_datapath|i_regfile|Mux20~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux20~2_combout\ & (\icpu|i_datapath|i_regfile|x29\(11))) # (!\icpu|i_datapath|i_regfile|Mux20~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(11)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(11),
	datab => \icpu|i_datapath|i_regfile|x21\(11),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \icpu|i_datapath|i_regfile|Mux20~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux20~3_combout\);

-- Location: LCCOMB_X22_Y11_N12
\icpu|i_datapath|i_regfile|Mux20~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x23\(11)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x19\(11) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(11),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x23\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux20~9_combout\);

-- Location: LCCOMB_X22_Y11_N10
\icpu|i_datapath|i_regfile|Mux20~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~10_combout\ = (\icpu|i_datapath|i_regfile|Mux20~9_combout\ & ((\icpu|i_datapath|i_regfile|x31\(11)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux20~9_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x27\(11) & \iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux20~9_combout\,
	datab => \icpu|i_datapath|i_regfile|x31\(11),
	datac => \icpu|i_datapath|i_regfile|x27\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux20~10_combout\);

-- Location: LCCOMB_X21_Y19_N4
\icpu|i_datapath|i_regfile|Mux20~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~11_combout\ = (\icpu|i_datapath|i_regfile|Mux20~8_combout\ & (((\icpu|i_datapath|i_regfile|Mux20~10_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20)))) # (!\icpu|i_datapath|i_regfile|Mux20~8_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|Mux20~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux20~8_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|Mux20~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux20~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux20~11_combout\);

-- Location: LCCOMB_X26_Y12_N24
\icpu|i_datapath|i_regfile|Mux20~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x6\(11))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x4\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x6\(11),
	datac => \icpu|i_datapath|i_regfile|x4\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux20~12_combout\);

-- Location: LCCOMB_X26_Y12_N26
\icpu|i_datapath|i_regfile|Mux20~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux20~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(11)))) # (!\icpu|i_datapath|i_regfile|Mux20~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(11))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux20~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x5\(11),
	datac => \icpu|i_datapath|i_regfile|x7\(11),
	datad => \icpu|i_datapath|i_regfile|Mux20~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux20~13_combout\);

-- Location: LCCOMB_X27_Y18_N16
\icpu|i_datapath|i_regfile|Mux20~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~14_combout\ = (\icpu|i_datapath|i_regfile|Mux24~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux20~13_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~3_combout\))) # (!\icpu|i_datapath|i_regfile|Mux24~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux24~3_combout\ & (\icpu|i_datapath|i_regfile|x1\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~4_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~3_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(11),
	datad => \icpu|i_datapath|i_regfile|Mux20~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux20~14_combout\);

-- Location: LCCOMB_X22_Y18_N22
\icpu|i_datapath|i_regfile|Mux20~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~15_combout\ = (\icpu|i_datapath|i_regfile|Mux24~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux20~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(11)))) # (!\icpu|i_datapath|i_regfile|Mux20~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(11))))) # (!\icpu|i_datapath|i_regfile|Mux24~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux20~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(11),
	datab => \icpu|i_datapath|i_regfile|x3\(11),
	datac => \icpu|i_datapath|i_regfile|Mux24~2_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux20~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux20~15_combout\);

-- Location: LCCOMB_X21_Y19_N10
\icpu|i_datapath|i_regfile|Mux20~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~16_combout\ = (\icpu|i_datapath|i_regfile|Mux24~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux20~11_combout\) # ((\icpu|i_datapath|i_regfile|Mux24~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & 
-- (((!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & \icpu|i_datapath|i_regfile|Mux20~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux20~11_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux20~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux20~16_combout\);

-- Location: LCCOMB_X21_Y19_N28
\icpu|i_datapath|i_regfile|Mux20~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~19_combout\ = (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux20~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux20~18_combout\))) # (!\icpu|i_datapath|i_regfile|Mux20~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux20~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux20~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux20~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux20~18_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux20~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux20~19_combout\);

-- Location: LCCOMB_X26_Y18_N16
\icpu|i_datapath|i_regfile|Mux34~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux34~2_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(17) & \iMem|altsyncram_component|auto_generated|q_a\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux34~2_combout\);

-- Location: FF_X31_Y17_N19
\icpu|i_datapath|i_regfile|x1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~71_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(20));

-- Location: FF_X32_Y17_N17
\icpu|i_datapath|i_regfile|x7[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~71_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(20));

-- Location: FF_X32_Y17_N3
\icpu|i_datapath|i_regfile|x5[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~71_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(20));

-- Location: FF_X33_Y17_N5
\icpu|i_datapath|i_regfile|x4[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~71_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(20));

-- Location: FF_X33_Y17_N11
\icpu|i_datapath|i_regfile|x6[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~71_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(20));

-- Location: LCCOMB_X33_Y17_N10
\icpu|i_datapath|i_regfile|Mux43~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux43~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x6\(20)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x4\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x4\(20),
	datac => \icpu|i_datapath|i_regfile|x6\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux43~12_combout\);

-- Location: LCCOMB_X32_Y17_N2
\icpu|i_datapath|i_regfile|Mux43~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux43~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux43~12_combout\ & (\icpu|i_datapath|i_regfile|x7\(20))) # (!\icpu|i_datapath|i_regfile|Mux43~12_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x5\(20)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux43~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x7\(20),
	datac => \icpu|i_datapath|i_regfile|x5\(20),
	datad => \icpu|i_datapath|i_regfile|Mux43~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux43~13_combout\);

-- Location: LCCOMB_X31_Y17_N12
\icpu|i_datapath|i_regfile|Mux43~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux43~14_combout\ = (\icpu|i_datapath|i_regfile|Mux34~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux43~13_combout\))) # (!\icpu|i_datapath|i_regfile|Mux34~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(20))))) # (!\icpu|i_datapath|i_regfile|Mux34~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux34~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~3_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(20),
	datac => \icpu|i_datapath|i_regfile|Mux34~4_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux43~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux43~14_combout\);

-- Location: FF_X30_Y17_N19
\icpu|i_datapath|i_regfile|x3[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~71_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(20));

-- Location: FF_X30_Y17_N17
\icpu|i_datapath|i_regfile|x2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~71_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(20));

-- Location: LCCOMB_X30_Y17_N18
\icpu|i_datapath|i_regfile|Mux43~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux43~15_combout\ = (\icpu|i_datapath|i_regfile|Mux34~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux43~14_combout\ & (\icpu|i_datapath|i_regfile|x3\(20))) # (!\icpu|i_datapath|i_regfile|Mux43~14_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(20)))))) # (!\icpu|i_datapath|i_regfile|Mux34~2_combout\ & (\icpu|i_datapath|i_regfile|Mux43~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~2_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux43~14_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(20),
	datad => \icpu|i_datapath|i_regfile|x2\(20),
	combout => \icpu|i_datapath|i_regfile|Mux43~15_combout\);

-- Location: LCCOMB_X30_Y20_N2
\icpu|i_datapath|i_regfile|x29[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x29[20]~feeder_combout\ = \icpu|i_datapath|rd_data[20]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[20]~71_combout\,
	combout => \icpu|i_datapath|i_regfile|x29[20]~feeder_combout\);

-- Location: FF_X30_Y20_N3
\icpu|i_datapath|i_regfile|x29[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x29[20]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(20));

-- Location: LCCOMB_X30_Y20_N10
\icpu|i_datapath|i_regfile|x17[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x17[20]~feeder_combout\ = \icpu|i_datapath|rd_data[20]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[20]~71_combout\,
	combout => \icpu|i_datapath|i_regfile|x17[20]~feeder_combout\);

-- Location: FF_X30_Y20_N11
\icpu|i_datapath|i_regfile|x17[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x17[20]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(20));

-- Location: FF_X29_Y20_N3
\icpu|i_datapath|i_regfile|x25[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~71_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(20));

-- Location: LCCOMB_X29_Y20_N2
\icpu|i_datapath|i_regfile|Mux43~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux43~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(20)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x17\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x17\(20),
	datac => \icpu|i_datapath|i_regfile|x25\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux43~2_combout\);

-- Location: FF_X29_Y20_N5
\icpu|i_datapath|i_regfile|x21[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~71_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(20));

-- Location: LCCOMB_X29_Y20_N4
\icpu|i_datapath|i_regfile|Mux43~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux43~3_combout\ = (\icpu|i_datapath|i_regfile|Mux43~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(20)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|i_regfile|Mux43~2_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x21\(20) & \iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(20),
	datab => \icpu|i_datapath|i_regfile|Mux43~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x21\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux43~3_combout\);

-- Location: LCCOMB_X22_Y11_N20
\icpu|i_datapath|i_regfile|x27[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x27[20]~feeder_combout\ = \icpu|i_datapath|rd_data[20]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[20]~71_combout\,
	combout => \icpu|i_datapath|i_regfile|x27[20]~feeder_combout\);

-- Location: FF_X22_Y11_N21
\icpu|i_datapath|i_regfile|x27[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x27[20]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(20));

-- Location: FF_X31_Y20_N31
\icpu|i_datapath|i_regfile|x31[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~71_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(20));

-- Location: FF_X22_Y11_N23
\icpu|i_datapath|i_regfile|x23[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~71_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(20));

-- Location: FF_X31_Y20_N25
\icpu|i_datapath|i_regfile|x19[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~71_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(20));

-- Location: LCCOMB_X31_Y20_N24
\icpu|i_datapath|i_regfile|Mux43~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux43~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x23\(20)) # ((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\icpu|i_datapath|i_regfile|x19\(20) & !\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x23\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x19\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux43~9_combout\);

-- Location: LCCOMB_X31_Y20_N30
\icpu|i_datapath|i_regfile|Mux43~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux43~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux43~9_combout\ & ((\icpu|i_datapath|i_regfile|x31\(20)))) # (!\icpu|i_datapath|i_regfile|Mux43~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux43~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x27\(20),
	datac => \icpu|i_datapath|i_regfile|x31\(20),
	datad => \icpu|i_datapath|i_regfile|Mux43~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux43~10_combout\);

-- Location: LCCOMB_X24_Y17_N0
\icpu|i_datapath|i_regfile|x20[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x20[20]~feeder_combout\ = \icpu|i_datapath|rd_data[20]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[20]~71_combout\,
	combout => \icpu|i_datapath|i_regfile|x20[20]~feeder_combout\);

-- Location: FF_X24_Y17_N1
\icpu|i_datapath|i_regfile|x20[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x20[20]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(20));

-- Location: LCCOMB_X24_Y17_N26
\icpu|i_datapath|i_regfile|x24[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x24[20]~feeder_combout\ = \icpu|i_datapath|rd_data[20]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[20]~71_combout\,
	combout => \icpu|i_datapath|i_regfile|x24[20]~feeder_combout\);

-- Location: FF_X24_Y17_N27
\icpu|i_datapath|i_regfile|x24[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x24[20]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(20));

-- Location: FF_X30_Y19_N5
\icpu|i_datapath|i_regfile|x16[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~71_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(20));

-- Location: LCCOMB_X30_Y19_N4
\icpu|i_datapath|i_regfile|Mux43~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux43~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x24\(20))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x16\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x24\(20),
	datac => \icpu|i_datapath|i_regfile|x16\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux43~6_combout\);

-- Location: LCCOMB_X30_Y19_N26
\icpu|i_datapath|i_regfile|Mux43~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux43~7_combout\ = (\icpu|i_datapath|i_regfile|Mux43~6_combout\ & (((\icpu|i_datapath|i_regfile|x28\(20)) # (!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|i_regfile|Mux43~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(20) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(20),
	datab => \icpu|i_datapath|i_regfile|Mux43~6_combout\,
	datac => \icpu|i_datapath|i_regfile|x28\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux43~7_combout\);

-- Location: FF_X29_Y16_N5
\icpu|i_datapath|i_regfile|x26[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~71_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(20));

-- Location: FF_X30_Y18_N27
\icpu|i_datapath|i_regfile|x30[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~71_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(20));

-- Location: FF_X29_Y16_N3
\icpu|i_datapath|i_regfile|x22[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~71_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(20));

-- Location: FF_X30_Y18_N25
\icpu|i_datapath|i_regfile|x18[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~71_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(20));

-- Location: LCCOMB_X30_Y18_N24
\icpu|i_datapath|i_regfile|Mux43~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux43~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x22\(20)) # ((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\icpu|i_datapath|i_regfile|x18\(20) & !\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x22\(20),
	datac => \icpu|i_datapath|i_regfile|x18\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux43~4_combout\);

-- Location: LCCOMB_X30_Y18_N26
\icpu|i_datapath|i_regfile|Mux43~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux43~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux43~4_combout\ & ((\icpu|i_datapath|i_regfile|x30\(20)))) # (!\icpu|i_datapath|i_regfile|Mux43~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux43~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x26\(20),
	datac => \icpu|i_datapath|i_regfile|x30\(20),
	datad => \icpu|i_datapath|i_regfile|Mux43~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux43~5_combout\);

-- Location: LCCOMB_X30_Y19_N12
\icpu|i_datapath|i_regfile|Mux43~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux43~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux43~5_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|Mux43~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux43~7_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux43~5_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux43~8_combout\);

-- Location: LCCOMB_X30_Y19_N6
\icpu|i_datapath|i_regfile|Mux43~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux43~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux43~8_combout\ & ((\icpu|i_datapath|i_regfile|Mux43~10_combout\))) # (!\icpu|i_datapath|i_regfile|Mux43~8_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux43~3_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux43~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux43~3_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|Mux43~10_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux43~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux43~11_combout\);

-- Location: LCCOMB_X30_Y19_N24
\icpu|i_datapath|i_regfile|Mux43~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux43~16_combout\ = (\icpu|i_datapath|i_regfile|Mux34~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux34~1_combout\) # (\icpu|i_datapath|i_regfile|Mux43~11_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux43~15_combout\ & (!\icpu|i_datapath|i_regfile|Mux34~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux43~15_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux43~11_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux43~16_combout\);

-- Location: LCCOMB_X30_Y19_N22
\icpu|i_datapath|i_regfile|Mux43~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux43~19_combout\ = (\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux43~16_combout\ & (\icpu|i_datapath|i_regfile|Mux43~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux43~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux43~1_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux43~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux43~18_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux43~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux43~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux43~19_combout\);

-- Location: LCCOMB_X16_Y16_N0
\icpu|i_datapath|i_alu|ShiftLeft0~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~44_combout\ = (\icpu|i_datapath|alusrc2[0]~54_combout\ & ((\icpu|i_datapath|i_regfile|Mux44~19_combout\))) # (!\icpu|i_datapath|alusrc2[0]~54_combout\ & (\icpu|i_datapath|i_regfile|Mux43~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux43~19_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux44~19_combout\,
	datad => \icpu|i_datapath|alusrc2[0]~54_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~44_combout\);

-- Location: LCCOMB_X16_Y17_N10
\icpu|i_datapath|i_alu|ShiftLeft0~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~45_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~43_combout\))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~44_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~43_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~45_combout\);

-- Location: LCCOMB_X17_Y17_N24
\icpu|i_datapath|i_alu|Mux7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux7~0_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|alusrc2[4]~66_combout\) # ((!\icpu|i_datapath|alusrc2[3]~65_combout\ & \icpu|i_datapath|alusrc2[2]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[3]~65_combout\,
	datab => \icpu|i_datapath|alusrc2[4]~66_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~59_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux7~0_combout\);

-- Location: LCCOMB_X17_Y14_N14
\icpu|i_datapath|i_alu|ShiftLeft0~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~48_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~46_combout\)) # (!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~46_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~47_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~48_combout\);

-- Location: LCCOMB_X20_Y14_N16
\icpu|i_datapath|i_alu|ShiftLeft0~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~40_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~38_combout\))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~39_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~38_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~40_combout\);

-- Location: LCCOMB_X19_Y14_N28
\icpu|i_datapath|i_alu|ShiftLeft0~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~49_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|alusrc2[2]~62_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~40_combout\))) # (!\icpu|i_datapath|alusrc2[2]~62_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~48_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~62_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~40_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~49_combout\);

-- Location: LCCOMB_X17_Y18_N26
\icpu|i_datapath|i_alu|ShiftLeft0~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~51_combout\ = (\icpu|i_datapath|alusrc2[0]~54_combout\ & (\icpu|i_datapath|i_regfile|Mux40~19_combout\)) # (!\icpu|i_datapath|alusrc2[0]~54_combout\ & ((\icpu|i_datapath|i_regfile|Mux39~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Mux40~19_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux39~19_combout\,
	datad => \icpu|i_datapath|alusrc2[0]~54_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~51_combout\);

-- Location: LCCOMB_X24_Y10_N2
\icpu|i_datapath|i_regfile|x15[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[21]~feeder_combout\ = \icpu|i_datapath|rd_data[21]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[21]~75_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[21]~feeder_combout\);

-- Location: FF_X24_Y10_N3
\icpu|i_datapath|i_regfile|x15[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[21]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(21));

-- Location: FF_X27_Y19_N5
\icpu|i_datapath|i_regfile|x13[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~75_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(21));

-- Location: LCCOMB_X32_Y12_N20
\icpu|i_datapath|i_regfile|x12[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x12[21]~feeder_combout\ = \icpu|i_datapath|rd_data[21]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[21]~75_combout\,
	combout => \icpu|i_datapath|i_regfile|x12[21]~feeder_combout\);

-- Location: FF_X32_Y12_N21
\icpu|i_datapath|i_regfile|x12[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x12[21]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(21));

-- Location: LCCOMB_X27_Y19_N4
\icpu|i_datapath|i_regfile|Mux42~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux42~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\iMem|altsyncram_component|auto_generated|q_a\(16)) # ((\icpu|i_datapath|i_regfile|x13\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x12\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x13\(21),
	datad => \icpu|i_datapath|i_regfile|x12\(21),
	combout => \icpu|i_datapath|i_regfile|Mux42~17_combout\);

-- Location: FF_X27_Y19_N15
\icpu|i_datapath|i_regfile|x14[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~75_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(21));

-- Location: LCCOMB_X27_Y19_N14
\icpu|i_datapath|i_regfile|Mux42~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux42~18_combout\ = (\icpu|i_datapath|i_regfile|Mux42~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(21)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|i_regfile|Mux42~17_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x14\(21) & \iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(21),
	datab => \icpu|i_datapath|i_regfile|Mux42~17_combout\,
	datac => \icpu|i_datapath|i_regfile|x14\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux42~18_combout\);

-- Location: LCCOMB_X20_Y20_N12
\icpu|i_datapath|i_regfile|x27[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x27[21]~feeder_combout\ = \icpu|i_datapath|rd_data[21]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[21]~75_combout\,
	combout => \icpu|i_datapath|i_regfile|x27[21]~feeder_combout\);

-- Location: FF_X20_Y20_N13
\icpu|i_datapath|i_regfile|x27[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x27[21]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(21));

-- Location: FF_X26_Y14_N1
\icpu|i_datapath|i_regfile|x19[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~75_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(21));

-- Location: LCCOMB_X21_Y22_N4
\icpu|i_datapath|i_regfile|x23[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x23[21]~feeder_combout\ = \icpu|i_datapath|rd_data[21]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[21]~75_combout\,
	combout => \icpu|i_datapath|i_regfile|x23[21]~feeder_combout\);

-- Location: FF_X21_Y22_N5
\icpu|i_datapath|i_regfile|x23[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x23[21]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(21));

-- Location: LCCOMB_X21_Y22_N20
\icpu|i_datapath|i_regfile|Mux42~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux42~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|x23\(21)) # (\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\icpu|i_datapath|i_regfile|x19\(21) & ((!\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(21),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x23\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux42~7_combout\);

-- Location: FF_X26_Y14_N27
\icpu|i_datapath|i_regfile|x31[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~75_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(21));

-- Location: LCCOMB_X21_Y22_N6
\icpu|i_datapath|i_regfile|Mux42~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux42~8_combout\ = (\icpu|i_datapath|i_regfile|Mux42~7_combout\ & (((\icpu|i_datapath|i_regfile|x31\(21)) # (!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|i_regfile|Mux42~7_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(21) & ((\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(21),
	datab => \icpu|i_datapath|i_regfile|Mux42~7_combout\,
	datac => \icpu|i_datapath|i_regfile|x31\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux42~8_combout\);

-- Location: LCCOMB_X27_Y22_N2
\icpu|i_datapath|i_regfile|x30[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x30[21]~feeder_combout\ = \icpu|i_datapath|rd_data[21]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[21]~75_combout\,
	combout => \icpu|i_datapath|i_regfile|x30[21]~feeder_combout\);

-- Location: FF_X27_Y22_N3
\icpu|i_datapath|i_regfile|x30[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x30[21]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(21));

-- Location: LCCOMB_X23_Y22_N14
\icpu|i_datapath|i_regfile|x22[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x22[21]~feeder_combout\ = \icpu|i_datapath|rd_data[21]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[21]~75_combout\,
	combout => \icpu|i_datapath|i_regfile|x22[21]~feeder_combout\);

-- Location: FF_X23_Y22_N15
\icpu|i_datapath|i_regfile|x22[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x22[21]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(21));

-- Location: FF_X24_Y22_N19
\icpu|i_datapath|i_regfile|x18[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~75_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(21));

-- Location: LCCOMB_X23_Y22_N12
\icpu|i_datapath|i_regfile|Mux42~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux42~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x22\(21))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x18\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x22\(21),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \icpu|i_datapath|i_regfile|x18\(21),
	combout => \icpu|i_datapath|i_regfile|Mux42~0_combout\);

-- Location: LCCOMB_X27_Y22_N24
\icpu|i_datapath|i_regfile|x26[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x26[21]~feeder_combout\ = \icpu|i_datapath|rd_data[21]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[21]~75_combout\,
	combout => \icpu|i_datapath|i_regfile|x26[21]~feeder_combout\);

-- Location: FF_X27_Y22_N25
\icpu|i_datapath|i_regfile|x26[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x26[21]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(21));

-- Location: LCCOMB_X27_Y22_N6
\icpu|i_datapath|i_regfile|Mux42~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux42~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux42~0_combout\ & (\icpu|i_datapath|i_regfile|x30\(21))) # (!\icpu|i_datapath|i_regfile|Mux42~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(21)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x30\(21),
	datac => \icpu|i_datapath|i_regfile|Mux42~0_combout\,
	datad => \icpu|i_datapath|i_regfile|x26\(21),
	combout => \icpu|i_datapath|i_regfile|Mux42~1_combout\);

-- Location: FF_X20_Y21_N11
\icpu|i_datapath|i_regfile|x28[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~75_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(21));

-- Location: FF_X32_Y14_N17
\icpu|i_datapath|i_regfile|x20[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~75_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(21));

-- Location: FF_X20_Y21_N5
\icpu|i_datapath|i_regfile|x16[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~75_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(21));

-- Location: FF_X32_Y14_N19
\icpu|i_datapath|i_regfile|x24[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~75_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(21));

-- Location: LCCOMB_X32_Y14_N18
\icpu|i_datapath|i_regfile|Mux42~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux42~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|x24\(21)) # (\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\icpu|i_datapath|i_regfile|x16\(21) & ((!\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x16\(21),
	datac => \icpu|i_datapath|i_regfile|x24\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux42~4_combout\);

-- Location: LCCOMB_X32_Y14_N16
\icpu|i_datapath|i_regfile|Mux42~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux42~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux42~4_combout\ & (\icpu|i_datapath|i_regfile|x28\(21))) # (!\icpu|i_datapath|i_regfile|Mux42~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(21)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|Mux42~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(21),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x20\(21),
	datad => \icpu|i_datapath|i_regfile|Mux42~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux42~5_combout\);

-- Location: FF_X29_Y19_N9
\icpu|i_datapath|i_regfile|x29[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~75_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(21));

-- Location: LCCOMB_X29_Y22_N22
\icpu|i_datapath|i_regfile|x21[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x21[21]~feeder_combout\ = \icpu|i_datapath|rd_data[21]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[21]~75_combout\,
	combout => \icpu|i_datapath|i_regfile|x21[21]~feeder_combout\);

-- Location: FF_X29_Y22_N23
\icpu|i_datapath|i_regfile|x21[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x21[21]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(21));

-- Location: LCCOMB_X30_Y20_N26
\icpu|i_datapath|i_regfile|x17[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x17[21]~feeder_combout\ = \icpu|i_datapath|rd_data[21]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[21]~75_combout\,
	combout => \icpu|i_datapath|i_regfile|x17[21]~feeder_combout\);

-- Location: FF_X30_Y20_N27
\icpu|i_datapath|i_regfile|x17[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x17[21]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(21));

-- Location: FF_X29_Y22_N1
\icpu|i_datapath|i_regfile|x25[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~75_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(21));

-- Location: LCCOMB_X29_Y22_N0
\icpu|i_datapath|i_regfile|Mux42~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux42~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|x25\(21)) # (\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\icpu|i_datapath|i_regfile|x17\(21) & ((!\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x17\(21),
	datac => \icpu|i_datapath|i_regfile|x25\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux42~2_combout\);

-- Location: LCCOMB_X29_Y22_N2
\icpu|i_datapath|i_regfile|Mux42~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux42~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux42~2_combout\ & (\icpu|i_datapath|i_regfile|x29\(21))) # (!\icpu|i_datapath|i_regfile|Mux42~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(21)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|Mux42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(21),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x21\(21),
	datad => \icpu|i_datapath|i_regfile|Mux42~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux42~3_combout\);

-- Location: LCCOMB_X30_Y20_N12
\icpu|i_datapath|i_regfile|Mux42~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux42~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\iMem|altsyncram_component|auto_generated|q_a\(16)) # ((\icpu|i_datapath|i_regfile|Mux42~3_combout\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|Mux42~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|Mux42~5_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux42~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux42~6_combout\);

-- Location: LCCOMB_X30_Y20_N22
\icpu|i_datapath|i_regfile|Mux42~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux42~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux42~6_combout\ & (\icpu|i_datapath|i_regfile|Mux42~8_combout\)) # (!\icpu|i_datapath|i_regfile|Mux42~6_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux42~1_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux42~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux42~8_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|Mux42~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux42~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux42~9_combout\);

-- Location: FF_X31_Y17_N5
\icpu|i_datapath|i_regfile|x1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~75_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(21));

-- Location: FF_X32_Y17_N25
\icpu|i_datapath|i_regfile|x7[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~75_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(21));

-- Location: FF_X31_Y17_N11
\icpu|i_datapath|i_regfile|x6[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~75_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(21));

-- Location: FF_X33_Y17_N27
\icpu|i_datapath|i_regfile|x4[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~75_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(21));

-- Location: FF_X32_Y17_N23
\icpu|i_datapath|i_regfile|x5[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~75_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(21));

-- Location: LCCOMB_X32_Y17_N22
\icpu|i_datapath|i_regfile|Mux42~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux42~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x5\(21)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x4\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x4\(21),
	datac => \icpu|i_datapath|i_regfile|x5\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux42~12_combout\);

-- Location: LCCOMB_X31_Y17_N10
\icpu|i_datapath|i_regfile|Mux42~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux42~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux42~12_combout\ & (\icpu|i_datapath|i_regfile|x7\(21))) # (!\icpu|i_datapath|i_regfile|Mux42~12_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x6\(21)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux42~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x7\(21),
	datac => \icpu|i_datapath|i_regfile|x6\(21),
	datad => \icpu|i_datapath|i_regfile|Mux42~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux42~13_combout\);

-- Location: LCCOMB_X31_Y17_N2
\icpu|i_datapath|i_regfile|Mux42~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux42~14_combout\ = (\icpu|i_datapath|i_regfile|Mux34~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux42~13_combout\))) # (!\icpu|i_datapath|i_regfile|Mux34~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(21))))) # (!\icpu|i_datapath|i_regfile|Mux34~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux34~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~3_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(21),
	datac => \icpu|i_datapath|i_regfile|Mux34~4_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux42~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux42~14_combout\);

-- Location: FF_X30_Y17_N25
\icpu|i_datapath|i_regfile|x2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~75_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(21));

-- Location: LCCOMB_X30_Y17_N2
\icpu|i_datapath|i_regfile|Mux42~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux42~15_combout\ = (\icpu|i_datapath|i_regfile|Mux42~14_combout\ & (((\icpu|i_datapath|i_regfile|x3\(21))) # (!\icpu|i_datapath|i_regfile|Mux34~2_combout\))) # (!\icpu|i_datapath|i_regfile|Mux42~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux34~2_combout\ & ((\icpu|i_datapath|i_regfile|x2\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux42~14_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(21),
	datad => \icpu|i_datapath|i_regfile|x2\(21),
	combout => \icpu|i_datapath|i_regfile|Mux42~15_combout\);

-- Location: FF_X19_Y18_N9
\icpu|i_datapath|i_regfile|x10[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~75_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(21));

-- Location: FF_X19_Y15_N13
\icpu|i_datapath|i_regfile|x8[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~75_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(21));

-- Location: LCCOMB_X19_Y15_N12
\icpu|i_datapath|i_regfile|Mux42~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux42~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x10\(21)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x8\(21) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(21),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x8\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux42~10_combout\);

-- Location: FF_X19_Y18_N7
\icpu|i_datapath|i_regfile|x9[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~75_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(21));

-- Location: FF_X19_Y15_N11
\icpu|i_datapath|i_regfile|x11[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~75_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(21));

-- Location: LCCOMB_X19_Y15_N10
\icpu|i_datapath|i_regfile|Mux42~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux42~11_combout\ = (\icpu|i_datapath|i_regfile|Mux42~10_combout\ & (((\icpu|i_datapath|i_regfile|x11\(21)) # (!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|i_regfile|Mux42~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(21) & ((\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux42~10_combout\,
	datab => \icpu|i_datapath|i_regfile|x9\(21),
	datac => \icpu|i_datapath|i_regfile|x11\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux42~11_combout\);

-- Location: LCCOMB_X30_Y20_N20
\icpu|i_datapath|i_regfile|Mux42~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux42~16_combout\ = (\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~0_combout\) # ((\icpu|i_datapath|i_regfile|Mux42~11_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & 
-- (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & (\icpu|i_datapath|i_regfile|Mux42~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux42~15_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux42~11_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux42~16_combout\);

-- Location: LCCOMB_X30_Y20_N30
\icpu|i_datapath|i_regfile|Mux42~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux42~19_combout\ = (\icpu|i_datapath|i_regfile|Mux34~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux42~16_combout\ & (\icpu|i_datapath|i_regfile|Mux42~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux42~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux42~9_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux42~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux42~18_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux42~9_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux42~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux42~19_combout\);

-- Location: LCCOMB_X17_Y18_N20
\icpu|i_datapath|i_alu|ShiftLeft0~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~50_combout\ = (\icpu|i_datapath|alusrc2[0]~54_combout\ & (\icpu|i_datapath|i_regfile|Mux42~19_combout\)) # (!\icpu|i_datapath|alusrc2[0]~54_combout\ & ((\icpu|i_datapath|i_regfile|Mux41~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Mux42~19_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux41~19_combout\,
	datad => \icpu|i_datapath|alusrc2[0]~54_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~50_combout\);

-- Location: LCCOMB_X17_Y18_N24
\icpu|i_datapath|i_alu|ShiftLeft0~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~52_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~50_combout\))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~51_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~50_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~52_combout\);

-- Location: LCCOMB_X19_Y17_N26
\icpu|i_datapath|i_alu|Mux7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux7~2_combout\ = (\icpu|i_datapath|i_alu|Mux7~0_combout\ & (((\icpu|i_datapath|i_alu|Mux7~1_combout\)))) # (!\icpu|i_datapath|i_alu|Mux7~0_combout\ & ((\icpu|i_datapath|i_alu|Mux7~1_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~49_combout\)) # (!\icpu|i_datapath|i_alu|Mux7~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~49_combout\,
	datab => \icpu|i_datapath|i_alu|Mux7~0_combout\,
	datac => \icpu|i_datapath|i_alu|Mux7~1_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~52_combout\,
	combout => \icpu|i_datapath|i_alu|Mux7~2_combout\);

-- Location: LCCOMB_X23_Y14_N0
\icpu|i_datapath|i_alu|ShiftLeft0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~7_combout\ = (\icpu|i_controller|i_maindec|Decoder0~3_combout\) # ((\icpu|i_datapath|alusrc2[1]~63_combout\) # (\icpu|i_datapath|alusrc2[0]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~63_combout\,
	datad => \icpu|i_datapath|alusrc2[0]~64_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~7_combout\);

-- Location: LCCOMB_X23_Y14_N26
\icpu|i_datapath|i_alu|Mux23~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux23~2_combout\ = (\icpu|i_datapath|alusrc2[3]~61_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\)) # (!\icpu|i_datapath|alusrc2[3]~61_combout\ & (((!\icpu|i_datapath|alusrc2[2]~62_combout\ & 
-- !\icpu|i_datapath|i_alu|ShiftLeft0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[3]~61_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~62_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~7_combout\,
	combout => \icpu|i_datapath|i_alu|Mux23~2_combout\);

-- Location: LCCOMB_X17_Y14_N12
\icpu|i_datapath|i_alu|ShiftLeft0~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~37_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~35_combout\))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~36_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~35_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~37_combout\);

-- Location: LCCOMB_X19_Y18_N14
\icpu|i_datapath|i_alu|ShiftLeft0~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~53_combout\ = (\icpu|i_datapath|alusrc2[2]~62_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~11_combout\)) # (!\icpu|i_datapath|alusrc2[2]~62_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[2]~62_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~11_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~37_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~53_combout\);

-- Location: LCCOMB_X23_Y14_N4
\icpu|i_datapath|i_alu|Mux23~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux23~3_combout\ = (\icpu|i_datapath|i_alu|Mux23~2_combout\ & ((\icpu|i_datapath|alusrc2[3]~61_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~53_combout\))) # (!\icpu|i_datapath|alusrc2[3]~61_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux63~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[3]~61_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux63~19_combout\,
	datac => \icpu|i_datapath|i_alu|Mux23~2_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~53_combout\,
	combout => \icpu|i_datapath|i_alu|Mux23~3_combout\);

-- Location: LCCOMB_X19_Y17_N8
\icpu|i_datapath|i_alu|Mux7~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux7~3_combout\ = (\icpu|i_datapath|i_alu|Mux7~0_combout\ & ((\icpu|i_datapath|i_alu|Mux7~2_combout\ & ((\icpu|i_datapath|i_alu|Mux23~3_combout\))) # (!\icpu|i_datapath|i_alu|Mux7~2_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~45_combout\)))) # (!\icpu|i_datapath|i_alu|Mux7~0_combout\ & (((\icpu|i_datapath|i_alu|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~45_combout\,
	datab => \icpu|i_datapath|i_alu|Mux7~0_combout\,
	datac => \icpu|i_datapath|i_alu|Mux7~2_combout\,
	datad => \icpu|i_datapath|i_alu|Mux23~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux7~3_combout\);

-- Location: LCCOMB_X24_Y11_N4
\icpu|i_controller|i_aludec|Selector6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector6~0_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(26) & (!\iMem|altsyncram_component|auto_generated|q_a\(28) & (!\iMem|altsyncram_component|auto_generated|q_a\(27) & 
-- !\iMem|altsyncram_component|auto_generated|q_a\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(26),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(28),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(27),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(25),
	combout => \icpu|i_controller|i_aludec|Selector6~0_combout\);

-- Location: LCCOMB_X23_Y13_N8
\icpu|i_controller|i_aludec|Selector5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector5~1_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(29) & (!\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\iMem|altsyncram_component|auto_generated|q_a\(30) & 
-- \icpu|i_controller|i_aludec|Selector6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(29),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(30),
	datad => \icpu|i_controller|i_aludec|Selector6~0_combout\,
	combout => \icpu|i_controller|i_aludec|Selector5~1_combout\);

-- Location: LCCOMB_X20_Y13_N4
\icpu|i_controller|i_aludec|Selector5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector5~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(13) & (\iMem|altsyncram_component|auto_generated|q_a\(6) $ ((\iMem|altsyncram_component|auto_generated|q_a\(5))))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(13) & ((\iMem|altsyncram_component|auto_generated|q_a\(6)) # ((\iMem|altsyncram_component|auto_generated|q_a\(5) & !\icpu|i_controller|i_aludec|Selector5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(13),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(6),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datad => \icpu|i_controller|i_aludec|Selector5~1_combout\,
	combout => \icpu|i_controller|i_aludec|Selector5~2_combout\);

-- Location: LCCOMB_X20_Y18_N30
\icpu|i_datapath|i_alu|Mux10~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux10~9_combout\ = (\icpu|i_controller|i_maindec|Decoder0~0_combout\ & (\icpu|i_controller|i_aludec|Selector5~0_combout\ & (!\icpu|i_controller|i_aludec|Selector5~2_combout\ & !\icpu|i_datapath|i_alu|Mux20~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~0_combout\,
	datab => \icpu|i_controller|i_aludec|Selector5~0_combout\,
	datac => \icpu|i_controller|i_aludec|Selector5~2_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~11_combout\,
	combout => \icpu|i_datapath|i_alu|Mux10~9_combout\);

-- Location: LCCOMB_X21_Y12_N30
\icpu|i_datapath|alusrc1~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~24_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|i_regfile|Mux39~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux39~19_combout\,
	combout => \icpu|i_datapath|alusrc1~24_combout\);

-- Location: LCCOMB_X31_Y16_N4
\icpu|i_datapath|i_regfile|x2[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x2[24]~feeder_combout\ = \icpu|i_datapath|rd_data[24]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[24]~95_combout\,
	combout => \icpu|i_datapath|i_regfile|x2[24]~feeder_combout\);

-- Location: FF_X31_Y16_N5
\icpu|i_datapath|i_regfile|x2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x2[24]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(24));

-- Location: LCCOMB_X31_Y16_N22
\icpu|i_datapath|i_regfile|x3[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x3[24]~feeder_combout\ = \icpu|i_datapath|rd_data[24]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[24]~95_combout\,
	combout => \icpu|i_datapath|i_regfile|x3[24]~feeder_combout\);

-- Location: FF_X31_Y16_N23
\icpu|i_datapath|i_regfile|x3[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x3[24]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(24));

-- Location: LCCOMB_X32_Y16_N14
\icpu|i_datapath|i_regfile|x1[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x1[24]~feeder_combout\ = \icpu|i_datapath|rd_data[24]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[24]~95_combout\,
	combout => \icpu|i_datapath|i_regfile|x1[24]~feeder_combout\);

-- Location: FF_X32_Y16_N15
\icpu|i_datapath|i_regfile|x1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x1[24]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(24));

-- Location: FF_X33_Y17_N29
\icpu|i_datapath|i_regfile|x6[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(24));

-- Location: LCCOMB_X32_Y17_N20
\icpu|i_datapath|i_regfile|x7[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x7[24]~feeder_combout\ = \icpu|i_datapath|rd_data[24]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[24]~95_combout\,
	combout => \icpu|i_datapath|i_regfile|x7[24]~feeder_combout\);

-- Location: FF_X32_Y17_N21
\icpu|i_datapath|i_regfile|x7[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x7[24]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(24));

-- Location: FF_X32_Y17_N31
\icpu|i_datapath|i_regfile|x5[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(24));

-- Location: LCCOMB_X33_Y17_N30
\icpu|i_datapath|i_regfile|x4[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x4[24]~feeder_combout\ = \icpu|i_datapath|rd_data[24]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[24]~95_combout\,
	combout => \icpu|i_datapath|i_regfile|x4[24]~feeder_combout\);

-- Location: FF_X33_Y17_N31
\icpu|i_datapath|i_regfile|x4[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x4[24]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(24));

-- Location: LCCOMB_X33_Y16_N0
\icpu|i_datapath|i_regfile|Mux7~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x5\(24))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x4\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(24),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x4\(24),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux7~12_combout\);

-- Location: LCCOMB_X33_Y16_N2
\icpu|i_datapath|i_regfile|Mux7~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux7~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(24)))) # (!\icpu|i_datapath|i_regfile|Mux7~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(24))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(24),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x7\(24),
	datad => \icpu|i_datapath|i_regfile|Mux7~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux7~13_combout\);

-- Location: LCCOMB_X33_Y16_N12
\icpu|i_datapath|i_regfile|Mux7~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~14_combout\ = (\icpu|i_datapath|i_regfile|Mux24~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux7~13_combout\) # (!\icpu|i_datapath|i_regfile|Mux24~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(24) & (\icpu|i_datapath|i_regfile|Mux24~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(24),
	datac => \icpu|i_datapath|i_regfile|Mux24~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux7~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux7~14_combout\);

-- Location: LCCOMB_X33_Y16_N26
\icpu|i_datapath|i_regfile|Mux7~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~15_combout\ = (\icpu|i_datapath|i_regfile|Mux24~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux7~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(24)))) # (!\icpu|i_datapath|i_regfile|Mux7~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(24))))) # (!\icpu|i_datapath|i_regfile|Mux24~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(24),
	datab => \icpu|i_datapath|i_regfile|x3\(24),
	datac => \icpu|i_datapath|i_regfile|Mux24~2_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux7~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux7~15_combout\);

-- Location: LCCOMB_X30_Y12_N28
\icpu|i_datapath|i_regfile|x9[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x9[24]~feeder_combout\ = \icpu|i_datapath|rd_data[24]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[24]~95_combout\,
	combout => \icpu|i_datapath|i_regfile|x9[24]~feeder_combout\);

-- Location: FF_X30_Y12_N29
\icpu|i_datapath|i_regfile|x9[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x9[24]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(24));

-- Location: LCCOMB_X30_Y12_N22
\icpu|i_datapath|i_regfile|x10[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[24]~feeder_combout\ = \icpu|i_datapath|rd_data[24]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[24]~95_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[24]~feeder_combout\);

-- Location: FF_X30_Y12_N23
\icpu|i_datapath|i_regfile|x10[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[24]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(24));

-- Location: FF_X26_Y11_N1
\icpu|i_datapath|i_regfile|x8[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(24));

-- Location: LCCOMB_X26_Y11_N0
\icpu|i_datapath|i_regfile|Mux7~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x10\(24)) # ((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\icpu|i_datapath|i_regfile|x8\(24) & !\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(24),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x8\(24),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux7~10_combout\);

-- Location: LCCOMB_X26_Y11_N10
\icpu|i_datapath|i_regfile|Mux7~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux7~10_combout\ & ((\icpu|i_datapath|i_regfile|x11\(24)))) # (!\icpu|i_datapath|i_regfile|Mux7~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(24))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(24),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x11\(24),
	datad => \icpu|i_datapath|i_regfile|Mux7~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux7~11_combout\);

-- Location: LCCOMB_X22_Y11_N26
\icpu|i_datapath|i_regfile|Mux7~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~16_combout\ = (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux24~0_combout\) # (\icpu|i_datapath|i_regfile|Mux7~11_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux7~15_combout\ & (!\icpu|i_datapath|i_regfile|Mux24~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux7~15_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux7~11_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux7~16_combout\);

-- Location: FF_X28_Y14_N9
\icpu|i_datapath|i_regfile|x18[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(24));

-- Location: FF_X28_Y12_N27
\icpu|i_datapath|i_regfile|x22[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(24));

-- Location: LCCOMB_X28_Y12_N26
\icpu|i_datapath|i_regfile|Mux7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x22\(24)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x18\(24) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x18\(24),
	datac => \icpu|i_datapath|i_regfile|x22\(24),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux7~0_combout\);

-- Location: FF_X28_Y14_N3
\icpu|i_datapath|i_regfile|x30[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(24));

-- Location: FF_X28_Y12_N13
\icpu|i_datapath|i_regfile|x26[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(24));

-- Location: LCCOMB_X28_Y12_N12
\icpu|i_datapath|i_regfile|Mux7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~1_combout\ = (\icpu|i_datapath|i_regfile|Mux7~0_combout\ & ((\icpu|i_datapath|i_regfile|x30\(24)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux7~0_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x26\(24) & \iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux7~0_combout\,
	datab => \icpu|i_datapath|i_regfile|x30\(24),
	datac => \icpu|i_datapath|i_regfile|x26\(24),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux7~1_combout\);

-- Location: FF_X20_Y19_N1
\icpu|i_datapath|i_regfile|x31[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(24));

-- Location: FF_X20_Y19_N27
\icpu|i_datapath|i_regfile|x19[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(24));

-- Location: FF_X22_Y11_N15
\icpu|i_datapath|i_regfile|x23[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(24));

-- Location: LCCOMB_X22_Y11_N14
\icpu|i_datapath|i_regfile|Mux7~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x23\(24)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x19\(24) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(24),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x23\(24),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux7~7_combout\);

-- Location: FF_X22_Y11_N17
\icpu|i_datapath|i_regfile|x27[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(24));

-- Location: LCCOMB_X22_Y11_N16
\icpu|i_datapath|i_regfile|Mux7~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~8_combout\ = (\icpu|i_datapath|i_regfile|Mux7~7_combout\ & ((\icpu|i_datapath|i_regfile|x31\(24)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux7~7_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x27\(24) & \iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(24),
	datab => \icpu|i_datapath|i_regfile|Mux7~7_combout\,
	datac => \icpu|i_datapath|i_regfile|x27\(24),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux7~8_combout\);

-- Location: FF_X29_Y20_N19
\icpu|i_datapath|i_regfile|x25[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(24));

-- Location: FF_X29_Y19_N21
\icpu|i_datapath|i_regfile|x17[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(24));

-- Location: LCCOMB_X29_Y19_N20
\icpu|i_datapath|i_regfile|Mux7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x25\(24)) # ((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\icpu|i_datapath|i_regfile|x17\(24) & !\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x25\(24),
	datac => \icpu|i_datapath|i_regfile|x17\(24),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux7~2_combout\);

-- Location: FF_X29_Y19_N31
\icpu|i_datapath|i_regfile|x29[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(24));

-- Location: FF_X29_Y20_N29
\icpu|i_datapath|i_regfile|x21[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(24));

-- Location: LCCOMB_X29_Y19_N30
\icpu|i_datapath|i_regfile|Mux7~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux7~2_combout\ & (\icpu|i_datapath|i_regfile|x29\(24))) # (!\icpu|i_datapath|i_regfile|Mux7~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(24)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|Mux7~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|Mux7~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x29\(24),
	datad => \icpu|i_datapath|i_regfile|x21\(24),
	combout => \icpu|i_datapath|i_regfile|Mux7~3_combout\);

-- Location: LCCOMB_X27_Y21_N10
\icpu|i_datapath|i_regfile|x28[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x28[24]~feeder_combout\ = \icpu|i_datapath|rd_data[24]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[24]~95_combout\,
	combout => \icpu|i_datapath|i_regfile|x28[24]~feeder_combout\);

-- Location: FF_X27_Y21_N11
\icpu|i_datapath|i_regfile|x28[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x28[24]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(24));

-- Location: LCCOMB_X27_Y21_N20
\icpu|i_datapath|i_regfile|x20[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x20[24]~feeder_combout\ = \icpu|i_datapath|rd_data[24]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[24]~95_combout\,
	combout => \icpu|i_datapath|i_regfile|x20[24]~feeder_combout\);

-- Location: FF_X27_Y21_N21
\icpu|i_datapath|i_regfile|x20[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x20[24]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(24));

-- Location: FF_X24_Y20_N29
\icpu|i_datapath|i_regfile|x16[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(24));

-- Location: FF_X24_Y17_N9
\icpu|i_datapath|i_regfile|x24[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(24));

-- Location: LCCOMB_X24_Y17_N8
\icpu|i_datapath|i_regfile|Mux7~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(24)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x16\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(24),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x24\(24),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux7~4_combout\);

-- Location: LCCOMB_X27_Y21_N28
\icpu|i_datapath|i_regfile|Mux7~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux7~4_combout\ & (\icpu|i_datapath|i_regfile|x28\(24))) # (!\icpu|i_datapath|i_regfile|Mux7~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(24)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(24),
	datab => \icpu|i_datapath|i_regfile|x20\(24),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \icpu|i_datapath|i_regfile|Mux7~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux7~5_combout\);

-- Location: LCCOMB_X22_Y11_N30
\icpu|i_datapath|i_regfile|Mux7~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|Mux7~3_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux7~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux7~3_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|Mux7~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux7~6_combout\);

-- Location: LCCOMB_X22_Y11_N8
\icpu|i_datapath|i_regfile|Mux7~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~9_combout\ = (\icpu|i_datapath|i_regfile|Mux7~6_combout\ & (((\icpu|i_datapath|i_regfile|Mux7~8_combout\) # (!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux7~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux7~1_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux7~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux7~8_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux7~6_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux7~9_combout\);

-- Location: FF_X24_Y11_N9
\icpu|i_datapath|i_regfile|x15[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|rd_data[24]~95_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(24));

-- Location: FF_X24_Y13_N29
\icpu|i_datapath|i_regfile|x14[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(24));

-- Location: FF_X24_Y11_N31
\icpu|i_datapath|i_regfile|x13[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(24));

-- Location: FF_X24_Y13_N3
\icpu|i_datapath|i_regfile|x12[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(24));

-- Location: LCCOMB_X24_Y13_N2
\icpu|i_datapath|i_regfile|Mux7~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x13\(24)) # ((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\icpu|i_datapath|i_regfile|x12\(24) & !\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(24),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x12\(24),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux7~17_combout\);

-- Location: LCCOMB_X22_Y11_N28
\icpu|i_datapath|i_regfile|Mux7~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux7~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(24))) # (!\icpu|i_datapath|i_regfile|Mux7~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(24)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux7~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(24),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x14\(24),
	datad => \icpu|i_datapath|i_regfile|Mux7~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux7~18_combout\);

-- Location: LCCOMB_X22_Y11_N2
\icpu|i_datapath|i_regfile|Mux7~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~19_combout\ = (\icpu|i_datapath|i_regfile|Mux7~16_combout\ & (((\icpu|i_datapath|i_regfile|Mux7~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\))) # (!\icpu|i_datapath|i_regfile|Mux7~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux24~0_combout\ & (\icpu|i_datapath|i_regfile|Mux7~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux7~16_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux7~9_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux7~18_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux7~19_combout\);

-- Location: LCCOMB_X20_Y13_N2
\icpu|i_datapath|alusrc2[24]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[24]~42_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~2_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux7~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux7~19_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|alusrc2[24]~42_combout\);

-- Location: LCCOMB_X22_Y13_N4
\icpu|i_datapath|alusrc2[24]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[24]~43_combout\ = (\icpu|i_datapath|alusrc2[24]~42_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(24) & \icpu|i_controller|i_maindec|Decoder0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(24),
	datac => \icpu|i_datapath|alusrc2[24]~42_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|alusrc2[24]~43_combout\);

-- Location: LCCOMB_X22_Y13_N12
\icpu|i_datapath|i_alu|result~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~39_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & (\icpu|i_datapath|alusrc2[24]~42_combout\ & \icpu|i_datapath|i_regfile|Mux39~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|alusrc2[24]~42_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux39~19_combout\,
	combout => \icpu|i_datapath|i_alu|result~39_combout\);

-- Location: LCCOMB_X29_Y14_N18
\icpu|i_datapath|alusrc1~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~23_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|i_regfile|Mux40~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux40~19_combout\,
	combout => \icpu|i_datapath|alusrc1~23_combout\);

-- Location: LCCOMB_X30_Y16_N10
\icpu|i_datapath|alusrc1~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~21_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|i_regfile|Mux42~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux42~19_combout\,
	combout => \icpu|i_datapath|alusrc1~21_combout\);

-- Location: LCCOMB_X20_Y13_N30
\icpu|i_datapath|alusrc2[21]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[21]~34_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~2_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux10~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux10~19_combout\,
	combout => \icpu|i_datapath|alusrc2[21]~34_combout\);

-- Location: LCCOMB_X20_Y13_N8
\icpu|i_datapath|alusrc2[21]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[21]~35_combout\ = (\icpu|i_datapath|alusrc2[21]~34_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(21) & \icpu|i_controller|i_maindec|Decoder0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|alusrc2[21]~34_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|alusrc2[21]~35_combout\);

-- Location: LCCOMB_X29_Y16_N12
\icpu|i_datapath|alusrc1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~20_combout\ = (\icpu|i_datapath|i_regfile|Mux43~19_combout\ & !\icpu|i_controller|i_maindec|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|i_regfile|Mux43~19_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|alusrc1~20_combout\);

-- Location: LCCOMB_X29_Y16_N22
\icpu|i_datapath|alusrc2[20]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[20]~32_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~2_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(31)))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ 
-- & (\icpu|i_datapath|i_regfile|Mux11~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux11~19_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	combout => \icpu|i_datapath|alusrc2[20]~32_combout\);

-- Location: LCCOMB_X23_Y16_N20
\icpu|i_datapath|alusrc2[20]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[20]~33_combout\ = (\icpu|i_datapath|alusrc2[20]~32_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|alusrc2[20]~32_combout\,
	combout => \icpu|i_datapath|alusrc2[20]~33_combout\);

-- Location: LCCOMB_X21_Y16_N20
\icpu|i_datapath|i_alu|iadder32|bit19|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit19|cout~0_combout\ = (\icpu|i_datapath|alusrc1~19_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit18|cout~0_combout\) # (\icpu|i_datapath|alusrc2[19]~31_combout\ $ (\icpu|i_controller|i_aludec|Selector4~2_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~19_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit18|cout~0_combout\ & (\icpu|i_datapath|alusrc2[19]~31_combout\ $ (\icpu|i_controller|i_aludec|Selector4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~19_combout\,
	datab => \icpu|i_datapath|alusrc2[19]~31_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit18|cout~0_combout\,
	datad => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit19|cout~0_combout\);

-- Location: LCCOMB_X21_Y16_N2
\icpu|i_datapath|i_alu|iadder32|bit20|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit20|cout~0_combout\ = (\icpu|i_datapath|alusrc1~20_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit19|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[20]~33_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~20_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit19|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[20]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc1~20_combout\,
	datac => \icpu|i_datapath|alusrc2[20]~33_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit19|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit20|cout~0_combout\);

-- Location: LCCOMB_X21_Y16_N4
\icpu|i_datapath|i_alu|iadder32|bit21|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit21|cout~0_combout\ = (\icpu|i_datapath|alusrc1~21_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit20|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[21]~35_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~21_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit20|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[21]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc1~21_combout\,
	datac => \icpu|i_datapath|alusrc2[21]~35_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit20|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit21|cout~0_combout\);

-- Location: LCCOMB_X27_Y14_N8
\icpu|i_datapath|alusrc1~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~22_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|i_regfile|Mux41~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux41~19_combout\,
	combout => \icpu|i_datapath|alusrc1~22_combout\);

-- Location: LCCOMB_X21_Y16_N18
\icpu|i_datapath|i_alu|iadder32|bit22|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit22|cout~0_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit21|cout~0_combout\ & ((\icpu|i_datapath|alusrc1~22_combout\) # (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[22]~39_combout\)))) # 
-- (!\icpu|i_datapath|i_alu|iadder32|bit21|cout~0_combout\ & (\icpu|i_datapath|alusrc1~22_combout\ & (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[22]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc2[22]~39_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit21|cout~0_combout\,
	datad => \icpu|i_datapath|alusrc1~22_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit22|cout~0_combout\);

-- Location: LCCOMB_X21_Y16_N12
\icpu|i_datapath|i_alu|iadder32|bit23|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit23|cout~0_combout\ = (\icpu|i_datapath|alusrc1~23_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit22|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[23]~41_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~23_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit22|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[23]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc1~23_combout\,
	datac => \icpu|i_datapath|alusrc2[23]~41_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit22|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit23|cout~0_combout\);

-- Location: LCCOMB_X22_Y13_N6
\icpu|i_datapath|i_alu|iadder32|bit24|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit24|sum~combout\ = \icpu|i_datapath|alusrc1~24_combout\ $ (\icpu|i_datapath|alusrc2[24]~43_combout\ $ (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit23|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~24_combout\,
	datab => \icpu|i_datapath|alusrc2[24]~43_combout\,
	datac => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit23|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit24|sum~combout\);

-- Location: LCCOMB_X22_Y13_N28
\icpu|i_datapath|i_alu|Mux7~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux7~4_combout\ = (\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_datapath|i_alu|result~39_combout\) # ((\icpu|i_controller|i_aludec|Selector6~2_combout\)))) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & 
-- (((!\icpu|i_controller|i_aludec|Selector6~2_combout\ & \icpu|i_datapath|i_alu|iadder32|bit24|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|result~39_combout\,
	datab => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datac => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit24|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux7~4_combout\);

-- Location: LCCOMB_X22_Y13_N22
\icpu|i_datapath|i_alu|Mux7~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux7~5_combout\ = (\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_datapath|alusrc1~24_combout\ & ((!\icpu|i_datapath|i_alu|Mux7~4_combout\) # (!\icpu|i_datapath|alusrc2[24]~43_combout\))) # 
-- (!\icpu|i_datapath|alusrc1~24_combout\ & (\icpu|i_datapath|alusrc2[24]~43_combout\)))) # (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & (((\icpu|i_datapath|i_alu|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~24_combout\,
	datab => \icpu|i_datapath|alusrc2[24]~43_combout\,
	datac => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datad => \icpu|i_datapath|i_alu|Mux7~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux7~5_combout\);

-- Location: LCCOMB_X21_Y13_N22
\icpu|i_datapath|i_alu|Mux7~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux7~6_combout\ = (\icpu|i_controller|i_aludec|Selector5~3_combout\ & (\icpu|i_datapath|i_alu|Mux7~3_combout\ & (\icpu|i_datapath|i_alu|Mux10~9_combout\))) # (!\icpu|i_controller|i_aludec|Selector5~3_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux7~5_combout\) # ((\icpu|i_datapath|i_alu|Mux7~3_combout\ & \icpu|i_datapath|i_alu|Mux10~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector5~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux7~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux10~9_combout\,
	datad => \icpu|i_datapath|i_alu|Mux7~5_combout\,
	combout => \icpu|i_datapath|i_alu|Mux7~6_combout\);

-- Location: M9K_X25_Y16_N0
\iMem|altsyncram_component|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002210410000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007B33B3B00073B3333333333333B33B3BB33B3B3333333F3333",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \icpu|i_controller|i_maindec|Decoder0~5_combout\,
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \iDecoder|Equal0~7_combout\,
	portadatain => \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X24_Y11_N12
\icpu|i_datapath|rd_data[24]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[24]~92_combout\ = (\iMem|altsyncram_component|auto_generated|q_b\(24) & ((!\icpu|i_datapath|i_alu|Mux18~4_combout\) # (!\iDecoder|Equal1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_b\(24),
	datac => \iDecoder|Equal1~7_combout\,
	datad => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	combout => \icpu|i_datapath|rd_data[24]~92_combout\);

-- Location: LCCOMB_X24_Y11_N26
\icpu|i_datapath|rd_data[24]~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[24]~93_combout\ = (\icpu|i_datapath|rd_data[20]~10_combout\ & (((\icpu|i_datapath|rd_data[20]~9_combout\) # (\icpu|i_datapath|rd_data[24]~92_combout\)))) # (!\icpu|i_datapath|rd_data[20]~10_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux7~6_combout\ & (!\icpu|i_datapath|rd_data[20]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[20]~10_combout\,
	datab => \icpu|i_datapath|i_alu|Mux7~6_combout\,
	datac => \icpu|i_datapath|rd_data[20]~9_combout\,
	datad => \icpu|i_datapath|rd_data[24]~92_combout\,
	combout => \icpu|i_datapath|rd_data[24]~93_combout\);

-- Location: LCCOMB_X20_Y13_N16
\iTimer|CompareR~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~21_combout\ = (\icpu|i_datapath|i_regfile|Mux7~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \icpu|i_datapath|i_regfile|Mux7~19_combout\,
	combout => \iTimer|CompareR~21_combout\);

-- Location: FF_X20_Y13_N17
\iTimer|CompareR[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~21_combout\,
	ena => \iTimer|CompareR[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(24));

-- Location: LCCOMB_X24_Y11_N16
\icpu|i_datapath|rd_data[24]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[24]~94_combout\ = (\icpu|i_datapath|rd_data[24]~93_combout\ & (((\iTimer|CompareR\(24)) # (!\icpu|i_datapath|rd_data[20]~11_combout\)))) # (!\icpu|i_datapath|rd_data[24]~93_combout\ & (\iTimer|CounterR\(24) & 
-- (\icpu|i_datapath|rd_data[20]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[24]~93_combout\,
	datab => \iTimer|CounterR\(24),
	datac => \icpu|i_datapath|rd_data[20]~11_combout\,
	datad => \iTimer|CompareR\(24),
	combout => \icpu|i_datapath|rd_data[24]~94_combout\);

-- Location: LCCOMB_X24_Y11_N8
\icpu|i_datapath|rd_data[24]~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[24]~95_combout\ = (\icpu|i_datapath|rd_data[0]~150_combout\ & (\icpu|i_datapath|Add5~44_combout\)) # (!\icpu|i_datapath|rd_data[0]~150_combout\ & ((\icpu|i_datapath|rd_data[24]~94_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|rd_data[0]~150_combout\,
	datac => \icpu|i_datapath|Add5~44_combout\,
	datad => \icpu|i_datapath|rd_data[24]~94_combout\,
	combout => \icpu|i_datapath|rd_data[24]~95_combout\);

-- Location: FF_X26_Y11_N11
\icpu|i_datapath|i_regfile|x11[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(24));

-- Location: LCCOMB_X30_Y12_N8
\icpu|i_datapath|i_regfile|Mux39~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux39~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16)) # (\icpu|i_datapath|i_regfile|x9\(24))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (\icpu|i_datapath|i_regfile|x8\(24) & (!\iMem|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(24),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|i_regfile|x9\(24),
	combout => \icpu|i_datapath|i_regfile|Mux39~0_combout\);

-- Location: LCCOMB_X30_Y12_N10
\icpu|i_datapath|i_regfile|Mux39~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux39~1_combout\ = (\icpu|i_datapath|i_regfile|Mux39~0_combout\ & ((\icpu|i_datapath|i_regfile|x11\(24)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|i_regfile|Mux39~0_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x10\(24) & \iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(24),
	datab => \icpu|i_datapath|i_regfile|x10\(24),
	datac => \icpu|i_datapath|i_regfile|Mux39~0_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux39~1_combout\);

-- Location: LCCOMB_X24_Y13_N28
\icpu|i_datapath|i_regfile|Mux39~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux39~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|x14\(24)) # (\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (\icpu|i_datapath|i_regfile|x12\(24) & ((!\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x12\(24),
	datac => \icpu|i_datapath|i_regfile|x14\(24),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux39~17_combout\);

-- Location: LCCOMB_X24_Y11_N30
\icpu|i_datapath|i_regfile|Mux39~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux39~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux39~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(24))) # (!\icpu|i_datapath|i_regfile|Mux39~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x13\(24)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux39~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x15\(24),
	datac => \icpu|i_datapath|i_regfile|x13\(24),
	datad => \icpu|i_datapath|i_regfile|Mux39~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux39~18_combout\);

-- Location: LCCOMB_X29_Y20_N18
\icpu|i_datapath|i_regfile|Mux39~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux39~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(24)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x17\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x17\(24),
	datac => \icpu|i_datapath|i_regfile|x25\(24),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux39~2_combout\);

-- Location: LCCOMB_X29_Y20_N28
\icpu|i_datapath|i_regfile|Mux39~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux39~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux39~2_combout\ & (\icpu|i_datapath|i_regfile|x29\(24))) # (!\icpu|i_datapath|i_regfile|Mux39~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(24)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|Mux39~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x29\(24),
	datac => \icpu|i_datapath|i_regfile|x21\(24),
	datad => \icpu|i_datapath|i_regfile|Mux39~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux39~3_combout\);

-- Location: LCCOMB_X20_Y19_N26
\icpu|i_datapath|i_regfile|Mux39~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux39~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x23\(24)) # ((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\icpu|i_datapath|i_regfile|x19\(24) & !\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x23\(24),
	datac => \icpu|i_datapath|i_regfile|x19\(24),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux39~9_combout\);

-- Location: LCCOMB_X20_Y19_N0
\icpu|i_datapath|i_regfile|Mux39~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux39~10_combout\ = (\icpu|i_datapath|i_regfile|Mux39~9_combout\ & (((\icpu|i_datapath|i_regfile|x31\(24)) # (!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|i_regfile|Mux39~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(24) & ((\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux39~9_combout\,
	datab => \icpu|i_datapath|i_regfile|x27\(24),
	datac => \icpu|i_datapath|i_regfile|x31\(24),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux39~10_combout\);

-- Location: LCCOMB_X24_Y20_N28
\icpu|i_datapath|i_regfile|Mux39~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux39~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)) # ((\icpu|i_datapath|i_regfile|x24\(24))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x16\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x16\(24),
	datad => \icpu|i_datapath|i_regfile|x24\(24),
	combout => \icpu|i_datapath|i_regfile|Mux39~6_combout\);

-- Location: LCCOMB_X27_Y21_N16
\icpu|i_datapath|i_regfile|Mux39~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux39~7_combout\ = (\icpu|i_datapath|i_regfile|Mux39~6_combout\ & ((\icpu|i_datapath|i_regfile|x28\(24)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|i_regfile|Mux39~6_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(24) & \iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(24),
	datab => \icpu|i_datapath|i_regfile|x20\(24),
	datac => \icpu|i_datapath|i_regfile|Mux39~6_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux39~7_combout\);

-- Location: LCCOMB_X28_Y14_N8
\icpu|i_datapath|i_regfile|Mux39~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux39~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x22\(24)) # ((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\icpu|i_datapath|i_regfile|x18\(24) & !\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(24),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x18\(24),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux39~4_combout\);

-- Location: LCCOMB_X28_Y14_N2
\icpu|i_datapath|i_regfile|Mux39~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux39~5_combout\ = (\icpu|i_datapath|i_regfile|Mux39~4_combout\ & (((\icpu|i_datapath|i_regfile|x30\(24)) # (!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|i_regfile|Mux39~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(24) & ((\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(24),
	datab => \icpu|i_datapath|i_regfile|Mux39~4_combout\,
	datac => \icpu|i_datapath|i_regfile|x30\(24),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux39~5_combout\);

-- Location: LCCOMB_X30_Y12_N20
\icpu|i_datapath|i_regfile|Mux39~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux39~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\iMem|altsyncram_component|auto_generated|q_a\(15)) # ((\icpu|i_datapath|i_regfile|Mux39~5_combout\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|Mux39~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|Mux39~7_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux39~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux39~8_combout\);

-- Location: LCCOMB_X30_Y12_N18
\icpu|i_datapath|i_regfile|Mux39~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux39~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux39~8_combout\ & ((\icpu|i_datapath|i_regfile|Mux39~10_combout\))) # (!\icpu|i_datapath|i_regfile|Mux39~8_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux39~3_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux39~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|Mux39~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux39~10_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux39~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux39~11_combout\);

-- Location: LCCOMB_X33_Y17_N28
\icpu|i_datapath|i_regfile|Mux39~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux39~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|x6\(24)) # (\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (\icpu|i_datapath|i_regfile|x4\(24) & ((!\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x4\(24),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x6\(24),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux39~12_combout\);

-- Location: LCCOMB_X32_Y17_N30
\icpu|i_datapath|i_regfile|Mux39~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux39~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux39~12_combout\ & (\icpu|i_datapath|i_regfile|x7\(24))) # (!\icpu|i_datapath|i_regfile|Mux39~12_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x5\(24)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux39~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x7\(24),
	datac => \icpu|i_datapath|i_regfile|x5\(24),
	datad => \icpu|i_datapath|i_regfile|Mux39~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux39~13_combout\);

-- Location: LCCOMB_X31_Y16_N8
\icpu|i_datapath|i_regfile|Mux39~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux39~14_combout\ = (\icpu|i_datapath|i_regfile|Mux34~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux39~13_combout\) # (!\icpu|i_datapath|i_regfile|Mux34~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(24) & ((\icpu|i_datapath|i_regfile|Mux34~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(24),
	datac => \icpu|i_datapath|i_regfile|Mux39~13_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux34~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux39~14_combout\);

-- Location: LCCOMB_X31_Y16_N26
\icpu|i_datapath|i_regfile|Mux39~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux39~15_combout\ = (\icpu|i_datapath|i_regfile|Mux39~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(24)) # ((!\icpu|i_datapath|i_regfile|Mux34~2_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux39~14_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x2\(24) & \icpu|i_datapath|i_regfile|Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(24),
	datab => \icpu|i_datapath|i_regfile|x2\(24),
	datac => \icpu|i_datapath|i_regfile|Mux39~14_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux34~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux39~15_combout\);

-- Location: LCCOMB_X30_Y12_N16
\icpu|i_datapath|i_regfile|Mux39~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux39~16_combout\ = (\icpu|i_datapath|i_regfile|Mux34~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux39~11_combout\) # ((\icpu|i_datapath|i_regfile|Mux34~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & 
-- (((!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & \icpu|i_datapath|i_regfile|Mux39~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux39~11_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux39~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux39~16_combout\);

-- Location: LCCOMB_X30_Y12_N30
\icpu|i_datapath|i_regfile|Mux39~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux39~19_combout\ = (\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux39~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux39~18_combout\))) # (!\icpu|i_datapath|i_regfile|Mux39~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux39~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux39~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux39~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux39~18_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux39~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux39~19_combout\);

-- Location: LCCOMB_X27_Y15_N26
\icpu|i_datapath|i_regfile|Mux38~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux38~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|x5\(25)) # (\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (\icpu|i_datapath|i_regfile|x4\(25) & ((!\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x4\(25),
	datac => \icpu|i_datapath|i_regfile|x5\(25),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux38~12_combout\);

-- Location: LCCOMB_X27_Y15_N28
\icpu|i_datapath|i_regfile|Mux38~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux38~13_combout\ = (\icpu|i_datapath|i_regfile|Mux38~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(25)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|i_regfile|Mux38~12_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x6\(25) & \iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux38~12_combout\,
	datab => \icpu|i_datapath|i_regfile|x7\(25),
	datac => \icpu|i_datapath|i_regfile|x6\(25),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux38~13_combout\);

-- Location: LCCOMB_X27_Y17_N22
\icpu|i_datapath|i_regfile|Mux38~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux38~14_combout\ = (\icpu|i_datapath|i_regfile|Mux34~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux38~13_combout\))) # (!\icpu|i_datapath|i_regfile|Mux34~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(25))))) # (!\icpu|i_datapath|i_regfile|Mux34~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux34~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(25),
	datab => \icpu|i_datapath|i_regfile|Mux38~13_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux34~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux34~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux38~14_combout\);

-- Location: LCCOMB_X27_Y17_N30
\icpu|i_datapath|i_regfile|Mux38~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux38~15_combout\ = (\icpu|i_datapath|i_regfile|Mux38~14_combout\ & (((\icpu|i_datapath|i_regfile|x3\(25)) # (!\icpu|i_datapath|i_regfile|Mux34~2_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux38~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(25) & ((\icpu|i_datapath|i_regfile|Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux38~14_combout\,
	datab => \icpu|i_datapath|i_regfile|x2\(25),
	datac => \icpu|i_datapath|i_regfile|x3\(25),
	datad => \icpu|i_datapath|i_regfile|Mux34~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux38~15_combout\);

-- Location: LCCOMB_X30_Y13_N24
\icpu|i_datapath|i_regfile|Mux38~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux38~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x10\(25))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x8\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(25),
	datab => \icpu|i_datapath|i_regfile|x8\(25),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux38~10_combout\);

-- Location: LCCOMB_X30_Y13_N30
\icpu|i_datapath|i_regfile|Mux38~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux38~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux38~10_combout\ & ((\icpu|i_datapath|i_regfile|x11\(25)))) # (!\icpu|i_datapath|i_regfile|Mux38~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(25))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux38~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x9\(25),
	datac => \icpu|i_datapath|i_regfile|x11\(25),
	datad => \icpu|i_datapath|i_regfile|Mux38~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux38~11_combout\);

-- Location: LCCOMB_X29_Y13_N10
\icpu|i_datapath|i_regfile|Mux38~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux38~16_combout\ = (\icpu|i_datapath|i_regfile|Mux34~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux34~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~1_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux38~11_combout\))) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & (\icpu|i_datapath|i_regfile|Mux38~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux38~15_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux38~11_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux38~16_combout\);

-- Location: LCCOMB_X24_Y11_N18
\icpu|i_datapath|i_regfile|Mux38~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux38~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x13\(25)) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (((!\iMem|altsyncram_component|auto_generated|q_a\(16) & \icpu|i_datapath|i_regfile|x12\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(25),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|i_regfile|x12\(25),
	combout => \icpu|i_datapath|i_regfile|Mux38~17_combout\);

-- Location: LCCOMB_X24_Y11_N28
\icpu|i_datapath|i_regfile|Mux38~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux38~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux38~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(25))) # (!\icpu|i_datapath|i_regfile|Mux38~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(25)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux38~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(25),
	datab => \icpu|i_datapath|i_regfile|x14\(25),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|i_regfile|Mux38~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux38~18_combout\);

-- Location: LCCOMB_X29_Y20_N26
\icpu|i_datapath|i_regfile|Mux38~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux38~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(25)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x17\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x17\(25),
	datac => \icpu|i_datapath|i_regfile|x25\(25),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux38~2_combout\);

-- Location: LCCOMB_X29_Y20_N14
\icpu|i_datapath|i_regfile|Mux38~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux38~3_combout\ = (\icpu|i_datapath|i_regfile|Mux38~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(25)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|i_regfile|Mux38~2_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x21\(25) & \iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(25),
	datab => \icpu|i_datapath|i_regfile|x21\(25),
	datac => \icpu|i_datapath|i_regfile|Mux38~2_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux38~3_combout\);

-- Location: LCCOMB_X32_Y14_N12
\icpu|i_datapath|i_regfile|Mux38~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux38~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x24\(25)) # ((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\icpu|i_datapath|i_regfile|x16\(25) & !\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x24\(25),
	datac => \icpu|i_datapath|i_regfile|x16\(25),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux38~4_combout\);

-- Location: LCCOMB_X32_Y14_N30
\icpu|i_datapath|i_regfile|Mux38~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux38~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux38~4_combout\ & (\icpu|i_datapath|i_regfile|x28\(25))) # (!\icpu|i_datapath|i_regfile|Mux38~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(25)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|Mux38~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(25),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x20\(25),
	datad => \icpu|i_datapath|i_regfile|Mux38~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux38~5_combout\);

-- Location: LCCOMB_X29_Y13_N30
\icpu|i_datapath|i_regfile|Mux38~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux38~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|Mux38~3_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux38~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|Mux38~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux38~5_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux38~6_combout\);

-- Location: LCCOMB_X28_Y11_N14
\icpu|i_datapath|i_regfile|Mux38~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux38~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x23\(25)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x19\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x19\(25),
	datac => \icpu|i_datapath|i_regfile|x23\(25),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux38~7_combout\);

-- Location: LCCOMB_X28_Y11_N0
\icpu|i_datapath|i_regfile|Mux38~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux38~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux38~7_combout\ & ((\icpu|i_datapath|i_regfile|x31\(25)))) # (!\icpu|i_datapath|i_regfile|Mux38~7_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(25))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|Mux38~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|Mux38~7_combout\,
	datac => \icpu|i_datapath|i_regfile|x27\(25),
	datad => \icpu|i_datapath|i_regfile|x31\(25),
	combout => \icpu|i_datapath|i_regfile|Mux38~8_combout\);

-- Location: LCCOMB_X23_Y21_N8
\icpu|i_datapath|i_regfile|Mux38~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux38~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|x22\(25)) # (\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\icpu|i_datapath|i_regfile|x18\(25) & ((!\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(25),
	datab => \icpu|i_datapath|i_regfile|x22\(25),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux38~0_combout\);

-- Location: LCCOMB_X24_Y21_N28
\icpu|i_datapath|i_regfile|Mux38~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux38~1_combout\ = (\icpu|i_datapath|i_regfile|Mux38~0_combout\ & ((\icpu|i_datapath|i_regfile|x30\(25)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|i_regfile|Mux38~0_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x26\(25) & \iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux38~0_combout\,
	datab => \icpu|i_datapath|i_regfile|x30\(25),
	datac => \icpu|i_datapath|i_regfile|x26\(25),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux38~1_combout\);

-- Location: LCCOMB_X29_Y13_N24
\icpu|i_datapath|i_regfile|Mux38~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux38~9_combout\ = (\icpu|i_datapath|i_regfile|Mux38~6_combout\ & ((\icpu|i_datapath|i_regfile|Mux38~8_combout\) # ((!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|i_regfile|Mux38~6_combout\ & 
-- (((\iMem|altsyncram_component|auto_generated|q_a\(16) & \icpu|i_datapath|i_regfile|Mux38~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux38~6_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux38~8_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|i_regfile|Mux38~1_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux38~9_combout\);

-- Location: LCCOMB_X29_Y13_N28
\icpu|i_datapath|i_regfile|Mux38~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux38~19_combout\ = (\icpu|i_datapath|i_regfile|Mux38~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux38~18_combout\) # ((!\icpu|i_datapath|i_regfile|Mux34~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux38~16_combout\ & 
-- (((\icpu|i_datapath|i_regfile|Mux34~0_combout\ & \icpu|i_datapath|i_regfile|Mux38~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux38~16_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux38~18_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux38~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux38~19_combout\);

-- Location: LCCOMB_X17_Y18_N4
\icpu|i_datapath|i_alu|ShiftLeft0~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~25_combout\ = (\icpu|i_datapath|alusrc2[0]~54_combout\ & (\icpu|i_datapath|i_regfile|Mux39~19_combout\)) # (!\icpu|i_datapath|alusrc2[0]~54_combout\ & ((\icpu|i_datapath|i_regfile|Mux38~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Mux39~19_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux38~19_combout\,
	datad => \icpu|i_datapath|alusrc2[0]~54_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~25_combout\);

-- Location: LCCOMB_X17_Y10_N18
\icpu|i_datapath|Add5~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add5~48_combout\ = (\icpu|i_datapath|pc\(26) & (\icpu|i_datapath|Add5~47\ $ (GND))) # (!\icpu|i_datapath|pc\(26) & (!\icpu|i_datapath|Add5~47\ & VCC))
-- \icpu|i_datapath|Add5~49\ = CARRY((\icpu|i_datapath|pc\(26) & !\icpu|i_datapath|Add5~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(26),
	datad => VCC,
	cin => \icpu|i_datapath|Add5~47\,
	combout => \icpu|i_datapath|Add5~48_combout\,
	cout => \icpu|i_datapath|Add5~49\);

-- Location: LCCOMB_X27_Y13_N14
\icpu|i_datapath|i_regfile|x11[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x11[26]~feeder_combout\ = \icpu|i_datapath|rd_data[26]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[26]~35_combout\,
	combout => \icpu|i_datapath|i_regfile|x11[26]~feeder_combout\);

-- Location: FF_X27_Y13_N15
\icpu|i_datapath|i_regfile|x11[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x11[26]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(26));

-- Location: FF_X30_Y13_N1
\icpu|i_datapath|i_regfile|x10[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[26]~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(26));

-- Location: LCCOMB_X30_Y13_N10
\icpu|i_datapath|i_regfile|x9[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x9[26]~feeder_combout\ = \icpu|i_datapath|rd_data[26]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[26]~35_combout\,
	combout => \icpu|i_datapath|i_regfile|x9[26]~feeder_combout\);

-- Location: FF_X30_Y13_N11
\icpu|i_datapath|i_regfile|x9[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x9[26]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(26));

-- Location: FF_X27_Y13_N9
\icpu|i_datapath|i_regfile|x8[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[26]~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(26));

-- Location: LCCOMB_X27_Y13_N8
\icpu|i_datapath|i_regfile|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x9\(26)) # ((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\icpu|i_datapath|i_regfile|x8\(26) & !\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x9\(26),
	datac => \icpu|i_datapath|i_regfile|x8\(26),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux5~0_combout\);

-- Location: LCCOMB_X30_Y13_N4
\icpu|i_datapath|i_regfile|Mux5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~1_combout\ = (\icpu|i_datapath|i_regfile|Mux5~0_combout\ & ((\icpu|i_datapath|i_regfile|x11\(26)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux5~0_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x10\(26) & \iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(26),
	datab => \icpu|i_datapath|i_regfile|x10\(26),
	datac => \icpu|i_datapath|i_regfile|Mux5~0_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux5~1_combout\);

-- Location: FF_X21_Y21_N5
\icpu|i_datapath|i_regfile|x20[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[26]~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(26));

-- Location: FF_X21_Y21_N23
\icpu|i_datapath|i_regfile|x24[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[26]~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(26));

-- Location: FF_X32_Y15_N29
\icpu|i_datapath|i_regfile|x16[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[26]~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(26));

-- Location: LCCOMB_X32_Y15_N28
\icpu|i_datapath|i_regfile|Mux5~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(26)) # ((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\icpu|i_datapath|i_regfile|x16\(26) & !\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x24\(26),
	datac => \icpu|i_datapath|i_regfile|x16\(26),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux5~6_combout\);

-- Location: LCCOMB_X32_Y15_N26
\icpu|i_datapath|i_regfile|x28[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x28[26]~feeder_combout\ = \icpu|i_datapath|rd_data[26]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[26]~35_combout\,
	combout => \icpu|i_datapath|i_regfile|x28[26]~feeder_combout\);

-- Location: FF_X32_Y15_N27
\icpu|i_datapath|i_regfile|x28[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x28[26]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(26));

-- Location: LCCOMB_X20_Y17_N12
\icpu|i_datapath|i_regfile|Mux5~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~7_combout\ = (\icpu|i_datapath|i_regfile|Mux5~6_combout\ & (((\icpu|i_datapath|i_regfile|x28\(26)) # (!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux5~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(26) & ((\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(26),
	datab => \icpu|i_datapath|i_regfile|Mux5~6_combout\,
	datac => \icpu|i_datapath|i_regfile|x28\(26),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux5~7_combout\);

-- Location: FF_X23_Y21_N1
\icpu|i_datapath|i_regfile|x26[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[26]~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(26));

-- Location: LCCOMB_X24_Y22_N24
\icpu|i_datapath|i_regfile|x30[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x30[26]~feeder_combout\ = \icpu|i_datapath|rd_data[26]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[26]~35_combout\,
	combout => \icpu|i_datapath|i_regfile|x30[26]~feeder_combout\);

-- Location: FF_X24_Y22_N25
\icpu|i_datapath|i_regfile|x30[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x30[26]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(26));

-- Location: FF_X23_Y21_N15
\icpu|i_datapath|i_regfile|x22[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[26]~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(26));

-- Location: LCCOMB_X24_Y22_N28
\icpu|i_datapath|i_regfile|x18[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x18[26]~feeder_combout\ = \icpu|i_datapath|rd_data[26]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[26]~35_combout\,
	combout => \icpu|i_datapath|i_regfile|x18[26]~feeder_combout\);

-- Location: FF_X24_Y22_N29
\icpu|i_datapath|i_regfile|x18[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x18[26]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(26));

-- Location: LCCOMB_X24_Y22_N30
\icpu|i_datapath|i_regfile|Mux5~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(26)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x18\(26) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(26),
	datab => \icpu|i_datapath|i_regfile|x18\(26),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux5~4_combout\);

-- Location: LCCOMB_X24_Y22_N2
\icpu|i_datapath|i_regfile|Mux5~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~5_combout\ = (\icpu|i_datapath|i_regfile|Mux5~4_combout\ & (((\icpu|i_datapath|i_regfile|x30\(26)) # (!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux5~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(26) & ((\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(26),
	datab => \icpu|i_datapath|i_regfile|x30\(26),
	datac => \icpu|i_datapath|i_regfile|Mux5~4_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux5~5_combout\);

-- Location: LCCOMB_X20_Y17_N10
\icpu|i_datapath|i_regfile|Mux5~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux5~5_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux5~7_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux5~5_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux5~8_combout\);

-- Location: FF_X26_Y21_N9
\icpu|i_datapath|i_regfile|x27[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[26]~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(26));

-- Location: FF_X26_Y21_N15
\icpu|i_datapath|i_regfile|x23[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[26]~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(26));

-- Location: FF_X24_Y14_N3
\icpu|i_datapath|i_regfile|x19[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[26]~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(26));

-- Location: LCCOMB_X24_Y14_N2
\icpu|i_datapath|i_regfile|Mux5~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x23\(26))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x19\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x23\(26),
	datac => \icpu|i_datapath|i_regfile|x19\(26),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux5~9_combout\);

-- Location: FF_X24_Y14_N1
\icpu|i_datapath|i_regfile|x31[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[26]~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(26));

-- Location: LCCOMB_X24_Y14_N0
\icpu|i_datapath|i_regfile|Mux5~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~10_combout\ = (\icpu|i_datapath|i_regfile|Mux5~9_combout\ & (((\icpu|i_datapath|i_regfile|x31\(26)) # (!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux5~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(26) & ((\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(26),
	datab => \icpu|i_datapath|i_regfile|Mux5~9_combout\,
	datac => \icpu|i_datapath|i_regfile|x31\(26),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux5~10_combout\);

-- Location: LCCOMB_X30_Y21_N0
\icpu|i_datapath|i_regfile|x29[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x29[26]~feeder_combout\ = \icpu|i_datapath|rd_data[26]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[26]~35_combout\,
	combout => \icpu|i_datapath|i_regfile|x29[26]~feeder_combout\);

-- Location: FF_X30_Y21_N1
\icpu|i_datapath|i_regfile|x29[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x29[26]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(26));

-- Location: LCCOMB_X30_Y21_N24
\icpu|i_datapath|i_regfile|x21[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x21[26]~feeder_combout\ = \icpu|i_datapath|rd_data[26]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[26]~35_combout\,
	combout => \icpu|i_datapath|i_regfile|x21[26]~feeder_combout\);

-- Location: FF_X30_Y21_N25
\icpu|i_datapath|i_regfile|x21[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x21[26]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(26));

-- Location: LCCOMB_X27_Y20_N30
\icpu|i_datapath|i_regfile|x17[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x17[26]~feeder_combout\ = \icpu|i_datapath|rd_data[26]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[26]~35_combout\,
	combout => \icpu|i_datapath|i_regfile|x17[26]~feeder_combout\);

-- Location: FF_X27_Y20_N31
\icpu|i_datapath|i_regfile|x17[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x17[26]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(26));

-- Location: LCCOMB_X29_Y22_N16
\icpu|i_datapath|i_regfile|x25[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x25[26]~feeder_combout\ = \icpu|i_datapath|rd_data[26]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[26]~35_combout\,
	combout => \icpu|i_datapath|i_regfile|x25[26]~feeder_combout\);

-- Location: FF_X29_Y22_N17
\icpu|i_datapath|i_regfile|x25[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x25[26]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(26));

-- Location: LCCOMB_X30_Y21_N6
\icpu|i_datapath|i_regfile|Mux5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x25\(26)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x17\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(26),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x25\(26),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux5~2_combout\);

-- Location: LCCOMB_X30_Y21_N18
\icpu|i_datapath|i_regfile|Mux5~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux5~2_combout\ & (\icpu|i_datapath|i_regfile|x29\(26))) # (!\icpu|i_datapath|i_regfile|Mux5~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(26)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(26),
	datab => \icpu|i_datapath|i_regfile|x21\(26),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \icpu|i_datapath|i_regfile|Mux5~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux5~3_combout\);

-- Location: LCCOMB_X20_Y17_N8
\icpu|i_datapath|i_regfile|Mux5~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~11_combout\ = (\icpu|i_datapath|i_regfile|Mux5~8_combout\ & (((\icpu|i_datapath|i_regfile|Mux5~10_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20)))) # (!\icpu|i_datapath|i_regfile|Mux5~8_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux5~8_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|Mux5~10_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux5~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux5~11_combout\);

-- Location: FF_X28_Y15_N19
\icpu|i_datapath|i_regfile|x3[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[26]~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(26));

-- Location: FF_X28_Y15_N1
\icpu|i_datapath|i_regfile|x2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[26]~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(26));

-- Location: FF_X31_Y15_N23
\icpu|i_datapath|i_regfile|x1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[26]~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(26));

-- Location: LCCOMB_X32_Y19_N28
\icpu|i_datapath|i_regfile|x7[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x7[26]~feeder_combout\ = \icpu|i_datapath|rd_data[26]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[26]~35_combout\,
	combout => \icpu|i_datapath|i_regfile|x7[26]~feeder_combout\);

-- Location: FF_X32_Y19_N29
\icpu|i_datapath|i_regfile|x7[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x7[26]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(26));

-- Location: LCCOMB_X31_Y18_N0
\icpu|i_datapath|i_regfile|x5[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x5[26]~feeder_combout\ = \icpu|i_datapath|rd_data[26]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[26]~35_combout\,
	combout => \icpu|i_datapath|i_regfile|x5[26]~feeder_combout\);

-- Location: FF_X31_Y18_N1
\icpu|i_datapath|i_regfile|x5[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x5[26]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(26));

-- Location: LCCOMB_X28_Y17_N0
\icpu|i_datapath|i_regfile|x6[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x6[26]~feeder_combout\ = \icpu|i_datapath|rd_data[26]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[26]~35_combout\,
	combout => \icpu|i_datapath|i_regfile|x6[26]~feeder_combout\);

-- Location: FF_X28_Y17_N1
\icpu|i_datapath|i_regfile|x6[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x6[26]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(26));

-- Location: FF_X20_Y17_N31
\icpu|i_datapath|i_regfile|x4[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[26]~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(26));

-- Location: LCCOMB_X31_Y18_N10
\icpu|i_datapath|i_regfile|Mux5~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x6\(26))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x4\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(26),
	datab => \icpu|i_datapath|i_regfile|x4\(26),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux5~12_combout\);

-- Location: LCCOMB_X31_Y18_N16
\icpu|i_datapath|i_regfile|Mux5~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux5~12_combout\ & (\icpu|i_datapath|i_regfile|x7\(26))) # (!\icpu|i_datapath|i_regfile|Mux5~12_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x5\(26)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(26),
	datab => \icpu|i_datapath|i_regfile|x5\(26),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|Mux5~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux5~13_combout\);

-- Location: LCCOMB_X31_Y15_N22
\icpu|i_datapath|i_regfile|Mux5~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~14_combout\ = (\icpu|i_datapath|i_regfile|Mux24~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux5~13_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~3_combout\))) # (!\icpu|i_datapath|i_regfile|Mux24~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux24~3_combout\ & (\icpu|i_datapath|i_regfile|x1\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~4_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~3_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(26),
	datad => \icpu|i_datapath|i_regfile|Mux5~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux5~14_combout\);

-- Location: LCCOMB_X28_Y15_N0
\icpu|i_datapath|i_regfile|Mux5~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~15_combout\ = (\icpu|i_datapath|i_regfile|Mux24~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux5~14_combout\ & (\icpu|i_datapath|i_regfile|x3\(26))) # (!\icpu|i_datapath|i_regfile|Mux5~14_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(26)))))) # (!\icpu|i_datapath|i_regfile|Mux24~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(26),
	datac => \icpu|i_datapath|i_regfile|x2\(26),
	datad => \icpu|i_datapath|i_regfile|Mux5~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux5~15_combout\);

-- Location: LCCOMB_X20_Y17_N4
\icpu|i_datapath|i_regfile|Mux5~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~16_combout\ = (\icpu|i_datapath|i_regfile|Mux24~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~1_combout\) # ((\icpu|i_datapath|i_regfile|Mux5~11_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & 
-- (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux5~11_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux5~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux5~16_combout\);

-- Location: LCCOMB_X20_Y12_N14
\icpu|i_datapath|i_regfile|x12[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x12[26]~feeder_combout\ = \icpu|i_datapath|rd_data[26]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[26]~35_combout\,
	combout => \icpu|i_datapath|i_regfile|x12[26]~feeder_combout\);

-- Location: FF_X20_Y12_N15
\icpu|i_datapath|i_regfile|x12[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x12[26]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(26));

-- Location: LCCOMB_X31_Y13_N16
\icpu|i_datapath|i_regfile|Mux5~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x14\(26)) # ((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\icpu|i_datapath|i_regfile|x12\(26) & !\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x14\(26),
	datab => \icpu|i_datapath|i_regfile|x12\(26),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux5~17_combout\);

-- Location: LCCOMB_X20_Y17_N18
\icpu|i_datapath|i_regfile|x13[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x13[26]~feeder_combout\ = \icpu|i_datapath|rd_data[26]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[26]~35_combout\,
	combout => \icpu|i_datapath|i_regfile|x13[26]~feeder_combout\);

-- Location: FF_X20_Y17_N19
\icpu|i_datapath|i_regfile|x13[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x13[26]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(26));

-- Location: FF_X27_Y12_N15
\icpu|i_datapath|i_regfile|x15[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[26]~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(26));

-- Location: LCCOMB_X20_Y17_N0
\icpu|i_datapath|i_regfile|Mux5~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~18_combout\ = (\icpu|i_datapath|i_regfile|Mux5~17_combout\ & (((\icpu|i_datapath|i_regfile|x15\(26)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux5~17_combout\ & 
-- (\icpu|i_datapath|i_regfile|x13\(26) & (\iMem|altsyncram_component|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux5~17_combout\,
	datab => \icpu|i_datapath|i_regfile|x13\(26),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|x15\(26),
	combout => \icpu|i_datapath|i_regfile|Mux5~18_combout\);

-- Location: LCCOMB_X20_Y17_N26
\icpu|i_datapath|i_regfile|Mux5~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~19_combout\ = (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux5~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux5~18_combout\))) # (!\icpu|i_datapath|i_regfile|Mux5~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux5~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux5~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux5~16_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux5~18_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux5~19_combout\);

-- Location: LCCOMB_X28_Y10_N4
\iTimer|CompareR~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~2_combout\ = (\icpu|i_datapath|i_regfile|Mux4~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Mux4~19_combout\,
	datac => \reset_ff~q\,
	combout => \iTimer|CompareR~2_combout\);

-- Location: FF_X28_Y10_N5
\iTimer|CompareR[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~2_combout\,
	ena => \iTimer|CompareR[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(27));

-- Location: LCCOMB_X17_Y18_N30
\icpu|i_datapath|i_alu|ShiftLeft0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~24_combout\ = (\icpu|i_datapath|alusrc2[0]~54_combout\ & ((\icpu|i_datapath|i_regfile|Mux41~19_combout\))) # (!\icpu|i_datapath|alusrc2[0]~54_combout\ & (\icpu|i_datapath|i_regfile|Mux40~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Mux40~19_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux41~19_combout\,
	datad => \icpu|i_datapath|alusrc2[0]~54_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~24_combout\);

-- Location: LCCOMB_X16_Y17_N12
\icpu|i_datapath|i_alu|ShiftLeft0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~32_combout\ = (\icpu|i_datapath|alusrc2[0]~54_combout\ & ((\icpu|i_datapath|i_regfile|Mux43~19_combout\))) # (!\icpu|i_datapath|alusrc2[0]~54_combout\ & (\icpu|i_datapath|i_regfile|Mux42~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[0]~54_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux42~19_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux43~19_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~32_combout\);

-- Location: LCCOMB_X17_Y17_N22
\icpu|i_datapath|i_alu|ShiftLeft0~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~76_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~32_combout\))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~24_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~32_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~76_combout\);

-- Location: LCCOMB_X17_Y17_N0
\icpu|i_datapath|i_alu|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux4~0_combout\ = (\icpu|i_datapath|i_alu|Mux7~0_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~76_combout\) # ((\icpu|i_datapath|i_alu|Mux7~1_combout\)))) # (!\icpu|i_datapath|i_alu|Mux7~0_combout\ & 
-- (((!\icpu|i_datapath|i_alu|Mux7~1_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~76_combout\,
	datab => \icpu|i_datapath|i_alu|Mux7~0_combout\,
	datac => \icpu|i_datapath|i_alu|Mux7~1_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~78_combout\,
	combout => \icpu|i_datapath|i_alu|Mux4~0_combout\);

-- Location: LCCOMB_X17_Y17_N6
\icpu|i_datapath|i_alu|Mux4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux4~1_combout\ = (\icpu|i_datapath|i_alu|Mux7~1_combout\ & ((\icpu|i_datapath|i_alu|Mux4~0_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~83_combout\)) # (!\icpu|i_datapath|i_alu|Mux4~0_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~75_combout\))))) # (!\icpu|i_datapath|i_alu|Mux7~1_combout\ & (\icpu|i_datapath|i_alu|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux7~1_combout\,
	datab => \icpu|i_datapath|i_alu|Mux4~0_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~83_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~75_combout\,
	combout => \icpu|i_datapath|i_alu|Mux4~1_combout\);

-- Location: LCCOMB_X20_Y13_N0
\icpu|i_datapath|alusrc1~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~27_combout\ = (\icpu|i_datapath|i_regfile|Mux36~19_combout\ & !\icpu|i_controller|i_maindec|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Mux36~19_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|alusrc1~27_combout\);

-- Location: LCCOMB_X31_Y13_N4
\icpu|i_datapath|alusrc2[27]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[27]~6_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~2_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux4~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => \icpu|i_datapath|i_regfile|Mux4~19_combout\,
	combout => \icpu|i_datapath|alusrc2[27]~6_combout\);

-- Location: LCCOMB_X31_Y13_N14
\icpu|i_datapath|alusrc2[27]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[27]~7_combout\ = (\icpu|i_datapath|alusrc2[27]~6_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(27) & \icpu|i_controller|i_maindec|Decoder0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(27),
	datac => \icpu|i_datapath|alusrc2[27]~6_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|alusrc2[27]~7_combout\);

-- Location: LCCOMB_X31_Y13_N8
\icpu|i_datapath|i_alu|result~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~42_combout\ = (\icpu|i_datapath|alusrc2[27]~6_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~3_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(27))) # (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux36~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(27),
	datab => \icpu|i_datapath|alusrc2[27]~6_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux36~19_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|i_alu|result~42_combout\);

-- Location: LCCOMB_X20_Y17_N28
\icpu|i_datapath|alusrc2[26]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[26]~14_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~2_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux5~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux5~19_combout\,
	datad => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	combout => \icpu|i_datapath|alusrc2[26]~14_combout\);

-- Location: LCCOMB_X20_Y17_N14
\icpu|i_datapath|alusrc2[26]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[26]~15_combout\ = (\icpu|i_datapath|alusrc2[26]~14_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(26) & \icpu|i_controller|i_maindec|Decoder0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(26),
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|alusrc2[26]~14_combout\,
	combout => \icpu|i_datapath|alusrc2[26]~15_combout\);

-- Location: LCCOMB_X29_Y15_N0
\icpu|i_datapath|alusrc1~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~26_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|i_regfile|Mux37~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux37~19_combout\,
	combout => \icpu|i_datapath|alusrc1~26_combout\);

-- Location: LCCOMB_X29_Y13_N22
\icpu|i_datapath|alusrc1~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~25_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|i_regfile|Mux38~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux38~19_combout\,
	combout => \icpu|i_datapath|alusrc1~25_combout\);

-- Location: LCCOMB_X21_Y16_N26
\icpu|i_datapath|i_alu|iadder32|bit24|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit24|cout~0_combout\ = (\icpu|i_datapath|alusrc1~24_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit23|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[24]~43_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~24_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit23|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[24]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc2[24]~43_combout\,
	datac => \icpu|i_datapath|alusrc1~24_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit23|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit24|cout~0_combout\);

-- Location: LCCOMB_X20_Y13_N6
\icpu|i_datapath|alusrc2[25]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[25]~4_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~2_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux6~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux6~19_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|alusrc2[25]~4_combout\);

-- Location: LCCOMB_X20_Y13_N12
\icpu|i_datapath|alusrc2[25]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[25]~5_combout\ = (\icpu|i_datapath|alusrc2[25]~4_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(25) & \icpu|i_controller|i_maindec|Decoder0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[25]~4_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(25),
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|alusrc2[25]~5_combout\);

-- Location: LCCOMB_X21_Y16_N16
\icpu|i_datapath|i_alu|iadder32|bit25|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit25|cout~0_combout\ = (\icpu|i_datapath|alusrc1~25_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit24|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[25]~5_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~25_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit24|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[25]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc1~25_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit24|cout~0_combout\,
	datad => \icpu|i_datapath|alusrc2[25]~5_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit25|cout~0_combout\);

-- Location: LCCOMB_X21_Y16_N6
\icpu|i_datapath|i_alu|iadder32|bit26|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit26|cout~0_combout\ = (\icpu|i_datapath|alusrc1~26_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit25|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[26]~15_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~26_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit25|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[26]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc2[26]~15_combout\,
	datac => \icpu|i_datapath|alusrc1~26_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit25|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit26|cout~0_combout\);

-- Location: LCCOMB_X21_Y13_N20
\icpu|i_datapath|i_alu|iadder32|bit27|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit27|sum~combout\ = \icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[27]~7_combout\ $ (\icpu|i_datapath|alusrc1~27_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit26|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc2[27]~7_combout\,
	datac => \icpu|i_datapath|alusrc1~27_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit26|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit27|sum~combout\);

-- Location: LCCOMB_X21_Y13_N6
\icpu|i_datapath|i_alu|Mux4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux4~2_combout\ = (\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_controller|i_aludec|Selector7~3_combout\) # ((\icpu|i_datapath|i_alu|result~42_combout\)))) # (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & 
-- (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit27|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datab => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datac => \icpu|i_datapath|i_alu|result~42_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit27|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux4~2_combout\);

-- Location: LCCOMB_X21_Y13_N0
\icpu|i_datapath|i_alu|Mux4~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux4~3_combout\ = (\icpu|i_datapath|alusrc1~27_combout\ & (\icpu|i_datapath|i_alu|Mux4~2_combout\ $ (((\icpu|i_controller|i_aludec|Selector7~3_combout\ & \icpu|i_datapath|alusrc2[27]~7_combout\))))) # 
-- (!\icpu|i_datapath|alusrc1~27_combout\ & (\icpu|i_datapath|i_alu|Mux4~2_combout\ & ((\icpu|i_datapath|alusrc2[27]~7_combout\) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~27_combout\,
	datab => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datac => \icpu|i_datapath|alusrc2[27]~7_combout\,
	datad => \icpu|i_datapath|i_alu|Mux4~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux4~3_combout\);

-- Location: LCCOMB_X21_Y13_N10
\icpu|i_datapath|i_alu|Mux4~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux4~4_combout\ = (\icpu|i_controller|i_aludec|Selector5~3_combout\ & (\icpu|i_datapath|i_alu|Mux10~9_combout\ & (\icpu|i_datapath|i_alu|Mux4~1_combout\))) # (!\icpu|i_controller|i_aludec|Selector5~3_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux4~3_combout\) # ((\icpu|i_datapath|i_alu|Mux10~9_combout\ & \icpu|i_datapath|i_alu|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector5~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux10~9_combout\,
	datac => \icpu|i_datapath|i_alu|Mux4~1_combout\,
	datad => \icpu|i_datapath|i_alu|Mux4~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux4~4_combout\);

-- Location: LCCOMB_X17_Y10_N20
\icpu|i_datapath|Add5~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add5~50_combout\ = (\icpu|i_datapath|pc\(27) & (!\icpu|i_datapath|Add5~49\)) # (!\icpu|i_datapath|pc\(27) & ((\icpu|i_datapath|Add5~49\) # (GND)))
-- \icpu|i_datapath|Add5~51\ = CARRY((!\icpu|i_datapath|Add5~49\) # (!\icpu|i_datapath|pc\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(27),
	datad => VCC,
	cin => \icpu|i_datapath|Add5~49\,
	combout => \icpu|i_datapath|Add5~50_combout\,
	cout => \icpu|i_datapath|Add5~51\);

-- Location: LCCOMB_X17_Y10_N22
\icpu|i_datapath|Add5~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add5~52_combout\ = (\icpu|i_datapath|pc\(28) & (\icpu|i_datapath|Add5~51\ $ (GND))) # (!\icpu|i_datapath|pc\(28) & (!\icpu|i_datapath|Add5~51\ & VCC))
-- \icpu|i_datapath|Add5~53\ = CARRY((\icpu|i_datapath|pc\(28) & !\icpu|i_datapath|Add5~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(28),
	datad => VCC,
	cin => \icpu|i_datapath|Add5~51\,
	combout => \icpu|i_datapath|Add5~52_combout\,
	cout => \icpu|i_datapath|Add5~53\);

-- Location: LCCOMB_X17_Y12_N4
\iTimer|CompareR~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~3_combout\ = (\icpu|i_datapath|i_regfile|Mux3~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux3~19_combout\,
	combout => \iTimer|CompareR~3_combout\);

-- Location: FF_X17_Y12_N5
\iTimer|CompareR[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~3_combout\,
	ena => \iTimer|CompareR[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(28));

-- Location: LCCOMB_X21_Y10_N20
\icpu|i_datapath|branch_dest[26]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[26]~50_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(26) & (\icpu|i_datapath|branch_dest[25]~49\ & VCC)) # (!\icpu|i_datapath|pc\(26) & (!\icpu|i_datapath|branch_dest[25]~49\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(26) & (!\icpu|i_datapath|branch_dest[25]~49\)) # (!\icpu|i_datapath|pc\(26) & ((\icpu|i_datapath|branch_dest[25]~49\) # (GND)))))
-- \icpu|i_datapath|branch_dest[26]~51\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|pc\(26) & !\icpu|i_datapath|branch_dest[25]~49\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((!\icpu|i_datapath|branch_dest[25]~49\) # (!\icpu|i_datapath|pc\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|pc\(26),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[25]~49\,
	combout => \icpu|i_datapath|branch_dest[26]~50_combout\,
	cout => \icpu|i_datapath|branch_dest[26]~51\);

-- Location: LCCOMB_X21_Y10_N22
\icpu|i_datapath|branch_dest[27]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[27]~52_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(31) $ (\icpu|i_datapath|pc\(27) $ (!\icpu|i_datapath|branch_dest[26]~51\)))) # (GND)
-- \icpu|i_datapath|branch_dest[27]~53\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(27)) # (!\icpu|i_datapath|branch_dest[26]~51\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|pc\(27) & 
-- !\icpu|i_datapath|branch_dest[26]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|pc\(27),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[26]~51\,
	combout => \icpu|i_datapath|branch_dest[27]~52_combout\,
	cout => \icpu|i_datapath|branch_dest[27]~53\);

-- Location: LCCOMB_X21_Y10_N24
\icpu|i_datapath|branch_dest[28]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[28]~54_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(28) & (\icpu|i_datapath|branch_dest[27]~53\ & VCC)) # (!\icpu|i_datapath|pc\(28) & (!\icpu|i_datapath|branch_dest[27]~53\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(28) & (!\icpu|i_datapath|branch_dest[27]~53\)) # (!\icpu|i_datapath|pc\(28) & ((\icpu|i_datapath|branch_dest[27]~53\) # (GND)))))
-- \icpu|i_datapath|branch_dest[28]~55\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|pc\(28) & !\icpu|i_datapath|branch_dest[27]~53\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((!\icpu|i_datapath|branch_dest[27]~53\) # (!\icpu|i_datapath|pc\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|pc\(28),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[27]~53\,
	combout => \icpu|i_datapath|branch_dest[28]~54_combout\,
	cout => \icpu|i_datapath|branch_dest[28]~55\);

-- Location: LCCOMB_X21_Y10_N26
\icpu|i_datapath|branch_dest[29]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[29]~56_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(31) $ (\icpu|i_datapath|pc\(29) $ (!\icpu|i_datapath|branch_dest[28]~55\)))) # (GND)
-- \icpu|i_datapath|branch_dest[29]~57\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(29)) # (!\icpu|i_datapath|branch_dest[28]~55\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|pc\(29) & 
-- !\icpu|i_datapath|branch_dest[28]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|pc\(29),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[28]~55\,
	combout => \icpu|i_datapath|branch_dest[29]~56_combout\,
	cout => \icpu|i_datapath|branch_dest[29]~57\);

-- Location: LCCOMB_X21_Y10_N28
\icpu|i_datapath|branch_dest[30]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[30]~58_combout\ = (\icpu|i_datapath|pc\(30) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|branch_dest[29]~57\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- (!\icpu|i_datapath|branch_dest[29]~57\)))) # (!\icpu|i_datapath|pc\(30) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|branch_dest[29]~57\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((\icpu|i_datapath|branch_dest[29]~57\) # (GND)))))
-- \icpu|i_datapath|branch_dest[30]~59\ = CARRY((\icpu|i_datapath|pc\(30) & (!\iMem|altsyncram_component|auto_generated|q_a\(31) & !\icpu|i_datapath|branch_dest[29]~57\)) # (!\icpu|i_datapath|pc\(30) & ((!\icpu|i_datapath|branch_dest[29]~57\) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(30),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[29]~57\,
	combout => \icpu|i_datapath|branch_dest[30]~58_combout\,
	cout => \icpu|i_datapath|branch_dest[30]~59\);

-- Location: FF_X27_Y13_N29
\icpu|i_datapath|i_regfile|x8[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(30));

-- Location: LCCOMB_X29_Y12_N12
\icpu|i_datapath|i_regfile|Mux33~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux33~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (\iMem|altsyncram_component|auto_generated|q_a\(15))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x9\(30)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x8\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x8\(30),
	datad => \icpu|i_datapath|i_regfile|x9\(30),
	combout => \icpu|i_datapath|i_regfile|Mux33~0_combout\);

-- Location: LCCOMB_X29_Y12_N2
\icpu|i_datapath|i_regfile|x10[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[30]~feeder_combout\ = \icpu|i_datapath|rd_data[30]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[30]~31_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[30]~feeder_combout\);

-- Location: FF_X29_Y12_N3
\icpu|i_datapath|i_regfile|x10[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[30]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(30));

-- Location: FF_X27_Y13_N23
\icpu|i_datapath|i_regfile|x11[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(30));

-- Location: LCCOMB_X29_Y12_N6
\icpu|i_datapath|i_regfile|Mux33~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux33~1_combout\ = (\icpu|i_datapath|i_regfile|Mux33~0_combout\ & (((\icpu|i_datapath|i_regfile|x11\(30)) # (!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|i_regfile|Mux33~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|x10\(30) & (\iMem|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux33~0_combout\,
	datab => \icpu|i_datapath|i_regfile|x10\(30),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|i_regfile|x11\(30),
	combout => \icpu|i_datapath|i_regfile|Mux33~1_combout\);

-- Location: LCCOMB_X24_Y10_N0
\icpu|i_datapath|i_regfile|x15[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[30]~feeder_combout\ = \icpu|i_datapath|rd_data[30]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[30]~31_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[30]~feeder_combout\);

-- Location: FF_X24_Y10_N1
\icpu|i_datapath|i_regfile|x15[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[30]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(30));

-- Location: LCCOMB_X31_Y12_N30
\icpu|i_datapath|i_regfile|x13[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x13[30]~feeder_combout\ = \icpu|i_datapath|rd_data[30]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[30]~31_combout\,
	combout => \icpu|i_datapath|i_regfile|x13[30]~feeder_combout\);

-- Location: FF_X31_Y12_N31
\icpu|i_datapath|i_regfile|x13[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x13[30]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(30));

-- Location: FF_X23_Y11_N9
\icpu|i_datapath|i_regfile|x14[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(30));

-- Location: FF_X23_Y11_N15
\icpu|i_datapath|i_regfile|x12[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(30));

-- Location: LCCOMB_X23_Y11_N22
\icpu|i_datapath|i_regfile|Mux33~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux33~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x14\(30)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x12\(30) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x14\(30),
	datab => \icpu|i_datapath|i_regfile|x12\(30),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux33~17_combout\);

-- Location: LCCOMB_X31_Y12_N8
\icpu|i_datapath|i_regfile|Mux33~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux33~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux33~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(30))) # (!\icpu|i_datapath|i_regfile|Mux33~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x13\(30)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux33~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x15\(30),
	datac => \icpu|i_datapath|i_regfile|x13\(30),
	datad => \icpu|i_datapath|i_regfile|Mux33~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux33~18_combout\);

-- Location: FF_X31_Y15_N17
\icpu|i_datapath|i_regfile|x1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(30));

-- Location: LCCOMB_X32_Y16_N30
\icpu|i_datapath|i_regfile|x4[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x4[30]~feeder_combout\ = \icpu|i_datapath|rd_data[30]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[30]~31_combout\,
	combout => \icpu|i_datapath|i_regfile|x4[30]~feeder_combout\);

-- Location: FF_X32_Y16_N31
\icpu|i_datapath|i_regfile|x4[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x4[30]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(30));

-- Location: FF_X27_Y15_N9
\icpu|i_datapath|i_regfile|x6[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(30));

-- Location: LCCOMB_X27_Y15_N8
\icpu|i_datapath|i_regfile|Mux33~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux33~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x6\(30)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x4\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x4\(30),
	datac => \icpu|i_datapath|i_regfile|x6\(30),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux33~12_combout\);

-- Location: FF_X27_Y15_N7
\icpu|i_datapath|i_regfile|x5[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(30));

-- Location: LCCOMB_X32_Y17_N0
\icpu|i_datapath|i_regfile|x7[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x7[30]~feeder_combout\ = \icpu|i_datapath|rd_data[30]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[30]~31_combout\,
	combout => \icpu|i_datapath|i_regfile|x7[30]~feeder_combout\);

-- Location: FF_X32_Y17_N1
\icpu|i_datapath|i_regfile|x7[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x7[30]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(30));

-- Location: LCCOMB_X27_Y15_N6
\icpu|i_datapath|i_regfile|Mux33~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux33~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux33~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(30)))) # (!\icpu|i_datapath|i_regfile|Mux33~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(30))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|Mux33~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|Mux33~12_combout\,
	datac => \icpu|i_datapath|i_regfile|x5\(30),
	datad => \icpu|i_datapath|i_regfile|x7\(30),
	combout => \icpu|i_datapath|i_regfile|Mux33~13_combout\);

-- Location: LCCOMB_X30_Y16_N8
\icpu|i_datapath|i_regfile|Mux33~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux33~14_combout\ = (\icpu|i_datapath|i_regfile|Mux34~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux33~13_combout\))) # (!\icpu|i_datapath|i_regfile|Mux34~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(30))))) # (!\icpu|i_datapath|i_regfile|Mux34~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux34~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(30),
	datab => \icpu|i_datapath|i_regfile|Mux34~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux33~13_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux34~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux33~14_combout\);

-- Location: FF_X28_Y15_N3
\icpu|i_datapath|i_regfile|x3[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(30));

-- Location: FF_X28_Y15_N21
\icpu|i_datapath|i_regfile|x2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(30));

-- Location: LCCOMB_X28_Y15_N2
\icpu|i_datapath|i_regfile|Mux33~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux33~15_combout\ = (\icpu|i_datapath|i_regfile|Mux33~14_combout\ & (((\icpu|i_datapath|i_regfile|x3\(30))) # (!\icpu|i_datapath|i_regfile|Mux34~2_combout\))) # (!\icpu|i_datapath|i_regfile|Mux33~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux34~2_combout\ & ((\icpu|i_datapath|i_regfile|x2\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux33~14_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(30),
	datad => \icpu|i_datapath|i_regfile|x2\(30),
	combout => \icpu|i_datapath|i_regfile|Mux33~15_combout\);

-- Location: FF_X27_Y20_N13
\icpu|i_datapath|i_regfile|x29[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(30));

-- Location: FF_X28_Y20_N5
\icpu|i_datapath|i_regfile|x21[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(30));

-- Location: FF_X28_Y20_N3
\icpu|i_datapath|i_regfile|x25[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(30));

-- Location: FF_X27_Y20_N19
\icpu|i_datapath|i_regfile|x17[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(30));

-- Location: LCCOMB_X28_Y20_N2
\icpu|i_datapath|i_regfile|Mux33~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux33~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)) # ((\icpu|i_datapath|i_regfile|x25\(30))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x17\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x25\(30),
	datad => \icpu|i_datapath|i_regfile|x17\(30),
	combout => \icpu|i_datapath|i_regfile|Mux33~2_combout\);

-- Location: LCCOMB_X28_Y20_N4
\icpu|i_datapath|i_regfile|Mux33~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux33~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux33~2_combout\ & (\icpu|i_datapath|i_regfile|x29\(30))) # (!\icpu|i_datapath|i_regfile|Mux33~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(30)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|Mux33~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(30),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x21\(30),
	datad => \icpu|i_datapath|i_regfile|Mux33~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux33~3_combout\);

-- Location: LCCOMB_X28_Y12_N4
\icpu|i_datapath|i_regfile|x26[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x26[30]~feeder_combout\ = \icpu|i_datapath|rd_data[30]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[30]~31_combout\,
	combout => \icpu|i_datapath|i_regfile|x26[30]~feeder_combout\);

-- Location: FF_X28_Y12_N5
\icpu|i_datapath|i_regfile|x26[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x26[30]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(30));

-- Location: LCCOMB_X30_Y18_N18
\icpu|i_datapath|i_regfile|x30[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x30[30]~feeder_combout\ = \icpu|i_datapath|rd_data[30]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[30]~31_combout\,
	combout => \icpu|i_datapath|i_regfile|x30[30]~feeder_combout\);

-- Location: FF_X30_Y18_N19
\icpu|i_datapath|i_regfile|x30[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x30[30]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(30));

-- Location: LCCOMB_X28_Y12_N22
\icpu|i_datapath|i_regfile|x22[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x22[30]~feeder_combout\ = \icpu|i_datapath|rd_data[30]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[30]~31_combout\,
	combout => \icpu|i_datapath|i_regfile|x22[30]~feeder_combout\);

-- Location: FF_X28_Y12_N23
\icpu|i_datapath|i_regfile|x22[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x22[30]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(30));

-- Location: LCCOMB_X30_Y18_N20
\icpu|i_datapath|i_regfile|x18[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x18[30]~feeder_combout\ = \icpu|i_datapath|rd_data[30]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[30]~31_combout\,
	combout => \icpu|i_datapath|i_regfile|x18[30]~feeder_combout\);

-- Location: FF_X30_Y18_N21
\icpu|i_datapath|i_regfile|x18[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x18[30]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(30));

-- Location: LCCOMB_X30_Y18_N4
\icpu|i_datapath|i_regfile|Mux33~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux33~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x22\(30))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x18\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x22\(30),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \icpu|i_datapath|i_regfile|x18\(30),
	combout => \icpu|i_datapath|i_regfile|Mux33~4_combout\);

-- Location: LCCOMB_X30_Y18_N30
\icpu|i_datapath|i_regfile|Mux33~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux33~5_combout\ = (\icpu|i_datapath|i_regfile|Mux33~4_combout\ & (((\icpu|i_datapath|i_regfile|x30\(30)) # (!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|i_regfile|Mux33~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(30) & ((\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(30),
	datab => \icpu|i_datapath|i_regfile|x30\(30),
	datac => \icpu|i_datapath|i_regfile|Mux33~4_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux33~5_combout\);

-- Location: LCCOMB_X32_Y14_N24
\icpu|i_datapath|i_regfile|x20[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x20[30]~feeder_combout\ = \icpu|i_datapath|rd_data[30]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[30]~31_combout\,
	combout => \icpu|i_datapath|i_regfile|x20[30]~feeder_combout\);

-- Location: FF_X32_Y14_N25
\icpu|i_datapath|i_regfile|x20[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x20[30]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(30));

-- Location: FF_X32_Y15_N31
\icpu|i_datapath|i_regfile|x28[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(30));

-- Location: LCCOMB_X32_Y14_N6
\icpu|i_datapath|i_regfile|x24[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x24[30]~feeder_combout\ = \icpu|i_datapath|rd_data[30]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[30]~31_combout\,
	combout => \icpu|i_datapath|i_regfile|x24[30]~feeder_combout\);

-- Location: FF_X32_Y14_N7
\icpu|i_datapath|i_regfile|x24[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x24[30]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(30));

-- Location: FF_X32_Y15_N13
\icpu|i_datapath|i_regfile|x16[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(30));

-- Location: LCCOMB_X32_Y14_N0
\icpu|i_datapath|i_regfile|Mux33~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux33~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x24\(30))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x16\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x24\(30),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \icpu|i_datapath|i_regfile|x16\(30),
	combout => \icpu|i_datapath|i_regfile|Mux33~6_combout\);

-- Location: LCCOMB_X32_Y14_N10
\icpu|i_datapath|i_regfile|Mux33~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux33~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux33~6_combout\ & ((\icpu|i_datapath|i_regfile|x28\(30)))) # (!\icpu|i_datapath|i_regfile|Mux33~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(30))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|Mux33~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(30),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x28\(30),
	datad => \icpu|i_datapath|i_regfile|Mux33~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux33~7_combout\);

-- Location: LCCOMB_X30_Y18_N8
\icpu|i_datapath|i_regfile|Mux33~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux33~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|Mux33~5_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux33~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux33~5_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|i_regfile|Mux33~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux33~8_combout\);

-- Location: FF_X28_Y11_N19
\icpu|i_datapath|i_regfile|x27[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(30));

-- Location: FF_X24_Y14_N21
\icpu|i_datapath|i_regfile|x31[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(30));

-- Location: FF_X24_Y14_N19
\icpu|i_datapath|i_regfile|x19[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(30));

-- Location: FF_X28_Y11_N17
\icpu|i_datapath|i_regfile|x23[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(30));

-- Location: LCCOMB_X28_Y11_N16
\icpu|i_datapath|i_regfile|Mux33~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux33~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x23\(30)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x19\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x19\(30),
	datac => \icpu|i_datapath|i_regfile|x23\(30),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux33~9_combout\);

-- Location: LCCOMB_X24_Y14_N20
\icpu|i_datapath|i_regfile|Mux33~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux33~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux33~9_combout\ & ((\icpu|i_datapath|i_regfile|x31\(30)))) # (!\icpu|i_datapath|i_regfile|Mux33~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(30))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux33~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(30),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x31\(30),
	datad => \icpu|i_datapath|i_regfile|Mux33~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux33~10_combout\);

-- Location: LCCOMB_X30_Y18_N6
\icpu|i_datapath|i_regfile|Mux33~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux33~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux33~8_combout\ & ((\icpu|i_datapath|i_regfile|Mux33~10_combout\))) # (!\icpu|i_datapath|i_regfile|Mux33~8_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux33~3_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux33~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux33~3_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|Mux33~8_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux33~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux33~11_combout\);

-- Location: LCCOMB_X30_Y18_N28
\icpu|i_datapath|i_regfile|Mux33~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux33~16_combout\ = (\icpu|i_datapath|i_regfile|Mux34~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux34~1_combout\) # (\icpu|i_datapath|i_regfile|Mux33~11_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux33~15_combout\ & (!\icpu|i_datapath|i_regfile|Mux34~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux33~15_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux33~11_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux33~16_combout\);

-- Location: LCCOMB_X30_Y18_N10
\icpu|i_datapath|i_regfile|Mux33~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux33~19_combout\ = (\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux33~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux33~18_combout\))) # (!\icpu|i_datapath|i_regfile|Mux33~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux33~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux33~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux33~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux33~18_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux33~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux33~19_combout\);

-- Location: LCCOMB_X27_Y20_N8
\icpu|i_datapath|i_regfile|x17[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x17[29]~feeder_combout\ = \icpu|i_datapath|rd_data[29]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[29]~27_combout\,
	combout => \icpu|i_datapath|i_regfile|x17[29]~feeder_combout\);

-- Location: FF_X27_Y20_N9
\icpu|i_datapath|i_regfile|x17[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x17[29]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(29));

-- Location: FF_X28_Y20_N11
\icpu|i_datapath|i_regfile|x25[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~27_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(29));

-- Location: LCCOMB_X28_Y20_N10
\icpu|i_datapath|i_regfile|Mux34~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux34~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(29)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x17\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(29),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x25\(29),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux34~7_combout\);

-- Location: FF_X28_Y20_N17
\icpu|i_datapath|i_regfile|x21[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~27_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(29));

-- Location: LCCOMB_X27_Y20_N24
\icpu|i_datapath|i_regfile|x29[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x29[29]~feeder_combout\ = \icpu|i_datapath|rd_data[29]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[29]~27_combout\,
	combout => \icpu|i_datapath|i_regfile|x29[29]~feeder_combout\);

-- Location: FF_X27_Y20_N25
\icpu|i_datapath|i_regfile|x29[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x29[29]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(29));

-- Location: LCCOMB_X28_Y20_N16
\icpu|i_datapath|i_regfile|Mux34~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux34~8_combout\ = (\icpu|i_datapath|i_regfile|Mux34~7_combout\ & (((\icpu|i_datapath|i_regfile|x29\(29))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17)))) # (!\icpu|i_datapath|i_regfile|Mux34~7_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x21\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~7_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x21\(29),
	datad => \icpu|i_datapath|i_regfile|x29\(29),
	combout => \icpu|i_datapath|i_regfile|Mux34~8_combout\);

-- Location: FF_X32_Y15_N19
\icpu|i_datapath|i_regfile|x28[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~27_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(29));

-- Location: FF_X32_Y15_N25
\icpu|i_datapath|i_regfile|x16[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~27_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(29));

-- Location: FF_X21_Y21_N19
\icpu|i_datapath|i_regfile|x24[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~27_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(29));

-- Location: LCCOMB_X21_Y21_N18
\icpu|i_datapath|i_regfile|Mux34~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux34~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x24\(29)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x16\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(29),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x24\(29),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux34~9_combout\);

-- Location: FF_X21_Y21_N13
\icpu|i_datapath|i_regfile|x20[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~27_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(29));

-- Location: LCCOMB_X21_Y21_N12
\icpu|i_datapath|i_regfile|Mux34~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux34~10_combout\ = (\icpu|i_datapath|i_regfile|Mux34~9_combout\ & ((\icpu|i_datapath|i_regfile|x28\(29)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|i_regfile|Mux34~9_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(29) & \iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(29),
	datab => \icpu|i_datapath|i_regfile|Mux34~9_combout\,
	datac => \icpu|i_datapath|i_regfile|x20\(29),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux34~10_combout\);

-- Location: LCCOMB_X19_Y20_N8
\icpu|i_datapath|i_regfile|Mux34~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux34~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux34~8_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((!\iMem|altsyncram_component|auto_generated|q_a\(16) & \icpu|i_datapath|i_regfile|Mux34~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~8_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|i_regfile|Mux34~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux34~11_combout\);

-- Location: LCCOMB_X24_Y22_N16
\icpu|i_datapath|i_regfile|x30[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x30[29]~feeder_combout\ = \icpu|i_datapath|rd_data[29]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[29]~27_combout\,
	combout => \icpu|i_datapath|i_regfile|x30[29]~feeder_combout\);

-- Location: FF_X24_Y22_N17
\icpu|i_datapath|i_regfile|x30[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x30[29]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(29));

-- Location: FF_X24_Y21_N27
\icpu|i_datapath|i_regfile|x26[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~27_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(29));

-- Location: FF_X24_Y21_N13
\icpu|i_datapath|i_regfile|x18[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~27_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(29));

-- Location: FF_X23_Y21_N23
\icpu|i_datapath|i_regfile|x22[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~27_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(29));

-- Location: LCCOMB_X23_Y21_N22
\icpu|i_datapath|i_regfile|Mux34~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux34~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x22\(29)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x18\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x18\(29),
	datac => \icpu|i_datapath|i_regfile|x22\(29),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux34~5_combout\);

-- Location: LCCOMB_X24_Y21_N26
\icpu|i_datapath|i_regfile|Mux34~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux34~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux34~5_combout\ & (\icpu|i_datapath|i_regfile|x30\(29))) # (!\icpu|i_datapath|i_regfile|Mux34~5_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(29)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux34~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(29),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x26\(29),
	datad => \icpu|i_datapath|i_regfile|Mux34~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux34~6_combout\);

-- Location: FF_X24_Y14_N5
\icpu|i_datapath|i_regfile|x31[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~27_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(29));

-- Location: FF_X28_Y11_N7
\icpu|i_datapath|i_regfile|x27[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~27_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(29));

-- Location: FF_X28_Y11_N21
\icpu|i_datapath|i_regfile|x23[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~27_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(29));

-- Location: FF_X24_Y14_N29
\icpu|i_datapath|i_regfile|x19[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~27_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(29));

-- Location: LCCOMB_X28_Y11_N20
\icpu|i_datapath|i_regfile|Mux34~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux34~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (\iMem|altsyncram_component|auto_generated|q_a\(17))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x23\(29))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x19\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x23\(29),
	datad => \icpu|i_datapath|i_regfile|x19\(29),
	combout => \icpu|i_datapath|i_regfile|Mux34~12_combout\);

-- Location: LCCOMB_X28_Y11_N6
\icpu|i_datapath|i_regfile|Mux34~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux34~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux34~12_combout\ & (\icpu|i_datapath|i_regfile|x31\(29))) # (!\icpu|i_datapath|i_regfile|Mux34~12_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(29)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux34~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x31\(29),
	datac => \icpu|i_datapath|i_regfile|x27\(29),
	datad => \icpu|i_datapath|i_regfile|Mux34~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux34~13_combout\);

-- Location: LCCOMB_X19_Y16_N18
\icpu|i_datapath|i_regfile|Mux34~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux34~14_combout\ = (\icpu|i_datapath|i_regfile|Mux34~11_combout\ & (((\icpu|i_datapath|i_regfile|Mux34~13_combout\) # (!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|i_regfile|Mux34~11_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux34~6_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~11_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~6_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|i_regfile|Mux34~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux34~14_combout\);

-- Location: FF_X27_Y12_N21
\icpu|i_datapath|i_regfile|x15[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|rd_data[29]~27_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(29));

-- Location: FF_X23_Y11_N21
\icpu|i_datapath|i_regfile|x14[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~27_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(29));

-- Location: LCCOMB_X31_Y12_N0
\icpu|i_datapath|i_regfile|x13[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x13[29]~feeder_combout\ = \icpu|i_datapath|rd_data[29]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[29]~27_combout\,
	combout => \icpu|i_datapath|i_regfile|x13[29]~feeder_combout\);

-- Location: FF_X31_Y12_N1
\icpu|i_datapath|i_regfile|x13[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x13[29]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(29));

-- Location: FF_X23_Y11_N7
\icpu|i_datapath|i_regfile|x12[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~27_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(29));

-- Location: LCCOMB_X23_Y11_N0
\icpu|i_datapath|i_regfile|Mux34~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux34~22_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x13\(29)) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (((!\iMem|altsyncram_component|auto_generated|q_a\(16) & \icpu|i_datapath|i_regfile|x12\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x13\(29),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|i_regfile|x12\(29),
	combout => \icpu|i_datapath|i_regfile|Mux34~22_combout\);

-- Location: LCCOMB_X23_Y11_N20
\icpu|i_datapath|i_regfile|Mux34~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux34~23_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux34~22_combout\ & (\icpu|i_datapath|i_regfile|x15\(29))) # (!\icpu|i_datapath|i_regfile|Mux34~22_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(29)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux34~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x15\(29),
	datac => \icpu|i_datapath|i_regfile|x14\(29),
	datad => \icpu|i_datapath|i_regfile|Mux34~22_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux34~23_combout\);

-- Location: FF_X30_Y15_N15
\icpu|i_datapath|i_regfile|x7[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~27_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(29));

-- Location: FF_X30_Y15_N17
\icpu|i_datapath|i_regfile|x4[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~27_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(29));

-- Location: FF_X27_Y15_N17
\icpu|i_datapath|i_regfile|x5[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~27_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(29));

-- Location: LCCOMB_X27_Y15_N16
\icpu|i_datapath|i_regfile|Mux34~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux34~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|x5\(29)) # (\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (\icpu|i_datapath|i_regfile|x4\(29) & ((!\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x4\(29),
	datac => \icpu|i_datapath|i_regfile|x5\(29),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux34~17_combout\);

-- Location: FF_X27_Y15_N15
\icpu|i_datapath|i_regfile|x6[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~27_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(29));

-- Location: LCCOMB_X27_Y15_N14
\icpu|i_datapath|i_regfile|Mux34~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux34~18_combout\ = (\icpu|i_datapath|i_regfile|Mux34~17_combout\ & ((\icpu|i_datapath|i_regfile|x7\(29)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|i_regfile|Mux34~17_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x6\(29) & \iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(29),
	datab => \icpu|i_datapath|i_regfile|Mux34~17_combout\,
	datac => \icpu|i_datapath|i_regfile|x6\(29),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux34~18_combout\);

-- Location: LCCOMB_X31_Y15_N20
\icpu|i_datapath|i_regfile|x1[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x1[29]~feeder_combout\ = \icpu|i_datapath|rd_data[29]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[29]~27_combout\,
	combout => \icpu|i_datapath|i_regfile|x1[29]~feeder_combout\);

-- Location: FF_X31_Y15_N21
\icpu|i_datapath|i_regfile|x1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x1[29]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(29));

-- Location: LCCOMB_X27_Y17_N6
\icpu|i_datapath|i_regfile|Mux34~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux34~19_combout\ = (\icpu|i_datapath|i_regfile|Mux34~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~4_combout\ & (\icpu|i_datapath|i_regfile|Mux34~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux34~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x1\(29)))))) # (!\icpu|i_datapath|i_regfile|Mux34~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux34~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~18_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(29),
	datac => \icpu|i_datapath|i_regfile|Mux34~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux34~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux34~19_combout\);

-- Location: FF_X28_Y15_N25
\icpu|i_datapath|i_regfile|x2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~27_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(29));

-- Location: FF_X28_Y15_N27
\icpu|i_datapath|i_regfile|x3[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~27_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(29));

-- Location: LCCOMB_X28_Y15_N26
\icpu|i_datapath|i_regfile|Mux34~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux34~20_combout\ = (\icpu|i_datapath|i_regfile|Mux34~19_combout\ & (((\icpu|i_datapath|i_regfile|x3\(29)) # (!\icpu|i_datapath|i_regfile|Mux34~2_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~19_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(29) & ((\icpu|i_datapath|i_regfile|Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~19_combout\,
	datab => \icpu|i_datapath|i_regfile|x2\(29),
	datac => \icpu|i_datapath|i_regfile|x3\(29),
	datad => \icpu|i_datapath|i_regfile|Mux34~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux34~20_combout\);

-- Location: FF_X19_Y18_N15
\icpu|i_datapath|i_regfile|x9[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~27_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(29));

-- Location: LCCOMB_X19_Y18_N0
\icpu|i_datapath|i_regfile|x10[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[29]~feeder_combout\ = \icpu|i_datapath|rd_data[29]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[29]~27_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[29]~feeder_combout\);

-- Location: FF_X19_Y18_N1
\icpu|i_datapath|i_regfile|x10[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[29]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(29));

-- Location: FF_X19_Y15_N9
\icpu|i_datapath|i_regfile|x8[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~27_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(29));

-- Location: LCCOMB_X19_Y15_N14
\icpu|i_datapath|i_regfile|Mux34~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux34~15_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x10\(29)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x8\(29) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(29),
	datab => \icpu|i_datapath|i_regfile|x8\(29),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux34~15_combout\);

-- Location: LCCOMB_X19_Y15_N18
\icpu|i_datapath|i_regfile|Mux34~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux34~16_combout\ = (\icpu|i_datapath|i_regfile|Mux34~15_combout\ & (((\icpu|i_datapath|i_regfile|x11\(29)) # (!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|i_regfile|Mux34~15_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(29) & ((\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(29),
	datab => \icpu|i_datapath|i_regfile|Mux34~15_combout\,
	datac => \icpu|i_datapath|i_regfile|x11\(29),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux34~16_combout\);

-- Location: LCCOMB_X19_Y16_N16
\icpu|i_datapath|i_regfile|Mux34~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux34~21_combout\ = (\icpu|i_datapath|i_regfile|Mux34~0_combout\ & (\icpu|i_datapath|i_regfile|Mux34~1_combout\)) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~1_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux34~16_combout\))) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & (\icpu|i_datapath|i_regfile|Mux34~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux34~20_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux34~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux34~21_combout\);

-- Location: LCCOMB_X19_Y16_N30
\icpu|i_datapath|i_regfile|Mux34~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux34~24_combout\ = (\icpu|i_datapath|i_regfile|Mux34~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~21_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~23_combout\))) # (!\icpu|i_datapath|i_regfile|Mux34~21_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux34~14_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux34~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~14_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux34~23_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux34~21_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux34~24_combout\);

-- Location: FF_X27_Y17_N11
\icpu|i_datapath|i_regfile|x2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(28));

-- Location: FF_X27_Y17_N5
\icpu|i_datapath|i_regfile|x3[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(28));

-- Location: FF_X30_Y15_N31
\icpu|i_datapath|i_regfile|x7[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(28));

-- Location: FF_X27_Y15_N31
\icpu|i_datapath|i_regfile|x5[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(28));

-- Location: FF_X30_Y15_N9
\icpu|i_datapath|i_regfile|x4[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(28));

-- Location: FF_X27_Y15_N21
\icpu|i_datapath|i_regfile|x6[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(28));

-- Location: LCCOMB_X27_Y15_N20
\icpu|i_datapath|i_regfile|Mux35~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux35~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x6\(28)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x4\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x4\(28),
	datac => \icpu|i_datapath|i_regfile|x6\(28),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux35~12_combout\);

-- Location: LCCOMB_X27_Y15_N30
\icpu|i_datapath|i_regfile|Mux35~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux35~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux35~12_combout\ & (\icpu|i_datapath|i_regfile|x7\(28))) # (!\icpu|i_datapath|i_regfile|Mux35~12_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x5\(28)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux35~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x7\(28),
	datac => \icpu|i_datapath|i_regfile|x5\(28),
	datad => \icpu|i_datapath|i_regfile|Mux35~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux35~13_combout\);

-- Location: LCCOMB_X31_Y15_N0
\icpu|i_datapath|i_regfile|x1[28]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x1[28]~feeder_combout\ = \icpu|i_datapath|rd_data[28]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[28]~23_combout\,
	combout => \icpu|i_datapath|i_regfile|x1[28]~feeder_combout\);

-- Location: FF_X31_Y15_N1
\icpu|i_datapath|i_regfile|x1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x1[28]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(28));

-- Location: LCCOMB_X27_Y17_N8
\icpu|i_datapath|i_regfile|Mux35~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux35~14_combout\ = (\icpu|i_datapath|i_regfile|Mux34~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~4_combout\ & (\icpu|i_datapath|i_regfile|Mux35~13_combout\)) # (!\icpu|i_datapath|i_regfile|Mux34~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x1\(28)))))) # (!\icpu|i_datapath|i_regfile|Mux34~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux34~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux35~13_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(28),
	datac => \icpu|i_datapath|i_regfile|Mux34~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux34~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux35~14_combout\);

-- Location: LCCOMB_X27_Y17_N4
\icpu|i_datapath|i_regfile|Mux35~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux35~15_combout\ = (\icpu|i_datapath|i_regfile|Mux34~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux35~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(28)))) # (!\icpu|i_datapath|i_regfile|Mux35~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(28))))) # (!\icpu|i_datapath|i_regfile|Mux34~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux35~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(28),
	datab => \icpu|i_datapath|i_regfile|Mux34~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(28),
	datad => \icpu|i_datapath|i_regfile|Mux35~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux35~15_combout\);

-- Location: LCCOMB_X20_Y19_N22
\icpu|i_datapath|i_regfile|x31[28]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x31[28]~feeder_combout\ = \icpu|i_datapath|rd_data[28]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[28]~23_combout\,
	combout => \icpu|i_datapath|i_regfile|x31[28]~feeder_combout\);

-- Location: FF_X20_Y19_N23
\icpu|i_datapath|i_regfile|x31[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x31[28]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(28));

-- Location: FF_X28_Y11_N31
\icpu|i_datapath|i_regfile|x27[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(28));

-- Location: LCCOMB_X20_Y19_N12
\icpu|i_datapath|i_regfile|x19[28]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x19[28]~feeder_combout\ = \icpu|i_datapath|rd_data[28]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[28]~23_combout\,
	combout => \icpu|i_datapath|i_regfile|x19[28]~feeder_combout\);

-- Location: FF_X20_Y19_N13
\icpu|i_datapath|i_regfile|x19[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x19[28]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(28));

-- Location: FF_X28_Y11_N29
\icpu|i_datapath|i_regfile|x23[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(28));

-- Location: LCCOMB_X28_Y11_N28
\icpu|i_datapath|i_regfile|Mux35~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux35~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x23\(28)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x19\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x19\(28),
	datac => \icpu|i_datapath|i_regfile|x23\(28),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux35~9_combout\);

-- Location: LCCOMB_X20_Y19_N4
\icpu|i_datapath|i_regfile|Mux35~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux35~10_combout\ = (\icpu|i_datapath|i_regfile|Mux35~9_combout\ & ((\icpu|i_datapath|i_regfile|x31\(28)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|i_regfile|Mux35~9_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x27\(28) & \iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(28),
	datab => \icpu|i_datapath|i_regfile|x27\(28),
	datac => \icpu|i_datapath|i_regfile|Mux35~9_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux35~10_combout\);

-- Location: FF_X24_Y21_N31
\icpu|i_datapath|i_regfile|x26[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(28));

-- Location: FF_X22_Y21_N9
\icpu|i_datapath|i_regfile|x30[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(28));

-- Location: LCCOMB_X23_Y21_N20
\icpu|i_datapath|i_regfile|x22[28]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x22[28]~feeder_combout\ = \icpu|i_datapath|rd_data[28]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[28]~23_combout\,
	combout => \icpu|i_datapath|i_regfile|x22[28]~feeder_combout\);

-- Location: FF_X23_Y21_N21
\icpu|i_datapath|i_regfile|x22[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x22[28]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(28));

-- Location: FF_X24_Y21_N25
\icpu|i_datapath|i_regfile|x18[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(28));

-- Location: LCCOMB_X23_Y21_N6
\icpu|i_datapath|i_regfile|Mux35~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux35~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x22\(28))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x18\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x22\(28),
	datac => \icpu|i_datapath|i_regfile|x18\(28),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux35~4_combout\);

-- Location: LCCOMB_X22_Y21_N8
\icpu|i_datapath|i_regfile|Mux35~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux35~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux35~4_combout\ & ((\icpu|i_datapath|i_regfile|x30\(28)))) # (!\icpu|i_datapath|i_regfile|Mux35~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(28))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux35~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x26\(28),
	datac => \icpu|i_datapath|i_regfile|x30\(28),
	datad => \icpu|i_datapath|i_regfile|Mux35~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux35~5_combout\);

-- Location: FF_X32_Y15_N15
\icpu|i_datapath|i_regfile|x28[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(28));

-- Location: FF_X21_Y21_N1
\icpu|i_datapath|i_regfile|x20[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(28));

-- Location: FF_X32_Y15_N21
\icpu|i_datapath|i_regfile|x16[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(28));

-- Location: FF_X21_Y21_N11
\icpu|i_datapath|i_regfile|x24[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(28));

-- Location: LCCOMB_X21_Y21_N10
\icpu|i_datapath|i_regfile|Mux35~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux35~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x24\(28)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x16\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(28),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x24\(28),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux35~6_combout\);

-- Location: LCCOMB_X21_Y21_N0
\icpu|i_datapath|i_regfile|Mux35~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux35~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux35~6_combout\ & (\icpu|i_datapath|i_regfile|x28\(28))) # (!\icpu|i_datapath|i_regfile|Mux35~6_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(28)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|Mux35~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(28),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x20\(28),
	datad => \icpu|i_datapath|i_regfile|Mux35~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux35~7_combout\);

-- Location: LCCOMB_X27_Y12_N26
\icpu|i_datapath|i_regfile|Mux35~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux35~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|Mux35~5_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux35~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|Mux35~5_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux35~7_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux35~8_combout\);

-- Location: FF_X29_Y21_N21
\icpu|i_datapath|i_regfile|x17[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(28));

-- Location: FF_X28_Y20_N23
\icpu|i_datapath|i_regfile|x25[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(28));

-- Location: LCCOMB_X28_Y20_N22
\icpu|i_datapath|i_regfile|Mux35~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux35~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(28)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x17\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(28),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x25\(28),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux35~2_combout\);

-- Location: LCCOMB_X30_Y20_N8
\icpu|i_datapath|i_regfile|x29[28]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x29[28]~feeder_combout\ = \icpu|i_datapath|rd_data[28]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[28]~23_combout\,
	combout => \icpu|i_datapath|i_regfile|x29[28]~feeder_combout\);

-- Location: FF_X30_Y20_N9
\icpu|i_datapath|i_regfile|x29[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x29[28]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(28));

-- Location: FF_X28_Y20_N21
\icpu|i_datapath|i_regfile|x21[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(28));

-- Location: LCCOMB_X28_Y20_N18
\icpu|i_datapath|i_regfile|Mux35~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux35~3_combout\ = (\icpu|i_datapath|i_regfile|Mux35~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(28)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|i_regfile|Mux35~2_combout\ & 
-- (((\iMem|altsyncram_component|auto_generated|q_a\(17) & \icpu|i_datapath|i_regfile|x21\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux35~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x29\(28),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \icpu|i_datapath|i_regfile|x21\(28),
	combout => \icpu|i_datapath|i_regfile|Mux35~3_combout\);

-- Location: LCCOMB_X27_Y12_N0
\icpu|i_datapath|i_regfile|Mux35~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux35~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux35~8_combout\ & (\icpu|i_datapath|i_regfile|Mux35~10_combout\)) # (!\icpu|i_datapath|i_regfile|Mux35~8_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux35~3_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux35~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|Mux35~10_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux35~8_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux35~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux35~11_combout\);

-- Location: LCCOMB_X27_Y12_N10
\icpu|i_datapath|i_regfile|Mux35~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux35~16_combout\ = (\icpu|i_datapath|i_regfile|Mux34~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~1_combout\) # ((\icpu|i_datapath|i_regfile|Mux35~11_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & 
-- (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & (\icpu|i_datapath|i_regfile|Mux35~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux35~15_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux35~11_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux35~16_combout\);

-- Location: FF_X27_Y13_N17
\icpu|i_datapath|i_regfile|x8[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(28));

-- Location: LCCOMB_X26_Y13_N12
\icpu|i_datapath|i_regfile|Mux35~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux35~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|x9\(28)) # (\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (\icpu|i_datapath|i_regfile|x8\(28) & ((!\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(28),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x9\(28),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux35~0_combout\);

-- Location: FF_X27_Y13_N11
\icpu|i_datapath|i_regfile|x11[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(28));

-- Location: FF_X26_Y13_N19
\icpu|i_datapath|i_regfile|x10[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(28));

-- Location: LCCOMB_X26_Y13_N18
\icpu|i_datapath|i_regfile|Mux35~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux35~1_combout\ = (\icpu|i_datapath|i_regfile|Mux35~0_combout\ & ((\icpu|i_datapath|i_regfile|x11\(28)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|i_regfile|Mux35~0_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x10\(28) & \iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux35~0_combout\,
	datab => \icpu|i_datapath|i_regfile|x11\(28),
	datac => \icpu|i_datapath|i_regfile|x10\(28),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux35~1_combout\);

-- Location: FF_X23_Y11_N13
\icpu|i_datapath|i_regfile|x14[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(28));

-- Location: FF_X23_Y11_N11
\icpu|i_datapath|i_regfile|x12[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(28));

-- Location: LCCOMB_X23_Y11_N30
\icpu|i_datapath|i_regfile|Mux35~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux35~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x14\(28)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x12\(28) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x14\(28),
	datab => \icpu|i_datapath|i_regfile|x12\(28),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux35~17_combout\);

-- Location: LCCOMB_X19_Y12_N4
\icpu|i_datapath|i_regfile|x13[28]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x13[28]~feeder_combout\ = \icpu|i_datapath|rd_data[28]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[28]~23_combout\,
	combout => \icpu|i_datapath|i_regfile|x13[28]~feeder_combout\);

-- Location: FF_X19_Y12_N5
\icpu|i_datapath|i_regfile|x13[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x13[28]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(28));

-- Location: LCCOMB_X19_Y12_N30
\icpu|i_datapath|i_regfile|x15[28]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[28]~feeder_combout\ = \icpu|i_datapath|rd_data[28]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[28]~23_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[28]~feeder_combout\);

-- Location: FF_X19_Y12_N31
\icpu|i_datapath|i_regfile|x15[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[28]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(28));

-- Location: LCCOMB_X19_Y12_N24
\icpu|i_datapath|i_regfile|Mux35~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux35~18_combout\ = (\icpu|i_datapath|i_regfile|Mux35~17_combout\ & (((\icpu|i_datapath|i_regfile|x15\(28)) # (!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|i_regfile|Mux35~17_combout\ & 
-- (\icpu|i_datapath|i_regfile|x13\(28) & ((\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux35~17_combout\,
	datab => \icpu|i_datapath|i_regfile|x13\(28),
	datac => \icpu|i_datapath|i_regfile|x15\(28),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux35~18_combout\);

-- Location: LCCOMB_X27_Y12_N24
\icpu|i_datapath|i_regfile|Mux35~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux35~19_combout\ = (\icpu|i_datapath|i_regfile|Mux35~16_combout\ & (((\icpu|i_datapath|i_regfile|Mux35~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\))) # (!\icpu|i_datapath|i_regfile|Mux35~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux34~1_combout\ & (\icpu|i_datapath|i_regfile|Mux35~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux35~16_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux35~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux35~18_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux35~19_combout\);

-- Location: LCCOMB_X20_Y11_N2
\icpu|i_datapath|jalr_dest[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jalr_dest[1]~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux62~19_combout\ & (\icpu|i_datapath|jalr_dest[0]~1\ & VCC)) # (!\icpu|i_datapath|i_regfile|Mux62~19_combout\ & 
-- (!\icpu|i_datapath|jalr_dest[0]~1\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux62~19_combout\ & (!\icpu|i_datapath|jalr_dest[0]~1\)) # (!\icpu|i_datapath|i_regfile|Mux62~19_combout\ & 
-- ((\icpu|i_datapath|jalr_dest[0]~1\) # (GND)))))
-- \icpu|i_datapath|jalr_dest[1]~3\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(21) & (!\icpu|i_datapath|i_regfile|Mux62~19_combout\ & !\icpu|i_datapath|jalr_dest[0]~1\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\icpu|i_datapath|jalr_dest[0]~1\) # (!\icpu|i_datapath|i_regfile|Mux62~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|Mux62~19_combout\,
	datad => VCC,
	cin => \icpu|i_datapath|jalr_dest[0]~1\,
	combout => \icpu|i_datapath|jalr_dest[1]~2_combout\,
	cout => \icpu|i_datapath|jalr_dest[1]~3\);

-- Location: LCCOMB_X20_Y11_N4
\icpu|i_datapath|jalr_dest[2]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jalr_dest[2]~4_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(22) $ (\icpu|i_datapath|i_regfile|Mux61~19_combout\ $ (!\icpu|i_datapath|jalr_dest[1]~3\)))) # (GND)
-- \icpu|i_datapath|jalr_dest[2]~5\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux61~19_combout\) # (!\icpu|i_datapath|jalr_dest[1]~3\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|Mux61~19_combout\ & !\icpu|i_datapath|jalr_dest[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|Mux61~19_combout\,
	datad => VCC,
	cin => \icpu|i_datapath|jalr_dest[1]~3\,
	combout => \icpu|i_datapath|jalr_dest[2]~4_combout\,
	cout => \icpu|i_datapath|jalr_dest[2]~5\);

-- Location: LCCOMB_X20_Y11_N6
\icpu|i_datapath|jalr_dest[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jalr_dest[3]~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux60~19_combout\ & (\icpu|i_datapath|jalr_dest[2]~5\ & VCC)) # (!\icpu|i_datapath|i_regfile|Mux60~19_combout\ & 
-- (!\icpu|i_datapath|jalr_dest[2]~5\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux60~19_combout\ & (!\icpu|i_datapath|jalr_dest[2]~5\)) # (!\icpu|i_datapath|i_regfile|Mux60~19_combout\ & 
-- ((\icpu|i_datapath|jalr_dest[2]~5\) # (GND)))))
-- \icpu|i_datapath|jalr_dest[3]~7\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(23) & (!\icpu|i_datapath|i_regfile|Mux60~19_combout\ & !\icpu|i_datapath|jalr_dest[2]~5\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\icpu|i_datapath|jalr_dest[2]~5\) # (!\icpu|i_datapath|i_regfile|Mux60~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|Mux60~19_combout\,
	datad => VCC,
	cin => \icpu|i_datapath|jalr_dest[2]~5\,
	combout => \icpu|i_datapath|jalr_dest[3]~6_combout\,
	cout => \icpu|i_datapath|jalr_dest[3]~7\);

-- Location: LCCOMB_X20_Y11_N8
\icpu|i_datapath|jalr_dest[4]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jalr_dest[4]~8_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(24) $ (\icpu|i_datapath|i_regfile|Mux59~19_combout\ $ (!\icpu|i_datapath|jalr_dest[3]~7\)))) # (GND)
-- \icpu|i_datapath|jalr_dest[4]~9\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(24) & ((\icpu|i_datapath|i_regfile|Mux59~19_combout\) # (!\icpu|i_datapath|jalr_dest[3]~7\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(24) & 
-- (\icpu|i_datapath|i_regfile|Mux59~19_combout\ & !\icpu|i_datapath|jalr_dest[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(24),
	datab => \icpu|i_datapath|i_regfile|Mux59~19_combout\,
	datad => VCC,
	cin => \icpu|i_datapath|jalr_dest[3]~7\,
	combout => \icpu|i_datapath|jalr_dest[4]~8_combout\,
	cout => \icpu|i_datapath|jalr_dest[4]~9\);

-- Location: LCCOMB_X20_Y11_N10
\icpu|i_datapath|jalr_dest[5]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jalr_dest[5]~10_combout\ = (\icpu|i_datapath|i_regfile|Mux58~19_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(25) & (\icpu|i_datapath|jalr_dest[4]~9\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(25) & 
-- (!\icpu|i_datapath|jalr_dest[4]~9\)))) # (!\icpu|i_datapath|i_regfile|Mux58~19_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(25) & (!\icpu|i_datapath|jalr_dest[4]~9\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(25) & 
-- ((\icpu|i_datapath|jalr_dest[4]~9\) # (GND)))))
-- \icpu|i_datapath|jalr_dest[5]~11\ = CARRY((\icpu|i_datapath|i_regfile|Mux58~19_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(25) & !\icpu|i_datapath|jalr_dest[4]~9\)) # (!\icpu|i_datapath|i_regfile|Mux58~19_combout\ & 
-- ((!\icpu|i_datapath|jalr_dest[4]~9\) # (!\iMem|altsyncram_component|auto_generated|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux58~19_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(25),
	datad => VCC,
	cin => \icpu|i_datapath|jalr_dest[4]~9\,
	combout => \icpu|i_datapath|jalr_dest[5]~10_combout\,
	cout => \icpu|i_datapath|jalr_dest[5]~11\);

-- Location: LCCOMB_X20_Y11_N12
\icpu|i_datapath|jalr_dest[6]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jalr_dest[6]~12_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(26) $ (\icpu|i_datapath|i_regfile|Mux57~19_combout\ $ (!\icpu|i_datapath|jalr_dest[5]~11\)))) # (GND)
-- \icpu|i_datapath|jalr_dest[6]~13\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(26) & ((\icpu|i_datapath|i_regfile|Mux57~19_combout\) # (!\icpu|i_datapath|jalr_dest[5]~11\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(26) & 
-- (\icpu|i_datapath|i_regfile|Mux57~19_combout\ & !\icpu|i_datapath|jalr_dest[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(26),
	datab => \icpu|i_datapath|i_regfile|Mux57~19_combout\,
	datad => VCC,
	cin => \icpu|i_datapath|jalr_dest[5]~11\,
	combout => \icpu|i_datapath|jalr_dest[6]~12_combout\,
	cout => \icpu|i_datapath|jalr_dest[6]~13\);

-- Location: LCCOMB_X20_Y11_N14
\icpu|i_datapath|jalr_dest[7]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jalr_dest[7]~14_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(27) & ((\icpu|i_datapath|i_regfile|Mux56~19_combout\ & (\icpu|i_datapath|jalr_dest[6]~13\ & VCC)) # (!\icpu|i_datapath|i_regfile|Mux56~19_combout\ & 
-- (!\icpu|i_datapath|jalr_dest[6]~13\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(27) & ((\icpu|i_datapath|i_regfile|Mux56~19_combout\ & (!\icpu|i_datapath|jalr_dest[6]~13\)) # (!\icpu|i_datapath|i_regfile|Mux56~19_combout\ & 
-- ((\icpu|i_datapath|jalr_dest[6]~13\) # (GND)))))
-- \icpu|i_datapath|jalr_dest[7]~15\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(27) & (!\icpu|i_datapath|i_regfile|Mux56~19_combout\ & !\icpu|i_datapath|jalr_dest[6]~13\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(27) & 
-- ((!\icpu|i_datapath|jalr_dest[6]~13\) # (!\icpu|i_datapath|i_regfile|Mux56~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(27),
	datab => \icpu|i_datapath|i_regfile|Mux56~19_combout\,
	datad => VCC,
	cin => \icpu|i_datapath|jalr_dest[6]~13\,
	combout => \icpu|i_datapath|jalr_dest[7]~14_combout\,
	cout => \icpu|i_datapath|jalr_dest[7]~15\);

-- Location: LCCOMB_X20_Y11_N16
\icpu|i_datapath|jalr_dest[8]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jalr_dest[8]~16_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(28) $ (\icpu|i_datapath|i_regfile|Mux55~19_combout\ $ (!\icpu|i_datapath|jalr_dest[7]~15\)))) # (GND)
-- \icpu|i_datapath|jalr_dest[8]~17\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(28) & ((\icpu|i_datapath|i_regfile|Mux55~19_combout\) # (!\icpu|i_datapath|jalr_dest[7]~15\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(28) & 
-- (\icpu|i_datapath|i_regfile|Mux55~19_combout\ & !\icpu|i_datapath|jalr_dest[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(28),
	datab => \icpu|i_datapath|i_regfile|Mux55~19_combout\,
	datad => VCC,
	cin => \icpu|i_datapath|jalr_dest[7]~15\,
	combout => \icpu|i_datapath|jalr_dest[8]~16_combout\,
	cout => \icpu|i_datapath|jalr_dest[8]~17\);

-- Location: LCCOMB_X20_Y11_N18
\icpu|i_datapath|jalr_dest[9]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jalr_dest[9]~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(29) & ((\icpu|i_datapath|i_regfile|Mux54~19_combout\ & (\icpu|i_datapath|jalr_dest[8]~17\ & VCC)) # (!\icpu|i_datapath|i_regfile|Mux54~19_combout\ & 
-- (!\icpu|i_datapath|jalr_dest[8]~17\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(29) & ((\icpu|i_datapath|i_regfile|Mux54~19_combout\ & (!\icpu|i_datapath|jalr_dest[8]~17\)) # (!\icpu|i_datapath|i_regfile|Mux54~19_combout\ & 
-- ((\icpu|i_datapath|jalr_dest[8]~17\) # (GND)))))
-- \icpu|i_datapath|jalr_dest[9]~19\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(29) & (!\icpu|i_datapath|i_regfile|Mux54~19_combout\ & !\icpu|i_datapath|jalr_dest[8]~17\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(29) & 
-- ((!\icpu|i_datapath|jalr_dest[8]~17\) # (!\icpu|i_datapath|i_regfile|Mux54~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(29),
	datab => \icpu|i_datapath|i_regfile|Mux54~19_combout\,
	datad => VCC,
	cin => \icpu|i_datapath|jalr_dest[8]~17\,
	combout => \icpu|i_datapath|jalr_dest[9]~18_combout\,
	cout => \icpu|i_datapath|jalr_dest[9]~19\);

-- Location: LCCOMB_X20_Y11_N20
\icpu|i_datapath|jalr_dest[10]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jalr_dest[10]~20_combout\ = ((\icpu|i_datapath|i_regfile|Mux53~19_combout\ $ (\iMem|altsyncram_component|auto_generated|q_a\(30) $ (!\icpu|i_datapath|jalr_dest[9]~19\)))) # (GND)
-- \icpu|i_datapath|jalr_dest[10]~21\ = CARRY((\icpu|i_datapath|i_regfile|Mux53~19_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(30)) # (!\icpu|i_datapath|jalr_dest[9]~19\))) # (!\icpu|i_datapath|i_regfile|Mux53~19_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(30) & !\icpu|i_datapath|jalr_dest[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux53~19_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(30),
	datad => VCC,
	cin => \icpu|i_datapath|jalr_dest[9]~19\,
	combout => \icpu|i_datapath|jalr_dest[10]~20_combout\,
	cout => \icpu|i_datapath|jalr_dest[10]~21\);

-- Location: LCCOMB_X20_Y11_N22
\icpu|i_datapath|jalr_dest[11]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jalr_dest[11]~22_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|i_regfile|Mux52~19_combout\ & (\icpu|i_datapath|jalr_dest[10]~21\ & VCC)) # (!\icpu|i_datapath|i_regfile|Mux52~19_combout\ & 
-- (!\icpu|i_datapath|jalr_dest[10]~21\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|i_regfile|Mux52~19_combout\ & (!\icpu|i_datapath|jalr_dest[10]~21\)) # (!\icpu|i_datapath|i_regfile|Mux52~19_combout\ & 
-- ((\icpu|i_datapath|jalr_dest[10]~21\) # (GND)))))
-- \icpu|i_datapath|jalr_dest[11]~23\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|i_regfile|Mux52~19_combout\ & !\icpu|i_datapath|jalr_dest[10]~21\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((!\icpu|i_datapath|jalr_dest[10]~21\) # (!\icpu|i_datapath|i_regfile|Mux52~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|i_regfile|Mux52~19_combout\,
	datad => VCC,
	cin => \icpu|i_datapath|jalr_dest[10]~21\,
	combout => \icpu|i_datapath|jalr_dest[11]~22_combout\,
	cout => \icpu|i_datapath|jalr_dest[11]~23\);

-- Location: LCCOMB_X20_Y11_N24
\icpu|i_datapath|jalr_dest[12]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jalr_dest[12]~24_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(31) $ (\icpu|i_datapath|i_regfile|Mux51~19_combout\ $ (!\icpu|i_datapath|jalr_dest[11]~23\)))) # (GND)
-- \icpu|i_datapath|jalr_dest[12]~25\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|i_regfile|Mux51~19_combout\) # (!\icpu|i_datapath|jalr_dest[11]~23\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- (\icpu|i_datapath|i_regfile|Mux51~19_combout\ & !\icpu|i_datapath|jalr_dest[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|i_regfile|Mux51~19_combout\,
	datad => VCC,
	cin => \icpu|i_datapath|jalr_dest[11]~23\,
	combout => \icpu|i_datapath|jalr_dest[12]~24_combout\,
	cout => \icpu|i_datapath|jalr_dest[12]~25\);

-- Location: LCCOMB_X20_Y11_N26
\icpu|i_datapath|jalr_dest[13]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jalr_dest[13]~26_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|i_regfile|Mux50~19_combout\ & (\icpu|i_datapath|jalr_dest[12]~25\ & VCC)) # (!\icpu|i_datapath|i_regfile|Mux50~19_combout\ & 
-- (!\icpu|i_datapath|jalr_dest[12]~25\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|i_regfile|Mux50~19_combout\ & (!\icpu|i_datapath|jalr_dest[12]~25\)) # (!\icpu|i_datapath|i_regfile|Mux50~19_combout\ & 
-- ((\icpu|i_datapath|jalr_dest[12]~25\) # (GND)))))
-- \icpu|i_datapath|jalr_dest[13]~27\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|i_regfile|Mux50~19_combout\ & !\icpu|i_datapath|jalr_dest[12]~25\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((!\icpu|i_datapath|jalr_dest[12]~25\) # (!\icpu|i_datapath|i_regfile|Mux50~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|i_regfile|Mux50~19_combout\,
	datad => VCC,
	cin => \icpu|i_datapath|jalr_dest[12]~25\,
	combout => \icpu|i_datapath|jalr_dest[13]~26_combout\,
	cout => \icpu|i_datapath|jalr_dest[13]~27\);

-- Location: LCCOMB_X20_Y11_N28
\icpu|i_datapath|jalr_dest[14]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jalr_dest[14]~28_combout\ = ((\icpu|i_datapath|i_regfile|Mux49~19_combout\ $ (\iMem|altsyncram_component|auto_generated|q_a\(31) $ (!\icpu|i_datapath|jalr_dest[13]~27\)))) # (GND)
-- \icpu|i_datapath|jalr_dest[14]~29\ = CARRY((\icpu|i_datapath|i_regfile|Mux49~19_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(31)) # (!\icpu|i_datapath|jalr_dest[13]~27\))) # (!\icpu|i_datapath|i_regfile|Mux49~19_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(31) & !\icpu|i_datapath|jalr_dest[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux49~19_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|jalr_dest[13]~27\,
	combout => \icpu|i_datapath|jalr_dest[14]~28_combout\,
	cout => \icpu|i_datapath|jalr_dest[14]~29\);

-- Location: LCCOMB_X20_Y11_N30
\icpu|i_datapath|jalr_dest[15]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jalr_dest[15]~30_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|i_regfile|Mux48~19_combout\ & (\icpu|i_datapath|jalr_dest[14]~29\ & VCC)) # (!\icpu|i_datapath|i_regfile|Mux48~19_combout\ & 
-- (!\icpu|i_datapath|jalr_dest[14]~29\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|i_regfile|Mux48~19_combout\ & (!\icpu|i_datapath|jalr_dest[14]~29\)) # (!\icpu|i_datapath|i_regfile|Mux48~19_combout\ & 
-- ((\icpu|i_datapath|jalr_dest[14]~29\) # (GND)))))
-- \icpu|i_datapath|jalr_dest[15]~31\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|i_regfile|Mux48~19_combout\ & !\icpu|i_datapath|jalr_dest[14]~29\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((!\icpu|i_datapath|jalr_dest[14]~29\) # (!\icpu|i_datapath|i_regfile|Mux48~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|i_regfile|Mux48~19_combout\,
	datad => VCC,
	cin => \icpu|i_datapath|jalr_dest[14]~29\,
	combout => \icpu|i_datapath|jalr_dest[15]~30_combout\,
	cout => \icpu|i_datapath|jalr_dest[15]~31\);

-- Location: LCCOMB_X20_Y10_N0
\icpu|i_datapath|jalr_dest[16]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jalr_dest[16]~32_combout\ = ((\icpu|i_datapath|i_regfile|Mux47~19_combout\ $ (\iMem|altsyncram_component|auto_generated|q_a\(31) $ (!\icpu|i_datapath|jalr_dest[15]~31\)))) # (GND)
-- \icpu|i_datapath|jalr_dest[16]~33\ = CARRY((\icpu|i_datapath|i_regfile|Mux47~19_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(31)) # (!\icpu|i_datapath|jalr_dest[15]~31\))) # (!\icpu|i_datapath|i_regfile|Mux47~19_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(31) & !\icpu|i_datapath|jalr_dest[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux47~19_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|jalr_dest[15]~31\,
	combout => \icpu|i_datapath|jalr_dest[16]~32_combout\,
	cout => \icpu|i_datapath|jalr_dest[16]~33\);

-- Location: LCCOMB_X20_Y10_N2
\icpu|i_datapath|jalr_dest[17]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jalr_dest[17]~34_combout\ = (\icpu|i_datapath|i_regfile|Mux46~19_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|jalr_dest[16]~33\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- (!\icpu|i_datapath|jalr_dest[16]~33\)))) # (!\icpu|i_datapath|i_regfile|Mux46~19_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|jalr_dest[16]~33\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((\icpu|i_datapath|jalr_dest[16]~33\) # (GND)))))
-- \icpu|i_datapath|jalr_dest[17]~35\ = CARRY((\icpu|i_datapath|i_regfile|Mux46~19_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(31) & !\icpu|i_datapath|jalr_dest[16]~33\)) # (!\icpu|i_datapath|i_regfile|Mux46~19_combout\ & 
-- ((!\icpu|i_datapath|jalr_dest[16]~33\) # (!\iMem|altsyncram_component|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux46~19_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|jalr_dest[16]~33\,
	combout => \icpu|i_datapath|jalr_dest[17]~34_combout\,
	cout => \icpu|i_datapath|jalr_dest[17]~35\);

-- Location: LCCOMB_X20_Y10_N4
\icpu|i_datapath|jalr_dest[18]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jalr_dest[18]~36_combout\ = ((\icpu|i_datapath|i_regfile|Mux45~19_combout\ $ (\iMem|altsyncram_component|auto_generated|q_a\(31) $ (!\icpu|i_datapath|jalr_dest[17]~35\)))) # (GND)
-- \icpu|i_datapath|jalr_dest[18]~37\ = CARRY((\icpu|i_datapath|i_regfile|Mux45~19_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(31)) # (!\icpu|i_datapath|jalr_dest[17]~35\))) # (!\icpu|i_datapath|i_regfile|Mux45~19_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(31) & !\icpu|i_datapath|jalr_dest[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux45~19_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|jalr_dest[17]~35\,
	combout => \icpu|i_datapath|jalr_dest[18]~36_combout\,
	cout => \icpu|i_datapath|jalr_dest[18]~37\);

-- Location: LCCOMB_X20_Y10_N6
\icpu|i_datapath|jalr_dest[19]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jalr_dest[19]~38_combout\ = (\icpu|i_datapath|i_regfile|Mux44~19_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|jalr_dest[18]~37\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- (!\icpu|i_datapath|jalr_dest[18]~37\)))) # (!\icpu|i_datapath|i_regfile|Mux44~19_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|jalr_dest[18]~37\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((\icpu|i_datapath|jalr_dest[18]~37\) # (GND)))))
-- \icpu|i_datapath|jalr_dest[19]~39\ = CARRY((\icpu|i_datapath|i_regfile|Mux44~19_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(31) & !\icpu|i_datapath|jalr_dest[18]~37\)) # (!\icpu|i_datapath|i_regfile|Mux44~19_combout\ & 
-- ((!\icpu|i_datapath|jalr_dest[18]~37\) # (!\iMem|altsyncram_component|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux44~19_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|jalr_dest[18]~37\,
	combout => \icpu|i_datapath|jalr_dest[19]~38_combout\,
	cout => \icpu|i_datapath|jalr_dest[19]~39\);

-- Location: LCCOMB_X20_Y10_N8
\icpu|i_datapath|jalr_dest[20]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jalr_dest[20]~40_combout\ = ((\icpu|i_datapath|i_regfile|Mux43~19_combout\ $ (\iMem|altsyncram_component|auto_generated|q_a\(31) $ (!\icpu|i_datapath|jalr_dest[19]~39\)))) # (GND)
-- \icpu|i_datapath|jalr_dest[20]~41\ = CARRY((\icpu|i_datapath|i_regfile|Mux43~19_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(31)) # (!\icpu|i_datapath|jalr_dest[19]~39\))) # (!\icpu|i_datapath|i_regfile|Mux43~19_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(31) & !\icpu|i_datapath|jalr_dest[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux43~19_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|jalr_dest[19]~39\,
	combout => \icpu|i_datapath|jalr_dest[20]~40_combout\,
	cout => \icpu|i_datapath|jalr_dest[20]~41\);

-- Location: LCCOMB_X20_Y10_N10
\icpu|i_datapath|jalr_dest[21]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jalr_dest[21]~42_combout\ = (\icpu|i_datapath|i_regfile|Mux42~19_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|jalr_dest[20]~41\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- (!\icpu|i_datapath|jalr_dest[20]~41\)))) # (!\icpu|i_datapath|i_regfile|Mux42~19_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|jalr_dest[20]~41\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((\icpu|i_datapath|jalr_dest[20]~41\) # (GND)))))
-- \icpu|i_datapath|jalr_dest[21]~43\ = CARRY((\icpu|i_datapath|i_regfile|Mux42~19_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(31) & !\icpu|i_datapath|jalr_dest[20]~41\)) # (!\icpu|i_datapath|i_regfile|Mux42~19_combout\ & 
-- ((!\icpu|i_datapath|jalr_dest[20]~41\) # (!\iMem|altsyncram_component|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux42~19_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|jalr_dest[20]~41\,
	combout => \icpu|i_datapath|jalr_dest[21]~42_combout\,
	cout => \icpu|i_datapath|jalr_dest[21]~43\);

-- Location: LCCOMB_X20_Y10_N12
\icpu|i_datapath|jalr_dest[22]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jalr_dest[22]~44_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(31) $ (\icpu|i_datapath|i_regfile|Mux41~19_combout\ $ (!\icpu|i_datapath|jalr_dest[21]~43\)))) # (GND)
-- \icpu|i_datapath|jalr_dest[22]~45\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|i_regfile|Mux41~19_combout\) # (!\icpu|i_datapath|jalr_dest[21]~43\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- (\icpu|i_datapath|i_regfile|Mux41~19_combout\ & !\icpu|i_datapath|jalr_dest[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|i_regfile|Mux41~19_combout\,
	datad => VCC,
	cin => \icpu|i_datapath|jalr_dest[21]~43\,
	combout => \icpu|i_datapath|jalr_dest[22]~44_combout\,
	cout => \icpu|i_datapath|jalr_dest[22]~45\);

-- Location: LCCOMB_X20_Y10_N14
\icpu|i_datapath|jalr_dest[23]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jalr_dest[23]~46_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|i_regfile|Mux40~19_combout\ & (\icpu|i_datapath|jalr_dest[22]~45\ & VCC)) # (!\icpu|i_datapath|i_regfile|Mux40~19_combout\ & 
-- (!\icpu|i_datapath|jalr_dest[22]~45\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|i_regfile|Mux40~19_combout\ & (!\icpu|i_datapath|jalr_dest[22]~45\)) # (!\icpu|i_datapath|i_regfile|Mux40~19_combout\ & 
-- ((\icpu|i_datapath|jalr_dest[22]~45\) # (GND)))))
-- \icpu|i_datapath|jalr_dest[23]~47\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|i_regfile|Mux40~19_combout\ & !\icpu|i_datapath|jalr_dest[22]~45\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((!\icpu|i_datapath|jalr_dest[22]~45\) # (!\icpu|i_datapath|i_regfile|Mux40~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|i_regfile|Mux40~19_combout\,
	datad => VCC,
	cin => \icpu|i_datapath|jalr_dest[22]~45\,
	combout => \icpu|i_datapath|jalr_dest[23]~46_combout\,
	cout => \icpu|i_datapath|jalr_dest[23]~47\);

-- Location: LCCOMB_X20_Y10_N16
\icpu|i_datapath|jalr_dest[24]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jalr_dest[24]~48_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(31) $ (\icpu|i_datapath|i_regfile|Mux39~19_combout\ $ (!\icpu|i_datapath|jalr_dest[23]~47\)))) # (GND)
-- \icpu|i_datapath|jalr_dest[24]~49\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|i_regfile|Mux39~19_combout\) # (!\icpu|i_datapath|jalr_dest[23]~47\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- (\icpu|i_datapath|i_regfile|Mux39~19_combout\ & !\icpu|i_datapath|jalr_dest[23]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|i_regfile|Mux39~19_combout\,
	datad => VCC,
	cin => \icpu|i_datapath|jalr_dest[23]~47\,
	combout => \icpu|i_datapath|jalr_dest[24]~48_combout\,
	cout => \icpu|i_datapath|jalr_dest[24]~49\);

-- Location: LCCOMB_X20_Y10_N18
\icpu|i_datapath|jalr_dest[25]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jalr_dest[25]~50_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|i_regfile|Mux38~19_combout\ & (\icpu|i_datapath|jalr_dest[24]~49\ & VCC)) # (!\icpu|i_datapath|i_regfile|Mux38~19_combout\ & 
-- (!\icpu|i_datapath|jalr_dest[24]~49\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|i_regfile|Mux38~19_combout\ & (!\icpu|i_datapath|jalr_dest[24]~49\)) # (!\icpu|i_datapath|i_regfile|Mux38~19_combout\ & 
-- ((\icpu|i_datapath|jalr_dest[24]~49\) # (GND)))))
-- \icpu|i_datapath|jalr_dest[25]~51\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|i_regfile|Mux38~19_combout\ & !\icpu|i_datapath|jalr_dest[24]~49\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((!\icpu|i_datapath|jalr_dest[24]~49\) # (!\icpu|i_datapath|i_regfile|Mux38~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|i_regfile|Mux38~19_combout\,
	datad => VCC,
	cin => \icpu|i_datapath|jalr_dest[24]~49\,
	combout => \icpu|i_datapath|jalr_dest[25]~50_combout\,
	cout => \icpu|i_datapath|jalr_dest[25]~51\);

-- Location: LCCOMB_X20_Y10_N20
\icpu|i_datapath|jalr_dest[26]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jalr_dest[26]~52_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(31) $ (\icpu|i_datapath|i_regfile|Mux37~19_combout\ $ (!\icpu|i_datapath|jalr_dest[25]~51\)))) # (GND)
-- \icpu|i_datapath|jalr_dest[26]~53\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|i_regfile|Mux37~19_combout\) # (!\icpu|i_datapath|jalr_dest[25]~51\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- (\icpu|i_datapath|i_regfile|Mux37~19_combout\ & !\icpu|i_datapath|jalr_dest[25]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|i_regfile|Mux37~19_combout\,
	datad => VCC,
	cin => \icpu|i_datapath|jalr_dest[25]~51\,
	combout => \icpu|i_datapath|jalr_dest[26]~52_combout\,
	cout => \icpu|i_datapath|jalr_dest[26]~53\);

-- Location: LCCOMB_X20_Y10_N22
\icpu|i_datapath|jalr_dest[27]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jalr_dest[27]~54_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|i_regfile|Mux36~19_combout\ & (\icpu|i_datapath|jalr_dest[26]~53\ & VCC)) # (!\icpu|i_datapath|i_regfile|Mux36~19_combout\ & 
-- (!\icpu|i_datapath|jalr_dest[26]~53\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|i_regfile|Mux36~19_combout\ & (!\icpu|i_datapath|jalr_dest[26]~53\)) # (!\icpu|i_datapath|i_regfile|Mux36~19_combout\ & 
-- ((\icpu|i_datapath|jalr_dest[26]~53\) # (GND)))))
-- \icpu|i_datapath|jalr_dest[27]~55\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|i_regfile|Mux36~19_combout\ & !\icpu|i_datapath|jalr_dest[26]~53\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((!\icpu|i_datapath|jalr_dest[26]~53\) # (!\icpu|i_datapath|i_regfile|Mux36~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|i_regfile|Mux36~19_combout\,
	datad => VCC,
	cin => \icpu|i_datapath|jalr_dest[26]~53\,
	combout => \icpu|i_datapath|jalr_dest[27]~54_combout\,
	cout => \icpu|i_datapath|jalr_dest[27]~55\);

-- Location: LCCOMB_X20_Y10_N24
\icpu|i_datapath|jalr_dest[28]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jalr_dest[28]~56_combout\ = ((\icpu|i_datapath|i_regfile|Mux35~19_combout\ $ (\iMem|altsyncram_component|auto_generated|q_a\(31) $ (!\icpu|i_datapath|jalr_dest[27]~55\)))) # (GND)
-- \icpu|i_datapath|jalr_dest[28]~57\ = CARRY((\icpu|i_datapath|i_regfile|Mux35~19_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(31)) # (!\icpu|i_datapath|jalr_dest[27]~55\))) # (!\icpu|i_datapath|i_regfile|Mux35~19_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(31) & !\icpu|i_datapath|jalr_dest[27]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux35~19_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|jalr_dest[27]~55\,
	combout => \icpu|i_datapath|jalr_dest[28]~56_combout\,
	cout => \icpu|i_datapath|jalr_dest[28]~57\);

-- Location: LCCOMB_X20_Y10_N26
\icpu|i_datapath|jalr_dest[29]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jalr_dest[29]~58_combout\ = (\icpu|i_datapath|i_regfile|Mux34~24_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|jalr_dest[28]~57\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- (!\icpu|i_datapath|jalr_dest[28]~57\)))) # (!\icpu|i_datapath|i_regfile|Mux34~24_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|jalr_dest[28]~57\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((\icpu|i_datapath|jalr_dest[28]~57\) # (GND)))))
-- \icpu|i_datapath|jalr_dest[29]~59\ = CARRY((\icpu|i_datapath|i_regfile|Mux34~24_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(31) & !\icpu|i_datapath|jalr_dest[28]~57\)) # (!\icpu|i_datapath|i_regfile|Mux34~24_combout\ & 
-- ((!\icpu|i_datapath|jalr_dest[28]~57\) # (!\iMem|altsyncram_component|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~24_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|jalr_dest[28]~57\,
	combout => \icpu|i_datapath|jalr_dest[29]~58_combout\,
	cout => \icpu|i_datapath|jalr_dest[29]~59\);

-- Location: LCCOMB_X20_Y10_N28
\icpu|i_datapath|jalr_dest[30]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jalr_dest[30]~60_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(31) $ (\icpu|i_datapath|i_regfile|Mux33~19_combout\ $ (!\icpu|i_datapath|jalr_dest[29]~59\)))) # (GND)
-- \icpu|i_datapath|jalr_dest[30]~61\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|i_regfile|Mux33~19_combout\) # (!\icpu|i_datapath|jalr_dest[29]~59\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- (\icpu|i_datapath|i_regfile|Mux33~19_combout\ & !\icpu|i_datapath|jalr_dest[29]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|i_regfile|Mux33~19_combout\,
	datad => VCC,
	cin => \icpu|i_datapath|jalr_dest[29]~59\,
	combout => \icpu|i_datapath|jalr_dest[30]~60_combout\,
	cout => \icpu|i_datapath|jalr_dest[30]~61\);

-- Location: LCCOMB_X24_Y10_N12
\icpu|i_datapath|pc~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~59_combout\ = (\icpu|i_datapath|pc[2]~1_combout\ & (((\icpu|i_datapath|pc[2]~2_combout\)))) # (!\icpu|i_datapath|pc[2]~1_combout\ & ((\icpu|i_datapath|pc[2]~2_combout\ & ((\icpu|i_datapath|jalr_dest[30]~60_combout\))) # 
-- (!\icpu|i_datapath|pc[2]~2_combout\ & (\icpu|i_datapath|Add5~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[2]~1_combout\,
	datab => \icpu|i_datapath|Add5~56_combout\,
	datac => \icpu|i_datapath|pc[2]~2_combout\,
	datad => \icpu|i_datapath|jalr_dest[30]~60_combout\,
	combout => \icpu|i_datapath|pc~59_combout\);

-- Location: LCCOMB_X19_Y10_N26
\icpu|i_datapath|jal_dest[29]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[29]~56_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(31) $ (\icpu|i_datapath|pc\(29) $ (!\icpu|i_datapath|jal_dest[28]~55\)))) # (GND)
-- \icpu|i_datapath|jal_dest[29]~57\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(29)) # (!\icpu|i_datapath|jal_dest[28]~55\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|pc\(29) & 
-- !\icpu|i_datapath|jal_dest[28]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|pc\(29),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[28]~55\,
	combout => \icpu|i_datapath|jal_dest[29]~56_combout\,
	cout => \icpu|i_datapath|jal_dest[29]~57\);

-- Location: LCCOMB_X19_Y10_N28
\icpu|i_datapath|jal_dest[30]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[30]~58_combout\ = (\icpu|i_datapath|pc\(30) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|jal_dest[29]~57\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- (!\icpu|i_datapath|jal_dest[29]~57\)))) # (!\icpu|i_datapath|pc\(30) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|jal_dest[29]~57\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((\icpu|i_datapath|jal_dest[29]~57\) # (GND)))))
-- \icpu|i_datapath|jal_dest[30]~59\ = CARRY((\icpu|i_datapath|pc\(30) & (!\iMem|altsyncram_component|auto_generated|q_a\(31) & !\icpu|i_datapath|jal_dest[29]~57\)) # (!\icpu|i_datapath|pc\(30) & ((!\icpu|i_datapath|jal_dest[29]~57\) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(30),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[29]~57\,
	combout => \icpu|i_datapath|jal_dest[30]~58_combout\,
	cout => \icpu|i_datapath|jal_dest[30]~59\);

-- Location: LCCOMB_X23_Y10_N24
\icpu|i_datapath|pc~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~60_combout\ = (\icpu|i_datapath|pc[2]~1_combout\ & ((\icpu|i_datapath|pc~59_combout\ & (\icpu|i_datapath|branch_dest[30]~58_combout\)) # (!\icpu|i_datapath|pc~59_combout\ & ((\icpu|i_datapath|jal_dest[30]~58_combout\))))) # 
-- (!\icpu|i_datapath|pc[2]~1_combout\ & (((\icpu|i_datapath|pc~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[2]~1_combout\,
	datab => \icpu|i_datapath|branch_dest[30]~58_combout\,
	datac => \icpu|i_datapath|pc~59_combout\,
	datad => \icpu|i_datapath|jal_dest[30]~58_combout\,
	combout => \icpu|i_datapath|pc~60_combout\);

-- Location: FF_X23_Y10_N25
\icpu|i_datapath|pc[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~60_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(30));

-- Location: LCCOMB_X17_Y10_N24
\icpu|i_datapath|Add5~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add5~54_combout\ = (\icpu|i_datapath|pc\(29) & (!\icpu|i_datapath|Add5~53\)) # (!\icpu|i_datapath|pc\(29) & ((\icpu|i_datapath|Add5~53\) # (GND)))
-- \icpu|i_datapath|Add5~55\ = CARRY((!\icpu|i_datapath|Add5~53\) # (!\icpu|i_datapath|pc\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(29),
	datad => VCC,
	cin => \icpu|i_datapath|Add5~53\,
	combout => \icpu|i_datapath|Add5~54_combout\,
	cout => \icpu|i_datapath|Add5~55\);

-- Location: LCCOMB_X17_Y10_N26
\icpu|i_datapath|Add5~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add5~56_combout\ = (\icpu|i_datapath|pc\(30) & (\icpu|i_datapath|Add5~55\ $ (GND))) # (!\icpu|i_datapath|pc\(30) & (!\icpu|i_datapath|Add5~55\ & VCC))
-- \icpu|i_datapath|Add5~57\ = CARRY((\icpu|i_datapath|pc\(30) & !\icpu|i_datapath|Add5~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(30),
	datad => VCC,
	cin => \icpu|i_datapath|Add5~55\,
	combout => \icpu|i_datapath|Add5~56_combout\,
	cout => \icpu|i_datapath|Add5~57\);

-- Location: M9K_X25_Y14_N0
\iMem|altsyncram_component|auto_generated|ram_block1a26\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000000F000F00F000F00F0F00000F0008080F0008",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 26,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \icpu|i_controller|i_maindec|Decoder0~5_combout\,
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \iDecoder|Equal0~7_combout\,
	portadatain => \iMem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portbdatain => \iMem|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAIN_bus\,
	portaaddr => \iMem|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \iMem|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \iMem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\,
	portbdataout => \iMem|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X29_Y10_N10
\icpu|i_datapath|rd_data[30]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[30]~28_combout\ = (\iMem|altsyncram_component|auto_generated|q_b\(30) & ((!\icpu|i_datapath|i_alu|Mux18~4_combout\) # (!\iDecoder|Equal1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal1~7_combout\,
	datab => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_b\(30),
	combout => \icpu|i_datapath|rd_data[30]~28_combout\);

-- Location: LCCOMB_X22_Y14_N6
\icpu|i_datapath|rd_data[30]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[30]~29_combout\ = (\icpu|i_datapath|rd_data[20]~9_combout\ & (((\icpu|i_datapath|rd_data[20]~10_combout\)))) # (!\icpu|i_datapath|rd_data[20]~9_combout\ & ((\icpu|i_datapath|rd_data[20]~10_combout\ & 
-- (\icpu|i_datapath|rd_data[30]~28_combout\)) # (!\icpu|i_datapath|rd_data[20]~10_combout\ & ((\icpu|i_datapath|i_alu|Mux1~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[30]~28_combout\,
	datab => \icpu|i_datapath|rd_data[20]~9_combout\,
	datac => \icpu|i_datapath|i_alu|Mux1~9_combout\,
	datad => \icpu|i_datapath|rd_data[20]~10_combout\,
	combout => \icpu|i_datapath|rd_data[30]~29_combout\);

-- Location: LCCOMB_X28_Y10_N8
\iTimer|CompareR~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~5_combout\ = (\icpu|i_datapath|i_regfile|Mux1~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux1~19_combout\,
	datac => \reset_ff~q\,
	combout => \iTimer|CompareR~5_combout\);

-- Location: FF_X28_Y10_N9
\iTimer|CompareR[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~5_combout\,
	ena => \iTimer|CompareR[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(30));

-- Location: LCCOMB_X24_Y10_N18
\icpu|i_datapath|rd_data[30]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[30]~30_combout\ = (\icpu|i_datapath|rd_data[20]~11_combout\ & ((\icpu|i_datapath|rd_data[30]~29_combout\ & ((\iTimer|CompareR\(30)))) # (!\icpu|i_datapath|rd_data[30]~29_combout\ & (\iTimer|CounterR\(30))))) # 
-- (!\icpu|i_datapath|rd_data[20]~11_combout\ & (\icpu|i_datapath|rd_data[30]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[20]~11_combout\,
	datab => \icpu|i_datapath|rd_data[30]~29_combout\,
	datac => \iTimer|CounterR\(30),
	datad => \iTimer|CompareR\(30),
	combout => \icpu|i_datapath|rd_data[30]~30_combout\);

-- Location: LCCOMB_X24_Y10_N24
\icpu|i_datapath|rd_data[30]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[30]~31_combout\ = (\icpu|i_datapath|rd_data[0]~150_combout\ & (\icpu|i_datapath|Add5~56_combout\)) # (!\icpu|i_datapath|rd_data[0]~150_combout\ & ((\icpu|i_datapath|rd_data[30]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|Add5~56_combout\,
	datac => \icpu|i_datapath|rd_data[0]~150_combout\,
	datad => \icpu|i_datapath|rd_data[30]~30_combout\,
	combout => \icpu|i_datapath|rd_data[30]~31_combout\);

-- Location: LCCOMB_X29_Y12_N0
\icpu|i_datapath|i_regfile|x9[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x9[30]~feeder_combout\ = \icpu|i_datapath|rd_data[30]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[30]~31_combout\,
	combout => \icpu|i_datapath|i_regfile|x9[30]~feeder_combout\);

-- Location: FF_X29_Y12_N1
\icpu|i_datapath|i_regfile|x9[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x9[30]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(30));

-- Location: LCCOMB_X27_Y13_N28
\icpu|i_datapath|i_regfile|Mux1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x10\(30))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x8\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x10\(30),
	datac => \icpu|i_datapath|i_regfile|x8\(30),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux1~10_combout\);

-- Location: LCCOMB_X27_Y13_N22
\icpu|i_datapath|i_regfile|Mux1~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux1~10_combout\ & ((\icpu|i_datapath|i_regfile|x11\(30)))) # (!\icpu|i_datapath|i_regfile|Mux1~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(30))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x9\(30),
	datac => \icpu|i_datapath|i_regfile|x11\(30),
	datad => \icpu|i_datapath|i_regfile|Mux1~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux1~11_combout\);

-- Location: LCCOMB_X31_Y16_N12
\icpu|i_datapath|i_regfile|Mux1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x5\(30)) # ((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\icpu|i_datapath|i_regfile|x4\(30) & !\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(30),
	datab => \icpu|i_datapath|i_regfile|x4\(30),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux1~12_combout\);

-- Location: LCCOMB_X31_Y16_N30
\icpu|i_datapath|i_regfile|Mux1~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~13_combout\ = (\icpu|i_datapath|i_regfile|Mux1~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(30)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux1~12_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x6\(30) & \iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux1~12_combout\,
	datab => \icpu|i_datapath|i_regfile|x7\(30),
	datac => \icpu|i_datapath|i_regfile|x6\(30),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux1~13_combout\);

-- Location: LCCOMB_X31_Y15_N16
\icpu|i_datapath|i_regfile|Mux1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~14_combout\ = (\icpu|i_datapath|i_regfile|Mux24~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~4_combout\ & (\icpu|i_datapath|i_regfile|Mux1~13_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x1\(30)))))) # (!\icpu|i_datapath|i_regfile|Mux24~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux1~13_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~3_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(30),
	datad => \icpu|i_datapath|i_regfile|Mux24~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux1~14_combout\);

-- Location: LCCOMB_X28_Y15_N20
\icpu|i_datapath|i_regfile|Mux1~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~15_combout\ = (\icpu|i_datapath|i_regfile|Mux24~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux1~14_combout\ & (\icpu|i_datapath|i_regfile|x3\(30))) # (!\icpu|i_datapath|i_regfile|Mux1~14_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(30)))))) # (!\icpu|i_datapath|i_regfile|Mux24~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(30),
	datac => \icpu|i_datapath|i_regfile|x2\(30),
	datad => \icpu|i_datapath|i_regfile|Mux1~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux1~15_combout\);

-- Location: LCCOMB_X28_Y12_N24
\icpu|i_datapath|i_regfile|Mux1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~16_combout\ = (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux1~11_combout\) # ((\icpu|i_datapath|i_regfile|Mux24~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & 
-- (((\icpu|i_datapath|i_regfile|Mux1~15_combout\ & !\icpu|i_datapath|i_regfile|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux1~11_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux1~15_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux1~16_combout\);

-- Location: LCCOMB_X24_Y14_N18
\icpu|i_datapath|i_regfile|Mux1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x23\(30))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x19\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x23\(30),
	datac => \icpu|i_datapath|i_regfile|x19\(30),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux1~7_combout\);

-- Location: LCCOMB_X28_Y11_N18
\icpu|i_datapath|i_regfile|Mux1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux1~7_combout\ & (\icpu|i_datapath|i_regfile|x31\(30))) # (!\icpu|i_datapath|i_regfile|Mux1~7_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(30)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(30),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x27\(30),
	datad => \icpu|i_datapath|i_regfile|Mux1~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux1~8_combout\);

-- Location: LCCOMB_X28_Y12_N16
\icpu|i_datapath|i_regfile|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x22\(30)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x18\(30) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x18\(30),
	datac => \icpu|i_datapath|i_regfile|x22\(30),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux1~0_combout\);

-- Location: LCCOMB_X28_Y12_N18
\icpu|i_datapath|i_regfile|Mux1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux1~0_combout\ & (\icpu|i_datapath|i_regfile|x30\(30))) # (!\icpu|i_datapath|i_regfile|Mux1~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(30)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(30),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x26\(30),
	datad => \icpu|i_datapath|i_regfile|Mux1~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux1~1_combout\);

-- Location: LCCOMB_X27_Y20_N18
\icpu|i_datapath|i_regfile|Mux1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x25\(30)) # ((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\icpu|i_datapath|i_regfile|x17\(30) & !\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(30),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x17\(30),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux1~2_combout\);

-- Location: LCCOMB_X27_Y20_N12
\icpu|i_datapath|i_regfile|Mux1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~3_combout\ = (\icpu|i_datapath|i_regfile|Mux1~2_combout\ & (((\icpu|i_datapath|i_regfile|x29\(30)) # (!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux1~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(30) & ((\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(30),
	datab => \icpu|i_datapath|i_regfile|Mux1~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x29\(30),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux1~3_combout\);

-- Location: LCCOMB_X32_Y15_N12
\icpu|i_datapath|i_regfile|Mux1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(30)) # ((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\icpu|i_datapath|i_regfile|x16\(30) & !\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x24\(30),
	datac => \icpu|i_datapath|i_regfile|x16\(30),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux1~4_combout\);

-- Location: LCCOMB_X32_Y15_N30
\icpu|i_datapath|i_regfile|Mux1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux1~4_combout\ & ((\icpu|i_datapath|i_regfile|x28\(30)))) # (!\icpu|i_datapath|i_regfile|Mux1~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(30))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(30),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x28\(30),
	datad => \icpu|i_datapath|i_regfile|Mux1~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux1~5_combout\);

-- Location: LCCOMB_X30_Y16_N22
\icpu|i_datapath|i_regfile|Mux1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (\iMem|altsyncram_component|auto_generated|q_a\(20))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|Mux1~3_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux1~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|Mux1~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux1~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux1~6_combout\);

-- Location: LCCOMB_X29_Y12_N10
\icpu|i_datapath|i_regfile|Mux1~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux1~6_combout\ & (\icpu|i_datapath|i_regfile|Mux1~8_combout\)) # (!\icpu|i_datapath|i_regfile|Mux1~6_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux1~1_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|Mux1~8_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux1~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux1~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux1~9_combout\);

-- Location: LCCOMB_X23_Y11_N14
\icpu|i_datapath|i_regfile|Mux1~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x13\(30))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x12\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x13\(30),
	datac => \icpu|i_datapath|i_regfile|x12\(30),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux1~17_combout\);

-- Location: LCCOMB_X23_Y11_N8
\icpu|i_datapath|i_regfile|Mux1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux1~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(30))) # (!\icpu|i_datapath|i_regfile|Mux1~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(30)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x15\(30),
	datac => \icpu|i_datapath|i_regfile|x14\(30),
	datad => \icpu|i_datapath|i_regfile|Mux1~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux1~18_combout\);

-- Location: LCCOMB_X28_Y12_N30
\icpu|i_datapath|i_regfile|Mux1~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~19_combout\ = (\icpu|i_datapath|i_regfile|Mux24~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux1~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux1~18_combout\))) # (!\icpu|i_datapath|i_regfile|Mux1~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux1~9_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & (\icpu|i_datapath|i_regfile|Mux1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux1~16_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux1~9_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux1~18_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux1~19_combout\);

-- Location: LCCOMB_X17_Y12_N30
\icpu|i_datapath|rd_data[28]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[28]~20_combout\ = (\iMem|altsyncram_component|auto_generated|q_b\(28) & ((!\icpu|i_datapath|i_alu|Mux18~4_combout\) # (!\iDecoder|Equal1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_b\(28),
	datac => \iDecoder|Equal1~7_combout\,
	datad => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	combout => \icpu|i_datapath|rd_data[28]~20_combout\);

-- Location: LCCOMB_X21_Y15_N20
\icpu|i_datapath|alusrc2[28]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[28]~8_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~2_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux3~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux3~19_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|alusrc2[28]~8_combout\);

-- Location: LCCOMB_X21_Y15_N30
\icpu|i_datapath|alusrc2[28]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[28]~9_combout\ = (\icpu|i_datapath|alusrc2[28]~8_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(28),
	datad => \icpu|i_datapath|alusrc2[28]~8_combout\,
	combout => \icpu|i_datapath|alusrc2[28]~9_combout\);

-- Location: LCCOMB_X21_Y15_N2
\icpu|i_datapath|alusrc1~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~28_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|i_regfile|Mux35~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux35~19_combout\,
	combout => \icpu|i_datapath|alusrc1~28_combout\);

-- Location: LCCOMB_X21_Y15_N8
\icpu|i_datapath|i_alu|Mux3~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux3~5_combout\ = (\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_controller|i_aludec|Selector7~3_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(28) & \icpu|i_controller|i_maindec|Decoder0~3_combout\)))) 
-- # (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & (((!\icpu|i_controller|i_aludec|Selector7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(28),
	datac => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux3~5_combout\);

-- Location: LCCOMB_X21_Y15_N10
\icpu|i_datapath|i_alu|Mux3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux3~6_combout\ = (\icpu|i_datapath|i_alu|Mux3~5_combout\) # ((\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_datapath|alusrc2[28]~8_combout\) # (\icpu|i_datapath|alusrc1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datab => \icpu|i_datapath|alusrc2[28]~8_combout\,
	datac => \icpu|i_datapath|i_alu|Mux3~5_combout\,
	datad => \icpu|i_datapath|alusrc1~28_combout\,
	combout => \icpu|i_datapath|i_alu|Mux3~6_combout\);

-- Location: LCCOMB_X21_Y15_N22
\icpu|i_datapath|i_alu|Mux3~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux3~10_combout\ = \icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[28]~9_combout\ $ (((\icpu|i_controller|i_maindec|Decoder0~3_combout\) # (!\icpu|i_datapath|i_regfile|Mux35~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|alusrc2[28]~9_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux35~19_combout\,
	combout => \icpu|i_datapath|i_alu|Mux3~10_combout\);

-- Location: LCCOMB_X21_Y16_N0
\icpu|i_datapath|i_alu|iadder32|bit27|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit27|cout~0_combout\ = (\icpu|i_datapath|alusrc1~27_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit26|cout~0_combout\) # (\icpu|i_datapath|alusrc2[27]~7_combout\ $ (\icpu|i_controller|i_aludec|Selector4~2_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~27_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit26|cout~0_combout\ & (\icpu|i_datapath|alusrc2[27]~7_combout\ $ (\icpu|i_controller|i_aludec|Selector4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[27]~7_combout\,
	datab => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datac => \icpu|i_datapath|alusrc1~27_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit26|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit27|cout~0_combout\);

-- Location: LCCOMB_X21_Y15_N12
\icpu|i_datapath|i_alu|Mux3~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux3~7_combout\ = (\icpu|i_datapath|i_alu|Mux3~6_combout\ & ((\icpu|i_controller|i_aludec|Selector6~2_combout\) # (\icpu|i_datapath|i_alu|Mux3~10_combout\ $ (!\icpu|i_datapath|i_alu|iadder32|bit27|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux3~6_combout\,
	datab => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datac => \icpu|i_datapath|i_alu|Mux3~10_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit27|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux3~7_combout\);

-- Location: LCCOMB_X21_Y15_N26
\icpu|i_datapath|i_alu|Mux3~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux3~8_combout\ = (\icpu|i_datapath|alusrc2[28]~9_combout\ & (\icpu|i_datapath|i_alu|Mux3~7_combout\ $ (((\icpu|i_datapath|alusrc1~28_combout\ & \icpu|i_controller|i_aludec|Selector7~3_combout\))))) # 
-- (!\icpu|i_datapath|alusrc2[28]~9_combout\ & (\icpu|i_datapath|i_alu|Mux3~7_combout\ & ((\icpu|i_datapath|alusrc1~28_combout\) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[28]~9_combout\,
	datab => \icpu|i_datapath|alusrc1~28_combout\,
	datac => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux3~7_combout\,
	combout => \icpu|i_datapath|i_alu|Mux3~8_combout\);

-- Location: LCCOMB_X16_Y17_N2
\icpu|i_datapath|i_alu|ShiftLeft0~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~86_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~43_combout\))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~44_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~43_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~86_combout\);

-- Location: LCCOMB_X16_Y17_N4
\icpu|i_datapath|i_alu|ShiftLeft0~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~87_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|alusrc2[2]~62_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~48_combout\))) # (!\icpu|i_datapath|alusrc2[2]~62_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~86_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~48_combout\,
	datad => \icpu|i_datapath|alusrc2[2]~62_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~87_combout\);

-- Location: LCCOMB_X16_Y18_N12
\icpu|i_datapath|i_alu|ShiftLeft0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~6_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|alusrc2[2]~59_combout\) # (\icpu|i_datapath|alusrc2[3]~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[2]~59_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|alusrc2[3]~65_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~6_combout\);

-- Location: LCCOMB_X16_Y18_N26
\icpu|i_datapath|i_alu|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux2~0_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|alusrc2[3]~65_combout\) # ((!\icpu|i_datapath|alusrc2[2]~59_combout\ & \icpu|i_datapath|alusrc2[1]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[2]~59_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~63_combout\,
	datad => \icpu|i_datapath|alusrc2[3]~65_combout\,
	combout => \icpu|i_datapath|i_alu|Mux2~0_combout\);

-- Location: LCCOMB_X17_Y18_N2
\icpu|i_datapath|i_alu|ShiftLeft0~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~84_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|alusrc2[0]~54_combout\ & (\icpu|i_datapath|i_regfile|Mux38~19_combout\)) # (!\icpu|i_datapath|alusrc2[0]~54_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux37~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux38~19_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux37~19_combout\,
	datad => \icpu|i_datapath|alusrc2[0]~54_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~84_combout\);

-- Location: LCCOMB_X17_Y18_N10
\icpu|i_datapath|i_alu|Mux3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux3~2_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~6_combout\ & (((\icpu|i_datapath|i_alu|Mux2~0_combout\)))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~6_combout\ & ((\icpu|i_datapath|i_alu|Mux2~0_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~84_combout\))) # (!\icpu|i_datapath|i_alu|Mux2~0_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~6_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~85_combout\,
	datac => \icpu|i_datapath|i_alu|Mux2~0_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~84_combout\,
	combout => \icpu|i_datapath|i_alu|Mux3~2_combout\);

-- Location: LCCOMB_X20_Y18_N18
\icpu|i_datapath|i_alu|Mux3~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux3~3_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~6_combout\ & ((\icpu|i_datapath|i_alu|Mux3~2_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~87_combout\)) # (!\icpu|i_datapath|i_alu|Mux3~2_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~52_combout\))))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~6_combout\ & (((\icpu|i_datapath|i_alu|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~87_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~6_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~52_combout\,
	datad => \icpu|i_datapath|i_alu|Mux3~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux3~3_combout\);

-- Location: LCCOMB_X20_Y18_N28
\icpu|i_datapath|i_alu|Mux3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux3~4_combout\ = (\icpu|i_datapath|i_alu|Mux10~9_combout\ & ((\icpu|i_datapath|alusrc2[4]~52_combout\ & (\icpu|i_datapath|i_alu|Mux19~1_combout\)) # (!\icpu|i_datapath|alusrc2[4]~52_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux3~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[4]~52_combout\,
	datab => \icpu|i_datapath|i_alu|Mux19~1_combout\,
	datac => \icpu|i_datapath|i_alu|Mux10~9_combout\,
	datad => \icpu|i_datapath|i_alu|Mux3~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux3~4_combout\);

-- Location: LCCOMB_X20_Y18_N8
\icpu|i_datapath|i_alu|Mux3~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux3~9_combout\ = (\icpu|i_datapath|i_alu|Mux3~4_combout\) # ((\icpu|i_datapath|i_alu|Mux3~8_combout\ & !\icpu|i_controller|i_aludec|Selector5~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|Mux3~8_combout\,
	datac => \icpu|i_controller|i_aludec|Selector5~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux3~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux3~9_combout\);

-- Location: LCCOMB_X17_Y12_N16
\icpu|i_datapath|rd_data[28]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[28]~21_combout\ = (\icpu|i_datapath|rd_data[20]~9_combout\ & (\icpu|i_datapath|rd_data[20]~10_combout\)) # (!\icpu|i_datapath|rd_data[20]~9_combout\ & ((\icpu|i_datapath|rd_data[20]~10_combout\ & 
-- (\icpu|i_datapath|rd_data[28]~20_combout\)) # (!\icpu|i_datapath|rd_data[20]~10_combout\ & ((\icpu|i_datapath|i_alu|Mux3~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[20]~9_combout\,
	datab => \icpu|i_datapath|rd_data[20]~10_combout\,
	datac => \icpu|i_datapath|rd_data[28]~20_combout\,
	datad => \icpu|i_datapath|i_alu|Mux3~9_combout\,
	combout => \icpu|i_datapath|rd_data[28]~21_combout\);

-- Location: LCCOMB_X17_Y12_N26
\icpu|i_datapath|rd_data[28]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[28]~22_combout\ = (\icpu|i_datapath|rd_data[20]~11_combout\ & ((\icpu|i_datapath|rd_data[28]~21_combout\ & ((\iTimer|CompareR\(28)))) # (!\icpu|i_datapath|rd_data[28]~21_combout\ & (\iTimer|CounterR\(28))))) # 
-- (!\icpu|i_datapath|rd_data[20]~11_combout\ & (((\icpu|i_datapath|rd_data[28]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[20]~11_combout\,
	datab => \iTimer|CounterR\(28),
	datac => \iTimer|CompareR\(28),
	datad => \icpu|i_datapath|rd_data[28]~21_combout\,
	combout => \icpu|i_datapath|rd_data[28]~22_combout\);

-- Location: LCCOMB_X19_Y12_N28
\icpu|i_datapath|rd_data[28]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[28]~23_combout\ = (\icpu|i_datapath|rd_data[0]~150_combout\ & (\icpu|i_datapath|Add5~52_combout\)) # (!\icpu|i_datapath|rd_data[0]~150_combout\ & ((\icpu|i_datapath|rd_data[28]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|rd_data[0]~150_combout\,
	datac => \icpu|i_datapath|Add5~52_combout\,
	datad => \icpu|i_datapath|rd_data[28]~22_combout\,
	combout => \icpu|i_datapath|rd_data[28]~23_combout\);

-- Location: FF_X26_Y13_N13
\icpu|i_datapath|i_regfile|x9[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(28));

-- Location: LCCOMB_X27_Y13_N16
\icpu|i_datapath|i_regfile|Mux3~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x10\(28))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x8\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x10\(28),
	datac => \icpu|i_datapath|i_regfile|x8\(28),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux3~10_combout\);

-- Location: LCCOMB_X27_Y13_N10
\icpu|i_datapath|i_regfile|Mux3~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~11_combout\ = (\icpu|i_datapath|i_regfile|Mux3~10_combout\ & (((\icpu|i_datapath|i_regfile|x11\(28)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux3~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(28) & ((\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(28),
	datab => \icpu|i_datapath|i_regfile|Mux3~10_combout\,
	datac => \icpu|i_datapath|i_regfile|x11\(28),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux3~11_combout\);

-- Location: LCCOMB_X30_Y15_N8
\icpu|i_datapath|i_regfile|Mux3~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (\iMem|altsyncram_component|auto_generated|q_a\(20))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x5\(28)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x4\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x4\(28),
	datad => \icpu|i_datapath|i_regfile|x5\(28),
	combout => \icpu|i_datapath|i_regfile|Mux3~12_combout\);

-- Location: LCCOMB_X30_Y15_N30
\icpu|i_datapath|i_regfile|Mux3~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~13_combout\ = (\icpu|i_datapath|i_regfile|Mux3~12_combout\ & (((\icpu|i_datapath|i_regfile|x7\(28)) # (!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux3~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(28) & ((\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(28),
	datab => \icpu|i_datapath|i_regfile|Mux3~12_combout\,
	datac => \icpu|i_datapath|i_regfile|x7\(28),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux3~13_combout\);

-- Location: LCCOMB_X31_Y15_N30
\icpu|i_datapath|i_regfile|Mux3~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~14_combout\ = (\icpu|i_datapath|i_regfile|Mux24~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux3~13_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~3_combout\))) # (!\icpu|i_datapath|i_regfile|Mux24~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux24~3_combout\ & (\icpu|i_datapath|i_regfile|x1\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~4_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~3_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(28),
	datad => \icpu|i_datapath|i_regfile|Mux3~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux3~14_combout\);

-- Location: LCCOMB_X27_Y17_N10
\icpu|i_datapath|i_regfile|Mux3~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~15_combout\ = (\icpu|i_datapath|i_regfile|Mux24~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux3~14_combout\ & (\icpu|i_datapath|i_regfile|x3\(28))) # (!\icpu|i_datapath|i_regfile|Mux3~14_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(28)))))) # (!\icpu|i_datapath|i_regfile|Mux24~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(28),
	datac => \icpu|i_datapath|i_regfile|x2\(28),
	datad => \icpu|i_datapath|i_regfile|Mux3~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux3~15_combout\);

-- Location: LCCOMB_X31_Y13_N0
\icpu|i_datapath|i_regfile|Mux3~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~16_combout\ = (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux3~11_combout\) # ((\icpu|i_datapath|i_regfile|Mux24~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & 
-- (((\icpu|i_datapath|i_regfile|Mux3~15_combout\ & !\icpu|i_datapath|i_regfile|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux3~11_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux3~15_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux3~16_combout\);

-- Location: LCCOMB_X23_Y11_N10
\icpu|i_datapath|i_regfile|Mux3~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x13\(28))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x12\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x13\(28),
	datac => \icpu|i_datapath|i_regfile|x12\(28),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux3~17_combout\);

-- Location: LCCOMB_X23_Y11_N12
\icpu|i_datapath|i_regfile|Mux3~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux3~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(28))) # (!\icpu|i_datapath|i_regfile|Mux3~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(28)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux3~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x15\(28),
	datac => \icpu|i_datapath|i_regfile|x14\(28),
	datad => \icpu|i_datapath|i_regfile|Mux3~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux3~18_combout\);

-- Location: LCCOMB_X24_Y21_N24
\icpu|i_datapath|i_regfile|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (\iMem|altsyncram_component|auto_generated|q_a\(22))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(28)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x18\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x18\(28),
	datad => \icpu|i_datapath|i_regfile|x22\(28),
	combout => \icpu|i_datapath|i_regfile|Mux3~0_combout\);

-- Location: LCCOMB_X24_Y21_N30
\icpu|i_datapath|i_regfile|Mux3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux3~0_combout\ & (\icpu|i_datapath|i_regfile|x30\(28))) # (!\icpu|i_datapath|i_regfile|Mux3~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(28)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x30\(28),
	datac => \icpu|i_datapath|i_regfile|x26\(28),
	datad => \icpu|i_datapath|i_regfile|Mux3~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux3~1_combout\);

-- Location: LCCOMB_X29_Y11_N4
\icpu|i_datapath|i_regfile|Mux3~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x23\(28)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x19\(28) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(28),
	datab => \icpu|i_datapath|i_regfile|x23\(28),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux3~7_combout\);

-- Location: LCCOMB_X28_Y11_N30
\icpu|i_datapath|i_regfile|Mux3~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~8_combout\ = (\icpu|i_datapath|i_regfile|Mux3~7_combout\ & ((\icpu|i_datapath|i_regfile|x31\(28)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux3~7_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x27\(28) & \iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux3~7_combout\,
	datab => \icpu|i_datapath|i_regfile|x31\(28),
	datac => \icpu|i_datapath|i_regfile|x27\(28),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux3~8_combout\);

-- Location: LCCOMB_X29_Y21_N20
\icpu|i_datapath|i_regfile|Mux3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x25\(28))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x17\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(28),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x17\(28),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux3~2_combout\);

-- Location: LCCOMB_X28_Y20_N20
\icpu|i_datapath|i_regfile|Mux3~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux3~2_combout\ & (\icpu|i_datapath|i_regfile|x29\(28))) # (!\icpu|i_datapath|i_regfile|Mux3~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(28)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x29\(28),
	datac => \icpu|i_datapath|i_regfile|x21\(28),
	datad => \icpu|i_datapath|i_regfile|Mux3~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux3~3_combout\);

-- Location: LCCOMB_X32_Y15_N20
\icpu|i_datapath|i_regfile|Mux3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(28)) # ((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\icpu|i_datapath|i_regfile|x16\(28) & !\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x24\(28),
	datac => \icpu|i_datapath|i_regfile|x16\(28),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux3~4_combout\);

-- Location: LCCOMB_X32_Y15_N14
\icpu|i_datapath|i_regfile|Mux3~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~5_combout\ = (\icpu|i_datapath|i_regfile|Mux3~4_combout\ & (((\icpu|i_datapath|i_regfile|x28\(28)) # (!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux3~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(28) & ((\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(28),
	datab => \icpu|i_datapath|i_regfile|Mux3~4_combout\,
	datac => \icpu|i_datapath|i_regfile|x28\(28),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux3~5_combout\);

-- Location: LCCOMB_X32_Y13_N28
\icpu|i_datapath|i_regfile|Mux3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|Mux3~3_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux3~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux3~3_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|Mux3~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux3~6_combout\);

-- Location: LCCOMB_X32_Y13_N2
\icpu|i_datapath|i_regfile|Mux3~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux3~6_combout\ & ((\icpu|i_datapath|i_regfile|Mux3~8_combout\))) # (!\icpu|i_datapath|i_regfile|Mux3~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux3~1_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|Mux3~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux3~8_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux3~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux3~9_combout\);

-- Location: LCCOMB_X32_Y13_N8
\icpu|i_datapath|i_regfile|Mux3~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~19_combout\ = (\icpu|i_datapath|i_regfile|Mux3~16_combout\ & (((\icpu|i_datapath|i_regfile|Mux3~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\))) # (!\icpu|i_datapath|i_regfile|Mux3~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux24~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux3~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux3~16_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux3~18_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux3~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux3~19_combout\);

-- Location: LCCOMB_X20_Y12_N8
\icpu|i_datapath|rd_data[27]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[27]~16_combout\ = (\iMem|altsyncram_component|auto_generated|q_b\(27) & ((!\icpu|i_datapath|i_alu|Mux18~4_combout\) # (!\iDecoder|Equal1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iDecoder|Equal1~7_combout\,
	datac => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_b\(27),
	combout => \icpu|i_datapath|rd_data[27]~16_combout\);

-- Location: LCCOMB_X20_Y12_N26
\icpu|i_datapath|rd_data[27]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[27]~17_combout\ = (\icpu|i_datapath|rd_data[20]~9_combout\ & (((\icpu|i_datapath|rd_data[20]~10_combout\)))) # (!\icpu|i_datapath|rd_data[20]~9_combout\ & ((\icpu|i_datapath|rd_data[20]~10_combout\ & 
-- ((\icpu|i_datapath|rd_data[27]~16_combout\))) # (!\icpu|i_datapath|rd_data[20]~10_combout\ & (\icpu|i_datapath|i_alu|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[20]~9_combout\,
	datab => \icpu|i_datapath|i_alu|Mux4~4_combout\,
	datac => \icpu|i_datapath|rd_data[27]~16_combout\,
	datad => \icpu|i_datapath|rd_data[20]~10_combout\,
	combout => \icpu|i_datapath|rd_data[27]~17_combout\);

-- Location: LCCOMB_X20_Y12_N4
\icpu|i_datapath|rd_data[27]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[27]~18_combout\ = (\icpu|i_datapath|rd_data[27]~17_combout\ & (((\iTimer|CompareR\(27)) # (!\icpu|i_datapath|rd_data[20]~11_combout\)))) # (!\icpu|i_datapath|rd_data[27]~17_combout\ & (\iTimer|CounterR\(27) & 
-- ((\icpu|i_datapath|rd_data[20]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(27),
	datab => \iTimer|CompareR\(27),
	datac => \icpu|i_datapath|rd_data[27]~17_combout\,
	datad => \icpu|i_datapath|rd_data[20]~11_combout\,
	combout => \icpu|i_datapath|rd_data[27]~18_combout\);

-- Location: LCCOMB_X20_Y12_N2
\icpu|i_datapath|rd_data[27]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[27]~19_combout\ = (\icpu|i_datapath|rd_data[0]~150_combout\ & ((\icpu|i_datapath|Add5~50_combout\))) # (!\icpu|i_datapath|rd_data[0]~150_combout\ & (\icpu|i_datapath|rd_data[27]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[0]~150_combout\,
	datac => \icpu|i_datapath|rd_data[27]~18_combout\,
	datad => \icpu|i_datapath|Add5~50_combout\,
	combout => \icpu|i_datapath|rd_data[27]~19_combout\);

-- Location: LCCOMB_X24_Y11_N0
\icpu|i_datapath|i_regfile|x13[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x13[27]~feeder_combout\ = \icpu|i_datapath|rd_data[27]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[27]~19_combout\,
	combout => \icpu|i_datapath|i_regfile|x13[27]~feeder_combout\);

-- Location: FF_X24_Y11_N1
\icpu|i_datapath|i_regfile|x13[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x13[27]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(27));

-- Location: FF_X20_Y12_N13
\icpu|i_datapath|i_regfile|x15[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(27));

-- Location: FF_X23_Y11_N17
\icpu|i_datapath|i_regfile|x14[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(27));

-- Location: FF_X23_Y11_N27
\icpu|i_datapath|i_regfile|x12[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(27));

-- Location: LCCOMB_X23_Y11_N26
\icpu|i_datapath|i_regfile|Mux4~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x14\(27)) # ((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\icpu|i_datapath|i_regfile|x12\(27) & !\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x14\(27),
	datac => \icpu|i_datapath|i_regfile|x12\(27),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux4~17_combout\);

-- Location: LCCOMB_X30_Y11_N28
\icpu|i_datapath|i_regfile|Mux4~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~18_combout\ = (\icpu|i_datapath|i_regfile|Mux4~17_combout\ & (((\icpu|i_datapath|i_regfile|x15\(27)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux4~17_combout\ & 
-- (\icpu|i_datapath|i_regfile|x13\(27) & ((\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(27),
	datab => \icpu|i_datapath|i_regfile|x15\(27),
	datac => \icpu|i_datapath|i_regfile|Mux4~17_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux4~18_combout\);

-- Location: FF_X19_Y15_N3
\icpu|i_datapath|i_regfile|x11[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(27));

-- Location: FF_X21_Y12_N9
\icpu|i_datapath|i_regfile|x9[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(27));

-- Location: FF_X19_Y15_N25
\icpu|i_datapath|i_regfile|x8[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(27));

-- Location: LCCOMB_X19_Y15_N24
\icpu|i_datapath|i_regfile|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x9\(27)) # ((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\icpu|i_datapath|i_regfile|x8\(27) & !\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(27),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x8\(27),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux4~0_combout\);

-- Location: LCCOMB_X29_Y12_N28
\icpu|i_datapath|i_regfile|x10[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[27]~feeder_combout\ = \icpu|i_datapath|rd_data[27]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[27]~19_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[27]~feeder_combout\);

-- Location: FF_X29_Y12_N29
\icpu|i_datapath|i_regfile|x10[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[27]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(27));

-- Location: LCCOMB_X32_Y12_N0
\icpu|i_datapath|i_regfile|Mux4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux4~0_combout\ & (\icpu|i_datapath|i_regfile|x11\(27))) # (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x10\(27)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x11\(27),
	datac => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datad => \icpu|i_datapath|i_regfile|x10\(27),
	combout => \icpu|i_datapath|i_regfile|Mux4~1_combout\);

-- Location: FF_X27_Y17_N25
\icpu|i_datapath|i_regfile|x3[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(27));

-- Location: FF_X27_Y17_N15
\icpu|i_datapath|i_regfile|x2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(27));

-- Location: LCCOMB_X31_Y15_N12
\icpu|i_datapath|i_regfile|x1[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x1[27]~feeder_combout\ = \icpu|i_datapath|rd_data[27]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[27]~19_combout\,
	combout => \icpu|i_datapath|i_regfile|x1[27]~feeder_combout\);

-- Location: FF_X31_Y15_N13
\icpu|i_datapath|i_regfile|x1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x1[27]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(27));

-- Location: LCCOMB_X27_Y15_N4
\icpu|i_datapath|i_regfile|x5[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x5[27]~feeder_combout\ = \icpu|i_datapath|rd_data[27]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[27]~19_combout\,
	combout => \icpu|i_datapath|i_regfile|x5[27]~feeder_combout\);

-- Location: FF_X27_Y15_N5
\icpu|i_datapath|i_regfile|x5[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x5[27]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(27));

-- Location: FF_X30_Y15_N27
\icpu|i_datapath|i_regfile|x7[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(27));

-- Location: LCCOMB_X27_Y15_N10
\icpu|i_datapath|i_regfile|x6[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x6[27]~feeder_combout\ = \icpu|i_datapath|rd_data[27]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[27]~19_combout\,
	combout => \icpu|i_datapath|i_regfile|x6[27]~feeder_combout\);

-- Location: FF_X27_Y15_N11
\icpu|i_datapath|i_regfile|x6[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x6[27]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(27));

-- Location: FF_X30_Y15_N1
\icpu|i_datapath|i_regfile|x4[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(27));

-- Location: LCCOMB_X30_Y15_N0
\icpu|i_datapath|i_regfile|Mux4~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x6\(27))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x4\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(27),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x4\(27),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux4~12_combout\);

-- Location: LCCOMB_X30_Y15_N26
\icpu|i_datapath|i_regfile|Mux4~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux4~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(27)))) # (!\icpu|i_datapath|i_regfile|Mux4~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(27))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(27),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x7\(27),
	datad => \icpu|i_datapath|i_regfile|Mux4~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux4~13_combout\);

-- Location: LCCOMB_X31_Y15_N2
\icpu|i_datapath|i_regfile|Mux4~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~14_combout\ = (\icpu|i_datapath|i_regfile|Mux24~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~13_combout\))) # (!\icpu|i_datapath|i_regfile|Mux24~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(27))))) # (!\icpu|i_datapath|i_regfile|Mux24~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(27),
	datab => \icpu|i_datapath|i_regfile|Mux24~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~13_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux24~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux4~14_combout\);

-- Location: LCCOMB_X27_Y17_N14
\icpu|i_datapath|i_regfile|Mux4~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~15_combout\ = (\icpu|i_datapath|i_regfile|Mux24~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~14_combout\ & (\icpu|i_datapath|i_regfile|x3\(27))) # (!\icpu|i_datapath|i_regfile|Mux4~14_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(27)))))) # (!\icpu|i_datapath|i_regfile|Mux24~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(27),
	datac => \icpu|i_datapath|i_regfile|x2\(27),
	datad => \icpu|i_datapath|i_regfile|Mux4~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux4~15_combout\);

-- Location: LCCOMB_X29_Y22_N12
\icpu|i_datapath|i_regfile|x21[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x21[27]~feeder_combout\ = \icpu|i_datapath|rd_data[27]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[27]~19_combout\,
	combout => \icpu|i_datapath|i_regfile|x21[27]~feeder_combout\);

-- Location: FF_X29_Y22_N13
\icpu|i_datapath|i_regfile|x21[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x21[27]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(27));

-- Location: LCCOMB_X29_Y21_N0
\icpu|i_datapath|i_regfile|x29[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x29[27]~feeder_combout\ = \icpu|i_datapath|rd_data[27]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[27]~19_combout\,
	combout => \icpu|i_datapath|i_regfile|x29[27]~feeder_combout\);

-- Location: FF_X29_Y21_N1
\icpu|i_datapath|i_regfile|x29[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x29[27]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(27));

-- Location: LCCOMB_X29_Y22_N26
\icpu|i_datapath|i_regfile|x25[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x25[27]~feeder_combout\ = \icpu|i_datapath|rd_data[27]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[27]~19_combout\,
	combout => \icpu|i_datapath|i_regfile|x25[27]~feeder_combout\);

-- Location: FF_X29_Y22_N27
\icpu|i_datapath|i_regfile|x25[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x25[27]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(27));

-- Location: LCCOMB_X29_Y21_N8
\icpu|i_datapath|i_regfile|x17[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x17[27]~feeder_combout\ = \icpu|i_datapath|rd_data[27]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[27]~19_combout\,
	combout => \icpu|i_datapath|i_regfile|x17[27]~feeder_combout\);

-- Location: FF_X29_Y21_N9
\icpu|i_datapath|i_regfile|x17[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x17[27]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(27));

-- Location: LCCOMB_X29_Y21_N2
\icpu|i_datapath|i_regfile|Mux4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x25\(27))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x17\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(27),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x17\(27),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux4~2_combout\);

-- Location: LCCOMB_X29_Y21_N18
\icpu|i_datapath|i_regfile|Mux4~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux4~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(27)))) # (!\icpu|i_datapath|i_regfile|Mux4~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(27))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(27),
	datab => \icpu|i_datapath|i_regfile|x29\(27),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \icpu|i_datapath|i_regfile|Mux4~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux4~3_combout\);

-- Location: FF_X28_Y11_N3
\icpu|i_datapath|i_regfile|x27[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(27));

-- Location: FF_X28_Y11_N13
\icpu|i_datapath|i_regfile|x23[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(27));

-- Location: FF_X26_Y14_N9
\icpu|i_datapath|i_regfile|x19[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(27));

-- Location: LCCOMB_X26_Y14_N8
\icpu|i_datapath|i_regfile|Mux4~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x23\(27)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x19\(27) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x23\(27),
	datac => \icpu|i_datapath|i_regfile|x19\(27),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux4~9_combout\);

-- Location: FF_X26_Y14_N31
\icpu|i_datapath|i_regfile|x31[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(27));

-- Location: LCCOMB_X26_Y14_N30
\icpu|i_datapath|i_regfile|Mux4~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~10_combout\ = (\icpu|i_datapath|i_regfile|Mux4~9_combout\ & (((\icpu|i_datapath|i_regfile|x31\(27)) # (!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux4~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(27) & ((\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(27),
	datab => \icpu|i_datapath|i_regfile|Mux4~9_combout\,
	datac => \icpu|i_datapath|i_regfile|x31\(27),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux4~10_combout\);

-- Location: FF_X32_Y15_N1
\icpu|i_datapath|i_regfile|x16[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(27));

-- Location: LCCOMB_X32_Y14_N14
\icpu|i_datapath|i_regfile|x24[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x24[27]~feeder_combout\ = \icpu|i_datapath|rd_data[27]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[27]~19_combout\,
	combout => \icpu|i_datapath|i_regfile|x24[27]~feeder_combout\);

-- Location: FF_X32_Y14_N15
\icpu|i_datapath|i_regfile|x24[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x24[27]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(27));

-- Location: LCCOMB_X32_Y15_N0
\icpu|i_datapath|i_regfile|Mux4~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\iMem|altsyncram_component|auto_generated|q_a\(22)) # ((\icpu|i_datapath|i_regfile|x24\(27))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x16\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x16\(27),
	datad => \icpu|i_datapath|i_regfile|x24\(27),
	combout => \icpu|i_datapath|i_regfile|Mux4~6_combout\);

-- Location: FF_X32_Y15_N23
\icpu|i_datapath|i_regfile|x28[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(27));

-- Location: LCCOMB_X32_Y14_N20
\icpu|i_datapath|i_regfile|x20[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x20[27]~feeder_combout\ = \icpu|i_datapath|rd_data[27]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[27]~19_combout\,
	combout => \icpu|i_datapath|i_regfile|x20[27]~feeder_combout\);

-- Location: FF_X32_Y14_N21
\icpu|i_datapath|i_regfile|x20[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x20[27]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(27));

-- Location: LCCOMB_X32_Y15_N22
\icpu|i_datapath|i_regfile|Mux4~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux4~6_combout\ & (\icpu|i_datapath|i_regfile|x28\(27))) # (!\icpu|i_datapath|i_regfile|Mux4~6_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(27)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|Mux4~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|Mux4~6_combout\,
	datac => \icpu|i_datapath|i_regfile|x28\(27),
	datad => \icpu|i_datapath|i_regfile|x20\(27),
	combout => \icpu|i_datapath|i_regfile|Mux4~7_combout\);

-- Location: FF_X24_Y21_N23
\icpu|i_datapath|i_regfile|x26[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(27));

-- Location: LCCOMB_X23_Y21_N2
\icpu|i_datapath|i_regfile|x22[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x22[27]~feeder_combout\ = \icpu|i_datapath|rd_data[27]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[27]~19_combout\,
	combout => \icpu|i_datapath|i_regfile|x22[27]~feeder_combout\);

-- Location: FF_X23_Y21_N3
\icpu|i_datapath|i_regfile|x22[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x22[27]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(27));

-- Location: FF_X24_Y21_N9
\icpu|i_datapath|i_regfile|x18[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(27));

-- Location: LCCOMB_X24_Y21_N8
\icpu|i_datapath|i_regfile|Mux4~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(27)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x18\(27) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(27),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x18\(27),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux4~4_combout\);

-- Location: FF_X22_Y21_N15
\icpu|i_datapath|i_regfile|x30[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(27));

-- Location: LCCOMB_X22_Y21_N14
\icpu|i_datapath|i_regfile|Mux4~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~5_combout\ = (\icpu|i_datapath|i_regfile|Mux4~4_combout\ & (((\icpu|i_datapath|i_regfile|x30\(27)) # (!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux4~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(27) & ((\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(27),
	datab => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	datac => \icpu|i_datapath|i_regfile|x30\(27),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux4~5_combout\);

-- Location: LCCOMB_X31_Y13_N20
\icpu|i_datapath|i_regfile|Mux4~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\iMem|altsyncram_component|auto_generated|q_a\(20)) # ((\icpu|i_datapath|i_regfile|Mux4~5_combout\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|Mux4~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|Mux4~7_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux4~8_combout\);

-- Location: LCCOMB_X31_Y13_N2
\icpu|i_datapath|i_regfile|Mux4~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux4~8_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~10_combout\))) # (!\icpu|i_datapath|i_regfile|Mux4~8_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux4~3_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|Mux4~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~10_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux4~11_combout\);

-- Location: LCCOMB_X31_Y13_N12
\icpu|i_datapath|i_regfile|Mux4~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~16_combout\ = (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & (\icpu|i_datapath|i_regfile|Mux24~0_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux4~11_combout\))) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & (\icpu|i_datapath|i_regfile|Mux4~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~15_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~11_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux4~16_combout\);

-- Location: LCCOMB_X31_Y13_N10
\icpu|i_datapath|i_regfile|Mux4~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~19_combout\ = (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~16_combout\ & (\icpu|i_datapath|i_regfile|Mux4~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux4~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux4~1_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~18_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux4~19_combout\);

-- Location: LCCOMB_X20_Y12_N0
\icpu|i_datapath|rd_data[26]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[26]~32_combout\ = (\iMem|altsyncram_component|auto_generated|q_b\(26) & ((!\icpu|i_datapath|i_alu|Mux18~4_combout\) # (!\iDecoder|Equal1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iDecoder|Equal1~7_combout\,
	datac => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_b\(26),
	combout => \icpu|i_datapath|rd_data[26]~32_combout\);

-- Location: LCCOMB_X16_Y17_N14
\icpu|i_datapath|i_alu|ShiftLeft0~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~60_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~44_combout\)) # (!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~44_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~50_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~60_combout\);

-- Location: LCCOMB_X17_Y18_N14
\icpu|i_datapath|i_alu|ShiftLeft0~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~64_combout\ = (!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & ((\icpu|i_datapath|alusrc2[0]~54_combout\ & ((\icpu|i_datapath|i_regfile|Mux38~19_combout\))) # (!\icpu|i_datapath|alusrc2[0]~54_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux37~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[0]~54_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux37~19_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux38~19_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~64_combout\);

-- Location: LCCOMB_X17_Y18_N12
\icpu|i_datapath|i_alu|ShiftLeft0~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~65_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~64_combout\) # ((\icpu|i_datapath|i_alu|ShiftLeft0~51_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~51_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~64_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~65_combout\);

-- Location: LCCOMB_X17_Y17_N26
\icpu|i_datapath|i_alu|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux5~0_combout\ = (\icpu|i_datapath|i_alu|Mux7~1_combout\ & (((\icpu|i_datapath|i_alu|ShiftLeft0~63_combout\) # (\icpu|i_datapath|i_alu|Mux7~0_combout\)))) # (!\icpu|i_datapath|i_alu|Mux7~1_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~65_combout\ & ((!\icpu|i_datapath|i_alu|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~65_combout\,
	datab => \icpu|i_datapath|i_alu|Mux7~1_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~63_combout\,
	datad => \icpu|i_datapath|i_alu|Mux7~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux5~0_combout\);

-- Location: LCCOMB_X17_Y17_N8
\icpu|i_datapath|i_alu|Mux5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux5~1_combout\ = (\icpu|i_datapath|i_alu|Mux5~0_combout\ & (((\icpu|i_datapath|i_alu|ShiftLeft0~72_combout\) # (!\icpu|i_datapath|i_alu|Mux7~0_combout\)))) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~60_combout\ & ((\icpu|i_datapath|i_alu|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~60_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~72_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datad => \icpu|i_datapath|i_alu|Mux7~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux5~1_combout\);

-- Location: LCCOMB_X21_Y13_N4
\icpu|i_datapath|i_alu|iadder32|bit26|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit26|sum~combout\ = \icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc1~26_combout\ $ (\icpu|i_datapath|alusrc2[26]~15_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit25|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc1~26_combout\,
	datac => \icpu|i_datapath|alusrc2[26]~15_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit25|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit26|sum~combout\);

-- Location: LCCOMB_X20_Y17_N30
\icpu|i_datapath|i_alu|result~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~41_combout\ = (\icpu|i_datapath|i_regfile|Mux37~19_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|alusrc2[26]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux37~19_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|alusrc2[26]~14_combout\,
	combout => \icpu|i_datapath|i_alu|result~41_combout\);

-- Location: LCCOMB_X21_Y13_N18
\icpu|i_datapath|i_alu|Mux5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux5~2_combout\ = (\icpu|i_controller|i_aludec|Selector6~2_combout\ & (\icpu|i_controller|i_aludec|Selector7~3_combout\)) # (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_controller|i_aludec|Selector7~3_combout\ & 
-- ((\icpu|i_datapath|i_alu|result~41_combout\))) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit26|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datab => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit26|sum~combout\,
	datad => \icpu|i_datapath|i_alu|result~41_combout\,
	combout => \icpu|i_datapath|i_alu|Mux5~2_combout\);

-- Location: LCCOMB_X21_Y13_N12
\icpu|i_datapath|i_alu|Mux5~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux5~3_combout\ = (\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_datapath|alusrc1~26_combout\ & ((!\icpu|i_datapath|i_alu|Mux5~2_combout\) # (!\icpu|i_datapath|alusrc2[26]~15_combout\))) # 
-- (!\icpu|i_datapath|alusrc1~26_combout\ & (\icpu|i_datapath|alusrc2[26]~15_combout\)))) # (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & (((\icpu|i_datapath|i_alu|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datab => \icpu|i_datapath|alusrc1~26_combout\,
	datac => \icpu|i_datapath|alusrc2[26]~15_combout\,
	datad => \icpu|i_datapath|i_alu|Mux5~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux5~3_combout\);

-- Location: LCCOMB_X21_Y13_N30
\icpu|i_datapath|i_alu|Mux5~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux5~4_combout\ = (\icpu|i_controller|i_aludec|Selector5~3_combout\ & (\icpu|i_datapath|i_alu|Mux10~9_combout\ & (\icpu|i_datapath|i_alu|Mux5~1_combout\))) # (!\icpu|i_controller|i_aludec|Selector5~3_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux5~3_combout\) # ((\icpu|i_datapath|i_alu|Mux10~9_combout\ & \icpu|i_datapath|i_alu|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector5~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux10~9_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~1_combout\,
	datad => \icpu|i_datapath|i_alu|Mux5~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux5~4_combout\);

-- Location: LCCOMB_X20_Y12_N18
\icpu|i_datapath|rd_data[26]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[26]~33_combout\ = (\icpu|i_datapath|rd_data[20]~9_combout\ & (((\icpu|i_datapath|rd_data[20]~10_combout\)))) # (!\icpu|i_datapath|rd_data[20]~9_combout\ & ((\icpu|i_datapath|rd_data[20]~10_combout\ & 
-- (\icpu|i_datapath|rd_data[26]~32_combout\)) # (!\icpu|i_datapath|rd_data[20]~10_combout\ & ((\icpu|i_datapath|i_alu|Mux5~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[20]~9_combout\,
	datab => \icpu|i_datapath|rd_data[26]~32_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~4_combout\,
	datad => \icpu|i_datapath|rd_data[20]~10_combout\,
	combout => \icpu|i_datapath|rd_data[26]~33_combout\);

-- Location: LCCOMB_X28_Y10_N26
\iTimer|CompareR~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~6_combout\ = (\icpu|i_datapath|i_regfile|Mux5~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux5~19_combout\,
	datac => \reset_ff~q\,
	combout => \iTimer|CompareR~6_combout\);

-- Location: FF_X28_Y10_N27
\iTimer|CompareR[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~6_combout\,
	ena => \iTimer|CompareR[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(26));

-- Location: LCCOMB_X20_Y12_N16
\icpu|i_datapath|rd_data[26]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[26]~34_combout\ = (\icpu|i_datapath|rd_data[20]~11_combout\ & ((\icpu|i_datapath|rd_data[26]~33_combout\ & (\iTimer|CompareR\(26))) # (!\icpu|i_datapath|rd_data[26]~33_combout\ & ((\iTimer|CounterR\(26)))))) # 
-- (!\icpu|i_datapath|rd_data[20]~11_combout\ & (\icpu|i_datapath|rd_data[26]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[20]~11_combout\,
	datab => \icpu|i_datapath|rd_data[26]~33_combout\,
	datac => \iTimer|CompareR\(26),
	datad => \iTimer|CounterR\(26),
	combout => \icpu|i_datapath|rd_data[26]~34_combout\);

-- Location: LCCOMB_X20_Y12_N10
\icpu|i_datapath|rd_data[26]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[26]~35_combout\ = (\icpu|i_datapath|rd_data[0]~150_combout\ & (\icpu|i_datapath|Add5~48_combout\)) # (!\icpu|i_datapath|rd_data[0]~150_combout\ & ((\icpu|i_datapath|rd_data[26]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[0]~150_combout\,
	datac => \icpu|i_datapath|Add5~48_combout\,
	datad => \icpu|i_datapath|rd_data[26]~34_combout\,
	combout => \icpu|i_datapath|rd_data[26]~35_combout\);

-- Location: LCCOMB_X31_Y12_N24
\icpu|i_datapath|i_regfile|x14[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x14[26]~feeder_combout\ = \icpu|i_datapath|rd_data[26]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[26]~35_combout\,
	combout => \icpu|i_datapath|i_regfile|x14[26]~feeder_combout\);

-- Location: FF_X31_Y12_N25
\icpu|i_datapath|i_regfile|x14[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x14[26]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(26));

-- Location: LCCOMB_X30_Y14_N20
\icpu|i_datapath|i_regfile|Mux37~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux37~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x14\(26)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x12\(26) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x14\(26),
	datab => \icpu|i_datapath|i_regfile|x12\(26),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux37~17_combout\);

-- Location: LCCOMB_X29_Y14_N10
\icpu|i_datapath|i_regfile|Mux37~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux37~18_combout\ = (\icpu|i_datapath|i_regfile|Mux37~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(26)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|i_regfile|Mux37~17_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x13\(26) & \iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux37~17_combout\,
	datab => \icpu|i_datapath|i_regfile|x15\(26),
	datac => \icpu|i_datapath|i_regfile|x13\(26),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux37~18_combout\);

-- Location: LCCOMB_X26_Y12_N2
\icpu|i_datapath|i_regfile|Mux37~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux37~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x9\(26)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x8\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x8\(26),
	datac => \icpu|i_datapath|i_regfile|x9\(26),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux37~0_combout\);

-- Location: LCCOMB_X30_Y13_N0
\icpu|i_datapath|i_regfile|Mux37~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux37~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux37~0_combout\ & (\icpu|i_datapath|i_regfile|x11\(26))) # (!\icpu|i_datapath|i_regfile|Mux37~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x10\(26)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(26),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x10\(26),
	datad => \icpu|i_datapath|i_regfile|Mux37~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux37~1_combout\);

-- Location: LCCOMB_X26_Y21_N14
\icpu|i_datapath|i_regfile|Mux37~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux37~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x23\(26)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x19\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(26),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x23\(26),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux37~9_combout\);

-- Location: LCCOMB_X26_Y21_N8
\icpu|i_datapath|i_regfile|Mux37~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux37~10_combout\ = (\icpu|i_datapath|i_regfile|Mux37~9_combout\ & ((\icpu|i_datapath|i_regfile|x31\(26)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|i_regfile|Mux37~9_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x27\(26) & \iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(26),
	datab => \icpu|i_datapath|i_regfile|Mux37~9_combout\,
	datac => \icpu|i_datapath|i_regfile|x27\(26),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux37~10_combout\);

-- Location: LCCOMB_X21_Y21_N22
\icpu|i_datapath|i_regfile|Mux37~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux37~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x24\(26)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x16\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(26),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x24\(26),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux37~6_combout\);

-- Location: LCCOMB_X21_Y21_N4
\icpu|i_datapath|i_regfile|Mux37~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux37~7_combout\ = (\icpu|i_datapath|i_regfile|Mux37~6_combout\ & ((\icpu|i_datapath|i_regfile|x28\(26)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|i_regfile|Mux37~6_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(26) & \iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux37~6_combout\,
	datab => \icpu|i_datapath|i_regfile|x28\(26),
	datac => \icpu|i_datapath|i_regfile|x20\(26),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux37~7_combout\);

-- Location: LCCOMB_X23_Y21_N14
\icpu|i_datapath|i_regfile|Mux37~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux37~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x22\(26)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x18\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x18\(26),
	datac => \icpu|i_datapath|i_regfile|x22\(26),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux37~4_combout\);

-- Location: LCCOMB_X23_Y21_N0
\icpu|i_datapath|i_regfile|Mux37~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux37~5_combout\ = (\icpu|i_datapath|i_regfile|Mux37~4_combout\ & ((\icpu|i_datapath|i_regfile|x30\(26)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|i_regfile|Mux37~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x26\(26) & \iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(26),
	datab => \icpu|i_datapath|i_regfile|Mux37~4_combout\,
	datac => \icpu|i_datapath|i_regfile|x26\(26),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux37~5_combout\);

-- Location: LCCOMB_X29_Y14_N16
\icpu|i_datapath|i_regfile|Mux37~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux37~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux37~5_combout\) # (\iMem|altsyncram_component|auto_generated|q_a\(15))))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|Mux37~7_combout\ & ((!\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux37~7_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux37~5_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux37~8_combout\);

-- Location: LCCOMB_X30_Y21_N28
\icpu|i_datapath|i_regfile|Mux37~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux37~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|x25\(26)) # (\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\icpu|i_datapath|i_regfile|x17\(26) & ((!\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(26),
	datab => \icpu|i_datapath|i_regfile|x25\(26),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux37~2_combout\);

-- Location: LCCOMB_X30_Y14_N10
\icpu|i_datapath|i_regfile|Mux37~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux37~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux37~2_combout\ & (\icpu|i_datapath|i_regfile|x29\(26))) # (!\icpu|i_datapath|i_regfile|Mux37~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(26)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|Mux37~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(26),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x21\(26),
	datad => \icpu|i_datapath|i_regfile|Mux37~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux37~3_combout\);

-- Location: LCCOMB_X29_Y14_N30
\icpu|i_datapath|i_regfile|Mux37~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux37~11_combout\ = (\icpu|i_datapath|i_regfile|Mux37~8_combout\ & ((\icpu|i_datapath|i_regfile|Mux37~10_combout\) # ((!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|i_regfile|Mux37~8_combout\ & 
-- (((\icpu|i_datapath|i_regfile|Mux37~3_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux37~10_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux37~8_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux37~3_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux37~11_combout\);

-- Location: LCCOMB_X31_Y18_N12
\icpu|i_datapath|i_regfile|Mux37~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux37~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x6\(26))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x4\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(26),
	datab => \icpu|i_datapath|i_regfile|x4\(26),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux37~12_combout\);

-- Location: LCCOMB_X31_Y18_N26
\icpu|i_datapath|i_regfile|Mux37~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux37~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux37~12_combout\ & (\icpu|i_datapath|i_regfile|x7\(26))) # (!\icpu|i_datapath|i_regfile|Mux37~12_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x5\(26)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux37~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(26),
	datab => \icpu|i_datapath|i_regfile|x5\(26),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|i_regfile|Mux37~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux37~13_combout\);

-- Location: LCCOMB_X31_Y15_N10
\icpu|i_datapath|i_regfile|Mux37~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux37~14_combout\ = (\icpu|i_datapath|i_regfile|Mux34~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux37~13_combout\) # (!\icpu|i_datapath|i_regfile|Mux34~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(26) & ((\icpu|i_datapath|i_regfile|Mux34~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(26),
	datab => \icpu|i_datapath|i_regfile|Mux37~13_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux34~4_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux34~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux37~14_combout\);

-- Location: LCCOMB_X28_Y15_N18
\icpu|i_datapath|i_regfile|Mux37~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux37~15_combout\ = (\icpu|i_datapath|i_regfile|Mux37~14_combout\ & (((\icpu|i_datapath|i_regfile|x3\(26)) # (!\icpu|i_datapath|i_regfile|Mux34~2_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux37~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(26) & ((\icpu|i_datapath|i_regfile|Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux37~14_combout\,
	datab => \icpu|i_datapath|i_regfile|x2\(26),
	datac => \icpu|i_datapath|i_regfile|x3\(26),
	datad => \icpu|i_datapath|i_regfile|Mux34~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux37~15_combout\);

-- Location: LCCOMB_X29_Y14_N20
\icpu|i_datapath|i_regfile|Mux37~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux37~16_combout\ = (\icpu|i_datapath|i_regfile|Mux34~1_combout\ & (\icpu|i_datapath|i_regfile|Mux34~0_combout\)) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux37~11_combout\)) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux37~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux37~11_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux37~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux37~16_combout\);

-- Location: LCCOMB_X22_Y15_N14
\icpu|i_datapath|i_regfile|Mux37~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux37~19_combout\ = (\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux37~16_combout\ & (\icpu|i_datapath|i_regfile|Mux37~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux37~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux37~1_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux37~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux37~18_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux37~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux37~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux37~19_combout\);

-- Location: LCCOMB_X17_Y18_N6
\icpu|i_datapath|i_alu|ShiftLeft0~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~77_combout\ = (!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & ((\icpu|i_datapath|alusrc2[0]~54_combout\ & (\icpu|i_datapath|i_regfile|Mux37~19_combout\)) # (!\icpu|i_datapath|alusrc2[0]~54_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux36~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux37~19_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux36~19_combout\,
	datad => \icpu|i_datapath|alusrc2[0]~54_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~77_combout\);

-- Location: LCCOMB_X17_Y18_N0
\icpu|i_datapath|i_alu|ShiftLeft0~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~78_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~77_combout\) # ((\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~25_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~77_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~78_combout\);

-- Location: LCCOMB_X30_Y12_N14
\icpu|i_datapath|i_regfile|x9[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x9[31]~feeder_combout\ = \icpu|i_datapath|rd_data[31]~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[31]~83_combout\,
	combout => \icpu|i_datapath|i_regfile|x9[31]~feeder_combout\);

-- Location: FF_X30_Y12_N15
\icpu|i_datapath|i_regfile|x9[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x9[31]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(31));

-- Location: FF_X28_Y13_N31
\icpu|i_datapath|i_regfile|x8[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(31));

-- Location: LCCOMB_X30_Y12_N26
\icpu|i_datapath|i_regfile|Mux32~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux32~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x10\(31))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x8\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(31),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|i_regfile|x8\(31),
	combout => \icpu|i_datapath|i_regfile|Mux32~10_combout\);

-- Location: LCCOMB_X32_Y12_N26
\icpu|i_datapath|i_regfile|x11[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x11[31]~feeder_combout\ = \icpu|i_datapath|rd_data[31]~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[31]~83_combout\,
	combout => \icpu|i_datapath|i_regfile|x11[31]~feeder_combout\);

-- Location: FF_X32_Y12_N27
\icpu|i_datapath|i_regfile|x11[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x11[31]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(31));

-- Location: LCCOMB_X30_Y12_N24
\icpu|i_datapath|i_regfile|Mux32~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux32~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux32~10_combout\ & ((\icpu|i_datapath|i_regfile|x11\(31)))) # (!\icpu|i_datapath|i_regfile|Mux32~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(31))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux32~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(31),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|Mux32~10_combout\,
	datad => \icpu|i_datapath|i_regfile|x11\(31),
	combout => \icpu|i_datapath|i_regfile|Mux32~11_combout\);

-- Location: FF_X30_Y17_N21
\icpu|i_datapath|i_regfile|x2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(31));

-- Location: FF_X30_Y17_N31
\icpu|i_datapath|i_regfile|x3[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(31));

-- Location: FF_X31_Y17_N9
\icpu|i_datapath|i_regfile|x1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(31));

-- Location: FF_X29_Y17_N5
\icpu|i_datapath|i_regfile|x7[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(31));

-- Location: FF_X33_Y17_N17
\icpu|i_datapath|i_regfile|x6[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(31));

-- Location: FF_X33_Y17_N15
\icpu|i_datapath|i_regfile|x4[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(31));

-- Location: FF_X29_Y17_N23
\icpu|i_datapath|i_regfile|x5[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(31));

-- Location: LCCOMB_X29_Y17_N22
\icpu|i_datapath|i_regfile|Mux32~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux32~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x5\(31)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x4\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x4\(31),
	datac => \icpu|i_datapath|i_regfile|x5\(31),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux32~12_combout\);

-- Location: LCCOMB_X33_Y17_N16
\icpu|i_datapath|i_regfile|Mux32~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux32~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux32~12_combout\ & (\icpu|i_datapath|i_regfile|x7\(31))) # (!\icpu|i_datapath|i_regfile|Mux32~12_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x6\(31)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux32~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(31),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x6\(31),
	datad => \icpu|i_datapath|i_regfile|Mux32~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux32~13_combout\);

-- Location: LCCOMB_X29_Y17_N2
\icpu|i_datapath|i_regfile|Mux32~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux32~14_combout\ = (\icpu|i_datapath|i_regfile|Mux34~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux32~13_combout\)) # (!\icpu|i_datapath|i_regfile|Mux34~3_combout\))) # (!\icpu|i_datapath|i_regfile|Mux34~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux34~3_combout\ & (\icpu|i_datapath|i_regfile|x1\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~4_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~3_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(31),
	datad => \icpu|i_datapath|i_regfile|Mux32~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux32~14_combout\);

-- Location: LCCOMB_X30_Y17_N30
\icpu|i_datapath|i_regfile|Mux32~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux32~15_combout\ = (\icpu|i_datapath|i_regfile|Mux34~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux32~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(31)))) # (!\icpu|i_datapath|i_regfile|Mux32~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(31))))) # (!\icpu|i_datapath|i_regfile|Mux34~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux32~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x2\(31),
	datac => \icpu|i_datapath|i_regfile|x3\(31),
	datad => \icpu|i_datapath|i_regfile|Mux32~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux32~15_combout\);

-- Location: LCCOMB_X26_Y22_N22
\icpu|i_datapath|i_regfile|Mux32~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux32~16_combout\ = (\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux32~11_combout\) # ((\icpu|i_datapath|i_regfile|Mux34~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & 
-- (((!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & \icpu|i_datapath|i_regfile|Mux32~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux32~11_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux32~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux32~16_combout\);

-- Location: FF_X26_Y14_N23
\icpu|i_datapath|i_regfile|x31[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(31));

-- Location: LCCOMB_X20_Y20_N2
\icpu|i_datapath|i_regfile|x27[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x27[31]~feeder_combout\ = \icpu|i_datapath|rd_data[31]~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[31]~83_combout\,
	combout => \icpu|i_datapath|i_regfile|x27[31]~feeder_combout\);

-- Location: FF_X20_Y20_N3
\icpu|i_datapath|i_regfile|x27[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x27[31]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(31));

-- Location: FF_X26_Y14_N5
\icpu|i_datapath|i_regfile|x19[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(31));

-- Location: LCCOMB_X21_Y22_N22
\icpu|i_datapath|i_regfile|x23[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x23[31]~feeder_combout\ = \icpu|i_datapath|rd_data[31]~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[31]~83_combout\,
	combout => \icpu|i_datapath|i_regfile|x23[31]~feeder_combout\);

-- Location: FF_X21_Y22_N23
\icpu|i_datapath|i_regfile|x23[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x23[31]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(31));

-- Location: LCCOMB_X21_Y22_N8
\icpu|i_datapath|i_regfile|Mux32~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux32~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x23\(31)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x19\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x19\(31),
	datac => \icpu|i_datapath|i_regfile|x23\(31),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux32~7_combout\);

-- Location: LCCOMB_X20_Y20_N8
\icpu|i_datapath|i_regfile|Mux32~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux32~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux32~7_combout\ & (\icpu|i_datapath|i_regfile|x31\(31))) # (!\icpu|i_datapath|i_regfile|Mux32~7_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(31)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux32~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(31),
	datab => \icpu|i_datapath|i_regfile|x27\(31),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \icpu|i_datapath|i_regfile|Mux32~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux32~8_combout\);

-- Location: LCCOMB_X26_Y22_N20
\icpu|i_datapath|i_regfile|x26[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x26[31]~feeder_combout\ = \icpu|i_datapath|rd_data[31]~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[31]~83_combout\,
	combout => \icpu|i_datapath|i_regfile|x26[31]~feeder_combout\);

-- Location: FF_X26_Y22_N21
\icpu|i_datapath|i_regfile|x26[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x26[31]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(31));

-- Location: LCCOMB_X23_Y22_N24
\icpu|i_datapath|i_regfile|x22[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x22[31]~feeder_combout\ = \icpu|i_datapath|rd_data[31]~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[31]~83_combout\,
	combout => \icpu|i_datapath|i_regfile|x22[31]~feeder_combout\);

-- Location: FF_X23_Y22_N25
\icpu|i_datapath|i_regfile|x22[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x22[31]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(31));

-- Location: FF_X24_Y22_N1
\icpu|i_datapath|i_regfile|x18[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(31));

-- Location: LCCOMB_X23_Y22_N2
\icpu|i_datapath|i_regfile|Mux32~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux32~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x22\(31))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x18\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x22\(31),
	datac => \icpu|i_datapath|i_regfile|x18\(31),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux32~0_combout\);

-- Location: FF_X26_Y22_N3
\icpu|i_datapath|i_regfile|x30[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(31));

-- Location: LCCOMB_X26_Y22_N4
\icpu|i_datapath|i_regfile|Mux32~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux32~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux32~0_combout\ & ((\icpu|i_datapath|i_regfile|x30\(31)))) # (!\icpu|i_datapath|i_regfile|Mux32~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(31))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x26\(31),
	datac => \icpu|i_datapath|i_regfile|Mux32~0_combout\,
	datad => \icpu|i_datapath|i_regfile|x30\(31),
	combout => \icpu|i_datapath|i_regfile|Mux32~1_combout\);

-- Location: FF_X30_Y20_N17
\icpu|i_datapath|i_regfile|x17[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(31));

-- Location: FF_X29_Y20_N31
\icpu|i_datapath|i_regfile|x25[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(31));

-- Location: LCCOMB_X29_Y20_N30
\icpu|i_datapath|i_regfile|Mux32~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux32~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(31)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x17\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x17\(31),
	datac => \icpu|i_datapath|i_regfile|x25\(31),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux32~2_combout\);

-- Location: FF_X30_Y20_N19
\icpu|i_datapath|i_regfile|x29[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(31));

-- Location: FF_X29_Y20_N13
\icpu|i_datapath|i_regfile|x21[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(31));

-- Location: LCCOMB_X29_Y20_N12
\icpu|i_datapath|i_regfile|Mux32~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux32~3_combout\ = (\icpu|i_datapath|i_regfile|Mux32~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(31)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|i_regfile|Mux32~2_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x21\(31) & \iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux32~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x29\(31),
	datac => \icpu|i_datapath|i_regfile|x21\(31),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux32~3_combout\);

-- Location: FF_X32_Y14_N27
\icpu|i_datapath|i_regfile|x24[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(31));

-- Location: FF_X20_Y21_N1
\icpu|i_datapath|i_regfile|x16[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(31));

-- Location: LCCOMB_X32_Y14_N26
\icpu|i_datapath|i_regfile|Mux32~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux32~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)) # ((\icpu|i_datapath|i_regfile|x24\(31))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x16\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x24\(31),
	datad => \icpu|i_datapath|i_regfile|x16\(31),
	combout => \icpu|i_datapath|i_regfile|Mux32~4_combout\);

-- Location: FF_X20_Y21_N27
\icpu|i_datapath|i_regfile|x28[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(31));

-- Location: FF_X32_Y14_N29
\icpu|i_datapath|i_regfile|x20[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(31));

-- Location: LCCOMB_X32_Y14_N28
\icpu|i_datapath|i_regfile|Mux32~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux32~5_combout\ = (\icpu|i_datapath|i_regfile|Mux32~4_combout\ & ((\icpu|i_datapath|i_regfile|x28\(31)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|i_regfile|Mux32~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(31) & \iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux32~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x28\(31),
	datac => \icpu|i_datapath|i_regfile|x20\(31),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux32~5_combout\);

-- Location: LCCOMB_X26_Y22_N18
\icpu|i_datapath|i_regfile|Mux32~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux32~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|Mux32~3_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux32~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux32~3_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux32~5_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux32~6_combout\);

-- Location: LCCOMB_X26_Y22_N0
\icpu|i_datapath|i_regfile|Mux32~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux32~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux32~6_combout\ & (\icpu|i_datapath|i_regfile|Mux32~8_combout\)) # (!\icpu|i_datapath|i_regfile|Mux32~6_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux32~1_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux32~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux32~8_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|Mux32~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux32~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux32~9_combout\);

-- Location: LCCOMB_X24_Y10_N8
\icpu|i_datapath|i_regfile|x15[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[31]~feeder_combout\ = \icpu|i_datapath|rd_data[31]~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[31]~83_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[31]~feeder_combout\);

-- Location: FF_X24_Y10_N9
\icpu|i_datapath|i_regfile|x15[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[31]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(31));

-- Location: LCCOMB_X31_Y13_N30
\icpu|i_datapath|i_regfile|x14[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x14[31]~feeder_combout\ = \icpu|i_datapath|rd_data[31]~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[31]~83_combout\,
	combout => \icpu|i_datapath|i_regfile|x14[31]~feeder_combout\);

-- Location: FF_X31_Y13_N31
\icpu|i_datapath|i_regfile|x14[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x14[31]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(31));

-- Location: LCCOMB_X31_Y12_N28
\icpu|i_datapath|i_regfile|x13[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x13[31]~feeder_combout\ = \icpu|i_datapath|rd_data[31]~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[31]~83_combout\,
	combout => \icpu|i_datapath|i_regfile|x13[31]~feeder_combout\);

-- Location: FF_X31_Y12_N29
\icpu|i_datapath|i_regfile|x13[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x13[31]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(31));

-- Location: LCCOMB_X32_Y12_N12
\icpu|i_datapath|i_regfile|x12[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x12[31]~feeder_combout\ = \icpu|i_datapath|rd_data[31]~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[31]~83_combout\,
	combout => \icpu|i_datapath|i_regfile|x12[31]~feeder_combout\);

-- Location: FF_X32_Y12_N13
\icpu|i_datapath|i_regfile|x12[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x12[31]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(31));

-- Location: LCCOMB_X31_Y12_N10
\icpu|i_datapath|i_regfile|Mux32~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux32~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x13\(31)) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\icpu|i_datapath|i_regfile|x12\(31) & !\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x13\(31),
	datac => \icpu|i_datapath|i_regfile|x12\(31),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux32~17_combout\);

-- Location: LCCOMB_X31_Y12_N20
\icpu|i_datapath|i_regfile|Mux32~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux32~18_combout\ = (\icpu|i_datapath|i_regfile|Mux32~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(31)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|i_regfile|Mux32~17_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x14\(31) & \iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(31),
	datab => \icpu|i_datapath|i_regfile|x14\(31),
	datac => \icpu|i_datapath|i_regfile|Mux32~17_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux32~18_combout\);

-- Location: LCCOMB_X26_Y22_N16
\icpu|i_datapath|i_regfile|Mux32~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux32~19_combout\ = (\icpu|i_datapath|i_regfile|Mux32~16_combout\ & (((\icpu|i_datapath|i_regfile|Mux32~18_combout\) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux32~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux32~9_combout\ & (\icpu|i_datapath|i_regfile|Mux34~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux32~16_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux32~9_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux32~18_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux32~19_combout\);

-- Location: LCCOMB_X26_Y22_N14
\icpu|i_datapath|alusrc1~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~30_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|i_regfile|Mux32~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux32~19_combout\,
	combout => \icpu|i_datapath|alusrc1~30_combout\);

-- Location: LCCOMB_X15_Y16_N4
\icpu|i_datapath|i_alu|ShiftLeft0~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~58_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|alusrc2[1]~63_combout\) # (\icpu|i_datapath|alusrc2[2]~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~63_combout\,
	datad => \icpu|i_datapath|alusrc2[2]~59_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~58_combout\);

-- Location: LCCOMB_X17_Y18_N28
\icpu|i_datapath|i_alu|ShiftLeft0~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~27_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|alusrc2[0]~54_combout\ & (\icpu|i_datapath|i_regfile|Mux35~19_combout\)) # (!\icpu|i_datapath|alusrc2[0]~54_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux34~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[0]~54_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux35~19_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux34~24_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~27_combout\);

-- Location: LCCOMB_X17_Y17_N18
\icpu|i_datapath|i_alu|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux0~1_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~58_combout\ & (((\icpu|i_datapath|i_alu|ShiftLeft0~27_combout\) # (\icpu|i_datapath|i_alu|Mux0~0_combout\)))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~58_combout\ & 
-- (\icpu|i_datapath|alusrc1~30_combout\ & ((!\icpu|i_datapath|i_alu|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~30_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~58_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~27_combout\,
	datad => \icpu|i_datapath|i_alu|Mux0~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux0~1_combout\);

-- Location: LCCOMB_X22_Y14_N16
\icpu|i_datapath|alusrc1~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~29_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|i_regfile|Mux33~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux33~19_combout\,
	combout => \icpu|i_datapath|alusrc1~29_combout\);

-- Location: LCCOMB_X20_Y15_N14
\icpu|i_datapath|i_alu|Mux0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux0~2_combout\ = (\icpu|i_datapath|i_alu|Mux0~0_combout\ & ((\icpu|i_datapath|i_alu|Mux0~1_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~78_combout\)) # (!\icpu|i_datapath|i_alu|Mux0~1_combout\ & 
-- ((\icpu|i_datapath|alusrc1~29_combout\))))) # (!\icpu|i_datapath|i_alu|Mux0~0_combout\ & (((\icpu|i_datapath|i_alu|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux0~0_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~78_combout\,
	datac => \icpu|i_datapath|i_alu|Mux0~1_combout\,
	datad => \icpu|i_datapath|alusrc1~29_combout\,
	combout => \icpu|i_datapath|i_alu|Mux0~2_combout\);

-- Location: LCCOMB_X17_Y17_N28
\icpu|i_datapath|i_alu|ShiftLeft0~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~110_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~32_combout\))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~24_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~32_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~110_combout\);

-- Location: LCCOMB_X22_Y15_N0
\icpu|i_datapath|i_alu|ShiftLeft0~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~111_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|alusrc2[2]~62_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~74_combout\))) # (!\icpu|i_datapath|alusrc2[2]~62_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~110_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~62_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~74_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~111_combout\);

-- Location: LCCOMB_X16_Y14_N16
\icpu|i_datapath|i_alu|ShiftLeft0~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~88_combout\ = (\icpu|i_datapath|alusrc2[2]~62_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~81_combout\)) # (!\icpu|i_datapath|alusrc2[2]~62_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~81_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~62_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~73_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~88_combout\);

-- Location: LCCOMB_X16_Y14_N26
\icpu|i_datapath|i_alu|ShiftLeft0~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~89_combout\ = (\icpu|i_datapath|alusrc2[2]~62_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~5_combout\))) # (!\icpu|i_datapath|alusrc2[2]~62_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~80_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~62_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~5_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~89_combout\);

-- Location: LCCOMB_X16_Y14_N4
\icpu|i_datapath|i_alu|ShiftLeft0~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~90_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|alusrc2[3]~61_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~88_combout\)) # (!\icpu|i_datapath|alusrc2[3]~61_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~89_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~88_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~89_combout\,
	datad => \icpu|i_datapath|alusrc2[3]~61_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~90_combout\);

-- Location: LCCOMB_X22_Y13_N8
\icpu|i_datapath|i_alu|Mux0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux0~4_combout\ = (\icpu|i_controller|i_aludec|Selector7~3_combout\) # (\icpu|i_controller|i_aludec|Selector6~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datac => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux0~4_combout\);

-- Location: LCCOMB_X19_Y13_N0
\icpu|i_datapath|i_alu|Mux0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux0~3_combout\ = (\icpu|i_datapath|alusrc1~30_combout\ & ((\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((!\icpu|i_datapath|alusrc2[31]~37_combout\) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\))) # 
-- (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & (\icpu|i_controller|i_aludec|Selector7~3_combout\ $ (!\icpu|i_datapath|alusrc2[31]~37_combout\))))) # (!\icpu|i_datapath|alusrc1~30_combout\ & (\icpu|i_datapath|alusrc2[31]~37_combout\ & 
-- ((\icpu|i_controller|i_aludec|Selector6~2_combout\) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datab => \icpu|i_datapath|alusrc1~30_combout\,
	datac => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datad => \icpu|i_datapath|alusrc2[31]~37_combout\,
	combout => \icpu|i_datapath|i_alu|Mux0~3_combout\);

-- Location: LCCOMB_X22_Y14_N20
\icpu|i_datapath|alusrc2[30]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[30]~12_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~2_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux1~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datac => \icpu|i_datapath|i_regfile|Mux1~19_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|alusrc2[30]~12_combout\);

-- Location: LCCOMB_X22_Y14_N14
\icpu|i_datapath|alusrc2[30]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[30]~13_combout\ = (\icpu|i_datapath|alusrc2[30]~12_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(30),
	datad => \icpu|i_datapath|alusrc2[30]~12_combout\,
	combout => \icpu|i_datapath|alusrc2[30]~13_combout\);

-- Location: LCCOMB_X19_Y14_N4
\icpu|i_datapath|alusrc1~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~13_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|i_regfile|Mux34~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux34~24_combout\,
	combout => \icpu|i_datapath|alusrc1~13_combout\);

-- Location: LCCOMB_X21_Y16_N22
\icpu|i_datapath|i_alu|iadder32|bit28|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit28|cout~0_combout\ = (\icpu|i_datapath|alusrc1~28_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit27|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[28]~9_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~28_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit27|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[28]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc2[28]~9_combout\,
	datac => \icpu|i_datapath|alusrc1~28_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit27|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit28|cout~0_combout\);

-- Location: LCCOMB_X23_Y13_N22
\icpu|i_datapath|alusrc2[29]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[29]~10_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~2_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(31)))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ 
-- & (\icpu|i_datapath|i_regfile|Mux2~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux2~19_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datac => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|alusrc2[29]~10_combout\);

-- Location: LCCOMB_X23_Y13_N28
\icpu|i_datapath|alusrc2[29]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[29]~11_combout\ = (\icpu|i_datapath|alusrc2[29]~10_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(29) & \icpu|i_controller|i_maindec|Decoder0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(29),
	datac => \icpu|i_datapath|alusrc2[29]~10_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|alusrc2[29]~11_combout\);

-- Location: LCCOMB_X21_Y16_N30
\icpu|i_datapath|i_alu|iadder32|bit29|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit29|cout~0_combout\ = (\icpu|i_datapath|alusrc1~13_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit28|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[29]~11_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~13_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit28|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[29]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~13_combout\,
	datab => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit28|cout~0_combout\,
	datad => \icpu|i_datapath|alusrc2[29]~11_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit29|cout~0_combout\);

-- Location: LCCOMB_X22_Y14_N26
\icpu|i_datapath|i_alu|iadder32|bit30|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\ = (\icpu|i_datapath|alusrc1~29_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit29|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[30]~13_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~29_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit29|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[30]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc1~29_combout\,
	datac => \icpu|i_datapath|alusrc2[30]~13_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit29|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\);

-- Location: LCCOMB_X21_Y14_N18
\icpu|i_datapath|i_alu|Mux0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux0~5_combout\ = \icpu|i_datapath|i_alu|Mux0~3_combout\ $ (((!\icpu|i_datapath|i_alu|Mux0~4_combout\ & (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|i_alu|Mux0~4_combout\,
	datac => \icpu|i_datapath|i_alu|Mux0~3_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux0~5_combout\);

-- Location: LCCOMB_X21_Y14_N28
\icpu|i_datapath|i_alu|Mux0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux0~6_combout\ = (\icpu|i_datapath|i_alu|Mux10~5_combout\ & ((\icpu|i_datapath|i_alu|Mux10~6_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~90_combout\)) # (!\icpu|i_datapath|i_alu|Mux10~6_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux0~5_combout\))))) # (!\icpu|i_datapath|i_alu|Mux10~5_combout\ & (!\icpu|i_datapath|i_alu|Mux10~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux10~5_combout\,
	datab => \icpu|i_datapath|i_alu|Mux10~6_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~90_combout\,
	datad => \icpu|i_datapath|i_alu|Mux0~5_combout\,
	combout => \icpu|i_datapath|i_alu|Mux0~6_combout\);

-- Location: LCCOMB_X21_Y14_N2
\icpu|i_datapath|i_alu|Mux0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux0~7_combout\ = (\icpu|i_datapath|i_alu|Mux10~2_combout\ & ((\icpu|i_datapath|i_alu|Mux0~6_combout\ & (\icpu|i_datapath|i_alu|Mux0~2_combout\)) # (!\icpu|i_datapath|i_alu|Mux0~6_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~111_combout\))))) # (!\icpu|i_datapath|i_alu|Mux10~2_combout\ & (((\icpu|i_datapath|i_alu|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux0~2_combout\,
	datab => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~111_combout\,
	datad => \icpu|i_datapath|i_alu|Mux0~6_combout\,
	combout => \icpu|i_datapath|i_alu|Mux0~7_combout\);

-- Location: M9K_X25_Y17_N0
\iMem|altsyncram_component|auto_generated|ram_block1a15\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000122022E00003332D330D33D332D33D3D32332D3210203E3330",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \icpu|i_controller|i_maindec|Decoder0~5_combout\,
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \iDecoder|Equal0~7_combout\,
	portadatain => \iMem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portbdatain => \iMem|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAIN_bus\,
	portaaddr => \iMem|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \iMem|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \iMem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\,
	portbdataout => \iMem|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X29_Y10_N24
\icpu|i_datapath|rd_data[31]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[31]~80_combout\ = (\iMem|altsyncram_component|auto_generated|q_b\(31) & ((!\iDecoder|Equal1~7_combout\) # (!\icpu|i_datapath|i_alu|Mux18~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_b\(31),
	datab => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	datad => \iDecoder|Equal1~7_combout\,
	combout => \icpu|i_datapath|rd_data[31]~80_combout\);

-- Location: LCCOMB_X29_Y10_N14
\icpu|i_datapath|rd_data[31]~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[31]~81_combout\ = (\icpu|i_datapath|rd_data[20]~10_combout\ & (((\icpu|i_datapath|rd_data[31]~80_combout\) # (\icpu|i_datapath|rd_data[20]~9_combout\)))) # (!\icpu|i_datapath|rd_data[20]~10_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux0~7_combout\ & ((!\icpu|i_datapath|rd_data[20]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux0~7_combout\,
	datab => \icpu|i_datapath|rd_data[31]~80_combout\,
	datac => \icpu|i_datapath|rd_data[20]~10_combout\,
	datad => \icpu|i_datapath|rd_data[20]~9_combout\,
	combout => \icpu|i_datapath|rd_data[31]~81_combout\);

-- Location: LCCOMB_X24_Y10_N20
\icpu|i_datapath|rd_data[31]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[31]~82_combout\ = (\icpu|i_datapath|rd_data[31]~81_combout\ & ((\iTimer|CompareR\(31)) # ((!\icpu|i_datapath|rd_data[20]~11_combout\)))) # (!\icpu|i_datapath|rd_data[31]~81_combout\ & (((\iTimer|CounterR\(31) & 
-- \icpu|i_datapath|rd_data[20]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(31),
	datab => \iTimer|CounterR\(31),
	datac => \icpu|i_datapath|rd_data[31]~81_combout\,
	datad => \icpu|i_datapath|rd_data[20]~11_combout\,
	combout => \icpu|i_datapath|rd_data[31]~82_combout\);

-- Location: LCCOMB_X19_Y10_N30
\icpu|i_datapath|jal_dest[31]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[31]~60_combout\ = \iMem|altsyncram_component|auto_generated|q_a\(31) $ (\icpu|i_datapath|jal_dest[30]~59\ $ (!\icpu|i_datapath|pc\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => \icpu|i_datapath|pc\(31),
	cin => \icpu|i_datapath|jal_dest[30]~59\,
	combout => \icpu|i_datapath|jal_dest[31]~60_combout\);

-- Location: LCCOMB_X23_Y10_N2
\icpu|i_datapath|pc~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~61_combout\ = (\icpu|i_datapath|pc[2]~1_combout\ & ((\icpu|i_datapath|jal_dest[31]~60_combout\) # ((\icpu|i_datapath|pc[2]~2_combout\)))) # (!\icpu|i_datapath|pc[2]~1_combout\ & (((!\icpu|i_datapath|pc[2]~2_combout\ & 
-- \icpu|i_datapath|Add5~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[2]~1_combout\,
	datab => \icpu|i_datapath|jal_dest[31]~60_combout\,
	datac => \icpu|i_datapath|pc[2]~2_combout\,
	datad => \icpu|i_datapath|Add5~58_combout\,
	combout => \icpu|i_datapath|pc~61_combout\);

-- Location: LCCOMB_X20_Y10_N30
\icpu|i_datapath|jalr_dest[31]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jalr_dest[31]~62_combout\ = \iMem|altsyncram_component|auto_generated|q_a\(31) $ (\icpu|i_datapath|jalr_dest[30]~61\ $ (\icpu|i_datapath|i_regfile|Mux32~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => \icpu|i_datapath|i_regfile|Mux32~19_combout\,
	cin => \icpu|i_datapath|jalr_dest[30]~61\,
	combout => \icpu|i_datapath|jalr_dest[31]~62_combout\);

-- Location: LCCOMB_X21_Y10_N30
\icpu|i_datapath|branch_dest[31]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[31]~60_combout\ = \iMem|altsyncram_component|auto_generated|q_a\(31) $ (\icpu|i_datapath|branch_dest[30]~59\ $ (!\icpu|i_datapath|pc\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => \icpu|i_datapath|pc\(31),
	cin => \icpu|i_datapath|branch_dest[30]~59\,
	combout => \icpu|i_datapath|branch_dest[31]~60_combout\);

-- Location: LCCOMB_X24_Y10_N22
\icpu|i_datapath|pc~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~62_combout\ = (\icpu|i_datapath|pc~61_combout\ & (((\icpu|i_datapath|branch_dest[31]~60_combout\) # (!\icpu|i_datapath|pc[2]~2_combout\)))) # (!\icpu|i_datapath|pc~61_combout\ & (\icpu|i_datapath|jalr_dest[31]~62_combout\ & 
-- (\icpu|i_datapath|pc[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc~61_combout\,
	datab => \icpu|i_datapath|jalr_dest[31]~62_combout\,
	datac => \icpu|i_datapath|pc[2]~2_combout\,
	datad => \icpu|i_datapath|branch_dest[31]~60_combout\,
	combout => \icpu|i_datapath|pc~62_combout\);

-- Location: FF_X24_Y10_N23
\icpu|i_datapath|pc[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~62_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(31));

-- Location: LCCOMB_X17_Y10_N28
\icpu|i_datapath|Add5~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add5~58_combout\ = \icpu|i_datapath|Add5~57\ $ (\icpu|i_datapath|pc\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|pc\(31),
	cin => \icpu|i_datapath|Add5~57\,
	combout => \icpu|i_datapath|Add5~58_combout\);

-- Location: LCCOMB_X24_Y10_N30
\icpu|i_datapath|rd_data[31]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[31]~83_combout\ = (\icpu|i_datapath|rd_data[0]~150_combout\ & ((\icpu|i_datapath|Add5~58_combout\))) # (!\icpu|i_datapath|rd_data[0]~150_combout\ & (\icpu|i_datapath|rd_data[31]~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|rd_data[31]~82_combout\,
	datac => \icpu|i_datapath|rd_data[0]~150_combout\,
	datad => \icpu|i_datapath|Add5~58_combout\,
	combout => \icpu|i_datapath|rd_data[31]~83_combout\);

-- Location: LCCOMB_X30_Y12_N12
\icpu|i_datapath|i_regfile|x10[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[31]~feeder_combout\ = \icpu|i_datapath|rd_data[31]~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[31]~83_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[31]~feeder_combout\);

-- Location: FF_X30_Y12_N13
\icpu|i_datapath|i_regfile|x10[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[31]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(31));

-- Location: LCCOMB_X28_Y13_N30
\icpu|i_datapath|i_regfile|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x9\(31)) # ((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\icpu|i_datapath|i_regfile|x8\(31) & !\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x9\(31),
	datac => \icpu|i_datapath|i_regfile|x8\(31),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux0~0_combout\);

-- Location: LCCOMB_X31_Y12_N14
\icpu|i_datapath|i_regfile|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux0~0_combout\ & ((\icpu|i_datapath|i_regfile|x11\(31)))) # (!\icpu|i_datapath|i_regfile|Mux0~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|x10\(31))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(31),
	datab => \icpu|i_datapath|i_regfile|x11\(31),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|Mux0~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux0~1_combout\);

-- Location: LCCOMB_X30_Y20_N16
\icpu|i_datapath|i_regfile|Mux0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x25\(31))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x17\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x25\(31),
	datac => \icpu|i_datapath|i_regfile|x17\(31),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux0~2_combout\);

-- Location: LCCOMB_X30_Y20_N18
\icpu|i_datapath|i_regfile|Mux0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux0~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(31)))) # (!\icpu|i_datapath|i_regfile|Mux0~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(31))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(31),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x29\(31),
	datad => \icpu|i_datapath|i_regfile|Mux0~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux0~3_combout\);

-- Location: LCCOMB_X26_Y14_N4
\icpu|i_datapath|i_regfile|Mux0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x23\(31)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x19\(31) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x23\(31),
	datac => \icpu|i_datapath|i_regfile|x19\(31),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux0~9_combout\);

-- Location: LCCOMB_X26_Y14_N22
\icpu|i_datapath|i_regfile|Mux0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~10_combout\ = (\icpu|i_datapath|i_regfile|Mux0~9_combout\ & (((\icpu|i_datapath|i_regfile|x31\(31)) # (!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux0~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(31) & ((\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(31),
	datab => \icpu|i_datapath|i_regfile|Mux0~9_combout\,
	datac => \icpu|i_datapath|i_regfile|x31\(31),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux0~10_combout\);

-- Location: LCCOMB_X24_Y22_N0
\icpu|i_datapath|i_regfile|Mux0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(31)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x18\(31) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x22\(31),
	datac => \icpu|i_datapath|i_regfile|x18\(31),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux0~4_combout\);

-- Location: LCCOMB_X26_Y22_N2
\icpu|i_datapath|i_regfile|Mux0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~5_combout\ = (\icpu|i_datapath|i_regfile|Mux0~4_combout\ & (((\icpu|i_datapath|i_regfile|x30\(31)) # (!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux0~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(31) & ((\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux0~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x26\(31),
	datac => \icpu|i_datapath|i_regfile|x30\(31),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux0~5_combout\);

-- Location: LCCOMB_X20_Y21_N0
\icpu|i_datapath|i_regfile|Mux0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (\iMem|altsyncram_component|auto_generated|q_a\(23))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(31)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x16\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x16\(31),
	datad => \icpu|i_datapath|i_regfile|x24\(31),
	combout => \icpu|i_datapath|i_regfile|Mux0~6_combout\);

-- Location: LCCOMB_X20_Y21_N26
\icpu|i_datapath|i_regfile|Mux0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~7_combout\ = (\icpu|i_datapath|i_regfile|Mux0~6_combout\ & (((\icpu|i_datapath|i_regfile|x28\(31)) # (!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux0~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(31) & ((\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(31),
	datab => \icpu|i_datapath|i_regfile|Mux0~6_combout\,
	datac => \icpu|i_datapath|i_regfile|x28\(31),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux0~7_combout\);

-- Location: LCCOMB_X32_Y13_N18
\icpu|i_datapath|i_regfile|Mux0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (\iMem|altsyncram_component|auto_generated|q_a\(21))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux0~5_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux0~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux0~5_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux0~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux0~8_combout\);

-- Location: LCCOMB_X32_Y13_N4
\icpu|i_datapath|i_regfile|Mux0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux0~8_combout\ & ((\icpu|i_datapath|i_regfile|Mux0~10_combout\))) # (!\icpu|i_datapath|i_regfile|Mux0~8_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux0~3_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|Mux0~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux0~10_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux0~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux0~11_combout\);

-- Location: LCCOMB_X33_Y17_N14
\icpu|i_datapath|i_regfile|Mux0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (\iMem|altsyncram_component|auto_generated|q_a\(21))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x6\(31)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x4\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x4\(31),
	datad => \icpu|i_datapath|i_regfile|x6\(31),
	combout => \icpu|i_datapath|i_regfile|Mux0~12_combout\);

-- Location: LCCOMB_X29_Y17_N4
\icpu|i_datapath|i_regfile|Mux0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~13_combout\ = (\icpu|i_datapath|i_regfile|Mux0~12_combout\ & (((\icpu|i_datapath|i_regfile|x7\(31)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux0~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(31) & ((\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(31),
	datab => \icpu|i_datapath|i_regfile|Mux0~12_combout\,
	datac => \icpu|i_datapath|i_regfile|x7\(31),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux0~13_combout\);

-- Location: LCCOMB_X31_Y17_N8
\icpu|i_datapath|i_regfile|Mux0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~14_combout\ = (\icpu|i_datapath|i_regfile|Mux24~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux0~13_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~3_combout\))) # (!\icpu|i_datapath|i_regfile|Mux24~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux24~3_combout\ & (\icpu|i_datapath|i_regfile|x1\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~4_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~3_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(31),
	datad => \icpu|i_datapath|i_regfile|Mux0~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux0~14_combout\);

-- Location: LCCOMB_X30_Y17_N20
\icpu|i_datapath|i_regfile|Mux0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~15_combout\ = (\icpu|i_datapath|i_regfile|Mux0~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(31)) # ((!\icpu|i_datapath|i_regfile|Mux24~2_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux0~14_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x2\(31) & \icpu|i_datapath|i_regfile|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(31),
	datab => \icpu|i_datapath|i_regfile|Mux0~14_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(31),
	datad => \icpu|i_datapath|i_regfile|Mux24~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux0~15_combout\);

-- Location: LCCOMB_X32_Y13_N26
\icpu|i_datapath|i_regfile|Mux0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~16_combout\ = (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & (\icpu|i_datapath|i_regfile|Mux24~0_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux0~11_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux0~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux0~11_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux0~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux0~16_combout\);

-- Location: LCCOMB_X32_Y12_N2
\icpu|i_datapath|i_regfile|Mux0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x14\(31)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x12\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(31),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x14\(31),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux0~17_combout\);

-- Location: LCCOMB_X31_Y12_N18
\icpu|i_datapath|i_regfile|Mux0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux0~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(31))) # (!\icpu|i_datapath|i_regfile|Mux0~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x13\(31)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(31),
	datab => \icpu|i_datapath|i_regfile|x13\(31),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|Mux0~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux0~18_combout\);

-- Location: LCCOMB_X32_Y13_N24
\icpu|i_datapath|i_regfile|Mux0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~19_combout\ = (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux0~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux0~18_combout\))) # (!\icpu|i_datapath|i_regfile|Mux0~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux0~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux0~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux0~16_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux0~18_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux0~19_combout\);

-- Location: LCCOMB_X19_Y13_N24
\icpu|i_datapath|alusrc2[31]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[31]~37_combout\ = (\icpu|i_controller|i_maindec|Decoder0~3_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~2_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux0~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datac => \icpu|i_datapath|i_regfile|Mux0~19_combout\,
	datad => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	combout => \icpu|i_datapath|alusrc2[31]~37_combout\);

-- Location: LCCOMB_X19_Y13_N26
\icpu|i_datapath|i_alu|Mux20~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~8_combout\ = (\icpu|i_controller|i_aludec|Selector7~3_combout\) # ((\icpu|i_datapath|alusrc2[23]~41_combout\) # ((\icpu|i_datapath|alusrc2[22]~39_combout\) # (\icpu|i_datapath|alusrc2[31]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datab => \icpu|i_datapath|alusrc2[23]~41_combout\,
	datac => \icpu|i_datapath|alusrc2[22]~39_combout\,
	datad => \icpu|i_datapath|alusrc2[31]~37_combout\,
	combout => \icpu|i_datapath|i_alu|Mux20~8_combout\);

-- Location: LCCOMB_X20_Y16_N26
\icpu|i_datapath|i_alu|Mux20~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~5_combout\ = (\icpu|i_datapath|alusrc2[19]~31_combout\) # ((\icpu|i_datapath|alusrc2[18]~29_combout\) # ((\icpu|i_datapath|alusrc2[20]~33_combout\) # (\icpu|i_datapath|alusrc2[21]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[19]~31_combout\,
	datab => \icpu|i_datapath|alusrc2[18]~29_combout\,
	datac => \icpu|i_datapath|alusrc2[20]~33_combout\,
	datad => \icpu|i_datapath|alusrc2[21]~35_combout\,
	combout => \icpu|i_datapath|i_alu|Mux20~5_combout\);

-- Location: LCCOMB_X20_Y16_N8
\icpu|i_datapath|i_alu|Mux20~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~4_combout\ = (\icpu|i_datapath|alusrc2[14]~21_combout\) # ((\icpu|i_datapath|alusrc2[17]~27_combout\) # ((\icpu|i_datapath|alusrc2[16]~25_combout\) # (\icpu|i_datapath|alusrc2[15]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[14]~21_combout\,
	datab => \icpu|i_datapath|alusrc2[17]~27_combout\,
	datac => \icpu|i_datapath|alusrc2[16]~25_combout\,
	datad => \icpu|i_datapath|alusrc2[15]~23_combout\,
	combout => \icpu|i_datapath|i_alu|Mux20~4_combout\);

-- Location: LCCOMB_X22_Y14_N24
\icpu|i_datapath|i_alu|Mux20~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~3_combout\ = (\icpu|i_datapath|alusrc2[26]~15_combout\) # ((\icpu|i_datapath|alusrc2[12]~17_combout\) # ((\icpu|i_datapath|alusrc2[30]~13_combout\) # (\icpu|i_datapath|alusrc2[13]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[26]~15_combout\,
	datab => \icpu|i_datapath|alusrc2[12]~17_combout\,
	datac => \icpu|i_datapath|alusrc2[30]~13_combout\,
	datad => \icpu|i_datapath|alusrc2[13]~19_combout\,
	combout => \icpu|i_datapath|i_alu|Mux20~3_combout\);

-- Location: LCCOMB_X21_Y13_N16
\icpu|i_datapath|i_alu|Mux20~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~2_combout\ = (\icpu|i_datapath|alusrc2[25]~5_combout\) # ((\icpu|i_datapath|alusrc2[27]~7_combout\) # ((\icpu|i_datapath|alusrc2[29]~11_combout\) # (\icpu|i_datapath|alusrc2[28]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[25]~5_combout\,
	datab => \icpu|i_datapath|alusrc2[27]~7_combout\,
	datac => \icpu|i_datapath|alusrc2[29]~11_combout\,
	datad => \icpu|i_datapath|alusrc2[28]~9_combout\,
	combout => \icpu|i_datapath|i_alu|Mux20~2_combout\);

-- Location: LCCOMB_X20_Y16_N28
\icpu|i_datapath|i_alu|Mux20~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~6_combout\ = (\icpu|i_datapath|i_alu|Mux20~5_combout\) # ((\icpu|i_datapath|i_alu|Mux20~4_combout\) # ((\icpu|i_datapath|i_alu|Mux20~3_combout\) # (\icpu|i_datapath|i_alu|Mux20~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~5_combout\,
	datab => \icpu|i_datapath|i_alu|Mux20~4_combout\,
	datac => \icpu|i_datapath|i_alu|Mux20~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux20~6_combout\);

-- Location: LCCOMB_X22_Y17_N8
\icpu|i_datapath|i_alu|Mux20~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~9_combout\ = (\icpu|i_datapath|alusrc2[6]~48_combout\) # ((\icpu|i_datapath|alusrc2[5]~49_combout\) # ((\icpu|i_datapath|alusrc2[8]~46_combout\) # (\icpu|i_datapath|alusrc2[7]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[6]~48_combout\,
	datab => \icpu|i_datapath|alusrc2[5]~49_combout\,
	datac => \icpu|i_datapath|alusrc2[8]~46_combout\,
	datad => \icpu|i_datapath|alusrc2[7]~47_combout\,
	combout => \icpu|i_datapath|i_alu|Mux20~9_combout\);

-- Location: LCCOMB_X22_Y13_N14
\icpu|i_datapath|i_alu|Mux20~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~10_combout\ = (\icpu|i_datapath|alusrc2[10]~44_combout\) # ((\icpu|i_datapath|alusrc2[9]~45_combout\) # ((\icpu|i_datapath|alusrc2[24]~43_combout\) # (\icpu|i_datapath|i_alu|Mux20~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[10]~44_combout\,
	datab => \icpu|i_datapath|alusrc2[9]~45_combout\,
	datac => \icpu|i_datapath|alusrc2[24]~43_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~9_combout\,
	combout => \icpu|i_datapath|i_alu|Mux20~10_combout\);

-- Location: LCCOMB_X21_Y19_N24
\icpu|i_datapath|i_alu|Mux20~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~7_combout\ = (\icpu|i_datapath|alusrc2[11]~36_combout\) # (\icpu|i_controller|i_aludec|Selector6~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|alusrc2[11]~36_combout\,
	datad => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux20~7_combout\);

-- Location: LCCOMB_X20_Y16_N10
\icpu|i_datapath|i_alu|Mux20~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~11_combout\ = (\icpu|i_datapath|i_alu|Mux20~8_combout\) # ((\icpu|i_datapath|i_alu|Mux20~6_combout\) # ((\icpu|i_datapath|i_alu|Mux20~10_combout\) # (\icpu|i_datapath|i_alu|Mux20~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~8_combout\,
	datab => \icpu|i_datapath|i_alu|Mux20~6_combout\,
	datac => \icpu|i_datapath|i_alu|Mux20~10_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~7_combout\,
	combout => \icpu|i_datapath|i_alu|Mux20~11_combout\);

-- Location: LCCOMB_X21_Y17_N28
\icpu|i_datapath|i_alu|Mux10~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux10~5_combout\ = ((\icpu|i_datapath|alusrc2[4]~52_combout\ & !\icpu|i_datapath|i_alu|Mux20~11_combout\)) # (!\icpu|i_controller|i_aludec|Selector5~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector5~3_combout\,
	datab => \icpu|i_datapath|alusrc2[4]~52_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~11_combout\,
	combout => \icpu|i_datapath|i_alu|Mux10~5_combout\);

-- Location: LCCOMB_X20_Y15_N2
\icpu|i_datapath|i_alu|ShiftLeft0~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~108_combout\ = (\icpu|i_datapath|i_alu|Mux25~2_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & !\icpu|i_datapath|alusrc2[3]~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux25~2_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|alusrc2[3]~65_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~108_combout\);

-- Location: LCCOMB_X20_Y15_N8
\icpu|i_datapath|i_alu|result~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~50_combout\ = (\icpu|i_datapath|alusrc2[22]~38_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(22)))) # (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux41~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux41~19_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|alusrc2[22]~38_combout\,
	combout => \icpu|i_datapath|i_alu|result~50_combout\);

-- Location: LCCOMB_X20_Y15_N12
\icpu|i_datapath|i_alu|iadder32|bit22|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit22|sum~combout\ = \icpu|i_datapath|alusrc2[22]~39_combout\ $ (\icpu|i_datapath|alusrc1~22_combout\ $ (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit21|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[22]~39_combout\,
	datab => \icpu|i_datapath|alusrc1~22_combout\,
	datac => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit21|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit22|sum~combout\);

-- Location: LCCOMB_X20_Y15_N6
\icpu|i_datapath|i_alu|Mux9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux9~0_combout\ = (\icpu|i_controller|i_aludec|Selector7~3_combout\ & (\icpu|i_controller|i_aludec|Selector6~2_combout\)) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_controller|i_aludec|Selector6~2_combout\ & 
-- (\icpu|i_datapath|i_alu|result~50_combout\)) # (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit22|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datab => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datac => \icpu|i_datapath|i_alu|result~50_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit22|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux9~0_combout\);

-- Location: LCCOMB_X20_Y15_N24
\icpu|i_datapath|i_alu|Mux9~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux9~1_combout\ = (\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_datapath|alusrc1~22_combout\ & (\icpu|i_datapath|alusrc2[22]~39_combout\ $ (\icpu|i_datapath|i_alu|Mux9~0_combout\))) # 
-- (!\icpu|i_datapath|alusrc1~22_combout\ & (\icpu|i_datapath|alusrc2[22]~39_combout\ & \icpu|i_datapath|i_alu|Mux9~0_combout\)))) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & (((\icpu|i_datapath|i_alu|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datab => \icpu|i_datapath|alusrc1~22_combout\,
	datac => \icpu|i_datapath|alusrc2[22]~39_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux9~1_combout\);

-- Location: LCCOMB_X20_Y15_N10
\icpu|i_datapath|i_alu|Mux9~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux9~2_combout\ = (\icpu|i_datapath|i_alu|Mux10~5_combout\ & ((\icpu|i_datapath|i_alu|Mux10~6_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~108_combout\)) # (!\icpu|i_datapath|i_alu|Mux10~6_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux9~1_combout\))))) # (!\icpu|i_datapath|i_alu|Mux10~5_combout\ & (((!\icpu|i_datapath|i_alu|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux10~5_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~108_combout\,
	datac => \icpu|i_datapath|i_alu|Mux10~6_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~1_combout\,
	combout => \icpu|i_datapath|i_alu|Mux9~2_combout\);

-- Location: LCCOMB_X16_Y17_N22
\icpu|i_datapath|i_alu|ShiftLeft0~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~106_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~44_combout\)) # (!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~44_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~50_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~106_combout\);

-- Location: LCCOMB_X20_Y15_N28
\icpu|i_datapath|i_alu|ShiftLeft0~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~107_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|alusrc2[2]~62_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~62_combout\))) # (!\icpu|i_datapath|alusrc2[2]~62_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[2]~62_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~106_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~62_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~107_combout\);

-- Location: LCCOMB_X20_Y15_N18
\icpu|i_datapath|i_alu|ShiftLeft0~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~105_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|alusrc2[2]~62_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~68_combout\))) # (!\icpu|i_datapath|alusrc2[2]~62_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~61_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~68_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|alusrc2[2]~62_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~105_combout\);

-- Location: LCCOMB_X20_Y15_N20
\icpu|i_datapath|i_alu|Mux9~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux9~3_combout\ = (\icpu|i_datapath|i_alu|Mux9~2_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~107_combout\) # ((!\icpu|i_datapath|i_alu|Mux10~2_combout\)))) # (!\icpu|i_datapath|i_alu|Mux9~2_combout\ & 
-- (((\icpu|i_datapath|i_alu|Mux10~2_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~2_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~107_combout\,
	datac => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~105_combout\,
	combout => \icpu|i_datapath|i_alu|Mux9~3_combout\);

-- Location: M9K_X25_Y15_N0
\iMem|altsyncram_component|auto_generated|ram_block1a20\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C00800000A0804A448A4CAC00A44A840A00CA000444F3310",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \icpu|i_controller|i_maindec|Decoder0~5_combout\,
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \iDecoder|Equal0~7_combout\,
	portadatain => \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portbdatain => \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAIN_bus\,
	portaaddr => \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\,
	portbdataout => \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X17_Y13_N28
\icpu|i_datapath|rd_data[22]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[22]~84_combout\ = (\iMem|altsyncram_component|auto_generated|q_b\(22) & ((!\icpu|i_datapath|i_alu|Mux18~4_combout\) # (!\iDecoder|Equal1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal1~7_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_b\(22),
	datad => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	combout => \icpu|i_datapath|rd_data[22]~84_combout\);

-- Location: LCCOMB_X17_Y13_N2
\icpu|i_datapath|rd_data[22]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[22]~85_combout\ = (\icpu|i_datapath|rd_data[20]~10_combout\ & (((\icpu|i_datapath|rd_data[22]~84_combout\) # (\icpu|i_datapath|rd_data[20]~9_combout\)))) # (!\icpu|i_datapath|rd_data[20]~10_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux9~3_combout\ & ((!\icpu|i_datapath|rd_data[20]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~3_combout\,
	datab => \icpu|i_datapath|rd_data[22]~84_combout\,
	datac => \icpu|i_datapath|rd_data[20]~10_combout\,
	datad => \icpu|i_datapath|rd_data[20]~9_combout\,
	combout => \icpu|i_datapath|rd_data[22]~85_combout\);

-- Location: LCCOMB_X17_Y13_N22
\iTimer|CompareR~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~19_combout\ = (\icpu|i_datapath|i_regfile|Mux9~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|i_regfile|Mux9~19_combout\,
	datad => \reset_ff~q\,
	combout => \iTimer|CompareR~19_combout\);

-- Location: FF_X17_Y13_N23
\iTimer|CompareR[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~19_combout\,
	ena => \iTimer|CompareR[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(22));

-- Location: LCCOMB_X17_Y13_N4
\icpu|i_datapath|rd_data[22]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[22]~86_combout\ = (\icpu|i_datapath|rd_data[20]~11_combout\ & ((\icpu|i_datapath|rd_data[22]~85_combout\ & (\iTimer|CompareR\(22))) # (!\icpu|i_datapath|rd_data[22]~85_combout\ & ((\iTimer|CounterR\(22)))))) # 
-- (!\icpu|i_datapath|rd_data[20]~11_combout\ & (\icpu|i_datapath|rd_data[22]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[20]~11_combout\,
	datab => \icpu|i_datapath|rd_data[22]~85_combout\,
	datac => \iTimer|CompareR\(22),
	datad => \iTimer|CounterR\(22),
	combout => \icpu|i_datapath|rd_data[22]~86_combout\);

-- Location: LCCOMB_X24_Y9_N10
\icpu|i_datapath|rd_data[22]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[22]~87_combout\ = (\icpu|i_datapath|rd_data[0]~150_combout\ & (\icpu|i_datapath|Add5~40_combout\)) # (!\icpu|i_datapath|rd_data[0]~150_combout\ & ((\icpu|i_datapath|rd_data[22]~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add5~40_combout\,
	datab => \icpu|i_datapath|rd_data[22]~86_combout\,
	datad => \icpu|i_datapath|rd_data[0]~150_combout\,
	combout => \icpu|i_datapath|rd_data[22]~87_combout\);

-- Location: LCCOMB_X24_Y9_N16
\icpu|i_datapath|i_regfile|x15[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[22]~feeder_combout\ = \icpu|i_datapath|rd_data[22]~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[22]~87_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[22]~feeder_combout\);

-- Location: FF_X24_Y9_N17
\icpu|i_datapath|i_regfile|x15[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[22]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(22));

-- Location: LCCOMB_X27_Y14_N4
\icpu|i_datapath|i_regfile|Mux41~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux41~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x13\(22)) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\icpu|i_datapath|i_regfile|x12\(22) & !\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(22),
	datab => \icpu|i_datapath|i_regfile|x12\(22),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux41~17_combout\);

-- Location: LCCOMB_X27_Y14_N10
\icpu|i_datapath|i_regfile|Mux41~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux41~18_combout\ = (\icpu|i_datapath|i_regfile|Mux41~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(22)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|i_regfile|Mux41~17_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x14\(22) & \iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(22),
	datab => \icpu|i_datapath|i_regfile|x14\(22),
	datac => \icpu|i_datapath|i_regfile|Mux41~17_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux41~18_combout\);

-- Location: LCCOMB_X30_Y13_N20
\icpu|i_datapath|i_regfile|Mux41~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux41~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x10\(22)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x8\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x8\(22),
	datac => \icpu|i_datapath|i_regfile|x10\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux41~10_combout\);

-- Location: LCCOMB_X30_Y13_N2
\icpu|i_datapath|i_regfile|Mux41~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux41~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux41~10_combout\ & ((\icpu|i_datapath|i_regfile|x11\(22)))) # (!\icpu|i_datapath|i_regfile|Mux41~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|Mux41~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|Mux41~10_combout\,
	datac => \icpu|i_datapath|i_regfile|x9\(22),
	datad => \icpu|i_datapath|i_regfile|x11\(22),
	combout => \icpu|i_datapath|i_regfile|Mux41~11_combout\);

-- Location: LCCOMB_X33_Y17_N22
\icpu|i_datapath|i_regfile|Mux41~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux41~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x5\(22)) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\icpu|i_datapath|i_regfile|x4\(22) & !\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(22),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x4\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux41~12_combout\);

-- Location: LCCOMB_X33_Y17_N8
\icpu|i_datapath|i_regfile|Mux41~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux41~13_combout\ = (\icpu|i_datapath|i_regfile|Mux41~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(22)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|i_regfile|Mux41~12_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x6\(22) & \iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux41~12_combout\,
	datab => \icpu|i_datapath|i_regfile|x7\(22),
	datac => \icpu|i_datapath|i_regfile|x6\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux41~13_combout\);

-- Location: LCCOMB_X31_Y17_N28
\icpu|i_datapath|i_regfile|Mux41~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux41~14_combout\ = (\icpu|i_datapath|i_regfile|Mux34~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux41~13_combout\) # (!\icpu|i_datapath|i_regfile|Mux34~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(22) & (\icpu|i_datapath|i_regfile|Mux34~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(22),
	datab => \icpu|i_datapath|i_regfile|Mux34~4_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux34~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux41~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux41~14_combout\);

-- Location: LCCOMB_X30_Y17_N26
\icpu|i_datapath|i_regfile|Mux41~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux41~15_combout\ = (\icpu|i_datapath|i_regfile|Mux34~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux41~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(22)))) # (!\icpu|i_datapath|i_regfile|Mux41~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(22))))) # (!\icpu|i_datapath|i_regfile|Mux34~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux41~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x2\(22),
	datac => \icpu|i_datapath|i_regfile|x3\(22),
	datad => \icpu|i_datapath|i_regfile|Mux41~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux41~15_combout\);

-- Location: LCCOMB_X27_Y14_N14
\icpu|i_datapath|i_regfile|Mux41~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux41~16_combout\ = (\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux41~11_combout\) # ((\icpu|i_datapath|i_regfile|Mux34~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & 
-- (((!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & \icpu|i_datapath|i_regfile|Mux41~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux41~11_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux41~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux41~16_combout\);

-- Location: LCCOMB_X21_Y21_N30
\icpu|i_datapath|i_regfile|Mux41~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux41~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|x24\(22)) # (\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\icpu|i_datapath|i_regfile|x16\(22) & ((!\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x16\(22),
	datac => \icpu|i_datapath|i_regfile|x24\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux41~4_combout\);

-- Location: LCCOMB_X21_Y21_N16
\icpu|i_datapath|i_regfile|Mux41~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux41~5_combout\ = (\icpu|i_datapath|i_regfile|Mux41~4_combout\ & (((\icpu|i_datapath|i_regfile|x28\(22))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17)))) # (!\icpu|i_datapath|i_regfile|Mux41~4_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x20\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux41~4_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x20\(22),
	datad => \icpu|i_datapath|i_regfile|x28\(22),
	combout => \icpu|i_datapath|i_regfile|Mux41~5_combout\);

-- Location: LCCOMB_X29_Y20_N10
\icpu|i_datapath|i_regfile|Mux41~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux41~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(22)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x17\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x17\(22),
	datac => \icpu|i_datapath|i_regfile|x25\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux41~2_combout\);

-- Location: LCCOMB_X29_Y20_N8
\icpu|i_datapath|i_regfile|Mux41~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux41~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux41~2_combout\ & (\icpu|i_datapath|i_regfile|x29\(22))) # (!\icpu|i_datapath|i_regfile|Mux41~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(22)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|Mux41~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(22),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x21\(22),
	datad => \icpu|i_datapath|i_regfile|Mux41~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux41~3_combout\);

-- Location: LCCOMB_X29_Y20_N16
\icpu|i_datapath|i_regfile|Mux41~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux41~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux41~3_combout\) # (\iMem|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|Mux41~5_combout\ & ((!\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux41~5_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux41~3_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux41~6_combout\);

-- Location: LCCOMB_X21_Y20_N16
\icpu|i_datapath|i_regfile|Mux41~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux41~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18)) # (\icpu|i_datapath|i_regfile|x23\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\icpu|i_datapath|i_regfile|x19\(22) & (!\iMem|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x19\(22),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \icpu|i_datapath|i_regfile|x23\(22),
	combout => \icpu|i_datapath|i_regfile|Mux41~7_combout\);

-- Location: LCCOMB_X21_Y20_N18
\icpu|i_datapath|i_regfile|Mux41~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux41~8_combout\ = (\icpu|i_datapath|i_regfile|Mux41~7_combout\ & ((\icpu|i_datapath|i_regfile|x31\(22)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|i_regfile|Mux41~7_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x27\(22) & \iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(22),
	datab => \icpu|i_datapath|i_regfile|Mux41~7_combout\,
	datac => \icpu|i_datapath|i_regfile|x27\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux41~8_combout\);

-- Location: LCCOMB_X22_Y21_N2
\icpu|i_datapath|i_regfile|Mux41~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux41~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|x22\(22)) # (\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\icpu|i_datapath|i_regfile|x18\(22) & ((!\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(22),
	datab => \icpu|i_datapath|i_regfile|x22\(22),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux41~0_combout\);

-- Location: LCCOMB_X22_Y21_N16
\icpu|i_datapath|i_regfile|Mux41~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux41~1_combout\ = (\icpu|i_datapath|i_regfile|Mux41~0_combout\ & (((\icpu|i_datapath|i_regfile|x30\(22)) # (!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|i_regfile|Mux41~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(22) & ((\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(22),
	datab => \icpu|i_datapath|i_regfile|Mux41~0_combout\,
	datac => \icpu|i_datapath|i_regfile|x30\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux41~1_combout\);

-- Location: LCCOMB_X27_Y14_N12
\icpu|i_datapath|i_regfile|Mux41~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux41~9_combout\ = (\icpu|i_datapath|i_regfile|Mux41~6_combout\ & (((\icpu|i_datapath|i_regfile|Mux41~8_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(16)))) # (!\icpu|i_datapath|i_regfile|Mux41~6_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux41~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux41~6_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|Mux41~8_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux41~1_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux41~9_combout\);

-- Location: LCCOMB_X27_Y14_N24
\icpu|i_datapath|i_regfile|Mux41~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux41~19_combout\ = (\icpu|i_datapath|i_regfile|Mux41~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux41~18_combout\) # ((!\icpu|i_datapath|i_regfile|Mux34~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux41~16_combout\ & 
-- (((\icpu|i_datapath|i_regfile|Mux34~0_combout\ & \icpu|i_datapath|i_regfile|Mux41~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux41~18_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux41~16_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux41~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux41~19_combout\);

-- Location: LCCOMB_X24_Y9_N2
\icpu|i_datapath|pc~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~31_combout\ = (\icpu|i_datapath|pc[2]~1_combout\ & (\icpu|i_datapath|pc[2]~2_combout\)) # (!\icpu|i_datapath|pc[2]~1_combout\ & ((\icpu|i_datapath|pc[2]~2_combout\ & ((\icpu|i_datapath|jalr_dest[22]~44_combout\))) # 
-- (!\icpu|i_datapath|pc[2]~2_combout\ & (\icpu|i_datapath|Add5~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[2]~1_combout\,
	datab => \icpu|i_datapath|pc[2]~2_combout\,
	datac => \icpu|i_datapath|Add5~40_combout\,
	datad => \icpu|i_datapath|jalr_dest[22]~44_combout\,
	combout => \icpu|i_datapath|pc~31_combout\);

-- Location: LCCOMB_X24_Y10_N16
\icpu|i_datapath|pc~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~32_combout\ = (\icpu|i_datapath|pc[2]~1_combout\ & ((\icpu|i_datapath|pc~31_combout\ & ((\icpu|i_datapath|branch_dest[22]~42_combout\))) # (!\icpu|i_datapath|pc~31_combout\ & (\icpu|i_datapath|jal_dest[22]~42_combout\)))) # 
-- (!\icpu|i_datapath|pc[2]~1_combout\ & (((\icpu|i_datapath|pc~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|jal_dest[22]~42_combout\,
	datab => \icpu|i_datapath|branch_dest[22]~42_combout\,
	datac => \icpu|i_datapath|pc[2]~1_combout\,
	datad => \icpu|i_datapath|pc~31_combout\,
	combout => \icpu|i_datapath|pc~32_combout\);

-- Location: FF_X24_Y10_N17
\icpu|i_datapath|pc[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~32_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(22));

-- Location: LCCOMB_X20_Y13_N26
\iTimer|CompareR~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~20_combout\ = (\icpu|i_datapath|i_regfile|Mux8~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux8~19_combout\,
	combout => \iTimer|CompareR~20_combout\);

-- Location: FF_X20_Y13_N27
\iTimer|CompareR[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~20_combout\,
	ena => \iTimer|CompareR[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(23));

-- Location: LCCOMB_X22_Y15_N6
\icpu|i_datapath|i_alu|ShiftLeft0~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~109_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|alusrc2[2]~62_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~81_combout\))) # (!\icpu|i_datapath|alusrc2[2]~62_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~73_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~62_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~81_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~109_combout\);

-- Location: LCCOMB_X20_Y13_N14
\icpu|i_datapath|i_alu|result~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~51_combout\ = (\icpu|i_datapath|i_regfile|Mux40~19_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|alusrc2[23]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux40~19_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|alusrc2[23]~40_combout\,
	combout => \icpu|i_datapath|i_alu|result~51_combout\);

-- Location: LCCOMB_X22_Y15_N2
\icpu|i_datapath|i_alu|iadder32|bit23|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit23|sum~combout\ = \icpu|i_datapath|alusrc1~23_combout\ $ (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit22|cout~0_combout\ $ (\icpu|i_datapath|alusrc2[23]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~23_combout\,
	datab => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit22|cout~0_combout\,
	datad => \icpu|i_datapath|alusrc2[23]~41_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit23|sum~combout\);

-- Location: LCCOMB_X22_Y15_N4
\icpu|i_datapath|i_alu|Mux8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux8~0_combout\ = (\icpu|i_controller|i_aludec|Selector6~2_combout\ & (((\icpu|i_controller|i_aludec|Selector7~3_combout\)))) # (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_controller|i_aludec|Selector7~3_combout\ 
-- & (\icpu|i_datapath|i_alu|result~51_combout\)) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit23|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|result~51_combout\,
	datab => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datac => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit23|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux8~0_combout\);

-- Location: LCCOMB_X22_Y15_N10
\icpu|i_datapath|i_alu|Mux8~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux8~1_combout\ = (\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_datapath|alusrc1~23_combout\ & ((!\icpu|i_datapath|alusrc2[23]~41_combout\) # (!\icpu|i_datapath|i_alu|Mux8~0_combout\))) # 
-- (!\icpu|i_datapath|alusrc1~23_combout\ & ((\icpu|i_datapath|alusrc2[23]~41_combout\))))) # (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & (((\icpu|i_datapath|i_alu|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~23_combout\,
	datab => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datac => \icpu|i_datapath|i_alu|Mux8~0_combout\,
	datad => \icpu|i_datapath|alusrc2[23]~41_combout\,
	combout => \icpu|i_datapath|i_alu|Mux8~1_combout\);

-- Location: LCCOMB_X22_Y15_N12
\icpu|i_datapath|i_alu|Mux8~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux8~2_combout\ = (\icpu|i_datapath|i_alu|Mux10~6_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~112_combout\ & (\icpu|i_datapath|i_alu|Mux10~5_combout\))) # (!\icpu|i_datapath|i_alu|Mux10~6_combout\ & 
-- (((\icpu|i_datapath|i_alu|Mux8~1_combout\) # (!\icpu|i_datapath|i_alu|Mux10~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux10~6_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~112_combout\,
	datac => \icpu|i_datapath|i_alu|Mux10~5_combout\,
	datad => \icpu|i_datapath|i_alu|Mux8~1_combout\,
	combout => \icpu|i_datapath|i_alu|Mux8~2_combout\);

-- Location: LCCOMB_X22_Y15_N22
\icpu|i_datapath|i_alu|Mux8~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux8~3_combout\ = (\icpu|i_datapath|i_alu|Mux10~2_combout\ & ((\icpu|i_datapath|i_alu|Mux8~2_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~111_combout\))) # (!\icpu|i_datapath|i_alu|Mux8~2_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~109_combout\)))) # (!\icpu|i_datapath|i_alu|Mux10~2_combout\ & (((\icpu|i_datapath|i_alu|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~109_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~111_combout\,
	datac => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	datad => \icpu|i_datapath|i_alu|Mux8~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux8~3_combout\);

-- Location: LCCOMB_X29_Y10_N20
\icpu|i_datapath|rd_data[23]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[23]~88_combout\ = (\iMem|altsyncram_component|auto_generated|q_b\(23) & ((!\icpu|i_datapath|i_alu|Mux18~4_combout\) # (!\iDecoder|Equal1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal1~7_combout\,
	datab => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_b\(23),
	combout => \icpu|i_datapath|rd_data[23]~88_combout\);

-- Location: LCCOMB_X29_Y10_N30
\icpu|i_datapath|rd_data[23]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[23]~89_combout\ = (\icpu|i_datapath|rd_data[20]~9_combout\ & (((\icpu|i_datapath|rd_data[20]~10_combout\)))) # (!\icpu|i_datapath|rd_data[20]~9_combout\ & ((\icpu|i_datapath|rd_data[20]~10_combout\ & 
-- ((\icpu|i_datapath|rd_data[23]~88_combout\))) # (!\icpu|i_datapath|rd_data[20]~10_combout\ & (\icpu|i_datapath|i_alu|Mux8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[20]~9_combout\,
	datab => \icpu|i_datapath|i_alu|Mux8~3_combout\,
	datac => \icpu|i_datapath|rd_data[20]~10_combout\,
	datad => \icpu|i_datapath|rd_data[23]~88_combout\,
	combout => \icpu|i_datapath|rd_data[23]~89_combout\);

-- Location: LCCOMB_X29_Y10_N16
\icpu|i_datapath|rd_data[23]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[23]~90_combout\ = (\icpu|i_datapath|rd_data[23]~89_combout\ & ((\iTimer|CompareR\(23)) # ((!\icpu|i_datapath|rd_data[20]~11_combout\)))) # (!\icpu|i_datapath|rd_data[23]~89_combout\ & (((\iTimer|CounterR\(23) & 
-- \icpu|i_datapath|rd_data[20]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(23),
	datab => \iTimer|CounterR\(23),
	datac => \icpu|i_datapath|rd_data[23]~89_combout\,
	datad => \icpu|i_datapath|rd_data[20]~11_combout\,
	combout => \icpu|i_datapath|rd_data[23]~90_combout\);

-- Location: LCCOMB_X29_Y10_N18
\icpu|i_datapath|rd_data[23]~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[23]~91_combout\ = (\icpu|i_datapath|rd_data[0]~150_combout\ & (\icpu|i_datapath|Add5~42_combout\)) # (!\icpu|i_datapath|rd_data[0]~150_combout\ & ((\icpu|i_datapath|rd_data[23]~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|Add5~42_combout\,
	datac => \icpu|i_datapath|rd_data[0]~150_combout\,
	datad => \icpu|i_datapath|rd_data[23]~90_combout\,
	combout => \icpu|i_datapath|rd_data[23]~91_combout\);

-- Location: FF_X27_Y13_N21
\icpu|i_datapath|i_regfile|x11[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(23));

-- Location: LCCOMB_X30_Y13_N12
\icpu|i_datapath|i_regfile|Mux40~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux40~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|x9\(23)) # (\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (\icpu|i_datapath|i_regfile|x8\(23) & ((!\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x8\(23),
	datac => \icpu|i_datapath|i_regfile|x9\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux40~0_combout\);

-- Location: LCCOMB_X30_Y13_N18
\icpu|i_datapath|i_regfile|Mux40~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux40~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux40~0_combout\ & (\icpu|i_datapath|i_regfile|x11\(23))) # (!\icpu|i_datapath|i_regfile|Mux40~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x10\(23)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(23),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x10\(23),
	datad => \icpu|i_datapath|i_regfile|Mux40~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux40~1_combout\);

-- Location: LCCOMB_X29_Y11_N30
\icpu|i_datapath|i_regfile|Mux40~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux40~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15)) # (\icpu|i_datapath|i_regfile|x14\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (\icpu|i_datapath|i_regfile|x12\(23) & (!\iMem|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(23),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|i_regfile|x14\(23),
	combout => \icpu|i_datapath|i_regfile|Mux40~17_combout\);

-- Location: LCCOMB_X29_Y10_N28
\icpu|i_datapath|i_regfile|Mux40~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux40~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux40~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(23)))) # (!\icpu|i_datapath|i_regfile|Mux40~17_combout\ & 
-- (\icpu|i_datapath|i_regfile|x13\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux40~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x13\(23),
	datac => \icpu|i_datapath|i_regfile|Mux40~17_combout\,
	datad => \icpu|i_datapath|i_regfile|x15\(23),
	combout => \icpu|i_datapath|i_regfile|Mux40~18_combout\);

-- Location: LCCOMB_X21_Y21_N26
\icpu|i_datapath|i_regfile|Mux40~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux40~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|x24\(23)) # (\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\icpu|i_datapath|i_regfile|x16\(23) & ((!\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x16\(23),
	datac => \icpu|i_datapath|i_regfile|x24\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux40~6_combout\);

-- Location: LCCOMB_X21_Y21_N28
\icpu|i_datapath|i_regfile|Mux40~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux40~7_combout\ = (\icpu|i_datapath|i_regfile|Mux40~6_combout\ & (((\icpu|i_datapath|i_regfile|x28\(23))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17)))) # (!\icpu|i_datapath|i_regfile|Mux40~6_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x20\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux40~6_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x20\(23),
	datad => \icpu|i_datapath|i_regfile|x28\(23),
	combout => \icpu|i_datapath|i_regfile|Mux40~7_combout\);

-- Location: LCCOMB_X23_Y21_N26
\icpu|i_datapath|i_regfile|Mux40~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux40~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|x22\(23)) # (\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\icpu|i_datapath|i_regfile|x18\(23) & ((!\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(23),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x22\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux40~4_combout\);

-- Location: LCCOMB_X23_Y21_N12
\icpu|i_datapath|i_regfile|Mux40~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux40~5_combout\ = (\icpu|i_datapath|i_regfile|Mux40~4_combout\ & ((\icpu|i_datapath|i_regfile|x30\(23)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|i_regfile|Mux40~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x26\(23) & \iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux40~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x30\(23),
	datac => \icpu|i_datapath|i_regfile|x26\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux40~5_combout\);

-- Location: LCCOMB_X29_Y14_N28
\icpu|i_datapath|i_regfile|Mux40~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux40~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (\iMem|altsyncram_component|auto_generated|q_a\(16))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux40~5_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|Mux40~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|Mux40~7_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux40~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux40~8_combout\);

-- Location: LCCOMB_X29_Y22_N24
\icpu|i_datapath|i_regfile|Mux40~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux40~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(23)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x17\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(23),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x25\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux40~2_combout\);

-- Location: LCCOMB_X29_Y19_N28
\icpu|i_datapath|i_regfile|Mux40~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux40~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux40~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(23)))) # (!\icpu|i_datapath|i_regfile|Mux40~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|Mux40~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(23),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x29\(23),
	datad => \icpu|i_datapath|i_regfile|Mux40~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux40~3_combout\);

-- Location: LCCOMB_X20_Y20_N10
\icpu|i_datapath|i_regfile|Mux40~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux40~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x23\(23)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x19\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(23),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x23\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux40~9_combout\);

-- Location: LCCOMB_X20_Y20_N4
\icpu|i_datapath|i_regfile|Mux40~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux40~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux40~9_combout\ & (\icpu|i_datapath|i_regfile|x31\(23))) # (!\icpu|i_datapath|i_regfile|Mux40~9_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(23)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux40~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(23),
	datab => \icpu|i_datapath|i_regfile|x27\(23),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \icpu|i_datapath|i_regfile|Mux40~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux40~10_combout\);

-- Location: LCCOMB_X29_Y14_N14
\icpu|i_datapath|i_regfile|Mux40~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux40~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux40~8_combout\ & ((\icpu|i_datapath|i_regfile|Mux40~10_combout\))) # (!\icpu|i_datapath|i_regfile|Mux40~8_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux40~3_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|Mux40~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|Mux40~8_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux40~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux40~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux40~11_combout\);

-- Location: LCCOMB_X33_Y17_N20
\icpu|i_datapath|i_regfile|Mux40~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux40~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x6\(23)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x4\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x4\(23),
	datac => \icpu|i_datapath|i_regfile|x6\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux40~12_combout\);

-- Location: LCCOMB_X29_Y17_N14
\icpu|i_datapath|i_regfile|Mux40~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux40~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux40~12_combout\ & (\icpu|i_datapath|i_regfile|x7\(23))) # (!\icpu|i_datapath|i_regfile|Mux40~12_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x5\(23)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux40~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x7\(23),
	datac => \icpu|i_datapath|i_regfile|x5\(23),
	datad => \icpu|i_datapath|i_regfile|Mux40~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux40~13_combout\);

-- Location: LCCOMB_X30_Y14_N26
\icpu|i_datapath|i_regfile|Mux40~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux40~14_combout\ = (\icpu|i_datapath|i_regfile|Mux34~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux40~13_combout\))) # (!\icpu|i_datapath|i_regfile|Mux34~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(23))))) # (!\icpu|i_datapath|i_regfile|Mux34~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux34~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(23),
	datab => \icpu|i_datapath|i_regfile|Mux40~13_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux34~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux34~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux40~14_combout\);

-- Location: LCCOMB_X30_Y14_N4
\icpu|i_datapath|i_regfile|Mux40~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux40~15_combout\ = (\icpu|i_datapath|i_regfile|Mux40~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(23)) # ((!\icpu|i_datapath|i_regfile|Mux34~2_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux40~14_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x2\(23) & \icpu|i_datapath|i_regfile|Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux40~14_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(23),
	datac => \icpu|i_datapath|i_regfile|x2\(23),
	datad => \icpu|i_datapath|i_regfile|Mux34~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux40~15_combout\);

-- Location: LCCOMB_X29_Y14_N0
\icpu|i_datapath|i_regfile|Mux40~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux40~16_combout\ = (\icpu|i_datapath|i_regfile|Mux34~1_combout\ & (\icpu|i_datapath|i_regfile|Mux34~0_combout\)) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux40~11_combout\)) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux40~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux40~11_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux40~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux40~16_combout\);

-- Location: LCCOMB_X29_Y14_N2
\icpu|i_datapath|i_regfile|Mux40~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux40~19_combout\ = (\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux40~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux40~18_combout\))) # (!\icpu|i_datapath|i_regfile|Mux40~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux40~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux40~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux40~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux40~18_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux40~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux40~19_combout\);

-- Location: LCCOMB_X21_Y10_N14
\icpu|i_datapath|branch_dest[23]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[23]~44_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(31) $ (\icpu|i_datapath|pc\(23) $ (!\icpu|i_datapath|branch_dest[22]~43\)))) # (GND)
-- \icpu|i_datapath|branch_dest[23]~45\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(23)) # (!\icpu|i_datapath|branch_dest[22]~43\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|pc\(23) & 
-- !\icpu|i_datapath|branch_dest[22]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|pc\(23),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[22]~43\,
	combout => \icpu|i_datapath|branch_dest[23]~44_combout\,
	cout => \icpu|i_datapath|branch_dest[23]~45\);

-- Location: LCCOMB_X19_Y10_N14
\icpu|i_datapath|jal_dest[23]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[23]~44_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(31) $ (\icpu|i_datapath|pc\(23) $ (!\icpu|i_datapath|jal_dest[22]~43\)))) # (GND)
-- \icpu|i_datapath|jal_dest[23]~45\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(23)) # (!\icpu|i_datapath|jal_dest[22]~43\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|pc\(23) & 
-- !\icpu|i_datapath|jal_dest[22]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|pc\(23),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[22]~43\,
	combout => \icpu|i_datapath|jal_dest[23]~44_combout\,
	cout => \icpu|i_datapath|jal_dest[23]~45\);

-- Location: LCCOMB_X23_Y10_N0
\icpu|i_datapath|pc~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~29_combout\ = (\icpu|i_datapath|pc[2]~1_combout\ & ((\icpu|i_datapath|pc[2]~2_combout\) # ((\icpu|i_datapath|jal_dest[23]~44_combout\)))) # (!\icpu|i_datapath|pc[2]~1_combout\ & (!\icpu|i_datapath|pc[2]~2_combout\ & 
-- (\icpu|i_datapath|Add5~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[2]~1_combout\,
	datab => \icpu|i_datapath|pc[2]~2_combout\,
	datac => \icpu|i_datapath|Add5~42_combout\,
	datad => \icpu|i_datapath|jal_dest[23]~44_combout\,
	combout => \icpu|i_datapath|pc~29_combout\);

-- Location: LCCOMB_X23_Y10_N4
\icpu|i_datapath|pc~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~30_combout\ = (\icpu|i_datapath|pc[2]~2_combout\ & ((\icpu|i_datapath|pc~29_combout\ & ((\icpu|i_datapath|branch_dest[23]~44_combout\))) # (!\icpu|i_datapath|pc~29_combout\ & (\icpu|i_datapath|jalr_dest[23]~46_combout\)))) # 
-- (!\icpu|i_datapath|pc[2]~2_combout\ & (((\icpu|i_datapath|pc~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|jalr_dest[23]~46_combout\,
	datab => \icpu|i_datapath|pc[2]~2_combout\,
	datac => \icpu|i_datapath|branch_dest[23]~44_combout\,
	datad => \icpu|i_datapath|pc~29_combout\,
	combout => \icpu|i_datapath|pc~30_combout\);

-- Location: FF_X23_Y10_N5
\icpu|i_datapath|pc[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~30_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(23));

-- Location: LCCOMB_X21_Y10_N16
\icpu|i_datapath|branch_dest[24]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[24]~46_combout\ = (\icpu|i_datapath|pc\(24) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|branch_dest[23]~45\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- (!\icpu|i_datapath|branch_dest[23]~45\)))) # (!\icpu|i_datapath|pc\(24) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|branch_dest[23]~45\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((\icpu|i_datapath|branch_dest[23]~45\) # (GND)))))
-- \icpu|i_datapath|branch_dest[24]~47\ = CARRY((\icpu|i_datapath|pc\(24) & (!\iMem|altsyncram_component|auto_generated|q_a\(31) & !\icpu|i_datapath|branch_dest[23]~45\)) # (!\icpu|i_datapath|pc\(24) & ((!\icpu|i_datapath|branch_dest[23]~45\) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(24),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[23]~45\,
	combout => \icpu|i_datapath|branch_dest[24]~46_combout\,
	cout => \icpu|i_datapath|branch_dest[24]~47\);

-- Location: LCCOMB_X20_Y9_N22
\icpu|i_datapath|pc~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~27_combout\ = (\icpu|i_datapath|pc[2]~2_combout\ & (((\icpu|i_datapath|jalr_dest[24]~48_combout\) # (\icpu|i_datapath|pc[2]~1_combout\)))) # (!\icpu|i_datapath|pc[2]~2_combout\ & (\icpu|i_datapath|Add5~44_combout\ & 
-- ((!\icpu|i_datapath|pc[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[2]~2_combout\,
	datab => \icpu|i_datapath|Add5~44_combout\,
	datac => \icpu|i_datapath|jalr_dest[24]~48_combout\,
	datad => \icpu|i_datapath|pc[2]~1_combout\,
	combout => \icpu|i_datapath|pc~27_combout\);

-- Location: LCCOMB_X19_Y10_N16
\icpu|i_datapath|jal_dest[24]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[24]~46_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(24) & (\icpu|i_datapath|jal_dest[23]~45\ & VCC)) # (!\icpu|i_datapath|pc\(24) & (!\icpu|i_datapath|jal_dest[23]~45\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(24) & (!\icpu|i_datapath|jal_dest[23]~45\)) # (!\icpu|i_datapath|pc\(24) & ((\icpu|i_datapath|jal_dest[23]~45\) # (GND)))))
-- \icpu|i_datapath|jal_dest[24]~47\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|pc\(24) & !\icpu|i_datapath|jal_dest[23]~45\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((!\icpu|i_datapath|jal_dest[23]~45\) # (!\icpu|i_datapath|pc\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|pc\(24),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[23]~45\,
	combout => \icpu|i_datapath|jal_dest[24]~46_combout\,
	cout => \icpu|i_datapath|jal_dest[24]~47\);

-- Location: LCCOMB_X21_Y9_N22
\icpu|i_datapath|pc~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~28_combout\ = (\icpu|i_datapath|pc~27_combout\ & ((\icpu|i_datapath|branch_dest[24]~46_combout\) # ((!\icpu|i_datapath|pc[2]~1_combout\)))) # (!\icpu|i_datapath|pc~27_combout\ & (((\icpu|i_datapath|jal_dest[24]~46_combout\ & 
-- \icpu|i_datapath|pc[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|branch_dest[24]~46_combout\,
	datab => \icpu|i_datapath|pc~27_combout\,
	datac => \icpu|i_datapath|jal_dest[24]~46_combout\,
	datad => \icpu|i_datapath|pc[2]~1_combout\,
	combout => \icpu|i_datapath|pc~28_combout\);

-- Location: FF_X21_Y9_N23
\icpu|i_datapath|pc[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~28_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(24));

-- Location: LCCOMB_X19_Y10_N18
\icpu|i_datapath|jal_dest[25]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[25]~48_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(31) $ (\icpu|i_datapath|pc\(25) $ (!\icpu|i_datapath|jal_dest[24]~47\)))) # (GND)
-- \icpu|i_datapath|jal_dest[25]~49\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(25)) # (!\icpu|i_datapath|jal_dest[24]~47\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|pc\(25) & 
-- !\icpu|i_datapath|jal_dest[24]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|pc\(25),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[24]~47\,
	combout => \icpu|i_datapath|jal_dest[25]~48_combout\,
	cout => \icpu|i_datapath|jal_dest[25]~49\);

-- Location: LCCOMB_X20_Y9_N12
\icpu|i_datapath|pc~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~25_combout\ = (\icpu|i_datapath|pc[2]~2_combout\ & (((\icpu|i_datapath|pc[2]~1_combout\)))) # (!\icpu|i_datapath|pc[2]~2_combout\ & ((\icpu|i_datapath|pc[2]~1_combout\ & (\icpu|i_datapath|jal_dest[25]~48_combout\)) # 
-- (!\icpu|i_datapath|pc[2]~1_combout\ & ((\icpu|i_datapath|Add5~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|jal_dest[25]~48_combout\,
	datab => \icpu|i_datapath|Add5~46_combout\,
	datac => \icpu|i_datapath|pc[2]~2_combout\,
	datad => \icpu|i_datapath|pc[2]~1_combout\,
	combout => \icpu|i_datapath|pc~25_combout\);

-- Location: LCCOMB_X21_Y10_N18
\icpu|i_datapath|branch_dest[25]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[25]~48_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(31) $ (\icpu|i_datapath|pc\(25) $ (!\icpu|i_datapath|branch_dest[24]~47\)))) # (GND)
-- \icpu|i_datapath|branch_dest[25]~49\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(25)) # (!\icpu|i_datapath|branch_dest[24]~47\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|pc\(25) & 
-- !\icpu|i_datapath|branch_dest[24]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|pc\(25),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[24]~47\,
	combout => \icpu|i_datapath|branch_dest[25]~48_combout\,
	cout => \icpu|i_datapath|branch_dest[25]~49\);

-- Location: LCCOMB_X21_Y9_N4
\icpu|i_datapath|pc~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~26_combout\ = (\icpu|i_datapath|pc~25_combout\ & ((\icpu|i_datapath|branch_dest[25]~48_combout\) # ((!\icpu|i_datapath|pc[2]~2_combout\)))) # (!\icpu|i_datapath|pc~25_combout\ & (((\icpu|i_datapath|jalr_dest[25]~50_combout\ & 
-- \icpu|i_datapath|pc[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc~25_combout\,
	datab => \icpu|i_datapath|branch_dest[25]~48_combout\,
	datac => \icpu|i_datapath|jalr_dest[25]~50_combout\,
	datad => \icpu|i_datapath|pc[2]~2_combout\,
	combout => \icpu|i_datapath|pc~26_combout\);

-- Location: FF_X21_Y9_N5
\icpu|i_datapath|pc[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~26_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(25));

-- Location: LCCOMB_X23_Y10_N8
\icpu|i_datapath|pc~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~53_combout\ = (\icpu|i_datapath|pc[2]~1_combout\ & (\icpu|i_datapath|pc[2]~2_combout\)) # (!\icpu|i_datapath|pc[2]~1_combout\ & ((\icpu|i_datapath|pc[2]~2_combout\ & ((\icpu|i_datapath|jalr_dest[26]~52_combout\))) # 
-- (!\icpu|i_datapath|pc[2]~2_combout\ & (\icpu|i_datapath|Add5~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[2]~1_combout\,
	datab => \icpu|i_datapath|pc[2]~2_combout\,
	datac => \icpu|i_datapath|Add5~48_combout\,
	datad => \icpu|i_datapath|jalr_dest[26]~52_combout\,
	combout => \icpu|i_datapath|pc~53_combout\);

-- Location: LCCOMB_X19_Y10_N20
\icpu|i_datapath|jal_dest[26]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[26]~50_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(26) & (\icpu|i_datapath|jal_dest[25]~49\ & VCC)) # (!\icpu|i_datapath|pc\(26) & (!\icpu|i_datapath|jal_dest[25]~49\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(26) & (!\icpu|i_datapath|jal_dest[25]~49\)) # (!\icpu|i_datapath|pc\(26) & ((\icpu|i_datapath|jal_dest[25]~49\) # (GND)))))
-- \icpu|i_datapath|jal_dest[26]~51\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|pc\(26) & !\icpu|i_datapath|jal_dest[25]~49\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((!\icpu|i_datapath|jal_dest[25]~49\) # (!\icpu|i_datapath|pc\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|pc\(26),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[25]~49\,
	combout => \icpu|i_datapath|jal_dest[26]~50_combout\,
	cout => \icpu|i_datapath|jal_dest[26]~51\);

-- Location: LCCOMB_X23_Y10_N18
\icpu|i_datapath|pc~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~54_combout\ = (\icpu|i_datapath|pc[2]~1_combout\ & ((\icpu|i_datapath|pc~53_combout\ & (\icpu|i_datapath|branch_dest[26]~50_combout\)) # (!\icpu|i_datapath|pc~53_combout\ & ((\icpu|i_datapath|jal_dest[26]~50_combout\))))) # 
-- (!\icpu|i_datapath|pc[2]~1_combout\ & (((\icpu|i_datapath|pc~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[2]~1_combout\,
	datab => \icpu|i_datapath|branch_dest[26]~50_combout\,
	datac => \icpu|i_datapath|pc~53_combout\,
	datad => \icpu|i_datapath|jal_dest[26]~50_combout\,
	combout => \icpu|i_datapath|pc~54_combout\);

-- Location: FF_X23_Y10_N19
\icpu|i_datapath|pc[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~54_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(26));

-- Location: LCCOMB_X19_Y10_N22
\icpu|i_datapath|jal_dest[27]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[27]~52_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(31) $ (\icpu|i_datapath|pc\(27) $ (!\icpu|i_datapath|jal_dest[26]~51\)))) # (GND)
-- \icpu|i_datapath|jal_dest[27]~53\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(27)) # (!\icpu|i_datapath|jal_dest[26]~51\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|pc\(27) & 
-- !\icpu|i_datapath|jal_dest[26]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|pc\(27),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[26]~51\,
	combout => \icpu|i_datapath|jal_dest[27]~52_combout\,
	cout => \icpu|i_datapath|jal_dest[27]~53\);

-- Location: LCCOMB_X22_Y10_N26
\icpu|i_datapath|pc~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~51_combout\ = (\icpu|i_datapath|pc[2]~1_combout\ & ((\icpu|i_datapath|jal_dest[27]~52_combout\) # ((\icpu|i_datapath|pc[2]~2_combout\)))) # (!\icpu|i_datapath|pc[2]~1_combout\ & (((\icpu|i_datapath|Add5~50_combout\ & 
-- !\icpu|i_datapath|pc[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|jal_dest[27]~52_combout\,
	datab => \icpu|i_datapath|pc[2]~1_combout\,
	datac => \icpu|i_datapath|Add5~50_combout\,
	datad => \icpu|i_datapath|pc[2]~2_combout\,
	combout => \icpu|i_datapath|pc~51_combout\);

-- Location: LCCOMB_X22_Y10_N30
\icpu|i_datapath|pc~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~52_combout\ = (\icpu|i_datapath|pc~51_combout\ & ((\icpu|i_datapath|branch_dest[27]~52_combout\) # ((!\icpu|i_datapath|pc[2]~2_combout\)))) # (!\icpu|i_datapath|pc~51_combout\ & (((\icpu|i_datapath|jalr_dest[27]~54_combout\ & 
-- \icpu|i_datapath|pc[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc~51_combout\,
	datab => \icpu|i_datapath|branch_dest[27]~52_combout\,
	datac => \icpu|i_datapath|jalr_dest[27]~54_combout\,
	datad => \icpu|i_datapath|pc[2]~2_combout\,
	combout => \icpu|i_datapath|pc~52_combout\);

-- Location: FF_X22_Y10_N31
\icpu|i_datapath|pc[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~52_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(27));

-- Location: LCCOMB_X19_Y10_N24
\icpu|i_datapath|jal_dest[28]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[28]~54_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(28) & (\icpu|i_datapath|jal_dest[27]~53\ & VCC)) # (!\icpu|i_datapath|pc\(28) & (!\icpu|i_datapath|jal_dest[27]~53\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(28) & (!\icpu|i_datapath|jal_dest[27]~53\)) # (!\icpu|i_datapath|pc\(28) & ((\icpu|i_datapath|jal_dest[27]~53\) # (GND)))))
-- \icpu|i_datapath|jal_dest[28]~55\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|pc\(28) & !\icpu|i_datapath|jal_dest[27]~53\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((!\icpu|i_datapath|jal_dest[27]~53\) # (!\icpu|i_datapath|pc\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|pc\(28),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[27]~53\,
	combout => \icpu|i_datapath|jal_dest[28]~54_combout\,
	cout => \icpu|i_datapath|jal_dest[28]~55\);

-- Location: LCCOMB_X21_Y9_N0
\icpu|i_datapath|pc~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~55_combout\ = (\icpu|i_datapath|pc[2]~1_combout\ & (\icpu|i_datapath|pc[2]~2_combout\)) # (!\icpu|i_datapath|pc[2]~1_combout\ & ((\icpu|i_datapath|pc[2]~2_combout\ & (\icpu|i_datapath|jalr_dest[28]~56_combout\)) # 
-- (!\icpu|i_datapath|pc[2]~2_combout\ & ((\icpu|i_datapath|Add5~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[2]~1_combout\,
	datab => \icpu|i_datapath|pc[2]~2_combout\,
	datac => \icpu|i_datapath|jalr_dest[28]~56_combout\,
	datad => \icpu|i_datapath|Add5~52_combout\,
	combout => \icpu|i_datapath|pc~55_combout\);

-- Location: LCCOMB_X21_Y9_N24
\icpu|i_datapath|pc~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~56_combout\ = (\icpu|i_datapath|pc~55_combout\ & (((\icpu|i_datapath|branch_dest[28]~54_combout\) # (!\icpu|i_datapath|pc[2]~1_combout\)))) # (!\icpu|i_datapath|pc~55_combout\ & (\icpu|i_datapath|jal_dest[28]~54_combout\ & 
-- ((\icpu|i_datapath|pc[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|jal_dest[28]~54_combout\,
	datab => \icpu|i_datapath|pc~55_combout\,
	datac => \icpu|i_datapath|branch_dest[28]~54_combout\,
	datad => \icpu|i_datapath|pc[2]~1_combout\,
	combout => \icpu|i_datapath|pc~56_combout\);

-- Location: FF_X21_Y9_N25
\icpu|i_datapath|pc[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~56_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(28));

-- Location: LCCOMB_X20_Y9_N2
\icpu|i_datapath|pc~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~57_combout\ = (\icpu|i_datapath|pc[2]~2_combout\ & (((\icpu|i_datapath|pc[2]~1_combout\)))) # (!\icpu|i_datapath|pc[2]~2_combout\ & ((\icpu|i_datapath|pc[2]~1_combout\ & ((\icpu|i_datapath|jal_dest[29]~56_combout\))) # 
-- (!\icpu|i_datapath|pc[2]~1_combout\ & (\icpu|i_datapath|Add5~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[2]~2_combout\,
	datab => \icpu|i_datapath|Add5~54_combout\,
	datac => \icpu|i_datapath|jal_dest[29]~56_combout\,
	datad => \icpu|i_datapath|pc[2]~1_combout\,
	combout => \icpu|i_datapath|pc~57_combout\);

-- Location: LCCOMB_X20_Y9_N24
\icpu|i_datapath|pc~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~58_combout\ = (\icpu|i_datapath|pc[2]~2_combout\ & ((\icpu|i_datapath|pc~57_combout\ & ((\icpu|i_datapath|branch_dest[29]~56_combout\))) # (!\icpu|i_datapath|pc~57_combout\ & (\icpu|i_datapath|jalr_dest[29]~58_combout\)))) # 
-- (!\icpu|i_datapath|pc[2]~2_combout\ & (\icpu|i_datapath|pc~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[2]~2_combout\,
	datab => \icpu|i_datapath|pc~57_combout\,
	datac => \icpu|i_datapath|jalr_dest[29]~58_combout\,
	datad => \icpu|i_datapath|branch_dest[29]~56_combout\,
	combout => \icpu|i_datapath|pc~58_combout\);

-- Location: FF_X20_Y9_N25
\icpu|i_datapath|pc[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~58_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(29));

-- Location: LCCOMB_X28_Y10_N14
\iTimer|CompareR~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~4_combout\ = (\icpu|i_datapath|i_regfile|Mux2~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux2~19_combout\,
	combout => \iTimer|CompareR~4_combout\);

-- Location: FF_X28_Y10_N15
\iTimer|CompareR[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~4_combout\,
	ena => \iTimer|CompareR[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(29));

-- Location: LCCOMB_X23_Y13_N0
\icpu|i_datapath|i_alu|result~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~37_combout\ = (\icpu|i_datapath|alusrc2[29]~10_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|i_regfile|Mux34~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[29]~10_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux34~24_combout\,
	combout => \icpu|i_datapath|i_alu|result~37_combout\);

-- Location: LCCOMB_X21_Y14_N16
\icpu|i_datapath|i_alu|iadder32|bit29|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit29|sum~combout\ = \icpu|i_datapath|alusrc2[29]~11_combout\ $ (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc1~13_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit28|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[29]~11_combout\,
	datab => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datac => \icpu|i_datapath|alusrc1~13_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit28|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit29|sum~combout\);

-- Location: LCCOMB_X21_Y14_N10
\icpu|i_datapath|i_alu|Mux2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux2~4_combout\ = (\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_datapath|i_alu|result~37_combout\) # ((\icpu|i_controller|i_aludec|Selector6~2_combout\)))) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & 
-- (((!\icpu|i_controller|i_aludec|Selector6~2_combout\ & \icpu|i_datapath|i_alu|iadder32|bit29|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datab => \icpu|i_datapath|i_alu|result~37_combout\,
	datac => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit29|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux2~4_combout\);

-- Location: LCCOMB_X21_Y14_N0
\icpu|i_datapath|i_alu|Mux2~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux2~5_combout\ = (\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_datapath|alusrc2[29]~11_combout\ & ((!\icpu|i_datapath|i_alu|Mux2~4_combout\) # (!\icpu|i_datapath|alusrc1~13_combout\))) # 
-- (!\icpu|i_datapath|alusrc2[29]~11_combout\ & (\icpu|i_datapath|alusrc1~13_combout\)))) # (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & (((\icpu|i_datapath|i_alu|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[29]~11_combout\,
	datab => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datac => \icpu|i_datapath|alusrc1~13_combout\,
	datad => \icpu|i_datapath|i_alu|Mux2~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux2~5_combout\);

-- Location: LCCOMB_X22_Y17_N30
\icpu|i_datapath|i_alu|Mux18~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux18~0_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & (((!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\) # (!\icpu|i_datapath|alusrc2[3]~65_combout\)) # (!\icpu|i_datapath|alusrc2[2]~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~59_combout\,
	datac => \icpu|i_datapath|alusrc2[3]~65_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux18~0_combout\);

-- Location: LCCOMB_X22_Y17_N14
\icpu|i_datapath|i_alu|ShiftLeft0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~19_combout\ = (\icpu|i_datapath|alusrc2[2]~62_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~15_combout\)) # (!\icpu|i_datapath|alusrc2[2]~62_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[2]~62_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~15_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~18_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~19_combout\);

-- Location: LCCOMB_X22_Y17_N12
\icpu|i_datapath|i_alu|ShiftLeft0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~22_combout\ = (\icpu|i_datapath|alusrc2[2]~62_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~2_combout\))) # (!\icpu|i_datapath|alusrc2[2]~62_combout\ & 
-- (((\icpu|i_datapath|i_alu|ShiftLeft0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~62_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~2_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~21_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~22_combout\);

-- Location: LCCOMB_X22_Y17_N26
\icpu|i_datapath|i_alu|Mux18~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux18~1_combout\ = (\icpu|i_datapath|i_alu|Mux18~0_combout\ & ((\icpu|i_datapath|alusrc2[3]~61_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~19_combout\)) # (!\icpu|i_datapath|alusrc2[3]~61_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux18~0_combout\,
	datab => \icpu|i_datapath|alusrc2[3]~61_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~19_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~22_combout\,
	combout => \icpu|i_datapath|i_alu|Mux18~1_combout\);

-- Location: LCCOMB_X17_Y17_N10
\icpu|i_datapath|i_alu|ShiftLeft0~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~33_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~31_combout\))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~32_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~31_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~33_combout\);

-- Location: LCCOMB_X22_Y17_N16
\icpu|i_datapath|i_alu|ShiftLeft0~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~34_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|alusrc2[2]~62_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~30_combout\))) # (!\icpu|i_datapath|alusrc2[2]~62_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~33_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~62_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~30_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~34_combout\);

-- Location: LCCOMB_X17_Y18_N16
\icpu|i_datapath|i_alu|ShiftLeft0~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~23_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|alusrc2[0]~54_combout\ & ((\icpu|i_datapath|i_regfile|Mux37~19_combout\))) # (!\icpu|i_datapath|alusrc2[0]~54_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux36~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux36~19_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux37~19_combout\,
	datad => \icpu|i_datapath|alusrc2[0]~54_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~23_combout\);

-- Location: LCCOMB_X17_Y18_N18
\icpu|i_datapath|i_alu|ShiftLeft0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~26_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~24_combout\))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~25_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~24_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~26_combout\);

-- Location: LCCOMB_X17_Y18_N22
\icpu|i_datapath|i_alu|Mux2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux2~1_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~6_combout\ & (((\icpu|i_datapath|i_alu|Mux2~0_combout\) # (\icpu|i_datapath|i_alu|ShiftLeft0~26_combout\)))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~6_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~27_combout\ & (!\icpu|i_datapath|i_alu|Mux2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~6_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~27_combout\,
	datac => \icpu|i_datapath|i_alu|Mux2~0_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~26_combout\,
	combout => \icpu|i_datapath|i_alu|Mux2~1_combout\);

-- Location: LCCOMB_X20_Y18_N24
\icpu|i_datapath|i_alu|Mux2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux2~2_combout\ = (\icpu|i_datapath|i_alu|Mux2~0_combout\ & ((\icpu|i_datapath|i_alu|Mux2~1_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~34_combout\)) # (!\icpu|i_datapath|i_alu|Mux2~1_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~23_combout\))))) # (!\icpu|i_datapath|i_alu|Mux2~0_combout\ & (((\icpu|i_datapath|i_alu|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux2~0_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~34_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~23_combout\,
	datad => \icpu|i_datapath|i_alu|Mux2~1_combout\,
	combout => \icpu|i_datapath|i_alu|Mux2~2_combout\);

-- Location: LCCOMB_X20_Y18_N14
\icpu|i_datapath|i_alu|Mux2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux2~3_combout\ = (\icpu|i_datapath|i_alu|Mux10~9_combout\ & ((\icpu|i_datapath|alusrc2[4]~52_combout\ & (\icpu|i_datapath|i_alu|Mux18~1_combout\)) # (!\icpu|i_datapath|alusrc2[4]~52_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux2~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux18~1_combout\,
	datab => \icpu|i_datapath|i_alu|Mux2~2_combout\,
	datac => \icpu|i_datapath|i_alu|Mux10~9_combout\,
	datad => \icpu|i_datapath|alusrc2[4]~52_combout\,
	combout => \icpu|i_datapath|i_alu|Mux2~3_combout\);

-- Location: LCCOMB_X21_Y14_N12
\icpu|i_datapath|i_alu|Mux2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux2~6_combout\ = (\icpu|i_datapath|i_alu|Mux2~3_combout\) # ((!\icpu|i_controller|i_aludec|Selector5~3_combout\ & \icpu|i_datapath|i_alu|Mux2~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector5~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux2~5_combout\,
	datad => \icpu|i_datapath|i_alu|Mux2~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux2~6_combout\);

-- Location: LCCOMB_X17_Y12_N24
\icpu|i_datapath|rd_data[29]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[29]~24_combout\ = (\iMem|altsyncram_component|auto_generated|q_b\(29) & ((!\icpu|i_datapath|i_alu|Mux18~4_combout\) # (!\iDecoder|Equal1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_b\(29),
	datab => \iDecoder|Equal1~7_combout\,
	datad => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	combout => \icpu|i_datapath|rd_data[29]~24_combout\);

-- Location: LCCOMB_X17_Y12_N10
\icpu|i_datapath|rd_data[29]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[29]~25_combout\ = (\icpu|i_datapath|rd_data[20]~9_combout\ & (((\icpu|i_datapath|rd_data[20]~10_combout\)))) # (!\icpu|i_datapath|rd_data[20]~9_combout\ & ((\icpu|i_datapath|rd_data[20]~10_combout\ & 
-- ((\icpu|i_datapath|rd_data[29]~24_combout\))) # (!\icpu|i_datapath|rd_data[20]~10_combout\ & (\icpu|i_datapath|i_alu|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[20]~9_combout\,
	datab => \icpu|i_datapath|i_alu|Mux2~6_combout\,
	datac => \icpu|i_datapath|rd_data[20]~10_combout\,
	datad => \icpu|i_datapath|rd_data[29]~24_combout\,
	combout => \icpu|i_datapath|rd_data[29]~25_combout\);

-- Location: LCCOMB_X17_Y12_N8
\icpu|i_datapath|rd_data[29]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[29]~26_combout\ = (\icpu|i_datapath|rd_data[20]~11_combout\ & ((\icpu|i_datapath|rd_data[29]~25_combout\ & (\iTimer|CompareR\(29))) # (!\icpu|i_datapath|rd_data[29]~25_combout\ & ((\iTimer|CounterR\(29)))))) # 
-- (!\icpu|i_datapath|rd_data[20]~11_combout\ & (((\icpu|i_datapath|rd_data[29]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[20]~11_combout\,
	datab => \iTimer|CompareR\(29),
	datac => \iTimer|CounterR\(29),
	datad => \icpu|i_datapath|rd_data[29]~25_combout\,
	combout => \icpu|i_datapath|rd_data[29]~26_combout\);

-- Location: LCCOMB_X27_Y12_N20
\icpu|i_datapath|rd_data[29]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[29]~27_combout\ = (\icpu|i_datapath|rd_data[0]~150_combout\ & (\icpu|i_datapath|Add5~54_combout\)) # (!\icpu|i_datapath|rd_data[0]~150_combout\ & ((\icpu|i_datapath|rd_data[29]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|rd_data[0]~150_combout\,
	datac => \icpu|i_datapath|Add5~54_combout\,
	datad => \icpu|i_datapath|rd_data[29]~26_combout\,
	combout => \icpu|i_datapath|rd_data[29]~27_combout\);

-- Location: FF_X19_Y15_N19
\icpu|i_datapath|i_regfile|x11[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~27_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(29));

-- Location: LCCOMB_X19_Y15_N8
\icpu|i_datapath|i_regfile|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x9\(29)) # ((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\icpu|i_datapath|i_regfile|x8\(29) & !\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(29),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x8\(29),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux2~0_combout\);

-- Location: LCCOMB_X19_Y18_N4
\icpu|i_datapath|i_regfile|Mux2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux2~0_combout\ & (\icpu|i_datapath|i_regfile|x11\(29))) # (!\icpu|i_datapath|i_regfile|Mux2~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x10\(29)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(29),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux2~0_combout\,
	datad => \icpu|i_datapath|i_regfile|x10\(29),
	combout => \icpu|i_datapath|i_regfile|Mux2~1_combout\);

-- Location: LCCOMB_X23_Y11_N6
\icpu|i_datapath|i_regfile|Mux2~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x14\(29)) # ((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\icpu|i_datapath|i_regfile|x12\(29) & !\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x14\(29),
	datac => \icpu|i_datapath|i_regfile|x12\(29),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux2~17_combout\);

-- Location: LCCOMB_X31_Y13_N18
\icpu|i_datapath|i_regfile|Mux2~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux2~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(29)))) # (!\icpu|i_datapath|i_regfile|Mux2~17_combout\ & 
-- (\icpu|i_datapath|i_regfile|x13\(29))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x13\(29),
	datac => \icpu|i_datapath|i_regfile|x15\(29),
	datad => \icpu|i_datapath|i_regfile|Mux2~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux2~18_combout\);

-- Location: LCCOMB_X30_Y15_N16
\icpu|i_datapath|i_regfile|Mux2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\iMem|altsyncram_component|auto_generated|q_a\(20)) # ((\icpu|i_datapath|i_regfile|x6\(29))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x4\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x4\(29),
	datad => \icpu|i_datapath|i_regfile|x6\(29),
	combout => \icpu|i_datapath|i_regfile|Mux2~12_combout\);

-- Location: LCCOMB_X30_Y15_N14
\icpu|i_datapath|i_regfile|Mux2~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux2~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(29)))) # (!\icpu|i_datapath|i_regfile|Mux2~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(29))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(29),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x7\(29),
	datad => \icpu|i_datapath|i_regfile|Mux2~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux2~13_combout\);

-- Location: LCCOMB_X31_Y15_N6
\icpu|i_datapath|i_regfile|Mux2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~14_combout\ = (\icpu|i_datapath|i_regfile|Mux24~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux2~13_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~3_combout\))) # (!\icpu|i_datapath|i_regfile|Mux24~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux24~3_combout\ & (\icpu|i_datapath|i_regfile|x1\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~4_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~3_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(29),
	datad => \icpu|i_datapath|i_regfile|Mux2~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux2~14_combout\);

-- Location: LCCOMB_X28_Y15_N24
\icpu|i_datapath|i_regfile|Mux2~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~15_combout\ = (\icpu|i_datapath|i_regfile|Mux2~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(29)) # ((!\icpu|i_datapath|i_regfile|Mux24~2_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux2~14_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x2\(29) & \icpu|i_datapath|i_regfile|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(29),
	datab => \icpu|i_datapath|i_regfile|Mux2~14_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(29),
	datad => \icpu|i_datapath|i_regfile|Mux24~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux2~15_combout\);

-- Location: LCCOMB_X32_Y15_N24
\icpu|i_datapath|i_regfile|Mux2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(29)) # ((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\icpu|i_datapath|i_regfile|x16\(29) & !\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x24\(29),
	datac => \icpu|i_datapath|i_regfile|x16\(29),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux2~6_combout\);

-- Location: LCCOMB_X32_Y15_N18
\icpu|i_datapath|i_regfile|Mux2~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux2~6_combout\ & ((\icpu|i_datapath|i_regfile|x28\(29)))) # (!\icpu|i_datapath|i_regfile|Mux2~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(29))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(29),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x28\(29),
	datad => \icpu|i_datapath|i_regfile|Mux2~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux2~7_combout\);

-- Location: LCCOMB_X24_Y21_N12
\icpu|i_datapath|i_regfile|Mux2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(29)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x18\(29) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(29),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x18\(29),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux2~4_combout\);

-- Location: LCCOMB_X24_Y22_N26
\icpu|i_datapath|i_regfile|Mux2~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux2~4_combout\ & ((\icpu|i_datapath|i_regfile|x30\(29)))) # (!\icpu|i_datapath|i_regfile|Mux2~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(29))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(29),
	datab => \icpu|i_datapath|i_regfile|x30\(29),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \icpu|i_datapath|i_regfile|Mux2~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux2~5_combout\);

-- Location: LCCOMB_X32_Y13_N14
\icpu|i_datapath|i_regfile|Mux2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20)) # (\icpu|i_datapath|i_regfile|Mux2~5_combout\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux2~7_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux2~7_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|Mux2~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux2~8_combout\);

-- Location: LCCOMB_X24_Y14_N6
\icpu|i_datapath|i_regfile|Mux2~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x23\(29))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x19\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x23\(29),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \icpu|i_datapath|i_regfile|x19\(29),
	combout => \icpu|i_datapath|i_regfile|Mux2~9_combout\);

-- Location: LCCOMB_X24_Y14_N4
\icpu|i_datapath|i_regfile|Mux2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~10_combout\ = (\icpu|i_datapath|i_regfile|Mux2~9_combout\ & (((\icpu|i_datapath|i_regfile|x31\(29)) # (!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux2~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(29) & ((\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux2~9_combout\,
	datab => \icpu|i_datapath|i_regfile|x27\(29),
	datac => \icpu|i_datapath|i_regfile|x31\(29),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux2~10_combout\);

-- Location: LCCOMB_X27_Y20_N6
\icpu|i_datapath|i_regfile|Mux2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x25\(29)) # ((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\icpu|i_datapath|i_regfile|x17\(29) & !\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(29),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x17\(29),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux2~2_combout\);

-- Location: LCCOMB_X28_Y21_N14
\icpu|i_datapath|i_regfile|Mux2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux2~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(29)))) # (!\icpu|i_datapath|i_regfile|Mux2~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(29))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x21\(29),
	datac => \icpu|i_datapath|i_regfile|x29\(29),
	datad => \icpu|i_datapath|i_regfile|Mux2~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux2~3_combout\);

-- Location: LCCOMB_X32_Y13_N20
\icpu|i_datapath|i_regfile|Mux2~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux2~8_combout\ & (\icpu|i_datapath|i_regfile|Mux2~10_combout\)) # (!\icpu|i_datapath|i_regfile|Mux2~8_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux2~3_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|Mux2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|Mux2~8_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux2~10_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux2~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux2~11_combout\);

-- Location: LCCOMB_X32_Y13_N6
\icpu|i_datapath|i_regfile|Mux2~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~16_combout\ = (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & (\icpu|i_datapath|i_regfile|Mux24~0_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux2~11_combout\))) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & (\icpu|i_datapath|i_regfile|Mux2~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux2~15_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux2~11_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux2~16_combout\);

-- Location: LCCOMB_X32_Y13_N12
\icpu|i_datapath|i_regfile|Mux2~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~19_combout\ = (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux2~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux2~18_combout\))) # (!\icpu|i_datapath|i_regfile|Mux2~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux2~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux2~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux2~18_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux2~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux2~19_combout\);

-- Location: LCCOMB_X31_Y14_N10
\icpu|i_datapath|rd_data[16]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[16]~52_combout\ = (\iMem|altsyncram_component|auto_generated|q_b\(16) & ((!\iDecoder|Equal1~7_combout\) # (!\icpu|i_datapath|i_alu|Mux18~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	datab => \iDecoder|Equal1~7_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_b\(16),
	combout => \icpu|i_datapath|rd_data[16]~52_combout\);

-- Location: LCCOMB_X20_Y14_N8
\icpu|i_datapath|i_alu|ShiftLeft0~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~113_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|alusrc2[2]~62_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~11_combout\))) # (!\icpu|i_datapath|alusrc2[2]~62_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[2]~62_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~37_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~11_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~113_combout\);

-- Location: LCCOMB_X28_Y16_N10
\icpu|i_datapath|i_alu|result~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~52_combout\ = (\icpu|i_datapath|alusrc2[16]~24_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(16)))) # (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux47~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux47~19_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|alusrc2[16]~24_combout\,
	combout => \icpu|i_datapath|i_alu|result~52_combout\);

-- Location: LCCOMB_X20_Y16_N30
\icpu|i_datapath|i_alu|iadder32|bit16|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit16|sum~combout\ = \icpu|i_datapath|alusrc2[16]~25_combout\ $ (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc1~16_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit15|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[16]~25_combout\,
	datab => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datac => \icpu|i_datapath|alusrc1~16_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit15|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit16|sum~combout\);

-- Location: LCCOMB_X20_Y16_N4
\icpu|i_datapath|i_alu|Mux15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux15~0_combout\ = (\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_datapath|i_alu|result~52_combout\) # ((\icpu|i_controller|i_aludec|Selector7~3_combout\)))) # (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & 
-- (((\icpu|i_datapath|i_alu|iadder32|bit16|sum~combout\ & !\icpu|i_controller|i_aludec|Selector7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datab => \icpu|i_datapath|i_alu|result~52_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit16|sum~combout\,
	datad => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux15~0_combout\);

-- Location: LCCOMB_X20_Y16_N14
\icpu|i_datapath|i_alu|Mux15~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux15~1_combout\ = (\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_datapath|i_alu|Mux15~0_combout\ & (\icpu|i_datapath|alusrc1~16_combout\ $ (\icpu|i_datapath|alusrc2[16]~25_combout\))) # 
-- (!\icpu|i_datapath|i_alu|Mux15~0_combout\ & (\icpu|i_datapath|alusrc1~16_combout\ & \icpu|i_datapath|alusrc2[16]~25_combout\)))) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & (\icpu|i_datapath|i_alu|Mux15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux15~0_combout\,
	datac => \icpu|i_datapath|alusrc1~16_combout\,
	datad => \icpu|i_datapath|alusrc2[16]~25_combout\,
	combout => \icpu|i_datapath|i_alu|Mux15~1_combout\);

-- Location: LCCOMB_X20_Y16_N24
\icpu|i_datapath|i_alu|Mux15~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux15~2_combout\ = (\icpu|i_datapath|i_alu|Mux10~5_combout\ & ((\icpu|i_datapath|i_alu|Mux10~6_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~114_combout\)) # (!\icpu|i_datapath|i_alu|Mux10~6_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux15~1_combout\))))) # (!\icpu|i_datapath|i_alu|Mux10~5_combout\ & (((!\icpu|i_datapath|i_alu|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~114_combout\,
	datab => \icpu|i_datapath|i_alu|Mux15~1_combout\,
	datac => \icpu|i_datapath|i_alu|Mux10~5_combout\,
	datad => \icpu|i_datapath|i_alu|Mux10~6_combout\,
	combout => \icpu|i_datapath|i_alu|Mux15~2_combout\);

-- Location: LCCOMB_X20_Y14_N14
\icpu|i_datapath|i_alu|Mux15~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux15~3_combout\ = (\icpu|i_datapath|i_alu|Mux10~2_combout\ & ((\icpu|i_datapath|i_alu|Mux15~2_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~49_combout\))) # (!\icpu|i_datapath|i_alu|Mux15~2_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~113_combout\)))) # (!\icpu|i_datapath|i_alu|Mux10~2_combout\ & (((\icpu|i_datapath|i_alu|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~113_combout\,
	datac => \icpu|i_datapath|i_alu|Mux15~2_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~49_combout\,
	combout => \icpu|i_datapath|i_alu|Mux15~3_combout\);

-- Location: LCCOMB_X31_Y14_N4
\icpu|i_datapath|rd_data[16]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[16]~53_combout\ = (\icpu|i_datapath|rd_data[20]~10_combout\ & ((\icpu|i_datapath|rd_data[16]~52_combout\) # ((\icpu|i_datapath|rd_data[20]~9_combout\)))) # (!\icpu|i_datapath|rd_data[20]~10_combout\ & 
-- (((!\icpu|i_datapath|rd_data[20]~9_combout\ & \icpu|i_datapath|i_alu|Mux15~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[16]~52_combout\,
	datab => \icpu|i_datapath|rd_data[20]~10_combout\,
	datac => \icpu|i_datapath|rd_data[20]~9_combout\,
	datad => \icpu|i_datapath|i_alu|Mux15~3_combout\,
	combout => \icpu|i_datapath|rd_data[16]~53_combout\);

-- Location: LCCOMB_X28_Y10_N24
\iTimer|CompareR~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~11_combout\ = (\icpu|i_datapath|i_regfile|Mux15~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux15~19_combout\,
	combout => \iTimer|CompareR~11_combout\);

-- Location: FF_X28_Y10_N25
\iTimer|CompareR[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~11_combout\,
	ena => \iTimer|CompareR[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(16));

-- Location: LCCOMB_X29_Y10_N0
\icpu|i_datapath|rd_data[16]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[16]~54_combout\ = (\icpu|i_datapath|rd_data[16]~53_combout\ & ((\iTimer|CompareR\(16)) # ((!\icpu|i_datapath|rd_data[20]~11_combout\)))) # (!\icpu|i_datapath|rd_data[16]~53_combout\ & (((\iTimer|CounterR\(16) & 
-- \icpu|i_datapath|rd_data[20]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[16]~53_combout\,
	datab => \iTimer|CompareR\(16),
	datac => \iTimer|CounterR\(16),
	datad => \icpu|i_datapath|rd_data[20]~11_combout\,
	combout => \icpu|i_datapath|rd_data[16]~54_combout\);

-- Location: LCCOMB_X29_Y10_N26
\icpu|i_datapath|rd_data[16]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[16]~55_combout\ = (\icpu|i_datapath|rd_data[0]~150_combout\ & (\icpu|i_datapath|Add5~28_combout\)) # (!\icpu|i_datapath|rd_data[0]~150_combout\ & ((\icpu|i_datapath|rd_data[16]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add5~28_combout\,
	datac => \icpu|i_datapath|rd_data[0]~150_combout\,
	datad => \icpu|i_datapath|rd_data[16]~54_combout\,
	combout => \icpu|i_datapath|rd_data[16]~55_combout\);

-- Location: FF_X29_Y12_N15
\icpu|i_datapath|i_regfile|x10[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~55_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(16));

-- Location: LCCOMB_X26_Y11_N6
\icpu|i_datapath|i_regfile|Mux15~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x10\(16)) # ((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\icpu|i_datapath|i_regfile|x8\(16) & !\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(16),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x8\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux15~10_combout\);

-- Location: LCCOMB_X26_Y11_N14
\icpu|i_datapath|i_regfile|Mux15~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~11_combout\ = (\icpu|i_datapath|i_regfile|Mux15~10_combout\ & ((\icpu|i_datapath|i_regfile|x11\(16)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux15~10_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x9\(16) & \iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux15~10_combout\,
	datab => \icpu|i_datapath|i_regfile|x11\(16),
	datac => \icpu|i_datapath|i_regfile|x9\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux15~11_combout\);

-- Location: LCCOMB_X30_Y15_N10
\icpu|i_datapath|i_regfile|Mux15~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (\iMem|altsyncram_component|auto_generated|q_a\(20))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x5\(16)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x4\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x4\(16),
	datad => \icpu|i_datapath|i_regfile|x5\(16),
	combout => \icpu|i_datapath|i_regfile|Mux15~12_combout\);

-- Location: LCCOMB_X29_Y17_N16
\icpu|i_datapath|i_regfile|Mux15~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~13_combout\ = (\icpu|i_datapath|i_regfile|Mux15~12_combout\ & (((\icpu|i_datapath|i_regfile|x7\(16)) # (!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux15~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(16) & ((\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux15~12_combout\,
	datab => \icpu|i_datapath|i_regfile|x6\(16),
	datac => \icpu|i_datapath|i_regfile|x7\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux15~13_combout\);

-- Location: LCCOMB_X31_Y17_N0
\icpu|i_datapath|i_regfile|Mux15~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~14_combout\ = (\icpu|i_datapath|i_regfile|Mux24~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux15~13_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~3_combout\))) # (!\icpu|i_datapath|i_regfile|Mux24~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux24~3_combout\ & (\icpu|i_datapath|i_regfile|x1\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~4_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~3_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(16),
	datad => \icpu|i_datapath|i_regfile|Mux15~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux15~14_combout\);

-- Location: LCCOMB_X28_Y15_N10
\icpu|i_datapath|i_regfile|Mux15~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~15_combout\ = (\icpu|i_datapath|i_regfile|Mux24~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux15~14_combout\ & (\icpu|i_datapath|i_regfile|x3\(16))) # (!\icpu|i_datapath|i_regfile|Mux15~14_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(16)))))) # (!\icpu|i_datapath|i_regfile|Mux24~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux15~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(16),
	datac => \icpu|i_datapath|i_regfile|x2\(16),
	datad => \icpu|i_datapath|i_regfile|Mux15~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux15~15_combout\);

-- Location: LCCOMB_X28_Y16_N6
\icpu|i_datapath|i_regfile|Mux15~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~16_combout\ = (\icpu|i_datapath|i_regfile|Mux24~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux24~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~1_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux15~11_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux15~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux15~11_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux15~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux15~16_combout\);

-- Location: LCCOMB_X24_Y13_N0
\icpu|i_datapath|i_regfile|Mux15~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x13\(16)) # ((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\icpu|i_datapath|i_regfile|x12\(16) & !\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(16),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x12\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux15~17_combout\);

-- Location: LCCOMB_X24_Y13_N26
\icpu|i_datapath|i_regfile|Mux15~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux15~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(16))) # (!\icpu|i_datapath|i_regfile|Mux15~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(16)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux15~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(16),
	datab => \icpu|i_datapath|i_regfile|x14\(16),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|Mux15~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux15~18_combout\);

-- Location: LCCOMB_X28_Y16_N20
\icpu|i_datapath|i_regfile|Mux15~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(16)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x16\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x16\(16),
	datac => \icpu|i_datapath|i_regfile|x24\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux15~4_combout\);

-- Location: LCCOMB_X28_Y16_N14
\icpu|i_datapath|i_regfile|Mux15~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux15~4_combout\ & (\icpu|i_datapath|i_regfile|x28\(16))) # (!\icpu|i_datapath|i_regfile|Mux15~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(16)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x28\(16),
	datac => \icpu|i_datapath|i_regfile|x20\(16),
	datad => \icpu|i_datapath|i_regfile|Mux15~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux15~5_combout\);

-- Location: LCCOMB_X29_Y15_N16
\icpu|i_datapath|i_regfile|Mux15~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x25\(16))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x17\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(16),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x17\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux15~2_combout\);

-- Location: LCCOMB_X29_Y15_N30
\icpu|i_datapath|i_regfile|Mux15~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux15~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(16)))) # (!\icpu|i_datapath|i_regfile|Mux15~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x21\(16),
	datac => \icpu|i_datapath|i_regfile|x29\(16),
	datad => \icpu|i_datapath|i_regfile|Mux15~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux15~3_combout\);

-- Location: LCCOMB_X28_Y16_N30
\icpu|i_datapath|i_regfile|Mux15~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux15~3_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|Mux15~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|Mux15~5_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux15~3_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux15~6_combout\);

-- Location: LCCOMB_X29_Y16_N10
\icpu|i_datapath|i_regfile|Mux15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(16)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x18\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x18\(16),
	datac => \icpu|i_datapath|i_regfile|x22\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux15~0_combout\);

-- Location: LCCOMB_X29_Y16_N16
\icpu|i_datapath|i_regfile|Mux15~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux15~0_combout\ & (\icpu|i_datapath|i_regfile|x30\(16))) # (!\icpu|i_datapath|i_regfile|Mux15~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(16)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x30\(16),
	datac => \icpu|i_datapath|i_regfile|x26\(16),
	datad => \icpu|i_datapath|i_regfile|Mux15~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux15~1_combout\);

-- Location: LCCOMB_X28_Y19_N22
\icpu|i_datapath|i_regfile|Mux15~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x23\(16)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x19\(16) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x19\(16),
	datac => \icpu|i_datapath|i_regfile|x23\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux15~7_combout\);

-- Location: LCCOMB_X28_Y19_N12
\icpu|i_datapath|i_regfile|Mux15~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~8_combout\ = (\icpu|i_datapath|i_regfile|Mux15~7_combout\ & ((\icpu|i_datapath|i_regfile|x31\(16)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux15~7_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x27\(16) & \iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux15~7_combout\,
	datab => \icpu|i_datapath|i_regfile|x31\(16),
	datac => \icpu|i_datapath|i_regfile|x27\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux15~8_combout\);

-- Location: LCCOMB_X28_Y16_N16
\icpu|i_datapath|i_regfile|Mux15~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~9_combout\ = (\icpu|i_datapath|i_regfile|Mux15~6_combout\ & (((\icpu|i_datapath|i_regfile|Mux15~8_combout\) # (!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux15~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux15~1_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux15~6_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux15~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux15~8_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux15~9_combout\);

-- Location: LCCOMB_X28_Y16_N28
\icpu|i_datapath|i_regfile|Mux15~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~19_combout\ = (\icpu|i_datapath|i_regfile|Mux15~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux15~18_combout\) # ((!\icpu|i_datapath|i_regfile|Mux24~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux15~16_combout\ & 
-- (((\icpu|i_datapath|i_regfile|Mux24~0_combout\ & \icpu|i_datapath|i_regfile|Mux15~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux15~16_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux15~18_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux15~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux15~19_combout\);

-- Location: LCCOMB_X19_Y11_N28
\icpu|i_datapath|jal_dest[14]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[14]~26_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(14) & ((\icpu|i_datapath|pc\(14) & (\icpu|i_datapath|jal_dest[13]~25\ & VCC)) # (!\icpu|i_datapath|pc\(14) & (!\icpu|i_datapath|jal_dest[13]~25\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(14) & ((\icpu|i_datapath|pc\(14) & (!\icpu|i_datapath|jal_dest[13]~25\)) # (!\icpu|i_datapath|pc\(14) & ((\icpu|i_datapath|jal_dest[13]~25\) # (GND)))))
-- \icpu|i_datapath|jal_dest[14]~27\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(14) & (!\icpu|i_datapath|pc\(14) & !\icpu|i_datapath|jal_dest[13]~25\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(14) & 
-- ((!\icpu|i_datapath|jal_dest[13]~25\) # (!\icpu|i_datapath|pc\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(14),
	datab => \icpu|i_datapath|pc\(14),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[13]~25\,
	combout => \icpu|i_datapath|jal_dest[14]~26_combout\,
	cout => \icpu|i_datapath|jal_dest[14]~27\);

-- Location: LCCOMB_X19_Y11_N30
\icpu|i_datapath|jal_dest[15]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[15]~28_combout\ = ((\icpu|i_datapath|pc\(15) $ (\iMem|altsyncram_component|auto_generated|q_a\(15) $ (!\icpu|i_datapath|jal_dest[14]~27\)))) # (GND)
-- \icpu|i_datapath|jal_dest[15]~29\ = CARRY((\icpu|i_datapath|pc\(15) & ((\iMem|altsyncram_component|auto_generated|q_a\(15)) # (!\icpu|i_datapath|jal_dest[14]~27\))) # (!\icpu|i_datapath|pc\(15) & (\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- !\icpu|i_datapath|jal_dest[14]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[14]~27\,
	combout => \icpu|i_datapath|jal_dest[15]~28_combout\,
	cout => \icpu|i_datapath|jal_dest[15]~29\);

-- Location: LCCOMB_X19_Y10_N0
\icpu|i_datapath|jal_dest[16]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[16]~30_combout\ = (\icpu|i_datapath|pc\(16) & ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|jal_dest[15]~29\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\icpu|i_datapath|jal_dest[15]~29\)))) # (!\icpu|i_datapath|pc\(16) & ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (!\icpu|i_datapath|jal_dest[15]~29\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\icpu|i_datapath|jal_dest[15]~29\) # (GND)))))
-- \icpu|i_datapath|jal_dest[16]~31\ = CARRY((\icpu|i_datapath|pc\(16) & (!\iMem|altsyncram_component|auto_generated|q_a\(16) & !\icpu|i_datapath|jal_dest[15]~29\)) # (!\icpu|i_datapath|pc\(16) & ((!\icpu|i_datapath|jal_dest[15]~29\) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(16),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[15]~29\,
	combout => \icpu|i_datapath|jal_dest[16]~30_combout\,
	cout => \icpu|i_datapath|jal_dest[16]~31\);

-- Location: LCCOMB_X26_Y10_N10
\icpu|i_datapath|pc~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~43_combout\ = (\icpu|i_datapath|pc[2]~2_combout\ & ((\icpu|i_datapath|pc[2]~1_combout\) # ((\icpu|i_datapath|jalr_dest[16]~32_combout\)))) # (!\icpu|i_datapath|pc[2]~2_combout\ & (!\icpu|i_datapath|pc[2]~1_combout\ & 
-- ((\icpu|i_datapath|Add5~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[2]~2_combout\,
	datab => \icpu|i_datapath|pc[2]~1_combout\,
	datac => \icpu|i_datapath|jalr_dest[16]~32_combout\,
	datad => \icpu|i_datapath|Add5~28_combout\,
	combout => \icpu|i_datapath|pc~43_combout\);

-- Location: LCCOMB_X21_Y11_N30
\icpu|i_datapath|branch_dest[15]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[15]~28_combout\ = ((\icpu|i_datapath|pc\(15) $ (\iMem|altsyncram_component|auto_generated|q_a\(31) $ (!\icpu|i_datapath|branch_dest[14]~27\)))) # (GND)
-- \icpu|i_datapath|branch_dest[15]~29\ = CARRY((\icpu|i_datapath|pc\(15) & ((\iMem|altsyncram_component|auto_generated|q_a\(31)) # (!\icpu|i_datapath|branch_dest[14]~27\))) # (!\icpu|i_datapath|pc\(15) & (\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- !\icpu|i_datapath|branch_dest[14]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[14]~27\,
	combout => \icpu|i_datapath|branch_dest[15]~28_combout\,
	cout => \icpu|i_datapath|branch_dest[15]~29\);

-- Location: LCCOMB_X21_Y10_N0
\icpu|i_datapath|branch_dest[16]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[16]~30_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(16) & (\icpu|i_datapath|branch_dest[15]~29\ & VCC)) # (!\icpu|i_datapath|pc\(16) & (!\icpu|i_datapath|branch_dest[15]~29\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(16) & (!\icpu|i_datapath|branch_dest[15]~29\)) # (!\icpu|i_datapath|pc\(16) & ((\icpu|i_datapath|branch_dest[15]~29\) # (GND)))))
-- \icpu|i_datapath|branch_dest[16]~31\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|pc\(16) & !\icpu|i_datapath|branch_dest[15]~29\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((!\icpu|i_datapath|branch_dest[15]~29\) # (!\icpu|i_datapath|pc\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|pc\(16),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[15]~29\,
	combout => \icpu|i_datapath|branch_dest[16]~30_combout\,
	cout => \icpu|i_datapath|branch_dest[16]~31\);

-- Location: LCCOMB_X22_Y10_N6
\icpu|i_datapath|pc~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~44_combout\ = (\icpu|i_datapath|pc~43_combout\ & (((\icpu|i_datapath|branch_dest[16]~30_combout\) # (!\icpu|i_datapath|pc[2]~1_combout\)))) # (!\icpu|i_datapath|pc~43_combout\ & (\icpu|i_datapath|jal_dest[16]~30_combout\ & 
-- ((\icpu|i_datapath|pc[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|jal_dest[16]~30_combout\,
	datab => \icpu|i_datapath|pc~43_combout\,
	datac => \icpu|i_datapath|branch_dest[16]~30_combout\,
	datad => \icpu|i_datapath|pc[2]~1_combout\,
	combout => \icpu|i_datapath|pc~44_combout\);

-- Location: FF_X22_Y10_N7
\icpu|i_datapath|pc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~44_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(16));

-- Location: LCCOMB_X19_Y10_N2
\icpu|i_datapath|jal_dest[17]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[17]~32_combout\ = ((\icpu|i_datapath|pc\(17) $ (\iMem|altsyncram_component|auto_generated|q_a\(17) $ (!\icpu|i_datapath|jal_dest[16]~31\)))) # (GND)
-- \icpu|i_datapath|jal_dest[17]~33\ = CARRY((\icpu|i_datapath|pc\(17) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)) # (!\icpu|i_datapath|jal_dest[16]~31\))) # (!\icpu|i_datapath|pc\(17) & (\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- !\icpu|i_datapath|jal_dest[16]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(17),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[16]~31\,
	combout => \icpu|i_datapath|jal_dest[17]~32_combout\,
	cout => \icpu|i_datapath|jal_dest[17]~33\);

-- Location: LCCOMB_X22_Y10_N4
\icpu|i_datapath|pc~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~41_combout\ = (\icpu|i_datapath|pc[2]~1_combout\ & (((\icpu|i_datapath|jal_dest[17]~32_combout\) # (\icpu|i_datapath|pc[2]~2_combout\)))) # (!\icpu|i_datapath|pc[2]~1_combout\ & (\icpu|i_datapath|Add5~30_combout\ & 
-- ((!\icpu|i_datapath|pc[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add5~30_combout\,
	datab => \icpu|i_datapath|pc[2]~1_combout\,
	datac => \icpu|i_datapath|jal_dest[17]~32_combout\,
	datad => \icpu|i_datapath|pc[2]~2_combout\,
	combout => \icpu|i_datapath|pc~41_combout\);

-- Location: LCCOMB_X22_Y10_N12
\icpu|i_datapath|pc~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~42_combout\ = (\icpu|i_datapath|pc[2]~2_combout\ & ((\icpu|i_datapath|pc~41_combout\ & (\icpu|i_datapath|branch_dest[17]~32_combout\)) # (!\icpu|i_datapath|pc~41_combout\ & ((\icpu|i_datapath|jalr_dest[17]~34_combout\))))) # 
-- (!\icpu|i_datapath|pc[2]~2_combout\ & (((\icpu|i_datapath|pc~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|branch_dest[17]~32_combout\,
	datab => \icpu|i_datapath|pc[2]~2_combout\,
	datac => \icpu|i_datapath|pc~41_combout\,
	datad => \icpu|i_datapath|jalr_dest[17]~34_combout\,
	combout => \icpu|i_datapath|pc~42_combout\);

-- Location: FF_X22_Y10_N13
\icpu|i_datapath|pc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~42_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(17));

-- Location: LCCOMB_X19_Y10_N4
\icpu|i_datapath|jal_dest[18]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[18]~34_combout\ = (\icpu|i_datapath|pc\(18) & ((\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|jal_dest[17]~33\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\icpu|i_datapath|jal_dest[17]~33\)))) # (!\icpu|i_datapath|pc\(18) & ((\iMem|altsyncram_component|auto_generated|q_a\(18) & (!\icpu|i_datapath|jal_dest[17]~33\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\icpu|i_datapath|jal_dest[17]~33\) # (GND)))))
-- \icpu|i_datapath|jal_dest[18]~35\ = CARRY((\icpu|i_datapath|pc\(18) & (!\iMem|altsyncram_component|auto_generated|q_a\(18) & !\icpu|i_datapath|jal_dest[17]~33\)) # (!\icpu|i_datapath|pc\(18) & ((!\icpu|i_datapath|jal_dest[17]~33\) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[17]~33\,
	combout => \icpu|i_datapath|jal_dest[18]~34_combout\,
	cout => \icpu|i_datapath|jal_dest[18]~35\);

-- Location: LCCOMB_X20_Y9_N10
\icpu|i_datapath|pc~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~39_combout\ = (\icpu|i_datapath|pc[2]~2_combout\ & (((\icpu|i_datapath|jalr_dest[18]~36_combout\) # (\icpu|i_datapath|pc[2]~1_combout\)))) # (!\icpu|i_datapath|pc[2]~2_combout\ & (\icpu|i_datapath|Add5~32_combout\ & 
-- ((!\icpu|i_datapath|pc[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[2]~2_combout\,
	datab => \icpu|i_datapath|Add5~32_combout\,
	datac => \icpu|i_datapath|jalr_dest[18]~36_combout\,
	datad => \icpu|i_datapath|pc[2]~1_combout\,
	combout => \icpu|i_datapath|pc~39_combout\);

-- Location: LCCOMB_X20_Y9_N26
\icpu|i_datapath|pc~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~40_combout\ = (\icpu|i_datapath|pc[2]~1_combout\ & ((\icpu|i_datapath|pc~39_combout\ & ((\icpu|i_datapath|branch_dest[18]~34_combout\))) # (!\icpu|i_datapath|pc~39_combout\ & (\icpu|i_datapath|jal_dest[18]~34_combout\)))) # 
-- (!\icpu|i_datapath|pc[2]~1_combout\ & (((\icpu|i_datapath|pc~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[2]~1_combout\,
	datab => \icpu|i_datapath|jal_dest[18]~34_combout\,
	datac => \icpu|i_datapath|branch_dest[18]~34_combout\,
	datad => \icpu|i_datapath|pc~39_combout\,
	combout => \icpu|i_datapath|pc~40_combout\);

-- Location: FF_X20_Y9_N27
\icpu|i_datapath|pc[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~40_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(18));

-- Location: LCCOMB_X19_Y10_N6
\icpu|i_datapath|jal_dest[19]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[19]~36_combout\ = ((\icpu|i_datapath|pc\(19) $ (\iMem|altsyncram_component|auto_generated|q_a\(19) $ (!\icpu|i_datapath|jal_dest[18]~35\)))) # (GND)
-- \icpu|i_datapath|jal_dest[19]~37\ = CARRY((\icpu|i_datapath|pc\(19) & ((\iMem|altsyncram_component|auto_generated|q_a\(19)) # (!\icpu|i_datapath|jal_dest[18]~35\))) # (!\icpu|i_datapath|pc\(19) & (\iMem|altsyncram_component|auto_generated|q_a\(19) & 
-- !\icpu|i_datapath|jal_dest[18]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(19),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(19),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[18]~35\,
	combout => \icpu|i_datapath|jal_dest[19]~36_combout\,
	cout => \icpu|i_datapath|jal_dest[19]~37\);

-- Location: LCCOMB_X17_Y13_N14
\icpu|i_datapath|pc~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~37_combout\ = (\icpu|i_datapath|pc[2]~1_combout\ & ((\icpu|i_datapath|jal_dest[19]~36_combout\) # ((\icpu|i_datapath|pc[2]~2_combout\)))) # (!\icpu|i_datapath|pc[2]~1_combout\ & (((!\icpu|i_datapath|pc[2]~2_combout\ & 
-- \icpu|i_datapath|Add5~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[2]~1_combout\,
	datab => \icpu|i_datapath|jal_dest[19]~36_combout\,
	datac => \icpu|i_datapath|pc[2]~2_combout\,
	datad => \icpu|i_datapath|Add5~34_combout\,
	combout => \icpu|i_datapath|pc~37_combout\);

-- Location: LCCOMB_X22_Y10_N14
\icpu|i_datapath|pc~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~38_combout\ = (\icpu|i_datapath|pc~37_combout\ & (((\icpu|i_datapath|branch_dest[19]~36_combout\)) # (!\icpu|i_datapath|pc[2]~2_combout\))) # (!\icpu|i_datapath|pc~37_combout\ & (\icpu|i_datapath|pc[2]~2_combout\ & 
-- ((\icpu|i_datapath|jalr_dest[19]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc~37_combout\,
	datab => \icpu|i_datapath|pc[2]~2_combout\,
	datac => \icpu|i_datapath|branch_dest[19]~36_combout\,
	datad => \icpu|i_datapath|jalr_dest[19]~38_combout\,
	combout => \icpu|i_datapath|pc~38_combout\);

-- Location: FF_X22_Y10_N15
\icpu|i_datapath|pc[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~38_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(19));

-- Location: LCCOMB_X19_Y10_N8
\icpu|i_datapath|jal_dest[20]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[20]~38_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(20) & (\icpu|i_datapath|jal_dest[19]~37\ & VCC)) # (!\icpu|i_datapath|pc\(20) & (!\icpu|i_datapath|jal_dest[19]~37\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(20) & (!\icpu|i_datapath|jal_dest[19]~37\)) # (!\icpu|i_datapath|pc\(20) & ((\icpu|i_datapath|jal_dest[19]~37\) # (GND)))))
-- \icpu|i_datapath|jal_dest[20]~39\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|pc\(20) & !\icpu|i_datapath|jal_dest[19]~37\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((!\icpu|i_datapath|jal_dest[19]~37\) # (!\icpu|i_datapath|pc\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|pc\(20),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[19]~37\,
	combout => \icpu|i_datapath|jal_dest[20]~38_combout\,
	cout => \icpu|i_datapath|jal_dest[20]~39\);

-- Location: LCCOMB_X20_Y9_N0
\icpu|i_datapath|pc~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~33_combout\ = (\icpu|i_datapath|pc[2]~2_combout\ & (((\icpu|i_datapath|pc[2]~1_combout\)))) # (!\icpu|i_datapath|pc[2]~2_combout\ & ((\icpu|i_datapath|pc[2]~1_combout\ & ((\icpu|i_datapath|jal_dest[21]~40_combout\))) # 
-- (!\icpu|i_datapath|pc[2]~1_combout\ & (\icpu|i_datapath|Add5~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add5~38_combout\,
	datab => \icpu|i_datapath|jal_dest[21]~40_combout\,
	datac => \icpu|i_datapath|pc[2]~2_combout\,
	datad => \icpu|i_datapath|pc[2]~1_combout\,
	combout => \icpu|i_datapath|pc~33_combout\);

-- Location: LCCOMB_X23_Y10_N14
\icpu|i_datapath|pc~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~34_combout\ = (\icpu|i_datapath|pc~33_combout\ & (((\icpu|i_datapath|branch_dest[21]~40_combout\)) # (!\icpu|i_datapath|pc[2]~2_combout\))) # (!\icpu|i_datapath|pc~33_combout\ & (\icpu|i_datapath|pc[2]~2_combout\ & 
-- (\icpu|i_datapath|jalr_dest[21]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc~33_combout\,
	datab => \icpu|i_datapath|pc[2]~2_combout\,
	datac => \icpu|i_datapath|jalr_dest[21]~42_combout\,
	datad => \icpu|i_datapath|branch_dest[21]~40_combout\,
	combout => \icpu|i_datapath|pc~34_combout\);

-- Location: FF_X23_Y10_N15
\icpu|i_datapath|pc[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~34_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(21));

-- Location: LCCOMB_X20_Y13_N28
\iTimer|CompareR~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~16_combout\ = (\icpu|i_datapath|i_regfile|Mux10~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux10~19_combout\,
	combout => \iTimer|CompareR~16_combout\);

-- Location: FF_X20_Y13_N29
\iTimer|CompareR[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~16_combout\,
	ena => \iTimer|CompareR[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(21));

-- Location: LCCOMB_X20_Y12_N28
\icpu|i_datapath|rd_data[21]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[21]~72_combout\ = (\iMem|altsyncram_component|auto_generated|q_b\(21) & ((!\icpu|i_datapath|i_alu|Mux18~4_combout\) # (!\iDecoder|Equal1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iDecoder|Equal1~7_combout\,
	datac => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_b\(21),
	combout => \icpu|i_datapath|rd_data[21]~72_combout\);

-- Location: LCCOMB_X22_Y17_N4
\icpu|i_datapath|i_alu|ShiftLeft0~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~95_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|alusrc2[2]~62_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~15_combout\)) # (!\icpu|i_datapath|alusrc2[2]~62_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~62_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~15_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~18_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~95_combout\);

-- Location: LCCOMB_X19_Y14_N2
\icpu|i_datapath|i_alu|ShiftLeft0~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~96_combout\ = (\icpu|i_datapath|alusrc2[2]~62_combout\ & ((!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\))) # (!\icpu|i_datapath|alusrc2[2]~62_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~62_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~96_combout\);

-- Location: LCCOMB_X22_Y17_N22
\icpu|i_datapath|i_alu|ShiftLeft0~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~97_combout\ = (\icpu|i_datapath|alusrc2[3]~61_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~96_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[3]~61_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~96_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~22_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~97_combout\);

-- Location: LCCOMB_X20_Y13_N24
\icpu|i_datapath|i_alu|result~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~45_combout\ = (\icpu|i_datapath|alusrc2[21]~34_combout\ & (\icpu|i_datapath|i_regfile|Mux42~19_combout\ & !\icpu|i_controller|i_maindec|Decoder0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[21]~34_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux42~19_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|i_alu|result~45_combout\);

-- Location: LCCOMB_X21_Y16_N8
\icpu|i_datapath|i_alu|iadder32|bit21|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit21|sum~combout\ = \icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc1~21_combout\ $ (\icpu|i_datapath|alusrc2[21]~35_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit20|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc1~21_combout\,
	datac => \icpu|i_datapath|alusrc2[21]~35_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit20|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit21|sum~combout\);

-- Location: LCCOMB_X22_Y17_N20
\icpu|i_datapath|i_alu|Mux10~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux10~3_combout\ = (\icpu|i_controller|i_aludec|Selector6~2_combout\ & (\icpu|i_controller|i_aludec|Selector7~3_combout\)) # (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_controller|i_aludec|Selector7~3_combout\ & 
-- (\icpu|i_datapath|i_alu|result~45_combout\)) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit21|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datab => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datac => \icpu|i_datapath|i_alu|result~45_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit21|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux10~3_combout\);

-- Location: LCCOMB_X22_Y17_N10
\icpu|i_datapath|i_alu|Mux10~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux10~4_combout\ = (\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_datapath|alusrc2[21]~35_combout\ & ((!\icpu|i_datapath|i_alu|Mux10~3_combout\) # (!\icpu|i_datapath|alusrc1~21_combout\))) # 
-- (!\icpu|i_datapath|alusrc2[21]~35_combout\ & (\icpu|i_datapath|alusrc1~21_combout\)))) # (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & (((\icpu|i_datapath|i_alu|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datab => \icpu|i_datapath|alusrc2[21]~35_combout\,
	datac => \icpu|i_datapath|alusrc1~21_combout\,
	datad => \icpu|i_datapath|i_alu|Mux10~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux10~4_combout\);

-- Location: LCCOMB_X22_Y17_N28
\icpu|i_datapath|i_alu|Mux10~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux10~7_combout\ = (\icpu|i_datapath|i_alu|Mux10~5_combout\ & ((\icpu|i_datapath|i_alu|Mux10~6_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~97_combout\)) # (!\icpu|i_datapath|i_alu|Mux10~6_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux10~4_combout\))))) # (!\icpu|i_datapath|i_alu|Mux10~5_combout\ & (((!\icpu|i_datapath|i_alu|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~97_combout\,
	datab => \icpu|i_datapath|i_alu|Mux10~5_combout\,
	datac => \icpu|i_datapath|i_alu|Mux10~6_combout\,
	datad => \icpu|i_datapath|i_alu|Mux10~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux10~7_combout\);

-- Location: LCCOMB_X22_Y17_N6
\icpu|i_datapath|i_alu|Mux10~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux10~8_combout\ = (\icpu|i_datapath|i_alu|Mux10~2_combout\ & ((\icpu|i_datapath|i_alu|Mux10~7_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~34_combout\)) # (!\icpu|i_datapath|i_alu|Mux10~7_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~95_combout\))))) # (!\icpu|i_datapath|i_alu|Mux10~2_combout\ & (((\icpu|i_datapath|i_alu|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~34_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~95_combout\,
	datad => \icpu|i_datapath|i_alu|Mux10~7_combout\,
	combout => \icpu|i_datapath|i_alu|Mux10~8_combout\);

-- Location: LCCOMB_X20_Y12_N30
\icpu|i_datapath|rd_data[21]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[21]~73_combout\ = (\icpu|i_datapath|rd_data[20]~9_combout\ & (((\icpu|i_datapath|rd_data[20]~10_combout\)))) # (!\icpu|i_datapath|rd_data[20]~9_combout\ & ((\icpu|i_datapath|rd_data[20]~10_combout\ & 
-- (\icpu|i_datapath|rd_data[21]~72_combout\)) # (!\icpu|i_datapath|rd_data[20]~10_combout\ & ((\icpu|i_datapath|i_alu|Mux10~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[20]~9_combout\,
	datab => \icpu|i_datapath|rd_data[21]~72_combout\,
	datac => \icpu|i_datapath|i_alu|Mux10~8_combout\,
	datad => \icpu|i_datapath|rd_data[20]~10_combout\,
	combout => \icpu|i_datapath|rd_data[21]~73_combout\);

-- Location: LCCOMB_X20_Y12_N20
\icpu|i_datapath|rd_data[21]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[21]~74_combout\ = (\icpu|i_datapath|rd_data[21]~73_combout\ & (((\iTimer|CompareR\(21)) # (!\icpu|i_datapath|rd_data[20]~11_combout\)))) # (!\icpu|i_datapath|rd_data[21]~73_combout\ & (\iTimer|CounterR\(21) & 
-- ((\icpu|i_datapath|rd_data[20]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(21),
	datab => \iTimer|CompareR\(21),
	datac => \icpu|i_datapath|rd_data[21]~73_combout\,
	datad => \icpu|i_datapath|rd_data[20]~11_combout\,
	combout => \icpu|i_datapath|rd_data[21]~74_combout\);

-- Location: LCCOMB_X20_Y12_N12
\icpu|i_datapath|rd_data[21]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[21]~75_combout\ = (\icpu|i_datapath|rd_data[0]~150_combout\ & (\icpu|i_datapath|Add5~38_combout\)) # (!\icpu|i_datapath|rd_data[0]~150_combout\ & ((\icpu|i_datapath|rd_data[21]~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[0]~150_combout\,
	datab => \icpu|i_datapath|Add5~38_combout\,
	datad => \icpu|i_datapath|rd_data[21]~74_combout\,
	combout => \icpu|i_datapath|rd_data[21]~75_combout\);

-- Location: FF_X30_Y17_N3
\icpu|i_datapath|i_regfile|x3[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~75_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(21));

-- Location: LCCOMB_X33_Y17_N26
\icpu|i_datapath|i_regfile|Mux10~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x6\(21)) # ((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\icpu|i_datapath|i_regfile|x4\(21) & !\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(21),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x4\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux10~12_combout\);

-- Location: LCCOMB_X32_Y17_N24
\icpu|i_datapath|i_regfile|Mux10~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~13_combout\ = (\icpu|i_datapath|i_regfile|Mux10~12_combout\ & (((\icpu|i_datapath|i_regfile|x7\(21)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux10~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(21) & ((\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(21),
	datab => \icpu|i_datapath|i_regfile|Mux10~12_combout\,
	datac => \icpu|i_datapath|i_regfile|x7\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux10~13_combout\);

-- Location: LCCOMB_X31_Y17_N4
\icpu|i_datapath|i_regfile|Mux10~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~14_combout\ = (\icpu|i_datapath|i_regfile|Mux24~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux10~13_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~3_combout\))) # (!\icpu|i_datapath|i_regfile|Mux24~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux24~3_combout\ & (\icpu|i_datapath|i_regfile|x1\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~4_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~3_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(21),
	datad => \icpu|i_datapath|i_regfile|Mux10~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux10~14_combout\);

-- Location: LCCOMB_X30_Y17_N24
\icpu|i_datapath|i_regfile|Mux10~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~15_combout\ = (\icpu|i_datapath|i_regfile|Mux24~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux10~14_combout\ & (\icpu|i_datapath|i_regfile|x3\(21))) # (!\icpu|i_datapath|i_regfile|Mux10~14_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(21)))))) # (!\icpu|i_datapath|i_regfile|Mux24~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux10~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(21),
	datac => \icpu|i_datapath|i_regfile|x2\(21),
	datad => \icpu|i_datapath|i_regfile|Mux10~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux10~15_combout\);

-- Location: LCCOMB_X28_Y21_N8
\icpu|i_datapath|i_regfile|Mux10~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|x25\(21)) # (\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\icpu|i_datapath|i_regfile|x17\(21) & ((!\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x17\(21),
	datac => \icpu|i_datapath|i_regfile|x25\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux10~2_combout\);

-- Location: LCCOMB_X28_Y21_N6
\icpu|i_datapath|i_regfile|Mux10~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~3_combout\ = (\icpu|i_datapath|i_regfile|Mux10~2_combout\ & (((\icpu|i_datapath|i_regfile|x29\(21)) # (!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux10~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(21) & ((\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(21),
	datab => \icpu|i_datapath|i_regfile|x29\(21),
	datac => \icpu|i_datapath|i_regfile|Mux10~2_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux10~3_combout\);

-- Location: LCCOMB_X20_Y21_N4
\icpu|i_datapath|i_regfile|Mux10~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(21)) # ((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\icpu|i_datapath|i_regfile|x16\(21) & !\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x24\(21),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x16\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux10~6_combout\);

-- Location: LCCOMB_X20_Y21_N10
\icpu|i_datapath|i_regfile|Mux10~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~7_combout\ = (\icpu|i_datapath|i_regfile|Mux10~6_combout\ & (((\icpu|i_datapath|i_regfile|x28\(21)) # (!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux10~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(21) & ((\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(21),
	datab => \icpu|i_datapath|i_regfile|Mux10~6_combout\,
	datac => \icpu|i_datapath|i_regfile|x28\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux10~7_combout\);

-- Location: LCCOMB_X24_Y22_N18
\icpu|i_datapath|i_regfile|Mux10~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(21)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x18\(21) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(21),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x18\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux10~4_combout\);

-- Location: LCCOMB_X27_Y22_N20
\icpu|i_datapath|i_regfile|Mux10~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux10~4_combout\ & ((\icpu|i_datapath|i_regfile|x30\(21)))) # (!\icpu|i_datapath|i_regfile|Mux10~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x26\(21),
	datac => \icpu|i_datapath|i_regfile|Mux10~4_combout\,
	datad => \icpu|i_datapath|i_regfile|x30\(21),
	combout => \icpu|i_datapath|i_regfile|Mux10~5_combout\);

-- Location: LCCOMB_X28_Y13_N8
\icpu|i_datapath|i_regfile|Mux10~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (\iMem|altsyncram_component|auto_generated|q_a\(21))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux10~5_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux10~7_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux10~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux10~8_combout\);

-- Location: LCCOMB_X26_Y14_N0
\icpu|i_datapath|i_regfile|Mux10~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x23\(21)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x19\(21) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x23\(21),
	datac => \icpu|i_datapath|i_regfile|x19\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux10~9_combout\);

-- Location: LCCOMB_X26_Y14_N26
\icpu|i_datapath|i_regfile|Mux10~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux10~9_combout\ & ((\icpu|i_datapath|i_regfile|x31\(21)))) # (!\icpu|i_datapath|i_regfile|Mux10~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux10~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x27\(21),
	datac => \icpu|i_datapath|i_regfile|x31\(21),
	datad => \icpu|i_datapath|i_regfile|Mux10~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux10~10_combout\);

-- Location: LCCOMB_X28_Y13_N2
\icpu|i_datapath|i_regfile|Mux10~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux10~8_combout\ & ((\icpu|i_datapath|i_regfile|Mux10~10_combout\))) # (!\icpu|i_datapath|i_regfile|Mux10~8_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux10~3_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|Mux10~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux10~8_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux10~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux10~11_combout\);

-- Location: LCCOMB_X28_Y13_N20
\icpu|i_datapath|i_regfile|Mux10~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~16_combout\ = (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux24~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux10~11_combout\))) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & (\icpu|i_datapath|i_regfile|Mux10~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux10~15_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux10~11_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux10~16_combout\);

-- Location: LCCOMB_X31_Y16_N10
\icpu|i_datapath|i_regfile|Mux10~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x14\(21))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x12\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x14\(21),
	datab => \icpu|i_datapath|i_regfile|x12\(21),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux10~17_combout\);

-- Location: LCCOMB_X28_Y13_N26
\icpu|i_datapath|i_regfile|Mux10~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~18_combout\ = (\icpu|i_datapath|i_regfile|Mux10~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(21)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux10~17_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x13\(21) & \iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(21),
	datab => \icpu|i_datapath|i_regfile|x13\(21),
	datac => \icpu|i_datapath|i_regfile|Mux10~17_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux10~18_combout\);

-- Location: LCCOMB_X19_Y18_N6
\icpu|i_datapath|i_regfile|Mux10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x9\(21)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x8\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(21),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x9\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux10~0_combout\);

-- Location: LCCOMB_X19_Y18_N8
\icpu|i_datapath|i_regfile|Mux10~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~1_combout\ = (\icpu|i_datapath|i_regfile|Mux10~0_combout\ & ((\icpu|i_datapath|i_regfile|x11\(21)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux10~0_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x10\(21) & \iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux10~0_combout\,
	datab => \icpu|i_datapath|i_regfile|x11\(21),
	datac => \icpu|i_datapath|i_regfile|x10\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux10~1_combout\);

-- Location: LCCOMB_X28_Y13_N12
\icpu|i_datapath|i_regfile|Mux10~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~19_combout\ = (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux10~16_combout\ & (\icpu|i_datapath|i_regfile|Mux10~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux10~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux10~1_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & (\icpu|i_datapath|i_regfile|Mux10~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux10~16_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux10~18_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux10~1_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux10~19_combout\);

-- Location: LCCOMB_X23_Y17_N6
\icpu|i_datapath|i_regfile|Mux21~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x25\(10)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x17\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x17\(10),
	datac => \icpu|i_datapath|i_regfile|x25\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux21~2_combout\);

-- Location: LCCOMB_X23_Y17_N0
\icpu|i_datapath|i_regfile|Mux21~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux21~2_combout\ & (\icpu|i_datapath|i_regfile|x29\(10))) # (!\icpu|i_datapath|i_regfile|Mux21~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(10)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x29\(10),
	datac => \icpu|i_datapath|i_regfile|x21\(10),
	datad => \icpu|i_datapath|i_regfile|Mux21~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux21~3_combout\);

-- Location: LCCOMB_X26_Y14_N28
\icpu|i_datapath|i_regfile|Mux21~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x23\(10)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x19\(10) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x23\(10),
	datac => \icpu|i_datapath|i_regfile|x19\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux21~9_combout\);

-- Location: LCCOMB_X26_Y14_N10
\icpu|i_datapath|i_regfile|Mux21~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux21~9_combout\ & ((\icpu|i_datapath|i_regfile|x31\(10)))) # (!\icpu|i_datapath|i_regfile|Mux21~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(10))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux21~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x27\(10),
	datac => \icpu|i_datapath|i_regfile|x31\(10),
	datad => \icpu|i_datapath|i_regfile|Mux21~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux21~10_combout\);

-- Location: LCCOMB_X30_Y19_N28
\icpu|i_datapath|i_regfile|Mux21~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x24\(10))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x16\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x24\(10),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x16\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux21~6_combout\);

-- Location: LCCOMB_X30_Y19_N18
\icpu|i_datapath|i_regfile|Mux21~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux21~6_combout\ & ((\icpu|i_datapath|i_regfile|x28\(10)))) # (!\icpu|i_datapath|i_regfile|Mux21~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(10))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(10),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x28\(10),
	datad => \icpu|i_datapath|i_regfile|Mux21~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux21~7_combout\);

-- Location: LCCOMB_X22_Y21_N6
\icpu|i_datapath|i_regfile|Mux21~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(10)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x18\(10) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x22\(10),
	datac => \icpu|i_datapath|i_regfile|x18\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux21~4_combout\);

-- Location: LCCOMB_X22_Y21_N0
\icpu|i_datapath|i_regfile|Mux21~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux21~4_combout\ & ((\icpu|i_datapath|i_regfile|x30\(10)))) # (!\icpu|i_datapath|i_regfile|Mux21~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(10))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(10),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x30\(10),
	datad => \icpu|i_datapath|i_regfile|Mux21~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux21~5_combout\);

-- Location: LCCOMB_X23_Y17_N20
\icpu|i_datapath|i_regfile|Mux21~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (\iMem|altsyncram_component|auto_generated|q_a\(21))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux21~5_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux21~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux21~7_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux21~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux21~8_combout\);

-- Location: LCCOMB_X23_Y17_N2
\icpu|i_datapath|i_regfile|Mux21~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux21~8_combout\ & ((\icpu|i_datapath|i_regfile|Mux21~10_combout\))) # (!\icpu|i_datapath|i_regfile|Mux21~8_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux21~3_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux21~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|Mux21~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux21~10_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux21~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux21~11_combout\);

-- Location: LCCOMB_X26_Y12_N8
\icpu|i_datapath|i_regfile|Mux21~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|x6\(10)) # (\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (\icpu|i_datapath|i_regfile|x4\(10) & ((!\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x4\(10),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x6\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux21~12_combout\);

-- Location: LCCOMB_X26_Y12_N30
\icpu|i_datapath|i_regfile|Mux21~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux21~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(10)))) # (!\icpu|i_datapath|i_regfile|Mux21~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(10))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|Mux21~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|Mux21~12_combout\,
	datac => \icpu|i_datapath|i_regfile|x5\(10),
	datad => \icpu|i_datapath|i_regfile|x7\(10),
	combout => \icpu|i_datapath|i_regfile|Mux21~13_combout\);

-- Location: LCCOMB_X22_Y18_N2
\icpu|i_datapath|i_regfile|Mux21~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~14_combout\ = (\icpu|i_datapath|i_regfile|Mux24~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux21~13_combout\) # (!\icpu|i_datapath|i_regfile|Mux24~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(10) & ((\icpu|i_datapath|i_regfile|Mux24~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(10),
	datac => \icpu|i_datapath|i_regfile|Mux21~13_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux24~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux21~14_combout\);

-- Location: LCCOMB_X22_Y18_N12
\icpu|i_datapath|i_regfile|Mux21~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~15_combout\ = (\icpu|i_datapath|i_regfile|Mux24~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux21~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(10)))) # (!\icpu|i_datapath|i_regfile|Mux21~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(10))))) # (!\icpu|i_datapath|i_regfile|Mux24~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux21~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(10),
	datab => \icpu|i_datapath|i_regfile|x3\(10),
	datac => \icpu|i_datapath|i_regfile|Mux24~2_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux21~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux21~15_combout\);

-- Location: LCCOMB_X22_Y18_N30
\icpu|i_datapath|i_regfile|Mux21~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~16_combout\ = (\icpu|i_datapath|i_regfile|Mux24~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux21~11_combout\) # ((\icpu|i_datapath|i_regfile|Mux24~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & 
-- (((\icpu|i_datapath|i_regfile|Mux21~15_combout\ & !\icpu|i_datapath|i_regfile|Mux24~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux21~11_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux21~15_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux21~16_combout\);

-- Location: LCCOMB_X24_Y13_N16
\icpu|i_datapath|i_regfile|Mux21~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\iMem|altsyncram_component|auto_generated|q_a\(20)) # ((\icpu|i_datapath|i_regfile|x14\(10))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x12\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x14\(10),
	datad => \icpu|i_datapath|i_regfile|x12\(10),
	combout => \icpu|i_datapath|i_regfile|Mux21~17_combout\);

-- Location: LCCOMB_X23_Y16_N10
\icpu|i_datapath|i_regfile|Mux21~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux21~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(10))) # (!\icpu|i_datapath|i_regfile|Mux21~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x13\(10)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux21~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(10),
	datab => \icpu|i_datapath|i_regfile|x13\(10),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|Mux21~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux21~18_combout\);

-- Location: LCCOMB_X22_Y18_N0
\icpu|i_datapath|i_regfile|Mux21~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~19_combout\ = (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux21~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux21~18_combout\))) # (!\icpu|i_datapath|i_regfile|Mux21~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux21~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux21~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux21~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux21~16_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux21~18_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux21~19_combout\);

-- Location: LCCOMB_X19_Y11_N2
\icpu|i_datapath|jal_dest[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[1]~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|pc\(1) $ (VCC))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|pc\(1) & VCC))
-- \icpu|i_datapath|jal_dest[1]~1\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(21) & \icpu|i_datapath|pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|pc\(1),
	datad => VCC,
	combout => \icpu|i_datapath|jal_dest[1]~0_combout\,
	cout => \icpu|i_datapath|jal_dest[1]~1\);

-- Location: LCCOMB_X19_Y12_N20
\icpu|i_datapath|pc~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~63_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(3) & (\icpu|i_datapath|rd_data[0]~150_combout\ & \icpu|i_datapath|jal_dest[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(3),
	datab => \icpu|i_datapath|rd_data[0]~150_combout\,
	datad => \icpu|i_datapath|jal_dest[1]~0_combout\,
	combout => \icpu|i_datapath|pc~63_combout\);

-- Location: LCCOMB_X21_Y11_N2
\icpu|i_datapath|branch_dest[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[1]~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(8) & (\icpu|i_datapath|pc\(1) $ (VCC))) # (!\iMem|altsyncram_component|auto_generated|q_a\(8) & (\icpu|i_datapath|pc\(1) & VCC))
-- \icpu|i_datapath|branch_dest[1]~1\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(8) & \icpu|i_datapath|pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(8),
	datab => \icpu|i_datapath|pc\(1),
	datad => VCC,
	combout => \icpu|i_datapath|branch_dest[1]~0_combout\,
	cout => \icpu|i_datapath|branch_dest[1]~1\);

-- Location: LCCOMB_X23_Y16_N0
\icpu|i_datapath|pc~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~64_combout\ = (\icpu|i_datapath|rd_data[0]~150_combout\ & (((!\iMem|altsyncram_component|auto_generated|q_a\(3) & \icpu|i_datapath|jalr_dest[1]~2_combout\)))) # (!\icpu|i_datapath|rd_data[0]~150_combout\ & (\icpu|i_datapath|pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(1),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(3),
	datac => \icpu|i_datapath|rd_data[0]~150_combout\,
	datad => \icpu|i_datapath|jalr_dest[1]~2_combout\,
	combout => \icpu|i_datapath|pc~64_combout\);

-- Location: LCCOMB_X23_Y16_N30
\icpu|i_datapath|pc~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~65_combout\ = (\icpu|i_datapath|always0~5_combout\ & (((\icpu|i_datapath|branch_dest[1]~0_combout\)))) # (!\icpu|i_datapath|always0~5_combout\ & ((\icpu|i_datapath|pc~63_combout\) # ((\icpu|i_datapath|pc~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|always0~5_combout\,
	datab => \icpu|i_datapath|pc~63_combout\,
	datac => \icpu|i_datapath|branch_dest[1]~0_combout\,
	datad => \icpu|i_datapath|pc~64_combout\,
	combout => \icpu|i_datapath|pc~65_combout\);

-- Location: FF_X23_Y16_N31
\icpu|i_datapath|pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~65_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(1));

-- Location: LCCOMB_X21_Y11_N4
\icpu|i_datapath|branch_dest[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[2]~2_combout\ = (\icpu|i_datapath|pc\(2) & ((\iMem|altsyncram_component|auto_generated|q_a\(9) & (\icpu|i_datapath|branch_dest[1]~1\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(9) & 
-- (!\icpu|i_datapath|branch_dest[1]~1\)))) # (!\icpu|i_datapath|pc\(2) & ((\iMem|altsyncram_component|auto_generated|q_a\(9) & (!\icpu|i_datapath|branch_dest[1]~1\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(9) & 
-- ((\icpu|i_datapath|branch_dest[1]~1\) # (GND)))))
-- \icpu|i_datapath|branch_dest[2]~3\ = CARRY((\icpu|i_datapath|pc\(2) & (!\iMem|altsyncram_component|auto_generated|q_a\(9) & !\icpu|i_datapath|branch_dest[1]~1\)) # (!\icpu|i_datapath|pc\(2) & ((!\icpu|i_datapath|branch_dest[1]~1\) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(2),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(9),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[1]~1\,
	combout => \icpu|i_datapath|branch_dest[2]~2_combout\,
	cout => \icpu|i_datapath|branch_dest[2]~3\);

-- Location: LCCOMB_X21_Y11_N6
\icpu|i_datapath|branch_dest[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[3]~4_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(10) $ (\icpu|i_datapath|pc\(3) $ (!\icpu|i_datapath|branch_dest[2]~3\)))) # (GND)
-- \icpu|i_datapath|branch_dest[3]~5\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(10) & ((\icpu|i_datapath|pc\(3)) # (!\icpu|i_datapath|branch_dest[2]~3\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(10) & (\icpu|i_datapath|pc\(3) & 
-- !\icpu|i_datapath|branch_dest[2]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datab => \icpu|i_datapath|pc\(3),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[2]~3\,
	combout => \icpu|i_datapath|branch_dest[3]~4_combout\,
	cout => \icpu|i_datapath|branch_dest[3]~5\);

-- Location: LCCOMB_X21_Y11_N8
\icpu|i_datapath|branch_dest[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[4]~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(11) & ((\icpu|i_datapath|pc\(4) & (\icpu|i_datapath|branch_dest[3]~5\ & VCC)) # (!\icpu|i_datapath|pc\(4) & (!\icpu|i_datapath|branch_dest[3]~5\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(11) & ((\icpu|i_datapath|pc\(4) & (!\icpu|i_datapath|branch_dest[3]~5\)) # (!\icpu|i_datapath|pc\(4) & ((\icpu|i_datapath|branch_dest[3]~5\) # (GND)))))
-- \icpu|i_datapath|branch_dest[4]~7\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(11) & (!\icpu|i_datapath|pc\(4) & !\icpu|i_datapath|branch_dest[3]~5\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(11) & 
-- ((!\icpu|i_datapath|branch_dest[3]~5\) # (!\icpu|i_datapath|pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datab => \icpu|i_datapath|pc\(4),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[3]~5\,
	combout => \icpu|i_datapath|branch_dest[4]~6_combout\,
	cout => \icpu|i_datapath|branch_dest[4]~7\);

-- Location: LCCOMB_X21_Y11_N10
\icpu|i_datapath|branch_dest[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[5]~8_combout\ = ((\icpu|i_datapath|pc\(5) $ (\iMem|altsyncram_component|auto_generated|q_a\(25) $ (!\icpu|i_datapath|branch_dest[4]~7\)))) # (GND)
-- \icpu|i_datapath|branch_dest[5]~9\ = CARRY((\icpu|i_datapath|pc\(5) & ((\iMem|altsyncram_component|auto_generated|q_a\(25)) # (!\icpu|i_datapath|branch_dest[4]~7\))) # (!\icpu|i_datapath|pc\(5) & (\iMem|altsyncram_component|auto_generated|q_a\(25) & 
-- !\icpu|i_datapath|branch_dest[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(5),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(25),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[4]~7\,
	combout => \icpu|i_datapath|branch_dest[5]~8_combout\,
	cout => \icpu|i_datapath|branch_dest[5]~9\);

-- Location: LCCOMB_X21_Y11_N12
\icpu|i_datapath|branch_dest[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[6]~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(26) & ((\icpu|i_datapath|pc\(6) & (\icpu|i_datapath|branch_dest[5]~9\ & VCC)) # (!\icpu|i_datapath|pc\(6) & (!\icpu|i_datapath|branch_dest[5]~9\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(26) & ((\icpu|i_datapath|pc\(6) & (!\icpu|i_datapath|branch_dest[5]~9\)) # (!\icpu|i_datapath|pc\(6) & ((\icpu|i_datapath|branch_dest[5]~9\) # (GND)))))
-- \icpu|i_datapath|branch_dest[6]~11\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(26) & (!\icpu|i_datapath|pc\(6) & !\icpu|i_datapath|branch_dest[5]~9\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(26) & 
-- ((!\icpu|i_datapath|branch_dest[5]~9\) # (!\icpu|i_datapath|pc\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(26),
	datab => \icpu|i_datapath|pc\(6),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[5]~9\,
	combout => \icpu|i_datapath|branch_dest[6]~10_combout\,
	cout => \icpu|i_datapath|branch_dest[6]~11\);

-- Location: LCCOMB_X21_Y11_N14
\icpu|i_datapath|branch_dest[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[7]~12_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(27) $ (\icpu|i_datapath|pc\(7) $ (!\icpu|i_datapath|branch_dest[6]~11\)))) # (GND)
-- \icpu|i_datapath|branch_dest[7]~13\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(27) & ((\icpu|i_datapath|pc\(7)) # (!\icpu|i_datapath|branch_dest[6]~11\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(27) & (\icpu|i_datapath|pc\(7) & 
-- !\icpu|i_datapath|branch_dest[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(27),
	datab => \icpu|i_datapath|pc\(7),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[6]~11\,
	combout => \icpu|i_datapath|branch_dest[7]~12_combout\,
	cout => \icpu|i_datapath|branch_dest[7]~13\);

-- Location: LCCOMB_X21_Y11_N16
\icpu|i_datapath|branch_dest[8]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[8]~14_combout\ = (\icpu|i_datapath|pc\(8) & ((\iMem|altsyncram_component|auto_generated|q_a\(28) & (\icpu|i_datapath|branch_dest[7]~13\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(28) & 
-- (!\icpu|i_datapath|branch_dest[7]~13\)))) # (!\icpu|i_datapath|pc\(8) & ((\iMem|altsyncram_component|auto_generated|q_a\(28) & (!\icpu|i_datapath|branch_dest[7]~13\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(28) & 
-- ((\icpu|i_datapath|branch_dest[7]~13\) # (GND)))))
-- \icpu|i_datapath|branch_dest[8]~15\ = CARRY((\icpu|i_datapath|pc\(8) & (!\iMem|altsyncram_component|auto_generated|q_a\(28) & !\icpu|i_datapath|branch_dest[7]~13\)) # (!\icpu|i_datapath|pc\(8) & ((!\icpu|i_datapath|branch_dest[7]~13\) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(8),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(28),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[7]~13\,
	combout => \icpu|i_datapath|branch_dest[8]~14_combout\,
	cout => \icpu|i_datapath|branch_dest[8]~15\);

-- Location: LCCOMB_X21_Y11_N18
\icpu|i_datapath|branch_dest[9]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[9]~16_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(29) $ (\icpu|i_datapath|pc\(9) $ (!\icpu|i_datapath|branch_dest[8]~15\)))) # (GND)
-- \icpu|i_datapath|branch_dest[9]~17\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(29) & ((\icpu|i_datapath|pc\(9)) # (!\icpu|i_datapath|branch_dest[8]~15\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(29) & (\icpu|i_datapath|pc\(9) & 
-- !\icpu|i_datapath|branch_dest[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(29),
	datab => \icpu|i_datapath|pc\(9),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[8]~15\,
	combout => \icpu|i_datapath|branch_dest[9]~16_combout\,
	cout => \icpu|i_datapath|branch_dest[9]~17\);

-- Location: LCCOMB_X21_Y11_N20
\icpu|i_datapath|branch_dest[10]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[10]~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(30) & ((\icpu|i_datapath|pc\(10) & (\icpu|i_datapath|branch_dest[9]~17\ & VCC)) # (!\icpu|i_datapath|pc\(10) & (!\icpu|i_datapath|branch_dest[9]~17\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(30) & ((\icpu|i_datapath|pc\(10) & (!\icpu|i_datapath|branch_dest[9]~17\)) # (!\icpu|i_datapath|pc\(10) & ((\icpu|i_datapath|branch_dest[9]~17\) # (GND)))))
-- \icpu|i_datapath|branch_dest[10]~19\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(30) & (!\icpu|i_datapath|pc\(10) & !\icpu|i_datapath|branch_dest[9]~17\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(30) & 
-- ((!\icpu|i_datapath|branch_dest[9]~17\) # (!\icpu|i_datapath|pc\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(30),
	datab => \icpu|i_datapath|pc\(10),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[9]~17\,
	combout => \icpu|i_datapath|branch_dest[10]~18_combout\,
	cout => \icpu|i_datapath|branch_dest[10]~19\);

-- Location: LCCOMB_X21_Y11_N22
\icpu|i_datapath|branch_dest[11]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[11]~20_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(7) $ (\icpu|i_datapath|pc\(11) $ (!\icpu|i_datapath|branch_dest[10]~19\)))) # (GND)
-- \icpu|i_datapath|branch_dest[11]~21\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(7) & ((\icpu|i_datapath|pc\(11)) # (!\icpu|i_datapath|branch_dest[10]~19\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(7) & (\icpu|i_datapath|pc\(11) & 
-- !\icpu|i_datapath|branch_dest[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(7),
	datab => \icpu|i_datapath|pc\(11),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[10]~19\,
	combout => \icpu|i_datapath|branch_dest[11]~20_combout\,
	cout => \icpu|i_datapath|branch_dest[11]~21\);

-- Location: LCCOMB_X21_Y11_N24
\icpu|i_datapath|branch_dest[12]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[12]~22_combout\ = (\icpu|i_datapath|pc\(12) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|branch_dest[11]~21\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- (!\icpu|i_datapath|branch_dest[11]~21\)))) # (!\icpu|i_datapath|pc\(12) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|branch_dest[11]~21\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((\icpu|i_datapath|branch_dest[11]~21\) # (GND)))))
-- \icpu|i_datapath|branch_dest[12]~23\ = CARRY((\icpu|i_datapath|pc\(12) & (!\iMem|altsyncram_component|auto_generated|q_a\(31) & !\icpu|i_datapath|branch_dest[11]~21\)) # (!\icpu|i_datapath|pc\(12) & ((!\icpu|i_datapath|branch_dest[11]~21\) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(12),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[11]~21\,
	combout => \icpu|i_datapath|branch_dest[12]~22_combout\,
	cout => \icpu|i_datapath|branch_dest[12]~23\);

-- Location: LCCOMB_X21_Y11_N26
\icpu|i_datapath|branch_dest[13]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[13]~24_combout\ = ((\icpu|i_datapath|pc\(13) $ (\iMem|altsyncram_component|auto_generated|q_a\(31) $ (!\icpu|i_datapath|branch_dest[12]~23\)))) # (GND)
-- \icpu|i_datapath|branch_dest[13]~25\ = CARRY((\icpu|i_datapath|pc\(13) & ((\iMem|altsyncram_component|auto_generated|q_a\(31)) # (!\icpu|i_datapath|branch_dest[12]~23\))) # (!\icpu|i_datapath|pc\(13) & (\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- !\icpu|i_datapath|branch_dest[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(13),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[12]~23\,
	combout => \icpu|i_datapath|branch_dest[13]~24_combout\,
	cout => \icpu|i_datapath|branch_dest[13]~25\);

-- Location: LCCOMB_X19_Y11_N4
\icpu|i_datapath|jal_dest[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[2]~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|pc\(2) & (\icpu|i_datapath|jal_dest[1]~1\ & VCC)) # (!\icpu|i_datapath|pc\(2) & (!\icpu|i_datapath|jal_dest[1]~1\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|pc\(2) & (!\icpu|i_datapath|jal_dest[1]~1\)) # (!\icpu|i_datapath|pc\(2) & ((\icpu|i_datapath|jal_dest[1]~1\) # (GND)))))
-- \icpu|i_datapath|jal_dest[2]~3\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(22) & (!\icpu|i_datapath|pc\(2) & !\icpu|i_datapath|jal_dest[1]~1\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & ((!\icpu|i_datapath|jal_dest[1]~1\) # 
-- (!\icpu|i_datapath|pc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|pc\(2),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[1]~1\,
	combout => \icpu|i_datapath|jal_dest[2]~2_combout\,
	cout => \icpu|i_datapath|jal_dest[2]~3\);

-- Location: LCCOMB_X19_Y11_N6
\icpu|i_datapath|jal_dest[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[3]~4_combout\ = ((\icpu|i_datapath|pc\(3) $ (\iMem|altsyncram_component|auto_generated|q_a\(23) $ (!\icpu|i_datapath|jal_dest[2]~3\)))) # (GND)
-- \icpu|i_datapath|jal_dest[3]~5\ = CARRY((\icpu|i_datapath|pc\(3) & ((\iMem|altsyncram_component|auto_generated|q_a\(23)) # (!\icpu|i_datapath|jal_dest[2]~3\))) # (!\icpu|i_datapath|pc\(3) & (\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- !\icpu|i_datapath|jal_dest[2]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(3),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[2]~3\,
	combout => \icpu|i_datapath|jal_dest[3]~4_combout\,
	cout => \icpu|i_datapath|jal_dest[3]~5\);

-- Location: LCCOMB_X19_Y11_N8
\icpu|i_datapath|jal_dest[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[4]~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(24) & ((\icpu|i_datapath|pc\(4) & (\icpu|i_datapath|jal_dest[3]~5\ & VCC)) # (!\icpu|i_datapath|pc\(4) & (!\icpu|i_datapath|jal_dest[3]~5\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(24) & ((\icpu|i_datapath|pc\(4) & (!\icpu|i_datapath|jal_dest[3]~5\)) # (!\icpu|i_datapath|pc\(4) & ((\icpu|i_datapath|jal_dest[3]~5\) # (GND)))))
-- \icpu|i_datapath|jal_dest[4]~7\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(24) & (!\icpu|i_datapath|pc\(4) & !\icpu|i_datapath|jal_dest[3]~5\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(24) & ((!\icpu|i_datapath|jal_dest[3]~5\) # 
-- (!\icpu|i_datapath|pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(24),
	datab => \icpu|i_datapath|pc\(4),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[3]~5\,
	combout => \icpu|i_datapath|jal_dest[4]~6_combout\,
	cout => \icpu|i_datapath|jal_dest[4]~7\);

-- Location: LCCOMB_X19_Y11_N10
\icpu|i_datapath|jal_dest[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[5]~8_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(25) $ (\icpu|i_datapath|pc\(5) $ (!\icpu|i_datapath|jal_dest[4]~7\)))) # (GND)
-- \icpu|i_datapath|jal_dest[5]~9\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(25) & ((\icpu|i_datapath|pc\(5)) # (!\icpu|i_datapath|jal_dest[4]~7\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(25) & (\icpu|i_datapath|pc\(5) & 
-- !\icpu|i_datapath|jal_dest[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(25),
	datab => \icpu|i_datapath|pc\(5),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[4]~7\,
	combout => \icpu|i_datapath|jal_dest[5]~8_combout\,
	cout => \icpu|i_datapath|jal_dest[5]~9\);

-- Location: LCCOMB_X19_Y11_N12
\icpu|i_datapath|jal_dest[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[6]~10_combout\ = (\icpu|i_datapath|pc\(6) & ((\iMem|altsyncram_component|auto_generated|q_a\(26) & (\icpu|i_datapath|jal_dest[5]~9\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(26) & 
-- (!\icpu|i_datapath|jal_dest[5]~9\)))) # (!\icpu|i_datapath|pc\(6) & ((\iMem|altsyncram_component|auto_generated|q_a\(26) & (!\icpu|i_datapath|jal_dest[5]~9\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(26) & ((\icpu|i_datapath|jal_dest[5]~9\) # 
-- (GND)))))
-- \icpu|i_datapath|jal_dest[6]~11\ = CARRY((\icpu|i_datapath|pc\(6) & (!\iMem|altsyncram_component|auto_generated|q_a\(26) & !\icpu|i_datapath|jal_dest[5]~9\)) # (!\icpu|i_datapath|pc\(6) & ((!\icpu|i_datapath|jal_dest[5]~9\) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(6),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(26),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[5]~9\,
	combout => \icpu|i_datapath|jal_dest[6]~10_combout\,
	cout => \icpu|i_datapath|jal_dest[6]~11\);

-- Location: LCCOMB_X19_Y11_N14
\icpu|i_datapath|jal_dest[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[7]~12_combout\ = ((\icpu|i_datapath|pc\(7) $ (\iMem|altsyncram_component|auto_generated|q_a\(27) $ (!\icpu|i_datapath|jal_dest[6]~11\)))) # (GND)
-- \icpu|i_datapath|jal_dest[7]~13\ = CARRY((\icpu|i_datapath|pc\(7) & ((\iMem|altsyncram_component|auto_generated|q_a\(27)) # (!\icpu|i_datapath|jal_dest[6]~11\))) # (!\icpu|i_datapath|pc\(7) & (\iMem|altsyncram_component|auto_generated|q_a\(27) & 
-- !\icpu|i_datapath|jal_dest[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(7),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(27),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[6]~11\,
	combout => \icpu|i_datapath|jal_dest[7]~12_combout\,
	cout => \icpu|i_datapath|jal_dest[7]~13\);

-- Location: LCCOMB_X19_Y11_N16
\icpu|i_datapath|jal_dest[8]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[8]~14_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(28) & ((\icpu|i_datapath|pc\(8) & (\icpu|i_datapath|jal_dest[7]~13\ & VCC)) # (!\icpu|i_datapath|pc\(8) & (!\icpu|i_datapath|jal_dest[7]~13\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(28) & ((\icpu|i_datapath|pc\(8) & (!\icpu|i_datapath|jal_dest[7]~13\)) # (!\icpu|i_datapath|pc\(8) & ((\icpu|i_datapath|jal_dest[7]~13\) # (GND)))))
-- \icpu|i_datapath|jal_dest[8]~15\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(28) & (!\icpu|i_datapath|pc\(8) & !\icpu|i_datapath|jal_dest[7]~13\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(28) & ((!\icpu|i_datapath|jal_dest[7]~13\) # 
-- (!\icpu|i_datapath|pc\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(28),
	datab => \icpu|i_datapath|pc\(8),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[7]~13\,
	combout => \icpu|i_datapath|jal_dest[8]~14_combout\,
	cout => \icpu|i_datapath|jal_dest[8]~15\);

-- Location: LCCOMB_X19_Y11_N18
\icpu|i_datapath|jal_dest[9]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[9]~16_combout\ = ((\icpu|i_datapath|pc\(9) $ (\iMem|altsyncram_component|auto_generated|q_a\(29) $ (!\icpu|i_datapath|jal_dest[8]~15\)))) # (GND)
-- \icpu|i_datapath|jal_dest[9]~17\ = CARRY((\icpu|i_datapath|pc\(9) & ((\iMem|altsyncram_component|auto_generated|q_a\(29)) # (!\icpu|i_datapath|jal_dest[8]~15\))) # (!\icpu|i_datapath|pc\(9) & (\iMem|altsyncram_component|auto_generated|q_a\(29) & 
-- !\icpu|i_datapath|jal_dest[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(9),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(29),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[8]~15\,
	combout => \icpu|i_datapath|jal_dest[9]~16_combout\,
	cout => \icpu|i_datapath|jal_dest[9]~17\);

-- Location: LCCOMB_X19_Y11_N20
\icpu|i_datapath|jal_dest[10]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[10]~18_combout\ = (\icpu|i_datapath|pc\(10) & ((\iMem|altsyncram_component|auto_generated|q_a\(30) & (\icpu|i_datapath|jal_dest[9]~17\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(30) & 
-- (!\icpu|i_datapath|jal_dest[9]~17\)))) # (!\icpu|i_datapath|pc\(10) & ((\iMem|altsyncram_component|auto_generated|q_a\(30) & (!\icpu|i_datapath|jal_dest[9]~17\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(30) & ((\icpu|i_datapath|jal_dest[9]~17\) 
-- # (GND)))))
-- \icpu|i_datapath|jal_dest[10]~19\ = CARRY((\icpu|i_datapath|pc\(10) & (!\iMem|altsyncram_component|auto_generated|q_a\(30) & !\icpu|i_datapath|jal_dest[9]~17\)) # (!\icpu|i_datapath|pc\(10) & ((!\icpu|i_datapath|jal_dest[9]~17\) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(10),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(30),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[9]~17\,
	combout => \icpu|i_datapath|jal_dest[10]~18_combout\,
	cout => \icpu|i_datapath|jal_dest[10]~19\);

-- Location: LCCOMB_X19_Y11_N22
\icpu|i_datapath|jal_dest[11]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[11]~20_combout\ = ((\icpu|i_datapath|pc\(11) $ (\iMem|altsyncram_component|auto_generated|q_a\(20) $ (!\icpu|i_datapath|jal_dest[10]~19\)))) # (GND)
-- \icpu|i_datapath|jal_dest[11]~21\ = CARRY((\icpu|i_datapath|pc\(11) & ((\iMem|altsyncram_component|auto_generated|q_a\(20)) # (!\icpu|i_datapath|jal_dest[10]~19\))) # (!\icpu|i_datapath|pc\(11) & (\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- !\icpu|i_datapath|jal_dest[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(11),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[10]~19\,
	combout => \icpu|i_datapath|jal_dest[11]~20_combout\,
	cout => \icpu|i_datapath|jal_dest[11]~21\);

-- Location: LCCOMB_X19_Y11_N24
\icpu|i_datapath|jal_dest[12]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[12]~22_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(12) & ((\icpu|i_datapath|pc\(12) & (\icpu|i_datapath|jal_dest[11]~21\ & VCC)) # (!\icpu|i_datapath|pc\(12) & (!\icpu|i_datapath|jal_dest[11]~21\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(12) & ((\icpu|i_datapath|pc\(12) & (!\icpu|i_datapath|jal_dest[11]~21\)) # (!\icpu|i_datapath|pc\(12) & ((\icpu|i_datapath|jal_dest[11]~21\) # (GND)))))
-- \icpu|i_datapath|jal_dest[12]~23\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(12) & (!\icpu|i_datapath|pc\(12) & !\icpu|i_datapath|jal_dest[11]~21\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(12) & 
-- ((!\icpu|i_datapath|jal_dest[11]~21\) # (!\icpu|i_datapath|pc\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(12),
	datab => \icpu|i_datapath|pc\(12),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[11]~21\,
	combout => \icpu|i_datapath|jal_dest[12]~22_combout\,
	cout => \icpu|i_datapath|jal_dest[12]~23\);

-- Location: LCCOMB_X19_Y11_N26
\icpu|i_datapath|jal_dest[13]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[13]~24_combout\ = ((\icpu|i_datapath|pc\(13) $ (\iMem|altsyncram_component|auto_generated|q_a\(13) $ (!\icpu|i_datapath|jal_dest[12]~23\)))) # (GND)
-- \icpu|i_datapath|jal_dest[13]~25\ = CARRY((\icpu|i_datapath|pc\(13) & ((\iMem|altsyncram_component|auto_generated|q_a\(13)) # (!\icpu|i_datapath|jal_dest[12]~23\))) # (!\icpu|i_datapath|pc\(13) & (\iMem|altsyncram_component|auto_generated|q_a\(13) & 
-- !\icpu|i_datapath|jal_dest[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(13),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(13),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[12]~23\,
	combout => \icpu|i_datapath|jal_dest[13]~24_combout\,
	cout => \icpu|i_datapath|jal_dest[13]~25\);

-- Location: LCCOMB_X20_Y9_N20
\icpu|i_datapath|pc~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~49_combout\ = (\icpu|i_datapath|pc[2]~2_combout\ & (((\icpu|i_datapath|pc[2]~1_combout\)))) # (!\icpu|i_datapath|pc[2]~2_combout\ & ((\icpu|i_datapath|pc[2]~1_combout\ & (\icpu|i_datapath|jal_dest[13]~24_combout\)) # 
-- (!\icpu|i_datapath|pc[2]~1_combout\ & ((\icpu|i_datapath|Add5~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|jal_dest[13]~24_combout\,
	datab => \icpu|i_datapath|Add5~22_combout\,
	datac => \icpu|i_datapath|pc[2]~2_combout\,
	datad => \icpu|i_datapath|pc[2]~1_combout\,
	combout => \icpu|i_datapath|pc~49_combout\);

-- Location: LCCOMB_X16_Y11_N10
\icpu|i_datapath|pc~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~50_combout\ = (\icpu|i_datapath|pc~49_combout\ & ((\icpu|i_datapath|branch_dest[13]~24_combout\) # ((!\icpu|i_datapath|pc[2]~2_combout\)))) # (!\icpu|i_datapath|pc~49_combout\ & (((\icpu|i_datapath|jalr_dest[13]~26_combout\ & 
-- \icpu|i_datapath|pc[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|branch_dest[13]~24_combout\,
	datab => \icpu|i_datapath|jalr_dest[13]~26_combout\,
	datac => \icpu|i_datapath|pc~49_combout\,
	datad => \icpu|i_datapath|pc[2]~2_combout\,
	combout => \icpu|i_datapath|pc~50_combout\);

-- Location: FF_X16_Y11_N11
\icpu|i_datapath|pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~50_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(13));

-- Location: LCCOMB_X24_Y9_N26
\icpu|i_datapath|pc~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~47_combout\ = (\icpu|i_datapath|pc[2]~1_combout\ & (\icpu|i_datapath|pc[2]~2_combout\)) # (!\icpu|i_datapath|pc[2]~1_combout\ & ((\icpu|i_datapath|pc[2]~2_combout\ & ((\icpu|i_datapath|jalr_dest[14]~28_combout\))) # 
-- (!\icpu|i_datapath|pc[2]~2_combout\ & (\icpu|i_datapath|Add5~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[2]~1_combout\,
	datab => \icpu|i_datapath|pc[2]~2_combout\,
	datac => \icpu|i_datapath|Add5~24_combout\,
	datad => \icpu|i_datapath|jalr_dest[14]~28_combout\,
	combout => \icpu|i_datapath|pc~47_combout\);

-- Location: LCCOMB_X21_Y11_N28
\icpu|i_datapath|branch_dest[14]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[14]~26_combout\ = (\icpu|i_datapath|pc\(14) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|branch_dest[13]~25\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- (!\icpu|i_datapath|branch_dest[13]~25\)))) # (!\icpu|i_datapath|pc\(14) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|branch_dest[13]~25\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- ((\icpu|i_datapath|branch_dest[13]~25\) # (GND)))))
-- \icpu|i_datapath|branch_dest[14]~27\ = CARRY((\icpu|i_datapath|pc\(14) & (!\iMem|altsyncram_component|auto_generated|q_a\(31) & !\icpu|i_datapath|branch_dest[13]~25\)) # (!\icpu|i_datapath|pc\(14) & ((!\icpu|i_datapath|branch_dest[13]~25\) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(14),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[13]~25\,
	combout => \icpu|i_datapath|branch_dest[14]~26_combout\,
	cout => \icpu|i_datapath|branch_dest[14]~27\);

-- Location: LCCOMB_X21_Y11_N0
\icpu|i_datapath|pc~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~48_combout\ = (\icpu|i_datapath|pc[2]~1_combout\ & ((\icpu|i_datapath|pc~47_combout\ & ((\icpu|i_datapath|branch_dest[14]~26_combout\))) # (!\icpu|i_datapath|pc~47_combout\ & (\icpu|i_datapath|jal_dest[14]~26_combout\)))) # 
-- (!\icpu|i_datapath|pc[2]~1_combout\ & (((\icpu|i_datapath|pc~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[2]~1_combout\,
	datab => \icpu|i_datapath|jal_dest[14]~26_combout\,
	datac => \icpu|i_datapath|pc~47_combout\,
	datad => \icpu|i_datapath|branch_dest[14]~26_combout\,
	combout => \icpu|i_datapath|pc~48_combout\);

-- Location: FF_X21_Y11_N1
\icpu|i_datapath|pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~48_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(14));

-- Location: LCCOMB_X23_Y10_N26
\icpu|i_datapath|pc~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~45_combout\ = (\icpu|i_datapath|pc[2]~1_combout\ & ((\icpu|i_datapath|pc[2]~2_combout\) # ((\icpu|i_datapath|jal_dest[15]~28_combout\)))) # (!\icpu|i_datapath|pc[2]~1_combout\ & (!\icpu|i_datapath|pc[2]~2_combout\ & 
-- (\icpu|i_datapath|Add5~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[2]~1_combout\,
	datab => \icpu|i_datapath|pc[2]~2_combout\,
	datac => \icpu|i_datapath|Add5~26_combout\,
	datad => \icpu|i_datapath|jal_dest[15]~28_combout\,
	combout => \icpu|i_datapath|pc~45_combout\);

-- Location: LCCOMB_X22_Y10_N20
\icpu|i_datapath|pc~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~46_combout\ = (\icpu|i_datapath|pc~45_combout\ & ((\icpu|i_datapath|branch_dest[15]~28_combout\) # ((!\icpu|i_datapath|pc[2]~2_combout\)))) # (!\icpu|i_datapath|pc~45_combout\ & (((\icpu|i_datapath|jalr_dest[15]~30_combout\ & 
-- \icpu|i_datapath|pc[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|branch_dest[15]~28_combout\,
	datab => \icpu|i_datapath|pc~45_combout\,
	datac => \icpu|i_datapath|jalr_dest[15]~30_combout\,
	datad => \icpu|i_datapath|pc[2]~2_combout\,
	combout => \icpu|i_datapath|pc~46_combout\);

-- Location: FF_X22_Y10_N21
\icpu|i_datapath|pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~46_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(15));

-- Location: LCCOMB_X21_Y12_N14
\icpu|i_datapath|i_alu|result~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~43_combout\ = (\icpu|i_datapath|i_regfile|Mux48~19_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|alusrc2[15]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Mux48~19_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|alusrc2[15]~22_combout\,
	combout => \icpu|i_datapath|i_alu|result~43_combout\);

-- Location: LCCOMB_X21_Y12_N10
\icpu|i_datapath|i_alu|iadder32|bit15|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit15|sum~combout\ = \icpu|i_datapath|i_alu|iadder32|bit14|cout~0_combout\ $ (\icpu|i_datapath|alusrc1~15_combout\ $ (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[15]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit14|cout~0_combout\,
	datab => \icpu|i_datapath|alusrc1~15_combout\,
	datac => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datad => \icpu|i_datapath|alusrc2[15]~23_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit15|sum~combout\);

-- Location: LCCOMB_X21_Y12_N24
\icpu|i_datapath|i_alu|Mux16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux16~0_combout\ = (\icpu|i_controller|i_aludec|Selector6~2_combout\ & (((\icpu|i_controller|i_aludec|Selector7~3_combout\)))) # (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_controller|i_aludec|Selector7~3_combout\ 
-- & (\icpu|i_datapath|i_alu|result~43_combout\)) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit15|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|result~43_combout\,
	datab => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datac => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit15|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux16~0_combout\);

-- Location: LCCOMB_X21_Y12_N2
\icpu|i_datapath|i_alu|Mux16~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux16~1_combout\ = (\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_datapath|alusrc2[15]~23_combout\ & ((!\icpu|i_datapath|i_alu|Mux16~0_combout\) # (!\icpu|i_datapath|alusrc1~15_combout\))) # 
-- (!\icpu|i_datapath|alusrc2[15]~23_combout\ & (\icpu|i_datapath|alusrc1~15_combout\)))) # (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & (((\icpu|i_datapath|i_alu|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[15]~23_combout\,
	datab => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datac => \icpu|i_datapath|alusrc1~15_combout\,
	datad => \icpu|i_datapath|i_alu|Mux16~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux16~1_combout\);

-- Location: LCCOMB_X22_Y12_N18
\icpu|i_datapath|i_alu|Mux16~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux16~2_combout\ = (\icpu|i_datapath|i_alu|Mux16~1_combout\ & (((\icpu|i_datapath|i_alu|Mux10~2_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~90_combout\)) # (!\icpu|i_controller|i_aludec|Selector5~3_combout\))) # 
-- (!\icpu|i_datapath|i_alu|Mux16~1_combout\ & (((\icpu|i_datapath|i_alu|Mux10~2_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux16~1_combout\,
	datab => \icpu|i_controller|i_aludec|Selector5~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~90_combout\,
	combout => \icpu|i_datapath|i_alu|Mux16~2_combout\);

-- Location: LCCOMB_X22_Y12_N28
\icpu|i_datapath|rd_data[15]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[15]~48_combout\ = (\iMem|altsyncram_component|auto_generated|q_b\(15) & ((!\icpu|i_datapath|i_alu|Mux18~4_combout\) # (!\iDecoder|Equal1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal1~7_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_b\(15),
	datad => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	combout => \icpu|i_datapath|rd_data[15]~48_combout\);

-- Location: LCCOMB_X22_Y12_N10
\icpu|i_datapath|rd_data[15]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[15]~49_combout\ = (\icpu|i_datapath|rd_data[20]~9_combout\ & (((\icpu|i_datapath|rd_data[20]~10_combout\)))) # (!\icpu|i_datapath|rd_data[20]~9_combout\ & ((\icpu|i_datapath|rd_data[20]~10_combout\ & 
-- ((\icpu|i_datapath|rd_data[15]~48_combout\))) # (!\icpu|i_datapath|rd_data[20]~10_combout\ & (\icpu|i_datapath|i_alu|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[20]~9_combout\,
	datab => \icpu|i_datapath|i_alu|Mux16~2_combout\,
	datac => \icpu|i_datapath|rd_data[20]~10_combout\,
	datad => \icpu|i_datapath|rd_data[15]~48_combout\,
	combout => \icpu|i_datapath|rd_data[15]~49_combout\);

-- Location: LCCOMB_X22_Y10_N0
\iTimer|CompareR~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~10_combout\ = (\icpu|i_datapath|i_regfile|Mux16~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Mux16~19_combout\,
	datad => \reset_ff~q\,
	combout => \iTimer|CompareR~10_combout\);

-- Location: FF_X22_Y10_N1
\iTimer|CompareR[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~10_combout\,
	ena => \iTimer|CompareR[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(15));

-- Location: LCCOMB_X24_Y9_N28
\icpu|i_datapath|rd_data[15]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[15]~50_combout\ = (\icpu|i_datapath|rd_data[15]~49_combout\ & ((\iTimer|CompareR\(15)) # ((!\icpu|i_datapath|rd_data[20]~11_combout\)))) # (!\icpu|i_datapath|rd_data[15]~49_combout\ & (((\iTimer|CounterR\(15) & 
-- \icpu|i_datapath|rd_data[20]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[15]~49_combout\,
	datab => \iTimer|CompareR\(15),
	datac => \iTimer|CounterR\(15),
	datad => \icpu|i_datapath|rd_data[20]~11_combout\,
	combout => \icpu|i_datapath|rd_data[15]~50_combout\);

-- Location: LCCOMB_X24_Y9_N18
\icpu|i_datapath|rd_data[15]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[15]~51_combout\ = (\icpu|i_datapath|rd_data[0]~150_combout\ & (\icpu|i_datapath|Add5~26_combout\)) # (!\icpu|i_datapath|rd_data[0]~150_combout\ & ((\icpu|i_datapath|rd_data[15]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|rd_data[0]~150_combout\,
	datac => \icpu|i_datapath|Add5~26_combout\,
	datad => \icpu|i_datapath|rd_data[15]~50_combout\,
	combout => \icpu|i_datapath|rd_data[15]~51_combout\);

-- Location: LCCOMB_X24_Y9_N22
\icpu|i_datapath|i_regfile|x15[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[15]~feeder_combout\ = \icpu|i_datapath|rd_data[15]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[15]~51_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[15]~feeder_combout\);

-- Location: FF_X24_Y9_N23
\icpu|i_datapath|i_regfile|x15[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[15]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(15));

-- Location: LCCOMB_X22_Y14_N30
\icpu|i_datapath|i_regfile|Mux16~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x14\(15)) # ((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\icpu|i_datapath|i_regfile|x12\(15) & !\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x14\(15),
	datac => \icpu|i_datapath|i_regfile|x12\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux16~17_combout\);

-- Location: LCCOMB_X21_Y12_N22
\icpu|i_datapath|i_regfile|Mux16~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~18_combout\ = (\icpu|i_datapath|i_regfile|Mux16~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(15)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux16~17_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x13\(15) & \iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(15),
	datab => \icpu|i_datapath|i_regfile|Mux16~17_combout\,
	datac => \icpu|i_datapath|i_regfile|x13\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux16~18_combout\);

-- Location: LCCOMB_X21_Y12_N26
\icpu|i_datapath|i_regfile|Mux16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|x9\(15)) # (\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\icpu|i_datapath|i_regfile|x8\(15) & ((!\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x8\(15),
	datac => \icpu|i_datapath|i_regfile|x9\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux16~0_combout\);

-- Location: LCCOMB_X29_Y12_N22
\icpu|i_datapath|i_regfile|Mux16~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux16~0_combout\ & (\icpu|i_datapath|i_regfile|x11\(15))) # (!\icpu|i_datapath|i_regfile|Mux16~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x10\(15)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x11\(15),
	datac => \icpu|i_datapath|i_regfile|x10\(15),
	datad => \icpu|i_datapath|i_regfile|Mux16~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux16~1_combout\);

-- Location: LCCOMB_X23_Y22_N0
\icpu|i_datapath|i_regfile|Mux16~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x25\(15))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x17\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(15),
	datab => \icpu|i_datapath|i_regfile|x17\(15),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux16~2_combout\);

-- Location: LCCOMB_X23_Y22_N10
\icpu|i_datapath|i_regfile|Mux16~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux16~2_combout\ & (\icpu|i_datapath|i_regfile|x29\(15))) # (!\icpu|i_datapath|i_regfile|Mux16~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(15)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(15),
	datab => \icpu|i_datapath|i_regfile|x21\(15),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \icpu|i_datapath|i_regfile|Mux16~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux16~3_combout\);

-- Location: LCCOMB_X24_Y14_N16
\icpu|i_datapath|i_regfile|Mux16~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x23\(15)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x19\(15) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x23\(15),
	datac => \icpu|i_datapath|i_regfile|x19\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux16~9_combout\);

-- Location: LCCOMB_X24_Y14_N22
\icpu|i_datapath|i_regfile|Mux16~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux16~9_combout\ & ((\icpu|i_datapath|i_regfile|x31\(15)))) # (!\icpu|i_datapath|i_regfile|Mux16~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux16~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x27\(15),
	datac => \icpu|i_datapath|i_regfile|x31\(15),
	datad => \icpu|i_datapath|i_regfile|Mux16~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux16~10_combout\);

-- Location: LCCOMB_X20_Y21_N12
\icpu|i_datapath|i_regfile|Mux16~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(15)) # ((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\icpu|i_datapath|i_regfile|x16\(15) & !\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x24\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x16\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux16~6_combout\);

-- Location: LCCOMB_X20_Y21_N6
\icpu|i_datapath|i_regfile|Mux16~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux16~6_combout\ & ((\icpu|i_datapath|i_regfile|x28\(15)))) # (!\icpu|i_datapath|i_regfile|Mux16~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x20\(15),
	datac => \icpu|i_datapath|i_regfile|x28\(15),
	datad => \icpu|i_datapath|i_regfile|Mux16~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux16~7_combout\);

-- Location: LCCOMB_X24_Y22_N12
\icpu|i_datapath|i_regfile|Mux16~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(15)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x18\(15) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x18\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux16~4_combout\);

-- Location: LCCOMB_X24_Y22_N10
\icpu|i_datapath|i_regfile|Mux16~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux16~4_combout\ & ((\icpu|i_datapath|i_regfile|x30\(15)))) # (!\icpu|i_datapath|i_regfile|Mux16~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x30\(15),
	datad => \icpu|i_datapath|i_regfile|Mux16~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux16~5_combout\);

-- Location: LCCOMB_X24_Y14_N10
\icpu|i_datapath|i_regfile|Mux16~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux16~5_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux16~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux16~7_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|Mux16~5_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux16~8_combout\);

-- Location: LCCOMB_X24_Y14_N8
\icpu|i_datapath|i_regfile|Mux16~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux16~8_combout\ & ((\icpu|i_datapath|i_regfile|Mux16~10_combout\))) # (!\icpu|i_datapath|i_regfile|Mux16~8_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux16~3_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux16~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux16~3_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|Mux16~10_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux16~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux16~11_combout\);

-- Location: LCCOMB_X30_Y15_N22
\icpu|i_datapath|i_regfile|Mux16~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x6\(15))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x4\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x4\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux16~12_combout\);

-- Location: LCCOMB_X30_Y15_N20
\icpu|i_datapath|i_regfile|Mux16~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~13_combout\ = (\icpu|i_datapath|i_regfile|Mux16~12_combout\ & (((\icpu|i_datapath|i_regfile|x7\(15))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20)))) # (!\icpu|i_datapath|i_regfile|Mux16~12_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x5\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux16~12_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x7\(15),
	datad => \icpu|i_datapath|i_regfile|x5\(15),
	combout => \icpu|i_datapath|i_regfile|Mux16~13_combout\);

-- Location: LCCOMB_X26_Y15_N2
\icpu|i_datapath|i_regfile|Mux16~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~14_combout\ = (\icpu|i_datapath|i_regfile|Mux24~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux16~13_combout\))) # (!\icpu|i_datapath|i_regfile|Mux24~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(15))))) # (!\icpu|i_datapath|i_regfile|Mux24~3_combout\ & (\icpu|i_datapath|i_regfile|Mux24~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~3_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~4_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(15),
	datad => \icpu|i_datapath|i_regfile|Mux16~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux16~14_combout\);

-- Location: LCCOMB_X27_Y17_N2
\icpu|i_datapath|i_regfile|Mux16~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~15_combout\ = (\icpu|i_datapath|i_regfile|Mux16~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(15)) # ((!\icpu|i_datapath|i_regfile|Mux24~2_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux16~14_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x2\(15) & \icpu|i_datapath|i_regfile|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux16~14_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(15),
	datac => \icpu|i_datapath|i_regfile|x2\(15),
	datad => \icpu|i_datapath|i_regfile|Mux24~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux16~15_combout\);

-- Location: LCCOMB_X24_Y14_N14
\icpu|i_datapath|i_regfile|Mux16~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~16_combout\ = (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux24~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux16~11_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux16~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux16~11_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux16~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux16~16_combout\);

-- Location: LCCOMB_X21_Y12_N12
\icpu|i_datapath|i_regfile|Mux16~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~19_combout\ = (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux16~16_combout\ & (\icpu|i_datapath|i_regfile|Mux16~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux16~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux16~1_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux16~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux16~18_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux16~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux16~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux16~19_combout\);

-- Location: LCCOMB_X19_Y19_N12
\icpu|i_datapath|i_regfile|Mux50~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux50~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|x13\(13)) # (\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (\icpu|i_datapath|i_regfile|x12\(13) & ((!\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x12\(13),
	datac => \icpu|i_datapath|i_regfile|x13\(13),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux50~17_combout\);

-- Location: LCCOMB_X20_Y19_N10
\icpu|i_datapath|i_regfile|Mux50~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux50~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux50~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(13)))) # (!\icpu|i_datapath|i_regfile|Mux50~17_combout\ & 
-- (\icpu|i_datapath|i_regfile|x14\(13))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux50~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x14\(13),
	datac => \icpu|i_datapath|i_regfile|x15\(13),
	datad => \icpu|i_datapath|i_regfile|Mux50~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux50~18_combout\);

-- Location: LCCOMB_X26_Y21_N10
\icpu|i_datapath|i_regfile|Mux50~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux50~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x23\(13)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x19\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x19\(13),
	datac => \icpu|i_datapath|i_regfile|x23\(13),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux50~7_combout\);

-- Location: LCCOMB_X26_Y21_N28
\icpu|i_datapath|i_regfile|Mux50~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux50~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux50~7_combout\ & (\icpu|i_datapath|i_regfile|x31\(13))) # (!\icpu|i_datapath|i_regfile|Mux50~7_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(13)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux50~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(13),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x27\(13),
	datad => \icpu|i_datapath|i_regfile|Mux50~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux50~8_combout\);

-- Location: LCCOMB_X29_Y18_N22
\icpu|i_datapath|i_regfile|Mux50~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux50~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)) # ((\icpu|i_datapath|i_regfile|x24\(13))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x16\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x24\(13),
	datad => \icpu|i_datapath|i_regfile|x16\(13),
	combout => \icpu|i_datapath|i_regfile|Mux50~4_combout\);

-- Location: LCCOMB_X29_Y18_N20
\icpu|i_datapath|i_regfile|Mux50~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux50~5_combout\ = (\icpu|i_datapath|i_regfile|Mux50~4_combout\ & ((\icpu|i_datapath|i_regfile|x28\(13)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|i_regfile|Mux50~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(13) & \iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux50~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x28\(13),
	datac => \icpu|i_datapath|i_regfile|x20\(13),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux50~5_combout\);

-- Location: LCCOMB_X28_Y21_N24
\icpu|i_datapath|i_regfile|Mux50~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux50~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|x25\(13)) # (\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\icpu|i_datapath|i_regfile|x17\(13) & ((!\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(13),
	datab => \icpu|i_datapath|i_regfile|x25\(13),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux50~2_combout\);

-- Location: LCCOMB_X28_Y21_N22
\icpu|i_datapath|i_regfile|Mux50~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux50~3_combout\ = (\icpu|i_datapath|i_regfile|Mux50~2_combout\ & (((\icpu|i_datapath|i_regfile|x29\(13)) # (!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|i_regfile|Mux50~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(13) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(13),
	datab => \icpu|i_datapath|i_regfile|Mux50~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x29\(13),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux50~3_combout\);

-- Location: LCCOMB_X29_Y18_N4
\icpu|i_datapath|i_regfile|Mux50~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux50~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux50~3_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|Mux50~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|Mux50~5_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|i_regfile|Mux50~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux50~6_combout\);

-- Location: LCCOMB_X28_Y21_N12
\icpu|i_datapath|i_regfile|Mux50~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux50~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x22\(13))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x18\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(13),
	datab => \icpu|i_datapath|i_regfile|x18\(13),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux50~0_combout\);

-- Location: LCCOMB_X28_Y21_N10
\icpu|i_datapath|i_regfile|Mux50~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux50~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux50~0_combout\ & (\icpu|i_datapath|i_regfile|x30\(13))) # (!\icpu|i_datapath|i_regfile|Mux50~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(13)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux50~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(13),
	datab => \icpu|i_datapath|i_regfile|x26\(13),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \icpu|i_datapath|i_regfile|Mux50~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux50~1_combout\);

-- Location: LCCOMB_X29_Y18_N18
\icpu|i_datapath|i_regfile|Mux50~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux50~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux50~6_combout\ & (\icpu|i_datapath|i_regfile|Mux50~8_combout\)) # (!\icpu|i_datapath|i_regfile|Mux50~6_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux50~1_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux50~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux50~8_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|Mux50~6_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux50~1_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux50~9_combout\);

-- Location: LCCOMB_X31_Y14_N16
\icpu|i_datapath|i_regfile|Mux50~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux50~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x5\(13)) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\icpu|i_datapath|i_regfile|x4\(13) & !\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x5\(13),
	datac => \icpu|i_datapath|i_regfile|x4\(13),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux50~12_combout\);

-- Location: LCCOMB_X28_Y17_N24
\icpu|i_datapath|i_regfile|Mux50~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux50~13_combout\ = (\icpu|i_datapath|i_regfile|Mux50~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(13)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|i_regfile|Mux50~12_combout\ & 
-- (((\iMem|altsyncram_component|auto_generated|q_a\(16) & \icpu|i_datapath|i_regfile|x6\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(13),
	datab => \icpu|i_datapath|i_regfile|Mux50~12_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|i_regfile|x6\(13),
	combout => \icpu|i_datapath|i_regfile|Mux50~13_combout\);

-- Location: LCCOMB_X28_Y17_N14
\icpu|i_datapath|i_regfile|Mux50~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux50~14_combout\ = (\icpu|i_datapath|i_regfile|Mux34~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux50~13_combout\) # (!\icpu|i_datapath|i_regfile|Mux34~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(13) & (\icpu|i_datapath|i_regfile|Mux34~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(13),
	datac => \icpu|i_datapath|i_regfile|Mux34~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux50~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux50~14_combout\);

-- Location: LCCOMB_X28_Y15_N30
\icpu|i_datapath|i_regfile|Mux50~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux50~15_combout\ = (\icpu|i_datapath|i_regfile|Mux50~14_combout\ & (((\icpu|i_datapath|i_regfile|x3\(13))) # (!\icpu|i_datapath|i_regfile|Mux34~2_combout\))) # (!\icpu|i_datapath|i_regfile|Mux50~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux34~2_combout\ & ((\icpu|i_datapath|i_regfile|x2\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux50~14_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(13),
	datad => \icpu|i_datapath|i_regfile|x2\(13),
	combout => \icpu|i_datapath|i_regfile|Mux50~15_combout\);

-- Location: LCCOMB_X24_Y18_N18
\icpu|i_datapath|i_regfile|Mux50~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux50~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x10\(13)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x8\(13) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(13),
	datab => \icpu|i_datapath|i_regfile|x8\(13),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux50~10_combout\);

-- Location: LCCOMB_X24_Y18_N10
\icpu|i_datapath|i_regfile|Mux50~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux50~11_combout\ = (\icpu|i_datapath|i_regfile|Mux50~10_combout\ & (((\icpu|i_datapath|i_regfile|x11\(13)) # (!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|i_regfile|Mux50~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(13) & ((\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(13),
	datab => \icpu|i_datapath|i_regfile|Mux50~10_combout\,
	datac => \icpu|i_datapath|i_regfile|x11\(13),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux50~11_combout\);

-- Location: LCCOMB_X24_Y18_N0
\icpu|i_datapath|i_regfile|Mux50~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux50~16_combout\ = (\icpu|i_datapath|i_regfile|Mux34~0_combout\ & (\icpu|i_datapath|i_regfile|Mux34~1_combout\)) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~1_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux50~11_combout\))) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & (\icpu|i_datapath|i_regfile|Mux50~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux50~15_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux50~11_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux50~16_combout\);

-- Location: LCCOMB_X24_Y18_N2
\icpu|i_datapath|i_regfile|Mux50~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux50~19_combout\ = (\icpu|i_datapath|i_regfile|Mux34~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux50~16_combout\ & (\icpu|i_datapath|i_regfile|Mux50~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux50~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux50~9_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux50~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux50~18_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux50~9_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux50~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux50~19_combout\);

-- Location: LCCOMB_X21_Y18_N30
\icpu|i_datapath|i_alu|result~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~36_combout\ = (\icpu|i_datapath|i_regfile|Mux50~19_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|alusrc2[13]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux50~19_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|alusrc2[13]~18_combout\,
	combout => \icpu|i_datapath|i_alu|result~36_combout\);

-- Location: LCCOMB_X21_Y18_N6
\icpu|i_datapath|i_alu|iadder32|bit13|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit13|sum~combout\ = \icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[13]~19_combout\ $ (\icpu|i_datapath|alusrc1~4_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit12|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc2[13]~19_combout\,
	datac => \icpu|i_datapath|alusrc1~4_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit12|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit13|sum~combout\);

-- Location: LCCOMB_X21_Y18_N16
\icpu|i_datapath|i_alu|Mux18~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux18~2_combout\ = (\icpu|i_controller|i_aludec|Selector6~2_combout\ & (\icpu|i_controller|i_aludec|Selector7~3_combout\)) # (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_controller|i_aludec|Selector7~3_combout\ & 
-- (\icpu|i_datapath|i_alu|result~36_combout\)) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit13|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datab => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datac => \icpu|i_datapath|i_alu|result~36_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit13|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux18~2_combout\);

-- Location: LCCOMB_X21_Y18_N22
\icpu|i_datapath|i_alu|Mux18~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux18~3_combout\ = (\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_datapath|alusrc1~4_combout\ & ((!\icpu|i_datapath|alusrc2[13]~19_combout\) # (!\icpu|i_datapath|i_alu|Mux18~2_combout\))) # 
-- (!\icpu|i_datapath|alusrc1~4_combout\ & ((\icpu|i_datapath|alusrc2[13]~19_combout\))))) # (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & (\icpu|i_datapath|i_alu|Mux18~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datab => \icpu|i_datapath|i_alu|Mux18~2_combout\,
	datac => \icpu|i_datapath|alusrc1~4_combout\,
	datad => \icpu|i_datapath|alusrc2[13]~19_combout\,
	combout => \icpu|i_datapath|i_alu|Mux18~3_combout\);

-- Location: LCCOMB_X21_Y18_N20
\icpu|i_datapath|i_alu|Mux18~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux18~4_combout\ = (\icpu|i_datapath|i_alu|Mux18~3_combout\ & (((\icpu|i_datapath|i_alu|Mux18~1_combout\ & \icpu|i_datapath|i_alu|Mux10~2_combout\)) # (!\icpu|i_controller|i_aludec|Selector5~3_combout\))) # 
-- (!\icpu|i_datapath|i_alu|Mux18~3_combout\ & (((\icpu|i_datapath|i_alu|Mux18~1_combout\ & \icpu|i_datapath|i_alu|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux18~3_combout\,
	datab => \icpu|i_controller|i_aludec|Selector5~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux18~1_combout\,
	datad => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux18~4_combout\);

-- Location: LCCOMB_X14_Y16_N28
\icpu|i_datapath|rd_data[7]~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[7]~100_combout\ = (!\icpu|i_datapath|i_alu|Mux18~4_combout\ & (\iDecoder|Equal1~7_combout\ & ((\iTimer|Equal2~1_combout\) # (\iGPIO|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	datab => \iDecoder|Equal1~7_combout\,
	datac => \iTimer|Equal2~1_combout\,
	datad => \iGPIO|Equal0~2_combout\,
	combout => \icpu|i_datapath|rd_data[7]~100_combout\);

-- Location: IOIBUF_X0_Y25_N1
\SW[9]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: LCCOMB_X17_Y23_N28
\iGPIO|sw9|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~36_combout\ = (\SW[9]~input_o\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[9]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw9|c_state~36_combout\);

-- Location: FF_X17_Y23_N29
\iGPIO|sw9|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S0~q\);

-- Location: LCCOMB_X17_Y23_N2
\iGPIO|sw9|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~35_combout\ = (\reset_ff~q\ & (\SW[9]~input_o\ & !\iGPIO|sw9|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	datad => \iGPIO|sw9|c_state.S0~q\,
	combout => \iGPIO|sw9|c_state~35_combout\);

-- Location: FF_X17_Y23_N3
\iGPIO|sw9|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S1~q\);

-- Location: LCCOMB_X17_Y23_N0
\iGPIO|sw9|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~34_combout\ = (\reset_ff~q\ & (\SW[9]~input_o\ & \iGPIO|sw9|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	datad => \iGPIO|sw9|c_state.S1~q\,
	combout => \iGPIO|sw9|c_state~34_combout\);

-- Location: FF_X17_Y23_N1
\iGPIO|sw9|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S2~q\);

-- Location: LCCOMB_X17_Y23_N22
\iGPIO|sw9|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~33_combout\ = (\reset_ff~q\ & (\SW[9]~input_o\ & \iGPIO|sw9|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	datad => \iGPIO|sw9|c_state.S2~q\,
	combout => \iGPIO|sw9|c_state~33_combout\);

-- Location: FF_X17_Y23_N23
\iGPIO|sw9|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S3~q\);

-- Location: LCCOMB_X17_Y23_N4
\iGPIO|sw9|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~32_combout\ = (\SW[9]~input_o\ & (\iGPIO|sw9|c_state.S3~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[9]~input_o\,
	datac => \iGPIO|sw9|c_state.S3~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw9|c_state~32_combout\);

-- Location: FF_X17_Y23_N5
\iGPIO|sw9|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S4~q\);

-- Location: LCCOMB_X17_Y23_N10
\iGPIO|sw9|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~31_combout\ = (\iGPIO|sw9|c_state.S4~q\ & (\SW[9]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|sw9|c_state.S4~q\,
	datac => \SW[9]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw9|c_state~31_combout\);

-- Location: FF_X17_Y23_N11
\iGPIO|sw9|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S5~q\);

-- Location: LCCOMB_X17_Y23_N20
\iGPIO|sw9|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~30_combout\ = (\reset_ff~q\ & (\SW[9]~input_o\ & \iGPIO|sw9|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	datad => \iGPIO|sw9|c_state.S5~q\,
	combout => \iGPIO|sw9|c_state~30_combout\);

-- Location: FF_X17_Y23_N21
\iGPIO|sw9|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S6~q\);

-- Location: LCCOMB_X17_Y23_N14
\iGPIO|sw9|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~29_combout\ = (\reset_ff~q\ & (\SW[9]~input_o\ & \iGPIO|sw9|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	datad => \iGPIO|sw9|c_state.S6~q\,
	combout => \iGPIO|sw9|c_state~29_combout\);

-- Location: FF_X17_Y23_N15
\iGPIO|sw9|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S7~q\);

-- Location: LCCOMB_X17_Y23_N16
\iGPIO|sw9|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~28_combout\ = (\iGPIO|sw9|c_state.S7~q\ & (\SW[9]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|sw9|c_state.S7~q\,
	datac => \SW[9]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw9|c_state~28_combout\);

-- Location: FF_X17_Y23_N17
\iGPIO|sw9|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S8~q\);

-- Location: LCCOMB_X17_Y23_N26
\iGPIO|sw9|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~27_combout\ = (\reset_ff~q\ & (\SW[9]~input_o\ & \iGPIO|sw9|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	datad => \iGPIO|sw9|c_state.S8~q\,
	combout => \iGPIO|sw9|c_state~27_combout\);

-- Location: FF_X17_Y23_N27
\iGPIO|sw9|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S9~q\);

-- Location: LCCOMB_X17_Y23_N24
\iGPIO|sw9|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~26_combout\ = (\SW[9]~input_o\ & (\iGPIO|sw9|c_state.S9~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[9]~input_o\,
	datac => \iGPIO|sw9|c_state.S9~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw9|c_state~26_combout\);

-- Location: FF_X17_Y23_N25
\iGPIO|sw9|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S10~q\);

-- Location: LCCOMB_X17_Y23_N6
\iGPIO|sw9|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~25_combout\ = (\reset_ff~q\ & (\SW[9]~input_o\ & \iGPIO|sw9|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	datad => \iGPIO|sw9|c_state.S10~q\,
	combout => \iGPIO|sw9|c_state~25_combout\);

-- Location: FF_X17_Y23_N7
\iGPIO|sw9|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S11~q\);

-- Location: LCCOMB_X17_Y23_N12
\iGPIO|sw9|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~24_combout\ = (\reset_ff~q\ & (\SW[9]~input_o\ & \iGPIO|sw9|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	datad => \iGPIO|sw9|c_state.S11~q\,
	combout => \iGPIO|sw9|c_state~24_combout\);

-- Location: FF_X17_Y23_N13
\iGPIO|sw9|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S12~q\);

-- Location: LCCOMB_X17_Y23_N18
\iGPIO|sw9|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~23_combout\ = (\reset_ff~q\ & (\SW[9]~input_o\ & \iGPIO|sw9|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	datad => \iGPIO|sw9|c_state.S12~q\,
	combout => \iGPIO|sw9|c_state~23_combout\);

-- Location: FF_X17_Y23_N19
\iGPIO|sw9|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S13~q\);

-- Location: LCCOMB_X17_Y23_N8
\iGPIO|sw9|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~22_combout\ = (\reset_ff~q\ & (\SW[9]~input_o\ & \iGPIO|sw9|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	datad => \iGPIO|sw9|c_state.S13~q\,
	combout => \iGPIO|sw9|c_state~22_combout\);

-- Location: FF_X17_Y23_N9
\iGPIO|sw9|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S14~q\);

-- Location: LCCOMB_X14_Y19_N16
\iGPIO|SW_StatusR~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|SW_StatusR~1_combout\ = (!\icpu|i_datapath|rd_data[7]~101_combout\ & ((\iGPIO|SW_StatusR\(9)) # (\iGPIO|sw9|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[7]~101_combout\,
	datac => \iGPIO|SW_StatusR\(9),
	datad => \iGPIO|sw9|c_state.S14~q\,
	combout => \iGPIO|SW_StatusR~1_combout\);

-- Location: FF_X14_Y19_N17
\iGPIO|SW_StatusR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|SW_StatusR~1_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|SW_StatusR\(9));

-- Location: LCCOMB_X14_Y19_N6
\icpu|i_datapath|rd_data[9]~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[9]~102_combout\ = (\icpu|i_datapath|rd_data[7]~101_combout\ & \iGPIO|SW_StatusR\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[7]~101_combout\,
	datad => \iGPIO|SW_StatusR\(9),
	combout => \icpu|i_datapath|rd_data[9]~102_combout\);

-- Location: LCCOMB_X17_Y19_N8
\icpu|i_datapath|rd_data[9]~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[9]~104_combout\ = (\icpu|i_datapath|rd_data[7]~103_combout\ & ((\iMem|altsyncram_component|auto_generated|q_b\(9)) # ((\iDecoder|Equal1~8_combout\)))) # (!\icpu|i_datapath|rd_data[7]~103_combout\ & (((!\iDecoder|Equal1~8_combout\ 
-- & \icpu|i_datapath|rd_data[9]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_b\(9),
	datab => \icpu|i_datapath|rd_data[7]~103_combout\,
	datac => \iDecoder|Equal1~8_combout\,
	datad => \icpu|i_datapath|rd_data[9]~102_combout\,
	combout => \icpu|i_datapath|rd_data[9]~104_combout\);

-- Location: LCCOMB_X21_Y15_N16
\iGPIO|LEDG_R~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R~7_combout\ = (\icpu|i_datapath|i_regfile|Mux22~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux22~19_combout\,
	combout => \iGPIO|LEDG_R~7_combout\);

-- Location: FF_X21_Y15_N17
\iTimer|CompareR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|LEDG_R~7_combout\,
	ena => \iTimer|CompareR[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(9));

-- Location: LCCOMB_X17_Y19_N30
\icpu|i_datapath|rd_data[9]~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[9]~105_combout\ = (\icpu|i_datapath|rd_data[7]~100_combout\ & ((\icpu|i_datapath|rd_data[9]~104_combout\ & (\iTimer|CompareR\(9))) # (!\icpu|i_datapath|rd_data[9]~104_combout\ & ((\iTimer|CounterR\(9)))))) # 
-- (!\icpu|i_datapath|rd_data[7]~100_combout\ & (\icpu|i_datapath|rd_data[9]~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[7]~100_combout\,
	datab => \icpu|i_datapath|rd_data[9]~104_combout\,
	datac => \iTimer|CompareR\(9),
	datad => \iTimer|CounterR\(9),
	combout => \icpu|i_datapath|rd_data[9]~105_combout\);

-- Location: LCCOMB_X17_Y19_N0
\icpu|i_datapath|rd_data[9]~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[9]~106_combout\ = (\icpu|i_datapath|rd_data[0]~150_combout\ & (((\icpu|i_datapath|Add5~14_combout\)))) # (!\icpu|i_datapath|rd_data[0]~150_combout\ & (\icpu|i_datapath|rd_data[9]~105_combout\ & 
-- (\icpu|i_controller|i_maindec|Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[9]~105_combout\,
	datab => \icpu|i_datapath|rd_data[0]~150_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datad => \icpu|i_datapath|Add5~14_combout\,
	combout => \icpu|i_datapath|rd_data[9]~106_combout\);

-- Location: LCCOMB_X17_Y19_N6
\icpu|i_datapath|rd_data[9]~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[9]~107_combout\ = (\icpu|i_datapath|rd_data[9]~106_combout\) # ((\icpu|i_datapath|i_alu|Mux22~6_combout\ & (!\icpu|i_datapath|rd_data[0]~150_combout\ & !\icpu|i_controller|i_maindec|Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux22~6_combout\,
	datab => \icpu|i_datapath|rd_data[0]~150_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datad => \icpu|i_datapath|rd_data[9]~106_combout\,
	combout => \icpu|i_datapath|rd_data[9]~107_combout\);

-- Location: FF_X27_Y18_N3
\icpu|i_datapath|i_regfile|x2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(9));

-- Location: LCCOMB_X30_Y14_N14
\icpu|i_datapath|i_regfile|Mux22~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x5\(9)) # ((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\icpu|i_datapath|i_regfile|x4\(9) & !\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(9),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x4\(9),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux22~12_combout\);

-- Location: LCCOMB_X30_Y14_N24
\icpu|i_datapath|i_regfile|Mux22~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~13_combout\ = (\icpu|i_datapath|i_regfile|Mux22~12_combout\ & (((\icpu|i_datapath|i_regfile|x7\(9)) # (!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux22~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(9) & ((\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(9),
	datab => \icpu|i_datapath|i_regfile|x7\(9),
	datac => \icpu|i_datapath|i_regfile|Mux22~12_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux22~13_combout\);

-- Location: LCCOMB_X23_Y13_N12
\icpu|i_datapath|i_regfile|Mux22~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~14_combout\ = (\icpu|i_datapath|i_regfile|Mux24~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux22~13_combout\) # (!\icpu|i_datapath|i_regfile|Mux24~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(9) & (\icpu|i_datapath|i_regfile|Mux24~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(9),
	datac => \icpu|i_datapath|i_regfile|Mux24~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux22~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux22~14_combout\);

-- Location: LCCOMB_X23_Y13_N6
\icpu|i_datapath|i_regfile|Mux22~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~15_combout\ = (\icpu|i_datapath|i_regfile|Mux24~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux22~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(9)))) # (!\icpu|i_datapath|i_regfile|Mux22~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(9))))) # (!\icpu|i_datapath|i_regfile|Mux24~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux22~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(9),
	datab => \icpu|i_datapath|i_regfile|Mux24~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(9),
	datad => \icpu|i_datapath|i_regfile|Mux22~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux22~15_combout\);

-- Location: LCCOMB_X26_Y11_N4
\icpu|i_datapath|i_regfile|Mux22~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x10\(9)) # ((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\icpu|i_datapath|i_regfile|x8\(9) & !\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(9),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x8\(9),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux22~10_combout\);

-- Location: LCCOMB_X26_Y11_N18
\icpu|i_datapath|i_regfile|Mux22~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~11_combout\ = (\icpu|i_datapath|i_regfile|Mux22~10_combout\ & (((\icpu|i_datapath|i_regfile|x11\(9)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux22~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(9) & ((\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(9),
	datab => \icpu|i_datapath|i_regfile|Mux22~10_combout\,
	datac => \icpu|i_datapath|i_regfile|x11\(9),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux22~11_combout\);

-- Location: LCCOMB_X23_Y13_N30
\icpu|i_datapath|i_regfile|Mux22~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~16_combout\ = (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux22~11_combout\) # (\icpu|i_datapath|i_regfile|Mux24~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux22~15_combout\ & ((!\icpu|i_datapath|i_regfile|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux22~15_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux22~11_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux22~16_combout\);

-- Location: LCCOMB_X22_Y11_N6
\icpu|i_datapath|i_regfile|Mux22~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x23\(9)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x19\(9) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(9),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x23\(9),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux22~7_combout\);

-- Location: LCCOMB_X22_Y11_N24
\icpu|i_datapath|i_regfile|Mux22~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~8_combout\ = (\icpu|i_datapath|i_regfile|Mux22~7_combout\ & ((\icpu|i_datapath|i_regfile|x31\(9)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux22~7_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x27\(9) & \iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux22~7_combout\,
	datab => \icpu|i_datapath|i_regfile|x31\(9),
	datac => \icpu|i_datapath|i_regfile|x27\(9),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux22~8_combout\);

-- Location: LCCOMB_X28_Y12_N2
\icpu|i_datapath|i_regfile|Mux22~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x22\(9)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x18\(9) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x18\(9),
	datac => \icpu|i_datapath|i_regfile|x22\(9),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux22~0_combout\);

-- Location: LCCOMB_X28_Y12_N0
\icpu|i_datapath|i_regfile|Mux22~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux22~0_combout\ & (\icpu|i_datapath|i_regfile|x30\(9))) # (!\icpu|i_datapath|i_regfile|Mux22~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(9)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(9),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x26\(9),
	datad => \icpu|i_datapath|i_regfile|Mux22~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux22~1_combout\);

-- Location: LCCOMB_X24_Y17_N12
\icpu|i_datapath|i_regfile|Mux22~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(9)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x16\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(9),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x24\(9),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux22~4_combout\);

-- Location: LCCOMB_X24_Y17_N14
\icpu|i_datapath|i_regfile|Mux22~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux22~4_combout\ & (\icpu|i_datapath|i_regfile|x28\(9))) # (!\icpu|i_datapath|i_regfile|Mux22~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(9)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(9),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x20\(9),
	datad => \icpu|i_datapath|i_regfile|Mux22~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux22~5_combout\);

-- Location: LCCOMB_X29_Y19_N16
\icpu|i_datapath|i_regfile|Mux22~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x25\(9)) # ((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\icpu|i_datapath|i_regfile|x17\(9) & !\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x25\(9),
	datac => \icpu|i_datapath|i_regfile|x17\(9),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux22~2_combout\);

-- Location: LCCOMB_X29_Y19_N6
\icpu|i_datapath|i_regfile|Mux22~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux22~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(9)))) # (!\icpu|i_datapath|i_regfile|Mux22~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(9))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x21\(9),
	datac => \icpu|i_datapath|i_regfile|x29\(9),
	datad => \icpu|i_datapath|i_regfile|Mux22~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux22~3_combout\);

-- Location: LCCOMB_X23_Y13_N10
\icpu|i_datapath|i_regfile|Mux22~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (\iMem|altsyncram_component|auto_generated|q_a\(20))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux22~3_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|Mux22~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|Mux22~5_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux22~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux22~6_combout\);

-- Location: LCCOMB_X23_Y13_N4
\icpu|i_datapath|i_regfile|Mux22~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux22~6_combout\ & (\icpu|i_datapath|i_regfile|Mux22~8_combout\)) # (!\icpu|i_datapath|i_regfile|Mux22~6_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux22~1_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux22~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|Mux22~8_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux22~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux22~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux22~9_combout\);

-- Location: LCCOMB_X28_Y17_N6
\icpu|i_datapath|i_regfile|Mux22~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x13\(9)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x12\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x12\(9),
	datac => \icpu|i_datapath|i_regfile|x13\(9),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux22~17_combout\);

-- Location: LCCOMB_X23_Y13_N20
\icpu|i_datapath|i_regfile|Mux22~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux22~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(9)))) # (!\icpu|i_datapath|i_regfile|Mux22~17_combout\ & 
-- (\icpu|i_datapath|i_regfile|x14\(9))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux22~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|Mux22~17_combout\,
	datac => \icpu|i_datapath|i_regfile|x14\(9),
	datad => \icpu|i_datapath|i_regfile|x15\(9),
	combout => \icpu|i_datapath|i_regfile|Mux22~18_combout\);

-- Location: LCCOMB_X23_Y13_N18
\icpu|i_datapath|i_regfile|Mux22~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~19_combout\ = (\icpu|i_datapath|i_regfile|Mux22~16_combout\ & (((\icpu|i_datapath|i_regfile|Mux22~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\))) # (!\icpu|i_datapath|i_regfile|Mux22~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux24~0_combout\ & (\icpu|i_datapath|i_regfile|Mux22~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux22~16_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux22~9_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux22~18_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux22~19_combout\);

-- Location: LCCOMB_X29_Y19_N24
\icpu|i_datapath|i_regfile|Decoder0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~6_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(8) & (\iMem|altsyncram_component|auto_generated|q_a\(9) & (\icpu|i_controller|i_maindec|WideOr0~1_combout\ & 
-- \iMem|altsyncram_component|auto_generated|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(8),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(9),
	datac => \icpu|i_controller|i_maindec|WideOr0~1_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(7),
	combout => \icpu|i_datapath|i_regfile|Decoder0~6_combout\);

-- Location: LCCOMB_X29_Y19_N18
\icpu|i_datapath|i_regfile|Decoder0~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~36_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~6_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(11) & \iMem|altsyncram_component|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Decoder0~6_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(10),
	combout => \icpu|i_datapath|i_regfile|Decoder0~36_combout\);

-- Location: FF_X31_Y19_N7
\icpu|i_datapath|i_regfile|x13[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x13[1]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(1));

-- Location: FF_X24_Y19_N15
\icpu|i_datapath|i_regfile|x14[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(1),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(1));

-- Location: FF_X24_Y19_N9
\icpu|i_datapath|i_regfile|x12[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(1),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(1));

-- Location: LCCOMB_X24_Y19_N8
\icpu|i_datapath|i_regfile|Mux62~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux62~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x14\(1)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x12\(1) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x14\(1),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x12\(1),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux62~17_combout\);

-- Location: LCCOMB_X26_Y16_N10
\icpu|i_datapath|i_regfile|Mux62~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux62~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux62~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(1))) # (!\icpu|i_datapath|i_regfile|Mux62~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x13\(1)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux62~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(1),
	datab => \icpu|i_datapath|i_regfile|x13\(1),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|i_regfile|Mux62~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux62~18_combout\);

-- Location: FF_X27_Y13_N5
\icpu|i_datapath|i_regfile|x11[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(1),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(1));

-- Location: FF_X27_Y13_N27
\icpu|i_datapath|i_regfile|x8[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(1),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(1));

-- Location: FF_X26_Y13_N15
\icpu|i_datapath|i_regfile|x9[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(1),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(1));

-- Location: LCCOMB_X26_Y13_N14
\icpu|i_datapath|i_regfile|Mux62~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux62~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x9\(1)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x8\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(1),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x9\(1),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux62~0_combout\);

-- Location: FF_X26_Y13_N5
\icpu|i_datapath|i_regfile|x10[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(1),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(1));

-- Location: LCCOMB_X26_Y13_N4
\icpu|i_datapath|i_regfile|Mux62~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux62~1_combout\ = (\icpu|i_datapath|i_regfile|Mux62~0_combout\ & ((\icpu|i_datapath|i_regfile|x11\(1)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|i_regfile|Mux62~0_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x10\(1) & \iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(1),
	datab => \icpu|i_datapath|i_regfile|Mux62~0_combout\,
	datac => \icpu|i_datapath|i_regfile|x10\(1),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux62~1_combout\);

-- Location: LCCOMB_X24_Y15_N26
\icpu|i_datapath|i_regfile|x30[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x30[1]~feeder_combout\ = \icpu|i_datapath|rd_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data\(1),
	combout => \icpu|i_datapath|i_regfile|x30[1]~feeder_combout\);

-- Location: FF_X24_Y15_N27
\icpu|i_datapath|i_regfile|x30[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x30[1]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(1));

-- Location: FF_X24_Y12_N21
\icpu|i_datapath|i_regfile|x26[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(1),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(1));

-- Location: LCCOMB_X24_Y15_N14
\icpu|i_datapath|i_regfile|x18[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x18[1]~feeder_combout\ = \icpu|i_datapath|rd_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data\(1),
	combout => \icpu|i_datapath|i_regfile|x18[1]~feeder_combout\);

-- Location: FF_X24_Y15_N15
\icpu|i_datapath|i_regfile|x18[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x18[1]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(1));

-- Location: FF_X24_Y12_N3
\icpu|i_datapath|i_regfile|x22[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(1),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(1));

-- Location: LCCOMB_X24_Y15_N20
\icpu|i_datapath|i_regfile|Mux62~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux62~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x22\(1)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x18\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(1),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x22\(1),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux62~4_combout\);

-- Location: LCCOMB_X24_Y15_N0
\icpu|i_datapath|i_regfile|Mux62~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux62~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux62~4_combout\ & (\icpu|i_datapath|i_regfile|x30\(1))) # (!\icpu|i_datapath|i_regfile|Mux62~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(1)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux62~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(1),
	datab => \icpu|i_datapath|i_regfile|x26\(1),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \icpu|i_datapath|i_regfile|Mux62~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux62~5_combout\);

-- Location: FF_X23_Y18_N3
\icpu|i_datapath|i_regfile|x20[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(1),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(1));

-- Location: FF_X26_Y16_N7
\icpu|i_datapath|i_regfile|x28[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(1),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(1));

-- Location: FF_X23_Y18_N21
\icpu|i_datapath|i_regfile|x24[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(1),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(1));

-- Location: FF_X26_Y16_N13
\icpu|i_datapath|i_regfile|x16[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(1),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(1));

-- Location: LCCOMB_X26_Y16_N12
\icpu|i_datapath|i_regfile|Mux62~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux62~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x24\(1))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x16\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x24\(1),
	datac => \icpu|i_datapath|i_regfile|x16\(1),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux62~6_combout\);

-- Location: LCCOMB_X26_Y16_N6
\icpu|i_datapath|i_regfile|Mux62~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux62~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux62~6_combout\ & ((\icpu|i_datapath|i_regfile|x28\(1)))) # (!\icpu|i_datapath|i_regfile|Mux62~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(1))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|Mux62~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x20\(1),
	datac => \icpu|i_datapath|i_regfile|x28\(1),
	datad => \icpu|i_datapath|i_regfile|Mux62~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux62~7_combout\);

-- Location: LCCOMB_X26_Y16_N16
\icpu|i_datapath|i_regfile|Mux62~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux62~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (\iMem|altsyncram_component|auto_generated|q_a\(16))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|Mux62~5_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux62~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|Mux62~5_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux62~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux62~8_combout\);

-- Location: FF_X21_Y19_N3
\icpu|i_datapath|i_regfile|x21[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(1),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(1));

-- Location: FF_X26_Y20_N19
\icpu|i_datapath|i_regfile|x29[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(1),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(1));

-- Location: FF_X21_Y19_N17
\icpu|i_datapath|i_regfile|x25[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(1),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(1));

-- Location: FF_X26_Y20_N29
\icpu|i_datapath|i_regfile|x17[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(1),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(1));

-- Location: LCCOMB_X26_Y20_N28
\icpu|i_datapath|i_regfile|Mux62~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux62~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x25\(1))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x17\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x25\(1),
	datac => \icpu|i_datapath|i_regfile|x17\(1),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux62~2_combout\);

-- Location: LCCOMB_X26_Y20_N18
\icpu|i_datapath|i_regfile|Mux62~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux62~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux62~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(1)))) # (!\icpu|i_datapath|i_regfile|Mux62~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(1))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|Mux62~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x21\(1),
	datac => \icpu|i_datapath|i_regfile|x29\(1),
	datad => \icpu|i_datapath|i_regfile|Mux62~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux62~3_combout\);

-- Location: FF_X28_Y19_N9
\icpu|i_datapath|i_regfile|x27[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(1),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(1));

-- Location: FF_X28_Y19_N11
\icpu|i_datapath|i_regfile|x23[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(1),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(1));

-- Location: FF_X23_Y20_N21
\icpu|i_datapath|i_regfile|x19[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(1),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(1));

-- Location: LCCOMB_X23_Y20_N20
\icpu|i_datapath|i_regfile|Mux62~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux62~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x23\(1)) # ((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\icpu|i_datapath|i_regfile|x19\(1) & !\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x23\(1),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x19\(1),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux62~9_combout\);

-- Location: FF_X23_Y20_N11
\icpu|i_datapath|i_regfile|x31[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(1),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(1));

-- Location: LCCOMB_X23_Y20_N10
\icpu|i_datapath|i_regfile|Mux62~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux62~10_combout\ = (\icpu|i_datapath|i_regfile|Mux62~9_combout\ & (((\icpu|i_datapath|i_regfile|x31\(1)) # (!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|i_regfile|Mux62~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(1) & ((\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(1),
	datab => \icpu|i_datapath|i_regfile|Mux62~9_combout\,
	datac => \icpu|i_datapath|i_regfile|x31\(1),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux62~10_combout\);

-- Location: LCCOMB_X26_Y16_N14
\icpu|i_datapath|i_regfile|Mux62~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux62~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux62~8_combout\ & ((\icpu|i_datapath|i_regfile|Mux62~10_combout\))) # (!\icpu|i_datapath|i_regfile|Mux62~8_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux62~3_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|Mux62~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|Mux62~8_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux62~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux62~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux62~11_combout\);

-- Location: LCCOMB_X23_Y12_N18
\icpu|i_datapath|i_regfile|x3[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x3[1]~feeder_combout\ = \icpu|i_datapath|rd_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data\(1),
	combout => \icpu|i_datapath|i_regfile|x3[1]~feeder_combout\);

-- Location: FF_X23_Y12_N19
\icpu|i_datapath|i_regfile|x3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x3[1]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(1));

-- Location: LCCOMB_X27_Y16_N4
\icpu|i_datapath|i_regfile|x2[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x2[1]~feeder_combout\ = \icpu|i_datapath|rd_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data\(1),
	combout => \icpu|i_datapath|i_regfile|x2[1]~feeder_combout\);

-- Location: FF_X27_Y16_N5
\icpu|i_datapath|i_regfile|x2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x2[1]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(1));

-- Location: LCCOMB_X27_Y16_N30
\icpu|i_datapath|i_regfile|x1[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x1[1]~feeder_combout\ = \icpu|i_datapath|rd_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data\(1),
	combout => \icpu|i_datapath|i_regfile|x1[1]~feeder_combout\);

-- Location: FF_X27_Y16_N31
\icpu|i_datapath|i_regfile|x1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x1[1]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(1));

-- Location: FF_X26_Y12_N21
\icpu|i_datapath|i_regfile|x5[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(1),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(1));

-- Location: LCCOMB_X26_Y18_N18
\icpu|i_datapath|i_regfile|x7[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x7[1]~feeder_combout\ = \icpu|i_datapath|rd_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data\(1),
	combout => \icpu|i_datapath|i_regfile|x7[1]~feeder_combout\);

-- Location: FF_X26_Y18_N19
\icpu|i_datapath|i_regfile|x7[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x7[1]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(1));

-- Location: FF_X26_Y12_N23
\icpu|i_datapath|i_regfile|x6[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(1),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(1));

-- Location: FF_X26_Y18_N17
\icpu|i_datapath|i_regfile|x4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(1),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(1));

-- Location: LCCOMB_X26_Y18_N20
\icpu|i_datapath|i_regfile|Mux62~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux62~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x6\(1))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x4\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(1),
	datab => \icpu|i_datapath|i_regfile|x4\(1),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux62~12_combout\);

-- Location: LCCOMB_X26_Y18_N0
\icpu|i_datapath|i_regfile|Mux62~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux62~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux62~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(1)))) # (!\icpu|i_datapath|i_regfile|Mux62~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(1))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux62~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(1),
	datab => \icpu|i_datapath|i_regfile|x7\(1),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|i_regfile|Mux62~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux62~13_combout\);

-- Location: LCCOMB_X27_Y16_N28
\icpu|i_datapath|i_regfile|Mux62~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux62~14_combout\ = (\icpu|i_datapath|i_regfile|Mux34~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux62~13_combout\))) # (!\icpu|i_datapath|i_regfile|Mux34~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(1))))) # (!\icpu|i_datapath|i_regfile|Mux34~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux34~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(1),
	datab => \icpu|i_datapath|i_regfile|Mux34~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux34~4_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux62~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux62~14_combout\);

-- Location: LCCOMB_X27_Y16_N26
\icpu|i_datapath|i_regfile|Mux62~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux62~15_combout\ = (\icpu|i_datapath|i_regfile|Mux34~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux62~14_combout\ & (\icpu|i_datapath|i_regfile|x3\(1))) # (!\icpu|i_datapath|i_regfile|Mux62~14_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(1)))))) # (!\icpu|i_datapath|i_regfile|Mux34~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux62~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(1),
	datab => \icpu|i_datapath|i_regfile|x2\(1),
	datac => \icpu|i_datapath|i_regfile|Mux34~2_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux62~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux62~15_combout\);

-- Location: LCCOMB_X26_Y16_N20
\icpu|i_datapath|i_regfile|Mux62~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux62~16_combout\ = (\icpu|i_datapath|i_regfile|Mux34~1_combout\ & (\icpu|i_datapath|i_regfile|Mux34~0_combout\)) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux62~11_combout\)) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux62~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux62~11_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux62~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux62~16_combout\);

-- Location: LCCOMB_X26_Y16_N24
\icpu|i_datapath|i_regfile|Mux62~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux62~19_combout\ = (\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux62~16_combout\ & (\icpu|i_datapath|i_regfile|Mux62~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux62~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux62~1_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux62~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux62~18_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux62~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux62~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux62~19_combout\);

-- Location: LCCOMB_X16_Y18_N28
\icpu|i_datapath|i_alu|ShiftLeft0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~9_combout\ = (\icpu|i_datapath|alusrc2[0]~54_combout\ & (\icpu|i_datapath|i_regfile|Mux62~19_combout\)) # (!\icpu|i_datapath|alusrc2[0]~54_combout\ & ((\icpu|i_datapath|i_regfile|Mux61~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Mux62~19_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux61~19_combout\,
	datad => \icpu|i_datapath|alusrc2[0]~54_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~9_combout\);

-- Location: LCCOMB_X16_Y18_N20
\icpu|i_datapath|i_alu|ShiftLeft0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~11_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~9_combout\)) # (!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~9_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~11_combout\);

-- Location: LCCOMB_X20_Y14_N28
\icpu|i_datapath|i_alu|ShiftLeft0~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~42_combout\ = (\icpu|i_datapath|alusrc2[2]~62_combout\ & (\icpu|i_datapath|i_regfile|Mux63~19_combout\)) # (!\icpu|i_datapath|alusrc2[2]~62_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[2]~62_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux63~19_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~11_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~42_combout\);

-- Location: LCCOMB_X20_Y14_N22
\icpu|i_datapath|i_alu|ShiftLeft0~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~41_combout\ = (\icpu|i_datapath|alusrc2[2]~62_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~37_combout\)) # (!\icpu|i_datapath|alusrc2[2]~62_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[2]~62_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~37_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~40_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~41_combout\);

-- Location: LCCOMB_X23_Y14_N20
\icpu|i_datapath|i_alu|Mux19~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux19~0_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & (((!\icpu|i_datapath|i_alu|ShiftLeft0~7_combout\) # (!\icpu|i_datapath|alusrc2[2]~59_combout\)) # (!\icpu|i_datapath|alusrc2[3]~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[3]~65_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~59_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~7_combout\,
	combout => \icpu|i_datapath|i_alu|Mux19~0_combout\);

-- Location: LCCOMB_X20_Y14_N10
\icpu|i_datapath|i_alu|Mux19~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux19~1_combout\ = (\icpu|i_datapath|i_alu|Mux19~0_combout\ & ((\icpu|i_datapath|alusrc2[3]~61_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~41_combout\))) # (!\icpu|i_datapath|alusrc2[3]~61_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[3]~61_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~42_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~41_combout\,
	datad => \icpu|i_datapath|i_alu|Mux19~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux19~1_combout\);

-- Location: LCCOMB_X23_Y18_N14
\icpu|i_datapath|i_alu|result~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~38_combout\ = (\icpu|i_datapath|alusrc2[12]~16_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(12)))) # (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux51~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux51~19_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(12),
	datad => \icpu|i_datapath|alusrc2[12]~16_combout\,
	combout => \icpu|i_datapath|i_alu|result~38_combout\);

-- Location: LCCOMB_X23_Y18_N28
\icpu|i_datapath|i_alu|iadder32|bit12|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit12|sum~combout\ = \icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[12]~17_combout\ $ (\icpu|i_datapath|alusrc1~12_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit11|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc2[12]~17_combout\,
	datac => \icpu|i_datapath|alusrc1~12_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit11|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit12|sum~combout\);

-- Location: LCCOMB_X23_Y18_N30
\icpu|i_datapath|i_alu|Mux19~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux19~2_combout\ = (\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_controller|i_aludec|Selector7~3_combout\) # ((\icpu|i_datapath|i_alu|result~38_combout\)))) # (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & 
-- (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit12|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datab => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datac => \icpu|i_datapath|i_alu|result~38_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit12|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux19~2_combout\);

-- Location: LCCOMB_X23_Y18_N12
\icpu|i_datapath|i_alu|Mux19~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux19~3_combout\ = (\icpu|i_datapath|i_alu|Mux19~2_combout\ & ((\icpu|i_datapath|alusrc2[12]~17_combout\ $ (\icpu|i_datapath|alusrc1~12_combout\)) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\))) # 
-- (!\icpu|i_datapath|i_alu|Mux19~2_combout\ & (\icpu|i_datapath|alusrc2[12]~17_combout\ & (\icpu|i_datapath|alusrc1~12_combout\ & \icpu|i_controller|i_aludec|Selector7~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux19~2_combout\,
	datab => \icpu|i_datapath|alusrc2[12]~17_combout\,
	datac => \icpu|i_datapath|alusrc1~12_combout\,
	datad => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux19~3_combout\);

-- Location: LCCOMB_X20_Y18_N20
\icpu|i_datapath|i_alu|Mux19~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux19~4_combout\ = (\icpu|i_controller|i_aludec|Selector5~3_combout\ & (\icpu|i_datapath|i_alu|Mux19~1_combout\ & (\icpu|i_datapath|i_alu|Mux10~2_combout\))) # (!\icpu|i_controller|i_aludec|Selector5~3_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux19~3_combout\) # ((\icpu|i_datapath|i_alu|Mux19~1_combout\ & \icpu|i_datapath|i_alu|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector5~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux19~1_combout\,
	datac => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	datad => \icpu|i_datapath|i_alu|Mux19~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux19~4_combout\);

-- Location: IOIBUF_X0_Y27_N22
\SW[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: LCCOMB_X14_Y23_N16
\iGPIO|sw4|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~36_combout\ = (\reset_ff~q\ & \SW[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \SW[4]~input_o\,
	combout => \iGPIO|sw4|c_state~36_combout\);

-- Location: FF_X14_Y23_N17
\iGPIO|sw4|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S0~q\);

-- Location: LCCOMB_X14_Y23_N18
\iGPIO|sw4|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~35_combout\ = (\SW[4]~input_o\ & (\reset_ff~q\ & !\iGPIO|sw4|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[4]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw4|c_state.S0~q\,
	combout => \iGPIO|sw4|c_state~35_combout\);

-- Location: FF_X14_Y23_N19
\iGPIO|sw4|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S1~q\);

-- Location: LCCOMB_X14_Y23_N4
\iGPIO|sw4|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~34_combout\ = (\SW[4]~input_o\ & (\reset_ff~q\ & \iGPIO|sw4|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[4]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw4|c_state.S1~q\,
	combout => \iGPIO|sw4|c_state~34_combout\);

-- Location: FF_X14_Y23_N5
\iGPIO|sw4|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S2~q\);

-- Location: LCCOMB_X14_Y23_N10
\iGPIO|sw4|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~33_combout\ = (\reset_ff~q\ & (\SW[4]~input_o\ & \iGPIO|sw4|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \SW[4]~input_o\,
	datac => \iGPIO|sw4|c_state.S2~q\,
	combout => \iGPIO|sw4|c_state~33_combout\);

-- Location: FF_X14_Y23_N11
\iGPIO|sw4|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S3~q\);

-- Location: LCCOMB_X14_Y23_N0
\iGPIO|sw4|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~32_combout\ = (\SW[4]~input_o\ & (\reset_ff~q\ & \iGPIO|sw4|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[4]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw4|c_state.S3~q\,
	combout => \iGPIO|sw4|c_state~32_combout\);

-- Location: FF_X14_Y23_N1
\iGPIO|sw4|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S4~q\);

-- Location: LCCOMB_X14_Y23_N26
\iGPIO|sw4|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~31_combout\ = (\SW[4]~input_o\ & (\reset_ff~q\ & \iGPIO|sw4|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[4]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw4|c_state.S4~q\,
	combout => \iGPIO|sw4|c_state~31_combout\);

-- Location: FF_X14_Y23_N27
\iGPIO|sw4|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S5~q\);

-- Location: LCCOMB_X14_Y23_N20
\iGPIO|sw4|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~30_combout\ = (\iGPIO|sw4|c_state.S5~q\ & (\SW[4]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw4|c_state.S5~q\,
	datab => \SW[4]~input_o\,
	datac => \reset_ff~q\,
	combout => \iGPIO|sw4|c_state~30_combout\);

-- Location: FF_X14_Y23_N21
\iGPIO|sw4|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S6~q\);

-- Location: LCCOMB_X14_Y23_N2
\iGPIO|sw4|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~29_combout\ = (\SW[4]~input_o\ & (\reset_ff~q\ & \iGPIO|sw4|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[4]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw4|c_state.S6~q\,
	combout => \iGPIO|sw4|c_state~29_combout\);

-- Location: FF_X14_Y23_N3
\iGPIO|sw4|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S7~q\);

-- Location: LCCOMB_X14_Y23_N28
\iGPIO|sw4|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~28_combout\ = (\SW[4]~input_o\ & (\reset_ff~q\ & \iGPIO|sw4|c_state.S7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[4]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw4|c_state.S7~q\,
	combout => \iGPIO|sw4|c_state~28_combout\);

-- Location: FF_X14_Y23_N29
\iGPIO|sw4|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S8~q\);

-- Location: LCCOMB_X14_Y23_N22
\iGPIO|sw4|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~27_combout\ = (\SW[4]~input_o\ & (\reset_ff~q\ & \iGPIO|sw4|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[4]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw4|c_state.S8~q\,
	combout => \iGPIO|sw4|c_state~27_combout\);

-- Location: FF_X14_Y23_N23
\iGPIO|sw4|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S9~q\);

-- Location: LCCOMB_X14_Y23_N12
\iGPIO|sw4|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~26_combout\ = (\iGPIO|sw4|c_state.S9~q\ & (\SW[4]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw4|c_state.S9~q\,
	datab => \SW[4]~input_o\,
	datac => \reset_ff~q\,
	combout => \iGPIO|sw4|c_state~26_combout\);

-- Location: FF_X14_Y23_N13
\iGPIO|sw4|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S10~q\);

-- Location: LCCOMB_X14_Y23_N30
\iGPIO|sw4|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~25_combout\ = (\SW[4]~input_o\ & (\reset_ff~q\ & \iGPIO|sw4|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[4]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw4|c_state.S10~q\,
	combout => \iGPIO|sw4|c_state~25_combout\);

-- Location: FF_X14_Y23_N31
\iGPIO|sw4|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S11~q\);

-- Location: LCCOMB_X14_Y23_N24
\iGPIO|sw4|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~24_combout\ = (\iGPIO|sw4|c_state.S11~q\ & (\SW[4]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw4|c_state.S11~q\,
	datab => \SW[4]~input_o\,
	datac => \reset_ff~q\,
	combout => \iGPIO|sw4|c_state~24_combout\);

-- Location: FF_X14_Y23_N25
\iGPIO|sw4|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S12~q\);

-- Location: LCCOMB_X14_Y23_N6
\iGPIO|sw4|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~23_combout\ = (\SW[4]~input_o\ & (\reset_ff~q\ & \iGPIO|sw4|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[4]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw4|c_state.S12~q\,
	combout => \iGPIO|sw4|c_state~23_combout\);

-- Location: FF_X14_Y23_N7
\iGPIO|sw4|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S13~q\);

-- Location: LCCOMB_X14_Y23_N8
\iGPIO|sw4|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~22_combout\ = (\SW[4]~input_o\ & (\reset_ff~q\ & \iGPIO|sw4|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[4]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw4|c_state.S13~q\,
	combout => \iGPIO|sw4|c_state~22_combout\);

-- Location: FF_X14_Y23_N9
\iGPIO|sw4|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S14~q\);

-- Location: LCCOMB_X14_Y19_N2
\iGPIO|SW_StatusR~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|SW_StatusR~6_combout\ = (!\icpu|i_datapath|rd_data[7]~101_combout\ & ((\iGPIO|SW_StatusR\(4)) # (\iGPIO|sw4|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[7]~101_combout\,
	datac => \iGPIO|SW_StatusR\(4),
	datad => \iGPIO|sw4|c_state.S14~q\,
	combout => \iGPIO|SW_StatusR~6_combout\);

-- Location: FF_X14_Y19_N3
\iGPIO|SW_StatusR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|SW_StatusR~6_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|SW_StatusR\(4));

-- Location: LCCOMB_X14_Y19_N8
\icpu|i_datapath|rd_data[4]~128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[4]~128_combout\ = (\icpu|i_datapath|rd_data[7]~101_combout\ & \iGPIO|SW_StatusR\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[7]~101_combout\,
	datad => \iGPIO|SW_StatusR\(4),
	combout => \icpu|i_datapath|rd_data[4]~128_combout\);

-- Location: LCCOMB_X21_Y17_N24
\icpu|i_datapath|rd_data[4]~129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[4]~129_combout\ = (\icpu|i_datapath|rd_data[7]~103_combout\ & ((\iMem|altsyncram_component|auto_generated|q_b\(4)) # ((\iDecoder|Equal1~8_combout\)))) # (!\icpu|i_datapath|rd_data[7]~103_combout\ & (((!\iDecoder|Equal1~8_combout\ 
-- & \icpu|i_datapath|rd_data[4]~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_b\(4),
	datab => \icpu|i_datapath|rd_data[7]~103_combout\,
	datac => \iDecoder|Equal1~8_combout\,
	datad => \icpu|i_datapath|rd_data[4]~128_combout\,
	combout => \icpu|i_datapath|rd_data[4]~129_combout\);

-- Location: LCCOMB_X24_Y25_N0
\iGPIO|HEX3_R~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R~5_combout\ = (\icpu|i_datapath|i_regfile|Mux27~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux27~19_combout\,
	combout => \iGPIO|HEX3_R~5_combout\);

-- Location: FF_X24_Y25_N1
\iTimer|CompareR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX3_R~5_combout\,
	ena => \iTimer|CompareR[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(4));

-- Location: LCCOMB_X21_Y17_N18
\icpu|i_datapath|rd_data[4]~130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[4]~130_combout\ = (\icpu|i_datapath|rd_data[4]~129_combout\ & ((\iTimer|CompareR\(4)) # ((!\icpu|i_datapath|rd_data[7]~100_combout\)))) # (!\icpu|i_datapath|rd_data[4]~129_combout\ & (((\icpu|i_datapath|rd_data[7]~100_combout\ & 
-- \iTimer|CounterR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[4]~129_combout\,
	datab => \iTimer|CompareR\(4),
	datac => \icpu|i_datapath|rd_data[7]~100_combout\,
	datad => \iTimer|CounterR\(4),
	combout => \icpu|i_datapath|rd_data[4]~130_combout\);

-- Location: LCCOMB_X21_Y17_N12
\icpu|i_datapath|rd_data[4]~131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[4]~131_combout\ = (\icpu|i_datapath|rd_data[0]~150_combout\ & (\icpu|i_datapath|Add5~4_combout\)) # (!\icpu|i_datapath|rd_data[0]~150_combout\ & (((\icpu|i_datapath|rd_data[4]~130_combout\ & 
-- \icpu|i_controller|i_maindec|Decoder0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add5~4_combout\,
	datab => \icpu|i_datapath|rd_data[4]~130_combout\,
	datac => \icpu|i_datapath|rd_data[0]~150_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	combout => \icpu|i_datapath|rd_data[4]~131_combout\);

-- Location: LCCOMB_X21_Y17_N26
\icpu|i_datapath|rd_data[4]~132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[4]~132_combout\ = (\icpu|i_datapath|rd_data[4]~131_combout\) # ((!\icpu|i_datapath|rd_data[0]~150_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & \icpu|i_datapath|i_alu|Mux27~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[0]~150_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datac => \icpu|i_datapath|rd_data[4]~131_combout\,
	datad => \icpu|i_datapath|i_alu|Mux27~5_combout\,
	combout => \icpu|i_datapath|rd_data[4]~132_combout\);

-- Location: FF_X26_Y13_N11
\icpu|i_datapath|i_regfile|x9[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~132_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(4));

-- Location: LCCOMB_X26_Y11_N12
\icpu|i_datapath|i_regfile|Mux27~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x9\(4))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x8\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(4),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x8\(4),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux27~2_combout\);

-- Location: LCCOMB_X26_Y11_N22
\icpu|i_datapath|i_regfile|Mux27~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~3_combout\ = (\icpu|i_datapath|i_regfile|Mux27~2_combout\ & (((\icpu|i_datapath|i_regfile|x11\(4)) # (!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux27~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x10\(4) & ((\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux27~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x10\(4),
	datac => \icpu|i_datapath|i_regfile|x11\(4),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux27~3_combout\);

-- Location: LCCOMB_X23_Y19_N12
\icpu|i_datapath|alusrc2[4]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[4]~50_combout\ = (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux27~18_combout\ & ((\icpu|i_datapath|i_regfile|Mux27~1_combout\))) # (!\icpu|i_datapath|i_regfile|Mux27~18_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux27~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux27~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux27~3_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux27~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux27~18_combout\,
	combout => \icpu|i_datapath|alusrc2[4]~50_combout\);

-- Location: LCCOMB_X23_Y19_N2
\icpu|i_datapath|alusrc2[4]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[4]~51_combout\ = (\icpu|i_controller|i_maindec|WideOr1~2_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(24))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & ((\icpu|i_datapath|alusrc2[4]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(24),
	datad => \icpu|i_datapath|alusrc2[4]~50_combout\,
	combout => \icpu|i_datapath|alusrc2[4]~51_combout\);

-- Location: LCCOMB_X22_Y19_N26
\icpu|i_datapath|alusrc2[4]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[4]~66_combout\ = (\icpu|i_controller|i_maindec|Decoder0~5_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~2_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(11)))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & 
-- (\icpu|i_datapath|alusrc2[4]~51_combout\)))) # (!\icpu|i_controller|i_maindec|Decoder0~5_combout\ & (\icpu|i_datapath|alusrc2[4]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[4]~51_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~5_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datad => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	combout => \icpu|i_datapath|alusrc2[4]~66_combout\);

-- Location: LCCOMB_X16_Y17_N8
\icpu|i_datapath|i_alu|Mux7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux7~1_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|alusrc2[3]~65_combout\) # (\icpu|i_datapath|alusrc2[4]~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[3]~65_combout\,
	datac => \icpu|i_datapath|alusrc2[4]~66_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux7~1_combout\);

-- Location: LCCOMB_X17_Y17_N14
\icpu|i_datapath|i_alu|ShiftLeft0~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~55_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~31_combout\))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~32_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~31_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~55_combout\);

-- Location: LCCOMB_X17_Y17_N20
\icpu|i_datapath|i_alu|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux6~0_combout\ = (\icpu|i_datapath|i_alu|Mux7~1_combout\ & (((\icpu|i_datapath|i_alu|Mux7~0_combout\)))) # (!\icpu|i_datapath|i_alu|Mux7~1_combout\ & ((\icpu|i_datapath|i_alu|Mux7~0_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~55_combout\))) # (!\icpu|i_datapath|i_alu|Mux7~0_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~26_combout\,
	datab => \icpu|i_datapath|i_alu|Mux7~1_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~55_combout\,
	datad => \icpu|i_datapath|i_alu|Mux7~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux6~0_combout\);

-- Location: LCCOMB_X17_Y17_N12
\icpu|i_datapath|i_alu|Mux6~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux6~1_combout\ = (\icpu|i_datapath|i_alu|Mux7~1_combout\ & ((\icpu|i_datapath|i_alu|Mux6~0_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~59_combout\))) # (!\icpu|i_datapath|i_alu|Mux6~0_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~54_combout\)))) # (!\icpu|i_datapath|i_alu|Mux7~1_combout\ & (\icpu|i_datapath|i_alu|Mux6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux7~1_combout\,
	datab => \icpu|i_datapath|i_alu|Mux6~0_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~54_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~59_combout\,
	combout => \icpu|i_datapath|i_alu|Mux6~1_combout\);

-- Location: LCCOMB_X20_Y13_N18
\icpu|i_datapath|i_alu|result~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~40_combout\ = (\icpu|i_datapath|alusrc2[25]~4_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(25)))) # (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux38~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[25]~4_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux38~19_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(25),
	combout => \icpu|i_datapath|i_alu|result~40_combout\);

-- Location: LCCOMB_X21_Y13_N24
\icpu|i_datapath|i_alu|iadder32|bit25|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit25|sum~combout\ = \icpu|i_datapath|alusrc2[25]~5_combout\ $ (\icpu|i_datapath|alusrc1~25_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit24|cout~0_combout\ $ (\icpu|i_controller|i_aludec|Selector4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[25]~5_combout\,
	datab => \icpu|i_datapath|alusrc1~25_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit24|cout~0_combout\,
	datad => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit25|sum~combout\);

-- Location: LCCOMB_X21_Y13_N2
\icpu|i_datapath|i_alu|Mux6~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux6~2_combout\ = (\icpu|i_controller|i_aludec|Selector7~3_combout\ & (((\icpu|i_controller|i_aludec|Selector6~2_combout\)))) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_controller|i_aludec|Selector6~2_combout\ 
-- & (\icpu|i_datapath|i_alu|result~40_combout\)) # (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit25|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|result~40_combout\,
	datab => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datac => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit25|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux6~2_combout\);

-- Location: LCCOMB_X21_Y13_N28
\icpu|i_datapath|i_alu|Mux6~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux6~3_combout\ = (\icpu|i_datapath|alusrc2[25]~5_combout\ & (\icpu|i_datapath|i_alu|Mux6~2_combout\ $ (((\icpu|i_controller|i_aludec|Selector7~3_combout\ & \icpu|i_datapath|alusrc1~25_combout\))))) # 
-- (!\icpu|i_datapath|alusrc2[25]~5_combout\ & (\icpu|i_datapath|i_alu|Mux6~2_combout\ & ((\icpu|i_datapath|alusrc1~25_combout\) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[25]~5_combout\,
	datab => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datac => \icpu|i_datapath|alusrc1~25_combout\,
	datad => \icpu|i_datapath|i_alu|Mux6~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux6~3_combout\);

-- Location: LCCOMB_X21_Y13_N14
\icpu|i_datapath|i_alu|Mux6~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux6~4_combout\ = (\icpu|i_datapath|i_alu|Mux6~1_combout\ & ((\icpu|i_datapath|i_alu|Mux10~9_combout\) # ((!\icpu|i_controller|i_aludec|Selector5~3_combout\ & \icpu|i_datapath|i_alu|Mux6~3_combout\)))) # 
-- (!\icpu|i_datapath|i_alu|Mux6~1_combout\ & (((!\icpu|i_controller|i_aludec|Selector5~3_combout\ & \icpu|i_datapath|i_alu|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux6~1_combout\,
	datab => \icpu|i_datapath|i_alu|Mux10~9_combout\,
	datac => \icpu|i_controller|i_aludec|Selector5~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux6~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux6~4_combout\);

-- Location: LCCOMB_X20_Y13_N10
\iDecoder|Equal1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal1~1_combout\ = (\icpu|i_datapath|i_alu|Mux6~4_combout\ & (\icpu|i_datapath|i_alu|Mux4~4_combout\ & (\icpu|i_datapath|i_alu|Mux5~4_combout\ & \icpu|i_datapath|i_alu|Mux7~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux6~4_combout\,
	datab => \icpu|i_datapath|i_alu|Mux4~4_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~4_combout\,
	datad => \icpu|i_datapath|i_alu|Mux7~6_combout\,
	combout => \iDecoder|Equal1~1_combout\);

-- Location: LCCOMB_X20_Y18_N26
\iDecoder|Equal1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal1~2_combout\ = (\iDecoder|Equal1~1_combout\ & ((\icpu|i_datapath|i_alu|Mux3~4_combout\) # ((!\icpu|i_controller|i_aludec|Selector5~3_combout\ & \icpu|i_datapath|i_alu|Mux3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal1~1_combout\,
	datab => \icpu|i_datapath|i_alu|Mux3~4_combout\,
	datac => \icpu|i_controller|i_aludec|Selector5~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux3~8_combout\,
	combout => \iDecoder|Equal1~2_combout\);

-- Location: LCCOMB_X20_Y14_N24
\icpu|i_datapath|i_alu|ShiftLeft0~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~102_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|alusrc2[2]~62_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~37_combout\)) # (!\icpu|i_datapath|alusrc2[2]~62_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[2]~62_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~37_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~40_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~102_combout\);

-- Location: LCCOMB_X23_Y14_N14
\icpu|i_datapath|i_alu|ShiftLeft0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~8_combout\ = (\icpu|i_datapath|alusrc2[3]~61_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((!\icpu|i_datapath|i_alu|ShiftLeft0~7_combout\) # (!\icpu|i_datapath|alusrc2[2]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[3]~61_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~59_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~7_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~8_combout\);

-- Location: LCCOMB_X20_Y14_N4
\icpu|i_datapath|i_alu|ShiftLeft0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~12_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~8_combout\ & ((\icpu|i_datapath|alusrc2[2]~62_combout\ & (\icpu|i_datapath|i_regfile|Mux63~19_combout\)) # (!\icpu|i_datapath|alusrc2[2]~62_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[2]~62_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux63~19_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~8_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~11_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~12_combout\);

-- Location: LCCOMB_X20_Y14_N30
\icpu|i_datapath|i_alu|iadder32|bit20|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit20|sum~combout\ = \icpu|i_datapath|alusrc2[20]~33_combout\ $ (\icpu|i_datapath|alusrc1~20_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit19|cout~0_combout\ $ (\icpu|i_controller|i_aludec|Selector4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[20]~33_combout\,
	datab => \icpu|i_datapath|alusrc1~20_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit19|cout~0_combout\,
	datad => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit20|sum~combout\);

-- Location: LCCOMB_X29_Y16_N18
\icpu|i_datapath|i_alu|result~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~48_combout\ = (\icpu|i_datapath|alusrc2[20]~32_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~3_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(20))) # (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux43~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|Mux43~19_combout\,
	datad => \icpu|i_datapath|alusrc2[20]~32_combout\,
	combout => \icpu|i_datapath|i_alu|result~48_combout\);

-- Location: LCCOMB_X20_Y14_N20
\icpu|i_datapath|i_alu|Mux11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux11~0_combout\ = (\icpu|i_controller|i_aludec|Selector7~3_combout\ & (((\icpu|i_controller|i_aludec|Selector6~2_combout\)))) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_controller|i_aludec|Selector6~2_combout\ 
-- & ((\icpu|i_datapath|i_alu|result~48_combout\))) # (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit20|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit20|sum~combout\,
	datab => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datac => \icpu|i_datapath|i_alu|result~48_combout\,
	datad => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux11~0_combout\);

-- Location: LCCOMB_X20_Y14_N2
\icpu|i_datapath|i_alu|Mux11~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux11~1_combout\ = (\icpu|i_datapath|alusrc2[20]~33_combout\ & (\icpu|i_datapath|i_alu|Mux11~0_combout\ $ (((\icpu|i_controller|i_aludec|Selector7~3_combout\ & \icpu|i_datapath|alusrc1~20_combout\))))) # 
-- (!\icpu|i_datapath|alusrc2[20]~33_combout\ & (\icpu|i_datapath|i_alu|Mux11~0_combout\ & ((\icpu|i_datapath|alusrc1~20_combout\) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[20]~33_combout\,
	datab => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datac => \icpu|i_datapath|alusrc1~20_combout\,
	datad => \icpu|i_datapath|i_alu|Mux11~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux11~1_combout\);

-- Location: LCCOMB_X20_Y14_N12
\icpu|i_datapath|i_alu|Mux11~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux11~2_combout\ = (\icpu|i_datapath|i_alu|Mux10~6_combout\ & (\icpu|i_datapath|i_alu|Mux10~5_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~12_combout\))) # (!\icpu|i_datapath|i_alu|Mux10~6_combout\ & 
-- (((\icpu|i_datapath|i_alu|Mux11~1_combout\)) # (!\icpu|i_datapath|i_alu|Mux10~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux10~6_combout\,
	datab => \icpu|i_datapath|i_alu|Mux10~5_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~12_combout\,
	datad => \icpu|i_datapath|i_alu|Mux11~1_combout\,
	combout => \icpu|i_datapath|i_alu|Mux11~2_combout\);

-- Location: LCCOMB_X20_Y14_N26
\icpu|i_datapath|i_alu|Mux11~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux11~3_combout\ = (\icpu|i_datapath|i_alu|Mux10~2_combout\ & ((\icpu|i_datapath|i_alu|Mux11~2_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~87_combout\))) # (!\icpu|i_datapath|i_alu|Mux11~2_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~102_combout\)))) # (!\icpu|i_datapath|i_alu|Mux10~2_combout\ & (((\icpu|i_datapath|i_alu|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~102_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~87_combout\,
	datad => \icpu|i_datapath|i_alu|Mux11~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux11~3_combout\);

-- Location: LCCOMB_X21_Y14_N14
\iDecoder|Equal1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal1~4_combout\ = (\icpu|i_datapath|i_alu|Mux11~3_combout\ & (\icpu|i_datapath|i_alu|Mux12~3_combout\ & (\icpu|i_datapath|i_alu|Mux14~3_combout\ & \icpu|i_datapath|i_alu|Mux10~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux11~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux12~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux14~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux10~8_combout\,
	combout => \iDecoder|Equal1~4_combout\);

-- Location: LCCOMB_X21_Y14_N8
\iDecoder|Equal1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal1~5_combout\ = (\icpu|i_datapath|i_alu|Mux15~3_combout\ & (\icpu|i_datapath|i_alu|Mux13~3_combout\ & (\icpu|i_datapath|i_alu|Mux9~3_combout\ & \icpu|i_datapath|i_alu|Mux8~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux15~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux13~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux8~3_combout\,
	combout => \iDecoder|Equal1~5_combout\);

-- Location: LCCOMB_X21_Y14_N20
\iDecoder|Equal1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal1~6_combout\ = (\icpu|i_datapath|i_alu|Mux1~9_combout\ & (\iDecoder|Equal1~4_combout\ & (\iDecoder|Equal1~5_combout\ & \icpu|i_datapath|i_alu|Mux0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux1~9_combout\,
	datab => \iDecoder|Equal1~4_combout\,
	datac => \iDecoder|Equal1~5_combout\,
	datad => \icpu|i_datapath|i_alu|Mux0~7_combout\,
	combout => \iDecoder|Equal1~6_combout\);

-- Location: LCCOMB_X22_Y12_N4
\iDecoder|Equal1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal1~3_combout\ = (!\icpu|i_datapath|i_alu|Mux17~2_combout\ & !\icpu|i_datapath|i_alu|Mux16~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|i_alu|Mux17~2_combout\,
	datad => \icpu|i_datapath|i_alu|Mux16~2_combout\,
	combout => \iDecoder|Equal1~3_combout\);

-- Location: LCCOMB_X22_Y12_N24
\iDecoder|Equal1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal1~0_combout\ = (!\icpu|i_datapath|i_alu|Mux19~4_combout\ & ((\icpu|i_datapath|i_alu|Mux2~3_combout\) # ((\icpu|i_datapath|i_alu|Mux2~5_combout\ & !\icpu|i_controller|i_aludec|Selector5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux2~5_combout\,
	datab => \icpu|i_controller|i_aludec|Selector5~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux2~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux19~4_combout\,
	combout => \iDecoder|Equal1~0_combout\);

-- Location: LCCOMB_X22_Y12_N6
\iDecoder|Equal1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal1~7_combout\ = (\iDecoder|Equal1~2_combout\ & (\iDecoder|Equal1~6_combout\ & (\iDecoder|Equal1~3_combout\ & \iDecoder|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal1~2_combout\,
	datab => \iDecoder|Equal1~6_combout\,
	datac => \iDecoder|Equal1~3_combout\,
	datad => \iDecoder|Equal1~0_combout\,
	combout => \iDecoder|Equal1~7_combout\);

-- Location: LCCOMB_X14_Y16_N18
\iGPIO|always0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|always0~0_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~5_combout\ & (\iGPIO|Equal0~2_combout\ & (\iDecoder|Equal1~7_combout\ & \icpu|i_datapath|i_alu|Mux18~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~5_combout\,
	datab => \iGPIO|Equal0~2_combout\,
	datac => \iDecoder|Equal1~7_combout\,
	datad => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	combout => \iGPIO|always0~0_combout\);

-- Location: LCCOMB_X14_Y16_N12
\iGPIO|BUTTON_StatusR~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|BUTTON_StatusR~0_combout\ = (!\iGPIO|always0~0_combout\ & ((\iGPIO|button1|c_state.S14~q\) # (\iGPIO|BUTTON_StatusR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|button1|c_state.S14~q\,
	datac => \iGPIO|BUTTON_StatusR\(1),
	datad => \iGPIO|always0~0_combout\,
	combout => \iGPIO|BUTTON_StatusR~0_combout\);

-- Location: FF_X14_Y16_N13
\iGPIO|BUTTON_StatusR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|BUTTON_StatusR~0_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|BUTTON_StatusR\(1));

-- Location: LCCOMB_X14_Y16_N24
\icpu|i_datapath|rd_data[1]~133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[1]~133_combout\ = (\icpu|i_datapath|i_alu|Mux18~4_combout\ & (\iDecoder|Equal1~7_combout\ & ((\iGPIO|Equal1~0_combout\) # (\iGPIO|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|Equal1~0_combout\,
	datab => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	datac => \iDecoder|Equal1~7_combout\,
	datad => \iGPIO|Equal0~2_combout\,
	combout => \icpu|i_datapath|rd_data[1]~133_combout\);

-- Location: LCCOMB_X14_Y16_N10
\icpu|i_datapath|rd_data[1]~134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[1]~134_combout\ = (\iTimer|CounterR\(1) & (\iTimer|Equal2~1_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~5_combout\ & \iDecoder|Equal1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(1),
	datab => \iTimer|Equal2~1_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~5_combout\,
	datad => \iDecoder|Equal1~8_combout\,
	combout => \icpu|i_datapath|rd_data[1]~134_combout\);

-- Location: LCCOMB_X14_Y16_N0
\icpu|i_datapath|rd_data[1]~135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[1]~135_combout\ = (\iDecoder|Equal1~7_combout\ & ((\iGPIO|Equal0~2_combout\) # (!\icpu|i_datapath|i_alu|Mux18~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	datac => \iDecoder|Equal1~7_combout\,
	datad => \iGPIO|Equal0~2_combout\,
	combout => \icpu|i_datapath|rd_data[1]~135_combout\);

-- Location: LCCOMB_X14_Y16_N16
\iDecoder|Equal3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal3~0_combout\ = (!\icpu|i_datapath|i_alu|Mux18~4_combout\) # (!\iDecoder|Equal1~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \iDecoder|Equal1~7_combout\,
	datad => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	combout => \iDecoder|Equal3~0_combout\);

-- Location: LCCOMB_X14_Y16_N22
\icpu|i_datapath|rd_data[1]~136\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[1]~136_combout\ = (\icpu|i_datapath|rd_data[1]~135_combout\ & ((\icpu|i_datapath|rd_data[1]~134_combout\) # ((!\iDecoder|Equal3~0_combout\)))) # (!\icpu|i_datapath|rd_data[1]~135_combout\ & 
-- (((\iMem|altsyncram_component|auto_generated|q_b\(1) & \iDecoder|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[1]~134_combout\,
	datab => \icpu|i_datapath|rd_data[1]~135_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_b\(1),
	datad => \iDecoder|Equal3~0_combout\,
	combout => \icpu|i_datapath|rd_data[1]~136_combout\);

-- Location: IOIBUF_X0_Y27_N1
\SW[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: LCCOMB_X16_Y23_N28
\iGPIO|sw1|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~36_combout\ = (\SW[1]~input_o\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[1]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw1|c_state~36_combout\);

-- Location: FF_X16_Y23_N29
\iGPIO|sw1|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S0~q\);

-- Location: LCCOMB_X16_Y23_N2
\iGPIO|sw1|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~35_combout\ = (\reset_ff~q\ & (\SW[1]~input_o\ & !\iGPIO|sw1|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[1]~input_o\,
	datad => \iGPIO|sw1|c_state.S0~q\,
	combout => \iGPIO|sw1|c_state~35_combout\);

-- Location: FF_X16_Y23_N3
\iGPIO|sw1|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S1~q\);

-- Location: LCCOMB_X16_Y23_N24
\iGPIO|sw1|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~34_combout\ = (\reset_ff~q\ & (\SW[1]~input_o\ & \iGPIO|sw1|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[1]~input_o\,
	datad => \iGPIO|sw1|c_state.S1~q\,
	combout => \iGPIO|sw1|c_state~34_combout\);

-- Location: FF_X16_Y23_N25
\iGPIO|sw1|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S2~q\);

-- Location: LCCOMB_X16_Y23_N26
\iGPIO|sw1|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~33_combout\ = (\iGPIO|sw1|c_state.S2~q\ & (\SW[1]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|sw1|c_state.S2~q\,
	datac => \SW[1]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw1|c_state~33_combout\);

-- Location: FF_X16_Y23_N27
\iGPIO|sw1|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S3~q\);

-- Location: LCCOMB_X16_Y23_N16
\iGPIO|sw1|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~32_combout\ = (\iGPIO|sw1|c_state.S3~q\ & (\SW[1]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw1|c_state.S3~q\,
	datac => \SW[1]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw1|c_state~32_combout\);

-- Location: FF_X16_Y23_N17
\iGPIO|sw1|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S4~q\);

-- Location: LCCOMB_X16_Y23_N10
\iGPIO|sw1|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~31_combout\ = (\reset_ff~q\ & (\SW[1]~input_o\ & \iGPIO|sw1|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[1]~input_o\,
	datad => \iGPIO|sw1|c_state.S4~q\,
	combout => \iGPIO|sw1|c_state~31_combout\);

-- Location: FF_X16_Y23_N11
\iGPIO|sw1|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S5~q\);

-- Location: LCCOMB_X16_Y23_N0
\iGPIO|sw1|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~30_combout\ = (\iGPIO|sw1|c_state.S5~q\ & (\SW[1]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw1|c_state.S5~q\,
	datac => \SW[1]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw1|c_state~30_combout\);

-- Location: FF_X16_Y23_N1
\iGPIO|sw1|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S6~q\);

-- Location: LCCOMB_X16_Y23_N30
\iGPIO|sw1|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~29_combout\ = (\SW[1]~input_o\ & (\iGPIO|sw1|c_state.S6~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[1]~input_o\,
	datac => \iGPIO|sw1|c_state.S6~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw1|c_state~29_combout\);

-- Location: FF_X16_Y23_N31
\iGPIO|sw1|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S7~q\);

-- Location: LCCOMB_X16_Y23_N8
\iGPIO|sw1|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~28_combout\ = (\iGPIO|sw1|c_state.S7~q\ & (\SW[1]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw1|c_state.S7~q\,
	datac => \SW[1]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw1|c_state~28_combout\);

-- Location: FF_X16_Y23_N9
\iGPIO|sw1|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S8~q\);

-- Location: LCCOMB_X16_Y23_N6
\iGPIO|sw1|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~27_combout\ = (\SW[1]~input_o\ & (\iGPIO|sw1|c_state.S8~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[1]~input_o\,
	datac => \iGPIO|sw1|c_state.S8~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw1|c_state~27_combout\);

-- Location: FF_X16_Y23_N7
\iGPIO|sw1|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S9~q\);

-- Location: LCCOMB_X16_Y23_N4
\iGPIO|sw1|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~26_combout\ = (\iGPIO|sw1|c_state.S9~q\ & (\SW[1]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw1|c_state.S9~q\,
	datac => \SW[1]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw1|c_state~26_combout\);

-- Location: FF_X16_Y23_N5
\iGPIO|sw1|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S10~q\);

-- Location: LCCOMB_X16_Y23_N14
\iGPIO|sw1|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~25_combout\ = (\SW[1]~input_o\ & (\iGPIO|sw1|c_state.S10~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[1]~input_o\,
	datac => \iGPIO|sw1|c_state.S10~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw1|c_state~25_combout\);

-- Location: FF_X16_Y23_N15
\iGPIO|sw1|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S11~q\);

-- Location: LCCOMB_X16_Y23_N12
\iGPIO|sw1|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~24_combout\ = (\SW[1]~input_o\ & (\iGPIO|sw1|c_state.S11~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[1]~input_o\,
	datac => \iGPIO|sw1|c_state.S11~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw1|c_state~24_combout\);

-- Location: FF_X16_Y23_N13
\iGPIO|sw1|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S12~q\);

-- Location: LCCOMB_X16_Y23_N22
\iGPIO|sw1|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~23_combout\ = (\iGPIO|sw1|c_state.S12~q\ & (\SW[1]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw1|c_state.S12~q\,
	datac => \SW[1]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw1|c_state~23_combout\);

-- Location: FF_X16_Y23_N23
\iGPIO|sw1|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S13~q\);

-- Location: LCCOMB_X16_Y23_N20
\iGPIO|sw1|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~22_combout\ = (\iGPIO|sw1|c_state.S13~q\ & (\SW[1]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw1|c_state.S13~q\,
	datac => \SW[1]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw1|c_state~22_combout\);

-- Location: FF_X16_Y23_N21
\iGPIO|sw1|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S14~q\);

-- Location: LCCOMB_X14_Y19_N28
\iGPIO|SW_StatusR~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|SW_StatusR~7_combout\ = (!\icpu|i_datapath|rd_data[7]~101_combout\ & ((\iGPIO|SW_StatusR\(1)) # (\iGPIO|sw1|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[7]~101_combout\,
	datac => \iGPIO|SW_StatusR\(1),
	datad => \iGPIO|sw1|c_state.S14~q\,
	combout => \iGPIO|SW_StatusR~7_combout\);

-- Location: FF_X14_Y19_N29
\iGPIO|SW_StatusR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|SW_StatusR~7_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|SW_StatusR\(1));

-- Location: LCCOMB_X14_Y16_N20
\icpu|i_datapath|rd_data[1]~137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[1]~137_combout\ = (\icpu|i_datapath|rd_data[1]~133_combout\ & ((\icpu|i_datapath|rd_data[1]~136_combout\ & (\iGPIO|BUTTON_StatusR\(1))) # (!\icpu|i_datapath|rd_data[1]~136_combout\ & ((\iGPIO|SW_StatusR\(1)))))) # 
-- (!\icpu|i_datapath|rd_data[1]~133_combout\ & (((\icpu|i_datapath|rd_data[1]~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|BUTTON_StatusR\(1),
	datab => \icpu|i_datapath|rd_data[1]~133_combout\,
	datac => \icpu|i_datapath|rd_data[1]~136_combout\,
	datad => \iGPIO|SW_StatusR\(1),
	combout => \icpu|i_datapath|rd_data[1]~137_combout\);

-- Location: LCCOMB_X24_Y25_N18
\iGPIO|HEX3_R~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R~2_combout\ = (\icpu|i_datapath|i_regfile|Mux30~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux30~19_combout\,
	combout => \iGPIO|HEX3_R~2_combout\);

-- Location: LCCOMB_X24_Y25_N14
\iTimer|CompareR[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR[1]~feeder_combout\ = \iGPIO|HEX3_R~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~2_combout\,
	combout => \iTimer|CompareR[1]~feeder_combout\);

-- Location: FF_X24_Y25_N15
\iTimer|CompareR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR[1]~feeder_combout\,
	ena => \iTimer|CompareR[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(1));

-- Location: LCCOMB_X23_Y12_N6
\icpu|i_datapath|rd_data[1]~140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[1]~140_combout\ = (\icpu|i_controller|i_maindec|Decoder0~6_combout\ & (((\icpu|i_datapath|rd_data[1]~139_combout\)))) # (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & ((\icpu|i_datapath|rd_data[1]~139_combout\ & 
-- (\icpu|i_datapath|pc\(1))) # (!\icpu|i_datapath|rd_data[1]~139_combout\ & ((\icpu|i_datapath|i_alu|Mux30~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datab => \icpu|i_datapath|pc\(1),
	datac => \icpu|i_datapath|i_alu|Mux30~5_combout\,
	datad => \icpu|i_datapath|rd_data[1]~139_combout\,
	combout => \icpu|i_datapath|rd_data[1]~140_combout\);

-- Location: LCCOMB_X23_Y12_N0
\icpu|i_datapath|rd_data[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data\(1) = (\icpu|i_controller|i_maindec|Decoder0~6_combout\ & ((\icpu|i_datapath|rd_data[1]~140_combout\ & ((\iTimer|CompareR\(1)))) # (!\icpu|i_datapath|rd_data[1]~140_combout\ & (\icpu|i_datapath|rd_data[1]~137_combout\)))) # 
-- (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & (((\icpu|i_datapath|rd_data[1]~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[1]~137_combout\,
	datab => \iTimer|CompareR\(1),
	datac => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datad => \icpu|i_datapath|rd_data[1]~140_combout\,
	combout => \icpu|i_datapath|rd_data\(1));

-- Location: LCCOMB_X23_Y12_N4
\icpu|i_datapath|i_regfile|x15[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[1]~feeder_combout\ = \icpu|i_datapath|rd_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data\(1),
	combout => \icpu|i_datapath|i_regfile|x15[1]~feeder_combout\);

-- Location: FF_X23_Y12_N5
\icpu|i_datapath|i_regfile|x15[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[1]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(1));

-- Location: LCCOMB_X31_Y19_N24
\icpu|i_datapath|i_regfile|Mux30~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x13\(1)) # ((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\icpu|i_datapath|i_regfile|x12\(1) & !\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(1),
	datab => \icpu|i_datapath|i_regfile|x12\(1),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux30~17_combout\);

-- Location: LCCOMB_X24_Y19_N14
\icpu|i_datapath|i_regfile|Mux30~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux30~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(1))) # (!\icpu|i_datapath|i_regfile|Mux30~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(1)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux30~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(1),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x14\(1),
	datad => \icpu|i_datapath|i_regfile|Mux30~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux30~18_combout\);

-- Location: LCCOMB_X27_Y13_N26
\icpu|i_datapath|i_regfile|Mux30~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x10\(1))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x8\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x10\(1),
	datac => \icpu|i_datapath|i_regfile|x8\(1),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux30~10_combout\);

-- Location: LCCOMB_X27_Y13_N4
\icpu|i_datapath|i_regfile|Mux30~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~11_combout\ = (\icpu|i_datapath|i_regfile|Mux30~10_combout\ & (((\icpu|i_datapath|i_regfile|x11\(1)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux30~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(1) & ((\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux30~10_combout\,
	datab => \icpu|i_datapath|i_regfile|x9\(1),
	datac => \icpu|i_datapath|i_regfile|x11\(1),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux30~11_combout\);

-- Location: LCCOMB_X26_Y12_N20
\icpu|i_datapath|i_regfile|Mux30~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|x5\(1)) # (\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\icpu|i_datapath|i_regfile|x4\(1) & ((!\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x4\(1),
	datac => \icpu|i_datapath|i_regfile|x5\(1),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux30~12_combout\);

-- Location: LCCOMB_X26_Y12_N22
\icpu|i_datapath|i_regfile|Mux30~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux30~12_combout\ & (\icpu|i_datapath|i_regfile|x7\(1))) # (!\icpu|i_datapath|i_regfile|Mux30~12_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x6\(1)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux30~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(1),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x6\(1),
	datad => \icpu|i_datapath|i_regfile|Mux30~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux30~13_combout\);

-- Location: LCCOMB_X26_Y12_N4
\icpu|i_datapath|i_regfile|Mux30~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~14_combout\ = (\icpu|i_datapath|i_regfile|Mux24~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux30~13_combout\) # (!\icpu|i_datapath|i_regfile|Mux24~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(1) & ((\icpu|i_datapath|i_regfile|Mux24~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(1),
	datab => \icpu|i_datapath|i_regfile|Mux24~4_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux30~13_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux24~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux30~14_combout\);

-- Location: LCCOMB_X23_Y12_N24
\icpu|i_datapath|i_regfile|Mux30~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~15_combout\ = (\icpu|i_datapath|i_regfile|Mux30~14_combout\ & (((\icpu|i_datapath|i_regfile|x3\(1)) # (!\icpu|i_datapath|i_regfile|Mux24~2_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux30~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(1) & ((\icpu|i_datapath|i_regfile|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(1),
	datab => \icpu|i_datapath|i_regfile|x3\(1),
	datac => \icpu|i_datapath|i_regfile|Mux30~14_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux24~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux30~15_combout\);

-- Location: LCCOMB_X24_Y16_N14
\icpu|i_datapath|i_regfile|Mux30~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~16_combout\ = (\icpu|i_datapath|i_regfile|Mux24~0_combout\ & (\icpu|i_datapath|i_regfile|Mux24~1_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~1_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux30~11_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux30~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux30~11_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux30~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux30~16_combout\);

-- Location: LCCOMB_X28_Y19_N10
\icpu|i_datapath|i_regfile|Mux30~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x23\(1)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x19\(1) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(1),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x23\(1),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux30~7_combout\);

-- Location: LCCOMB_X28_Y19_N8
\icpu|i_datapath|i_regfile|Mux30~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~8_combout\ = (\icpu|i_datapath|i_regfile|Mux30~7_combout\ & ((\icpu|i_datapath|i_regfile|x31\(1)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux30~7_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x27\(1) & \iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux30~7_combout\,
	datab => \icpu|i_datapath|i_regfile|x31\(1),
	datac => \icpu|i_datapath|i_regfile|x27\(1),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux30~8_combout\);

-- Location: LCCOMB_X24_Y12_N2
\icpu|i_datapath|i_regfile|Mux30~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x22\(1)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x18\(1) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(1),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x22\(1),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux30~0_combout\);

-- Location: LCCOMB_X24_Y12_N20
\icpu|i_datapath|i_regfile|Mux30~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux30~0_combout\ & (\icpu|i_datapath|i_regfile|x30\(1))) # (!\icpu|i_datapath|i_regfile|Mux30~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(1)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(1),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x26\(1),
	datad => \icpu|i_datapath|i_regfile|Mux30~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux30~1_combout\);

-- Location: LCCOMB_X21_Y19_N16
\icpu|i_datapath|i_regfile|Mux30~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x25\(1)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x17\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(1),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x25\(1),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux30~2_combout\);

-- Location: LCCOMB_X21_Y19_N2
\icpu|i_datapath|i_regfile|Mux30~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux30~2_combout\ & (\icpu|i_datapath|i_regfile|x29\(1))) # (!\icpu|i_datapath|i_regfile|Mux30~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(1)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(1),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x21\(1),
	datad => \icpu|i_datapath|i_regfile|Mux30~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux30~3_combout\);

-- Location: LCCOMB_X23_Y18_N20
\icpu|i_datapath|i_regfile|Mux30~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(1)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(1),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x24\(1),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux30~4_combout\);

-- Location: LCCOMB_X23_Y18_N2
\icpu|i_datapath|i_regfile|Mux30~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux30~4_combout\ & (\icpu|i_datapath|i_regfile|x28\(1))) # (!\icpu|i_datapath|i_regfile|Mux30~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(1)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(1),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x20\(1),
	datad => \icpu|i_datapath|i_regfile|Mux30~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux30~5_combout\);

-- Location: LCCOMB_X24_Y16_N10
\icpu|i_datapath|i_regfile|Mux30~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\iMem|altsyncram_component|auto_generated|q_a\(21)) # ((\icpu|i_datapath|i_regfile|Mux30~3_combout\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux30~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux30~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux30~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux30~6_combout\);

-- Location: LCCOMB_X24_Y16_N12
\icpu|i_datapath|i_regfile|Mux30~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux30~6_combout\ & (\icpu|i_datapath|i_regfile|Mux30~8_combout\)) # (!\icpu|i_datapath|i_regfile|Mux30~6_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux30~1_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux30~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux30~8_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux30~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux30~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux30~9_combout\);

-- Location: LCCOMB_X24_Y16_N28
\icpu|i_datapath|i_regfile|Mux30~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~19_combout\ = (\icpu|i_datapath|i_regfile|Mux24~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux30~16_combout\ & (\icpu|i_datapath|i_regfile|Mux30~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux30~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux30~9_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux30~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux30~18_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux30~16_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux30~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux30~19_combout\);

-- Location: LCCOMB_X17_Y16_N30
\icpu|i_datapath|alusrc2[1]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[1]~63_combout\ = (\icpu|i_datapath|alusrc2[1]~55_combout\) # ((\icpu|i_datapath|i_regfile|Mux30~19_combout\ & !\icpu|i_controller|i_maindec|WideOr1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux30~19_combout\,
	datab => \icpu|i_datapath|alusrc2[1]~55_combout\,
	datad => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	combout => \icpu|i_datapath|alusrc2[1]~63_combout\);

-- Location: LCCOMB_X15_Y16_N22
\icpu|i_datapath|i_alu|ShiftLeft0~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~101_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & (!\icpu|i_datapath|alusrc2[3]~65_combout\ & (!\icpu|i_datapath|alusrc2[1]~63_combout\ & !\icpu|i_datapath|alusrc2[2]~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \icpu|i_datapath|alusrc2[3]~65_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~63_combout\,
	datad => \icpu|i_datapath|alusrc2[2]~59_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~101_combout\);

-- Location: LCCOMB_X15_Y16_N8
\icpu|i_datapath|i_alu|ShiftLeft0~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~115_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~101_combout\ & ((\icpu|i_datapath|alusrc2[0]~54_combout\ & (\icpu|i_datapath|i_regfile|Mux63~19_combout\)) # (!\icpu|i_datapath|alusrc2[0]~54_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux62~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~101_combout\,
	datab => \icpu|i_datapath|alusrc2[0]~54_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux63~19_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux62~19_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~115_combout\);

-- Location: LCCOMB_X15_Y16_N2
\icpu|i_datapath|i_alu|Mux30~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux30~2_combout\ = (\icpu|i_controller|i_aludec|Selector6~2_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux62~19_combout\) # (\icpu|i_datapath|alusrc2[1]~63_combout\)))) # 
-- (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux62~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux62~19_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~63_combout\,
	datad => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux30~2_combout\);

-- Location: LCCOMB_X19_Y13_N10
\icpu|i_datapath|i_alu|Mux30~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux30~6_combout\ = \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ $ (((\icpu|i_controller|i_aludec|Selector6~2_combout\ & (\icpu|i_datapath|i_regfile|Mux62~19_combout\ & !\icpu|i_controller|i_maindec|Decoder0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datab => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux62~19_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux30~6_combout\);

-- Location: LCCOMB_X19_Y13_N6
\icpu|i_datapath|i_alu|iadder32|bit1|sum~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit1|sum~0_combout\ = \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ $ (\icpu|i_datapath|alusrc1~1_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ $ (!\icpu|i_controller|i_aludec|Selector4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datab => \icpu|i_datapath|alusrc1~1_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	datad => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit1|sum~0_combout\);

-- Location: LCCOMB_X19_Y13_N12
\icpu|i_datapath|i_alu|Mux30~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux30~3_combout\ = (\icpu|i_controller|i_aludec|Selector7~3_combout\ & (\icpu|i_datapath|i_alu|Mux30~6_combout\)) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit1|sum~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux30~6_combout\,
	datac => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit1|sum~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux30~3_combout\);

-- Location: LCCOMB_X19_Y13_N2
\icpu|i_datapath|i_alu|Mux30~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux30~4_combout\ = (\icpu|i_controller|i_aludec|Selector7~3_combout\ & (\icpu|i_datapath|i_alu|Mux30~3_combout\ & ((\icpu|i_controller|i_aludec|Selector6~2_combout\) # (\icpu|i_datapath|i_alu|Mux30~2_combout\)))) # 
-- (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_controller|i_aludec|Selector6~2_combout\ & (\icpu|i_datapath|i_alu|Mux30~2_combout\)) # (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((!\icpu|i_datapath|i_alu|Mux30~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datab => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datac => \icpu|i_datapath|i_alu|Mux30~2_combout\,
	datad => \icpu|i_datapath|i_alu|Mux30~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux30~4_combout\);

-- Location: LCCOMB_X19_Y14_N16
\icpu|i_datapath|i_alu|Mux30~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux30~5_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~115_combout\ & ((\icpu|i_datapath|i_alu|Mux10~2_combout\) # ((\icpu|i_datapath|i_alu|Mux30~4_combout\ & !\icpu|i_controller|i_aludec|Selector5~3_combout\)))) # 
-- (!\icpu|i_datapath|i_alu|ShiftLeft0~115_combout\ & (\icpu|i_datapath|i_alu|Mux30~4_combout\ & (!\icpu|i_controller|i_aludec|Selector5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~115_combout\,
	datab => \icpu|i_datapath|i_alu|Mux30~4_combout\,
	datac => \icpu|i_controller|i_aludec|Selector5~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux30~5_combout\);

-- Location: LCCOMB_X19_Y12_N22
\iGPIO|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|Equal0~0_combout\ = (!\icpu|i_datapath|i_alu|Mux20~16_combout\ & (!\icpu|i_datapath|i_alu|Mux21~6_combout\ & (!\icpu|i_datapath|i_alu|Mux26~6_combout\ & !\icpu|i_datapath|i_alu|Mux25~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~16_combout\,
	datab => \icpu|i_datapath|i_alu|Mux21~6_combout\,
	datac => \icpu|i_datapath|i_alu|Mux26~6_combout\,
	datad => \icpu|i_datapath|i_alu|Mux25~8_combout\,
	combout => \iGPIO|Equal0~0_combout\);

-- Location: LCCOMB_X19_Y14_N20
\iGPIO|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|Equal0~1_combout\ = (!\icpu|i_datapath|i_alu|Mux31~2_combout\ & (!\icpu|i_datapath|i_alu|Mux30~5_combout\ & (\iGPIO|Equal0~0_combout\ & !\icpu|i_datapath|i_alu|Mux24~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux31~2_combout\,
	datab => \icpu|i_datapath|i_alu|Mux30~5_combout\,
	datac => \iGPIO|Equal0~0_combout\,
	datad => \icpu|i_datapath|i_alu|Mux24~6_combout\,
	combout => \iGPIO|Equal0~1_combout\);

-- Location: LCCOMB_X17_Y16_N0
\iGPIO|LEDG_R[9]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R[9]~2_combout\ = (\iGPIO|Equal0~1_combout\ & (!\icpu|i_datapath|i_alu|Mux23~8_combout\ & !\icpu|i_datapath|i_alu|Mux22~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|Equal0~1_combout\,
	datab => \icpu|i_datapath|i_alu|Mux23~8_combout\,
	datad => \icpu|i_datapath|i_alu|Mux22~6_combout\,
	combout => \iGPIO|LEDG_R[9]~2_combout\);

-- Location: LCCOMB_X17_Y16_N24
\iGPIO|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|Equal0~2_combout\ = (!\icpu|i_datapath|i_alu|Mux27~5_combout\ & (!\icpu|i_datapath|i_alu|Mux29~5_combout\ & (!\icpu|i_datapath|i_alu|Mux28~3_combout\ & \iGPIO|LEDG_R[9]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux27~5_combout\,
	datab => \icpu|i_datapath|i_alu|Mux29~5_combout\,
	datac => \icpu|i_datapath|i_alu|Mux28~3_combout\,
	datad => \iGPIO|LEDG_R[9]~2_combout\,
	combout => \iGPIO|Equal0~2_combout\);

-- Location: LCCOMB_X14_Y16_N14
\icpu|i_datapath|rd_data[1]~138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[1]~138_combout\ = (\icpu|i_controller|i_maindec|Decoder0~6_combout\ & (\iGPIO|Equal0~2_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~5_combout\ & \iDecoder|Equal1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datab => \iGPIO|Equal0~2_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~5_combout\,
	datad => \iDecoder|Equal1~8_combout\,
	combout => \icpu|i_datapath|rd_data[1]~138_combout\);

-- Location: LCCOMB_X23_Y12_N12
\icpu|i_datapath|rd_data[1]~139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[1]~139_combout\ = (\icpu|i_datapath|rd_data[0]~150_combout\) # (\icpu|i_datapath|rd_data[1]~138_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|rd_data[0]~150_combout\,
	datad => \icpu|i_datapath|rd_data[1]~138_combout\,
	combout => \icpu|i_datapath|rd_data[1]~139_combout\);

-- Location: LCCOMB_X23_Y12_N14
\icpu|i_datapath|rd_data[2]~144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[2]~144_combout\ = (\icpu|i_controller|i_maindec|Decoder0~6_combout\ & (((\icpu|i_datapath|rd_data[1]~139_combout\)))) # (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & ((\icpu|i_datapath|rd_data[1]~139_combout\ & 
-- ((\icpu|i_datapath|Add5~0_combout\))) # (!\icpu|i_datapath|rd_data[1]~139_combout\ & (\icpu|i_datapath|i_alu|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux29~5_combout\,
	datab => \icpu|i_datapath|Add5~0_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datad => \icpu|i_datapath|rd_data[1]~139_combout\,
	combout => \icpu|i_datapath|rd_data[2]~144_combout\);

-- Location: LCCOMB_X24_Y25_N4
\iGPIO|HEX3_R~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R~3_combout\ = (\icpu|i_datapath|i_regfile|Mux29~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux29~19_combout\,
	combout => \iGPIO|HEX3_R~3_combout\);

-- Location: FF_X24_Y25_N21
\iTimer|CompareR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~3_combout\,
	sload => VCC,
	ena => \iTimer|CompareR[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(2));

-- Location: IOIBUF_X0_Y23_N1
\BUTTON[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BUTTON(2),
	o => \BUTTON[2]~input_o\);

-- Location: LCCOMB_X15_Y11_N22
\iGPIO|button2|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~36_combout\ = (\reset_ff~q\ & !\BUTTON[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \BUTTON[2]~input_o\,
	combout => \iGPIO|button2|c_state~36_combout\);

-- Location: FF_X15_Y11_N23
\iGPIO|button2|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S0~q\);

-- Location: LCCOMB_X15_Y11_N4
\iGPIO|button2|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~35_combout\ = (!\iGPIO|button2|c_state.S0~q\ & (\reset_ff~q\ & !\BUTTON[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|button2|c_state.S0~q\,
	datab => \reset_ff~q\,
	datad => \BUTTON[2]~input_o\,
	combout => \iGPIO|button2|c_state~35_combout\);

-- Location: FF_X15_Y11_N5
\iGPIO|button2|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S1~q\);

-- Location: LCCOMB_X15_Y11_N10
\iGPIO|button2|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~34_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \iGPIO|button2|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|button2|c_state.S1~q\,
	combout => \iGPIO|button2|c_state~34_combout\);

-- Location: FF_X15_Y11_N11
\iGPIO|button2|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S2~q\);

-- Location: LCCOMB_X15_Y11_N20
\iGPIO|button2|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~33_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \iGPIO|button2|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|button2|c_state.S2~q\,
	combout => \iGPIO|button2|c_state~33_combout\);

-- Location: FF_X15_Y11_N21
\iGPIO|button2|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S3~q\);

-- Location: LCCOMB_X15_Y11_N26
\iGPIO|button2|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~32_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \iGPIO|button2|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|button2|c_state.S3~q\,
	combout => \iGPIO|button2|c_state~32_combout\);

-- Location: FF_X15_Y11_N27
\iGPIO|button2|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S4~q\);

-- Location: LCCOMB_X15_Y11_N16
\iGPIO|button2|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~31_combout\ = (\iGPIO|button2|c_state.S4~q\ & (\reset_ff~q\ & !\BUTTON[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|button2|c_state.S4~q\,
	datab => \reset_ff~q\,
	datad => \BUTTON[2]~input_o\,
	combout => \iGPIO|button2|c_state~31_combout\);

-- Location: FF_X15_Y11_N17
\iGPIO|button2|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S5~q\);

-- Location: LCCOMB_X15_Y11_N2
\iGPIO|button2|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~30_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \iGPIO|button2|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|button2|c_state.S5~q\,
	combout => \iGPIO|button2|c_state~30_combout\);

-- Location: FF_X15_Y11_N3
\iGPIO|button2|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S6~q\);

-- Location: LCCOMB_X15_Y11_N12
\iGPIO|button2|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~29_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \iGPIO|button2|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|button2|c_state.S6~q\,
	combout => \iGPIO|button2|c_state~29_combout\);

-- Location: FF_X15_Y11_N13
\iGPIO|button2|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S7~q\);

-- Location: LCCOMB_X15_Y11_N6
\iGPIO|button2|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~28_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \iGPIO|button2|c_state.S7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|button2|c_state.S7~q\,
	combout => \iGPIO|button2|c_state~28_combout\);

-- Location: FF_X15_Y11_N7
\iGPIO|button2|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S8~q\);

-- Location: LCCOMB_X15_Y11_N24
\iGPIO|button2|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~27_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \iGPIO|button2|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|button2|c_state.S8~q\,
	combout => \iGPIO|button2|c_state~27_combout\);

-- Location: FF_X15_Y11_N25
\iGPIO|button2|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S9~q\);

-- Location: LCCOMB_X15_Y11_N30
\iGPIO|button2|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~26_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \iGPIO|button2|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|button2|c_state.S9~q\,
	combout => \iGPIO|button2|c_state~26_combout\);

-- Location: FF_X15_Y11_N31
\iGPIO|button2|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S10~q\);

-- Location: LCCOMB_X15_Y11_N8
\iGPIO|button2|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~25_combout\ = (\iGPIO|button2|c_state.S10~q\ & (\reset_ff~q\ & !\BUTTON[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|button2|c_state.S10~q\,
	datab => \reset_ff~q\,
	datad => \BUTTON[2]~input_o\,
	combout => \iGPIO|button2|c_state~25_combout\);

-- Location: FF_X15_Y11_N9
\iGPIO|button2|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S11~q\);

-- Location: LCCOMB_X15_Y11_N18
\iGPIO|button2|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~24_combout\ = (\reset_ff~q\ & (\iGPIO|button2|c_state.S11~q\ & !\BUTTON[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \iGPIO|button2|c_state.S11~q\,
	datad => \BUTTON[2]~input_o\,
	combout => \iGPIO|button2|c_state~24_combout\);

-- Location: FF_X15_Y11_N19
\iGPIO|button2|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S12~q\);

-- Location: LCCOMB_X15_Y11_N28
\iGPIO|button2|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~23_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \iGPIO|button2|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|button2|c_state.S12~q\,
	combout => \iGPIO|button2|c_state~23_combout\);

-- Location: FF_X15_Y11_N29
\iGPIO|button2|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S13~q\);

-- Location: LCCOMB_X15_Y11_N14
\iGPIO|button2|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~22_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \iGPIO|button2|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|button2|c_state.S13~q\,
	combout => \iGPIO|button2|c_state~22_combout\);

-- Location: FF_X15_Y11_N15
\iGPIO|button2|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S14~q\);

-- Location: LCCOMB_X14_Y16_N6
\iGPIO|BUTTON_StatusR~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|BUTTON_StatusR~1_combout\ = (!\iGPIO|always0~0_combout\ & ((\iGPIO|BUTTON_StatusR\(2)) # (\iGPIO|button2|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|always0~0_combout\,
	datac => \iGPIO|BUTTON_StatusR\(2),
	datad => \iGPIO|button2|c_state.S14~q\,
	combout => \iGPIO|BUTTON_StatusR~1_combout\);

-- Location: FF_X14_Y16_N7
\iGPIO|BUTTON_StatusR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|BUTTON_StatusR~1_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|BUTTON_StatusR\(2));

-- Location: LCCOMB_X14_Y16_N4
\icpu|i_datapath|rd_data[2]~141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[2]~141_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~5_combout\ & (\iTimer|CounterR\(2) & (\iTimer|Equal2~1_combout\ & \iDecoder|Equal1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~5_combout\,
	datab => \iTimer|CounterR\(2),
	datac => \iTimer|Equal2~1_combout\,
	datad => \iDecoder|Equal1~8_combout\,
	combout => \icpu|i_datapath|rd_data[2]~141_combout\);

-- Location: LCCOMB_X14_Y16_N30
\icpu|i_datapath|rd_data[2]~142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[2]~142_combout\ = (\iDecoder|Equal3~0_combout\ & ((\icpu|i_datapath|rd_data[1]~135_combout\ & ((\icpu|i_datapath|rd_data[2]~141_combout\))) # (!\icpu|i_datapath|rd_data[1]~135_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_b\(2))))) # (!\iDecoder|Equal3~0_combout\ & (((\icpu|i_datapath|rd_data[1]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_b\(2),
	datab => \iDecoder|Equal3~0_combout\,
	datac => \icpu|i_datapath|rd_data[2]~141_combout\,
	datad => \icpu|i_datapath|rd_data[1]~135_combout\,
	combout => \icpu|i_datapath|rd_data[2]~142_combout\);

-- Location: IOIBUF_X0_Y25_N22
\SW[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: LCCOMB_X10_Y25_N24
\iGPIO|sw2|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~36_combout\ = (\SW[2]~input_o\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[2]~input_o\,
	datac => \reset_ff~q\,
	combout => \iGPIO|sw2|c_state~36_combout\);

-- Location: FF_X10_Y25_N25
\iGPIO|sw2|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S0~q\);

-- Location: LCCOMB_X10_Y25_N30
\iGPIO|sw2|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~35_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & !\iGPIO|sw2|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \iGPIO|sw2|c_state.S0~q\,
	combout => \iGPIO|sw2|c_state~35_combout\);

-- Location: FF_X10_Y25_N31
\iGPIO|sw2|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S1~q\);

-- Location: LCCOMB_X10_Y25_N12
\iGPIO|sw2|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~34_combout\ = (\iGPIO|sw2|c_state.S1~q\ & (\SW[2]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw2|c_state.S1~q\,
	datab => \SW[2]~input_o\,
	datac => \reset_ff~q\,
	combout => \iGPIO|sw2|c_state~34_combout\);

-- Location: FF_X10_Y25_N13
\iGPIO|sw2|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S2~q\);

-- Location: LCCOMB_X10_Y25_N6
\iGPIO|sw2|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~33_combout\ = (\iGPIO|sw2|c_state.S2~q\ & (\SW[2]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw2|c_state.S2~q\,
	datab => \SW[2]~input_o\,
	datac => \reset_ff~q\,
	combout => \iGPIO|sw2|c_state~33_combout\);

-- Location: FF_X10_Y25_N7
\iGPIO|sw2|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S3~q\);

-- Location: LCCOMB_X10_Y25_N0
\iGPIO|sw2|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~32_combout\ = (\SW[2]~input_o\ & (\reset_ff~q\ & \iGPIO|sw2|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw2|c_state.S3~q\,
	combout => \iGPIO|sw2|c_state~32_combout\);

-- Location: FF_X10_Y25_N1
\iGPIO|sw2|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S4~q\);

-- Location: LCCOMB_X10_Y25_N2
\iGPIO|sw2|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~31_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \iGPIO|sw2|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \iGPIO|sw2|c_state.S4~q\,
	combout => \iGPIO|sw2|c_state~31_combout\);

-- Location: FF_X10_Y25_N3
\iGPIO|sw2|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S5~q\);

-- Location: LCCOMB_X10_Y25_N8
\iGPIO|sw2|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~30_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \iGPIO|sw2|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \iGPIO|sw2|c_state.S5~q\,
	combout => \iGPIO|sw2|c_state~30_combout\);

-- Location: FF_X10_Y25_N9
\iGPIO|sw2|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S6~q\);

-- Location: LCCOMB_X10_Y25_N22
\iGPIO|sw2|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~29_combout\ = (\SW[2]~input_o\ & (\reset_ff~q\ & \iGPIO|sw2|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw2|c_state.S6~q\,
	combout => \iGPIO|sw2|c_state~29_combout\);

-- Location: FF_X10_Y25_N23
\iGPIO|sw2|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S7~q\);

-- Location: LCCOMB_X10_Y25_N20
\iGPIO|sw2|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~28_combout\ = (\iGPIO|sw2|c_state.S7~q\ & (\SW[2]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw2|c_state.S7~q\,
	datab => \SW[2]~input_o\,
	datac => \reset_ff~q\,
	combout => \iGPIO|sw2|c_state~28_combout\);

-- Location: FF_X10_Y25_N21
\iGPIO|sw2|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S8~q\);

-- Location: LCCOMB_X10_Y25_N10
\iGPIO|sw2|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~27_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \iGPIO|sw2|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \iGPIO|sw2|c_state.S8~q\,
	combout => \iGPIO|sw2|c_state~27_combout\);

-- Location: FF_X10_Y25_N11
\iGPIO|sw2|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S9~q\);

-- Location: LCCOMB_X10_Y25_N28
\iGPIO|sw2|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~26_combout\ = (\iGPIO|sw2|c_state.S9~q\ & (\SW[2]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw2|c_state.S9~q\,
	datab => \SW[2]~input_o\,
	datac => \reset_ff~q\,
	combout => \iGPIO|sw2|c_state~26_combout\);

-- Location: FF_X10_Y25_N29
\iGPIO|sw2|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S10~q\);

-- Location: LCCOMB_X10_Y25_N18
\iGPIO|sw2|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~25_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \iGPIO|sw2|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \iGPIO|sw2|c_state.S10~q\,
	combout => \iGPIO|sw2|c_state~25_combout\);

-- Location: FF_X10_Y25_N19
\iGPIO|sw2|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S11~q\);

-- Location: LCCOMB_X10_Y25_N16
\iGPIO|sw2|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~24_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \iGPIO|sw2|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \iGPIO|sw2|c_state.S11~q\,
	combout => \iGPIO|sw2|c_state~24_combout\);

-- Location: FF_X10_Y25_N17
\iGPIO|sw2|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S12~q\);

-- Location: LCCOMB_X10_Y25_N26
\iGPIO|sw2|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~23_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \iGPIO|sw2|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \iGPIO|sw2|c_state.S12~q\,
	combout => \iGPIO|sw2|c_state~23_combout\);

-- Location: FF_X10_Y25_N27
\iGPIO|sw2|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S13~q\);

-- Location: LCCOMB_X10_Y25_N4
\iGPIO|sw2|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~22_combout\ = (\iGPIO|sw2|c_state.S13~q\ & (\SW[2]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw2|c_state.S13~q\,
	datab => \SW[2]~input_o\,
	datac => \reset_ff~q\,
	combout => \iGPIO|sw2|c_state~22_combout\);

-- Location: FF_X10_Y25_N5
\iGPIO|sw2|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S14~q\);

-- Location: LCCOMB_X14_Y19_N22
\iGPIO|SW_StatusR~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|SW_StatusR~8_combout\ = (!\icpu|i_datapath|rd_data[7]~101_combout\ & ((\iGPIO|sw2|c_state.S14~q\) # (\iGPIO|SW_StatusR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[7]~101_combout\,
	datab => \iGPIO|sw2|c_state.S14~q\,
	datac => \iGPIO|SW_StatusR\(2),
	combout => \iGPIO|SW_StatusR~8_combout\);

-- Location: FF_X14_Y19_N23
\iGPIO|SW_StatusR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|SW_StatusR~8_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|SW_StatusR\(2));

-- Location: LCCOMB_X14_Y16_N8
\icpu|i_datapath|rd_data[2]~143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[2]~143_combout\ = (\icpu|i_datapath|rd_data[1]~133_combout\ & ((\icpu|i_datapath|rd_data[2]~142_combout\ & (\iGPIO|BUTTON_StatusR\(2))) # (!\icpu|i_datapath|rd_data[2]~142_combout\ & ((\iGPIO|SW_StatusR\(2)))))) # 
-- (!\icpu|i_datapath|rd_data[1]~133_combout\ & (((\icpu|i_datapath|rd_data[2]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|BUTTON_StatusR\(2),
	datab => \icpu|i_datapath|rd_data[1]~133_combout\,
	datac => \icpu|i_datapath|rd_data[2]~142_combout\,
	datad => \iGPIO|SW_StatusR\(2),
	combout => \icpu|i_datapath|rd_data[2]~143_combout\);

-- Location: LCCOMB_X23_Y12_N20
\icpu|i_datapath|rd_data[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data\(2) = (\icpu|i_controller|i_maindec|Decoder0~6_combout\ & ((\icpu|i_datapath|rd_data[2]~144_combout\ & (\iTimer|CompareR\(2))) # (!\icpu|i_datapath|rd_data[2]~144_combout\ & ((\icpu|i_datapath|rd_data[2]~143_combout\))))) # 
-- (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & (\icpu|i_datapath|rd_data[2]~144_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datab => \icpu|i_datapath|rd_data[2]~144_combout\,
	datac => \iTimer|CompareR\(2),
	datad => \icpu|i_datapath|rd_data[2]~143_combout\,
	combout => \icpu|i_datapath|rd_data\(2));

-- Location: FF_X24_Y18_N27
\icpu|i_datapath|i_regfile|x11[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data\(2),
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(2));

-- Location: LCCOMB_X21_Y12_N6
\icpu|i_datapath|i_regfile|Mux29~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x9\(2)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x8\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(2),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x9\(2),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux29~0_combout\);

-- Location: LCCOMB_X20_Y16_N12
\icpu|i_datapath|i_regfile|Mux29~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~1_combout\ = (\icpu|i_datapath|i_regfile|Mux29~0_combout\ & ((\icpu|i_datapath|i_regfile|x11\(2)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux29~0_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x10\(2) & \iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(2),
	datab => \icpu|i_datapath|i_regfile|x10\(2),
	datac => \icpu|i_datapath|i_regfile|Mux29~0_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux29~1_combout\);

-- Location: LCCOMB_X24_Y19_N6
\icpu|i_datapath|i_regfile|Mux29~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x14\(2)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x12\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x12\(2),
	datac => \icpu|i_datapath|i_regfile|x14\(2),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux29~17_combout\);

-- Location: LCCOMB_X23_Y16_N18
\icpu|i_datapath|i_regfile|Mux29~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux29~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(2)))) # (!\icpu|i_datapath|i_regfile|Mux29~17_combout\ & 
-- (\icpu|i_datapath|i_regfile|x13\(2))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux29~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(2),
	datab => \icpu|i_datapath|i_regfile|x15\(2),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|Mux29~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux29~18_combout\);

-- Location: LCCOMB_X21_Y18_N14
\icpu|i_datapath|i_regfile|Mux29~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x6\(2)) # ((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\icpu|i_datapath|i_regfile|x4\(2) & !\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x6\(2),
	datac => \icpu|i_datapath|i_regfile|x4\(2),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux29~12_combout\);

-- Location: LCCOMB_X21_Y18_N4
\icpu|i_datapath|i_regfile|Mux29~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~13_combout\ = (\icpu|i_datapath|i_regfile|Mux29~12_combout\ & (((\icpu|i_datapath|i_regfile|x7\(2)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux29~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(2) & ((\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(2),
	datab => \icpu|i_datapath|i_regfile|x7\(2),
	datac => \icpu|i_datapath|i_regfile|Mux29~12_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux29~13_combout\);

-- Location: LCCOMB_X22_Y18_N18
\icpu|i_datapath|i_regfile|Mux29~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~14_combout\ = (\icpu|i_datapath|i_regfile|Mux24~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux29~13_combout\) # (!\icpu|i_datapath|i_regfile|Mux24~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(2) & ((\icpu|i_datapath|i_regfile|Mux24~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(2),
	datac => \icpu|i_datapath|i_regfile|Mux29~13_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux24~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux29~14_combout\);

-- Location: LCCOMB_X22_Y18_N28
\icpu|i_datapath|i_regfile|Mux29~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~15_combout\ = (\icpu|i_datapath|i_regfile|Mux24~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux29~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(2)))) # (!\icpu|i_datapath|i_regfile|Mux29~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(2))))) # (!\icpu|i_datapath|i_regfile|Mux24~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux29~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x2\(2),
	datac => \icpu|i_datapath|i_regfile|x3\(2),
	datad => \icpu|i_datapath|i_regfile|Mux29~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux29~15_combout\);

-- Location: LCCOMB_X24_Y14_N24
\icpu|i_datapath|i_regfile|Mux29~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x23\(2)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x19\(2) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x23\(2),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x19\(2),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux29~9_combout\);

-- Location: LCCOMB_X24_Y14_N30
\icpu|i_datapath|i_regfile|Mux29~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux29~9_combout\ & ((\icpu|i_datapath|i_regfile|x31\(2)))) # (!\icpu|i_datapath|i_regfile|Mux29~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(2))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux29~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x27\(2),
	datac => \icpu|i_datapath|i_regfile|x31\(2),
	datad => \icpu|i_datapath|i_regfile|Mux29~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux29~10_combout\);

-- Location: LCCOMB_X23_Y17_N18
\icpu|i_datapath|i_regfile|Mux29~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x25\(2)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x17\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x17\(2),
	datac => \icpu|i_datapath|i_regfile|x25\(2),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux29~2_combout\);

-- Location: LCCOMB_X23_Y17_N12
\icpu|i_datapath|i_regfile|Mux29~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux29~2_combout\ & (\icpu|i_datapath|i_regfile|x29\(2))) # (!\icpu|i_datapath|i_regfile|Mux29~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(2)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x29\(2),
	datac => \icpu|i_datapath|i_regfile|x21\(2),
	datad => \icpu|i_datapath|i_regfile|Mux29~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux29~3_combout\);

-- Location: LCCOMB_X23_Y14_N6
\icpu|i_datapath|i_regfile|Mux29~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(2)) # ((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\icpu|i_datapath|i_regfile|x16\(2) & !\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x24\(2),
	datab => \icpu|i_datapath|i_regfile|x16\(2),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux29~6_combout\);

-- Location: LCCOMB_X23_Y14_N2
\icpu|i_datapath|i_regfile|Mux29~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux29~6_combout\ & ((\icpu|i_datapath|i_regfile|x28\(2)))) # (!\icpu|i_datapath|i_regfile|Mux29~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(2))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x20\(2),
	datac => \icpu|i_datapath|i_regfile|x28\(2),
	datad => \icpu|i_datapath|i_regfile|Mux29~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux29~7_combout\);

-- Location: LCCOMB_X24_Y22_N20
\icpu|i_datapath|i_regfile|Mux29~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(2)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x18\(2) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(2),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x18\(2),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux29~4_combout\);

-- Location: LCCOMB_X24_Y22_N22
\icpu|i_datapath|i_regfile|Mux29~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux29~4_combout\ & ((\icpu|i_datapath|i_regfile|x30\(2)))) # (!\icpu|i_datapath|i_regfile|Mux29~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(2))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(2),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x30\(2),
	datad => \icpu|i_datapath|i_regfile|Mux29~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux29~5_combout\);

-- Location: LCCOMB_X23_Y14_N12
\icpu|i_datapath|i_regfile|Mux29~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20)) # (\icpu|i_datapath|i_regfile|Mux29~5_combout\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux29~7_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|Mux29~7_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|Mux29~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux29~8_combout\);

-- Location: LCCOMB_X23_Y14_N18
\icpu|i_datapath|i_regfile|Mux29~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux29~8_combout\ & (\icpu|i_datapath|i_regfile|Mux29~10_combout\)) # (!\icpu|i_datapath|i_regfile|Mux29~8_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux29~3_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux29~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux29~10_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux29~3_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|Mux29~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux29~11_combout\);

-- Location: LCCOMB_X23_Y14_N28
\icpu|i_datapath|i_regfile|Mux29~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~16_combout\ = (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & (\icpu|i_datapath|i_regfile|Mux24~0_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux29~11_combout\))) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & (\icpu|i_datapath|i_regfile|Mux29~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux29~15_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux29~11_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux29~16_combout\);

-- Location: LCCOMB_X23_Y14_N10
\icpu|i_datapath|i_regfile|Mux29~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~19_combout\ = (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux29~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux29~18_combout\))) # (!\icpu|i_datapath|i_regfile|Mux29~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux29~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux29~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux29~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux29~18_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux29~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux29~19_combout\);

-- Location: LCCOMB_X23_Y14_N22
\icpu|i_datapath|alusrc2[2]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[2]~62_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|alusrc2[2]~58_combout\) # ((\icpu|i_datapath|i_regfile|Mux29~19_combout\ & !\icpu|i_controller|i_maindec|WideOr1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux29~19_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datad => \icpu|i_datapath|alusrc2[2]~58_combout\,
	combout => \icpu|i_datapath|alusrc2[2]~62_combout\);

-- Location: LCCOMB_X23_Y14_N30
\icpu|i_datapath|i_alu|ShiftLeft0~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~114_combout\ = (\icpu|i_datapath|alusrc2[3]~61_combout\ & (\icpu|i_datapath|i_regfile|Mux63~19_combout\ & (!\icpu|i_datapath|alusrc2[2]~62_combout\ & !\icpu|i_datapath|i_alu|ShiftLeft0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[3]~61_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux63~19_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~62_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~7_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~114_combout\);

-- Location: LCCOMB_X19_Y14_N10
\icpu|i_datapath|i_alu|Mux31~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux31~2_combout\ = (\icpu|i_datapath|i_alu|Mux31~1_combout\ & (((\icpu|i_datapath|i_alu|Mux10~2_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~114_combout\)) # (!\icpu|i_controller|i_aludec|Selector5~3_combout\))) # 
-- (!\icpu|i_datapath|i_alu|Mux31~1_combout\ & (\icpu|i_datapath|i_alu|Mux10~2_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux31~1_combout\,
	datab => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	datac => \icpu|i_controller|i_aludec|Selector5~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~114_combout\,
	combout => \icpu|i_datapath|i_alu|Mux31~2_combout\);

-- Location: LCCOMB_X19_Y14_N6
\icpu|i_datapath|rd_data[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[0]~4_combout\ = (\icpu|i_datapath|rd_data[0]~150_combout\ & (\icpu|i_datapath|pc\(0))) # (!\icpu|i_datapath|rd_data[0]~150_combout\ & (((!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & 
-- \icpu|i_datapath|i_alu|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[0]~150_combout\,
	datab => \icpu|i_datapath|pc\(0),
	datac => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datad => \icpu|i_datapath|i_alu|Mux31~2_combout\,
	combout => \icpu|i_datapath|rd_data[0]~4_combout\);

-- Location: IOIBUF_X0_Y24_N1
\SW[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: LCCOMB_X11_Y18_N24
\iGPIO|sw0|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~36_combout\ = (\SW[0]~input_o\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \reset_ff~q\,
	combout => \iGPIO|sw0|c_state~36_combout\);

-- Location: FF_X11_Y18_N25
\iGPIO|sw0|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S0~q\);

-- Location: LCCOMB_X11_Y18_N10
\iGPIO|sw0|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~35_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & !\iGPIO|sw0|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw0|c_state.S0~q\,
	combout => \iGPIO|sw0|c_state~35_combout\);

-- Location: FF_X11_Y18_N11
\iGPIO|sw0|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S1~q\);

-- Location: LCCOMB_X11_Y18_N12
\iGPIO|sw0|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~34_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \iGPIO|sw0|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw0|c_state.S1~q\,
	combout => \iGPIO|sw0|c_state~34_combout\);

-- Location: FF_X11_Y18_N13
\iGPIO|sw0|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S2~q\);

-- Location: LCCOMB_X11_Y18_N30
\iGPIO|sw0|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~33_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \iGPIO|sw0|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw0|c_state.S2~q\,
	combout => \iGPIO|sw0|c_state~33_combout\);

-- Location: FF_X11_Y18_N31
\iGPIO|sw0|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S3~q\);

-- Location: LCCOMB_X11_Y18_N20
\iGPIO|sw0|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~32_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \iGPIO|sw0|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \reset_ff~q\,
	datac => \iGPIO|sw0|c_state.S3~q\,
	combout => \iGPIO|sw0|c_state~32_combout\);

-- Location: FF_X11_Y18_N21
\iGPIO|sw0|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S4~q\);

-- Location: LCCOMB_X11_Y18_N14
\iGPIO|sw0|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~31_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \iGPIO|sw0|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw0|c_state.S4~q\,
	combout => \iGPIO|sw0|c_state~31_combout\);

-- Location: FF_X11_Y18_N15
\iGPIO|sw0|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S5~q\);

-- Location: LCCOMB_X11_Y18_N0
\iGPIO|sw0|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~30_combout\ = (\SW[0]~input_o\ & (\iGPIO|sw0|c_state.S5~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \iGPIO|sw0|c_state.S5~q\,
	datac => \reset_ff~q\,
	combout => \iGPIO|sw0|c_state~30_combout\);

-- Location: FF_X11_Y18_N1
\iGPIO|sw0|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S6~q\);

-- Location: LCCOMB_X11_Y18_N2
\iGPIO|sw0|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~29_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \iGPIO|sw0|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw0|c_state.S6~q\,
	combout => \iGPIO|sw0|c_state~29_combout\);

-- Location: FF_X11_Y18_N3
\iGPIO|sw0|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S7~q\);

-- Location: LCCOMB_X11_Y18_N16
\iGPIO|sw0|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~28_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \iGPIO|sw0|c_state.S7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw0|c_state.S7~q\,
	combout => \iGPIO|sw0|c_state~28_combout\);

-- Location: FF_X11_Y18_N17
\iGPIO|sw0|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S8~q\);

-- Location: LCCOMB_X11_Y18_N26
\iGPIO|sw0|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~27_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \iGPIO|sw0|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw0|c_state.S8~q\,
	combout => \iGPIO|sw0|c_state~27_combout\);

-- Location: FF_X11_Y18_N27
\iGPIO|sw0|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S9~q\);

-- Location: LCCOMB_X11_Y18_N28
\iGPIO|sw0|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~26_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \iGPIO|sw0|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \reset_ff~q\,
	datac => \iGPIO|sw0|c_state.S9~q\,
	combout => \iGPIO|sw0|c_state~26_combout\);

-- Location: FF_X11_Y18_N29
\iGPIO|sw0|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S10~q\);

-- Location: LCCOMB_X11_Y18_N22
\iGPIO|sw0|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~25_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \iGPIO|sw0|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw0|c_state.S10~q\,
	combout => \iGPIO|sw0|c_state~25_combout\);

-- Location: FF_X11_Y18_N23
\iGPIO|sw0|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S11~q\);

-- Location: LCCOMB_X11_Y18_N4
\iGPIO|sw0|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~24_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \iGPIO|sw0|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \reset_ff~q\,
	datac => \iGPIO|sw0|c_state.S11~q\,
	combout => \iGPIO|sw0|c_state~24_combout\);

-- Location: FF_X11_Y18_N5
\iGPIO|sw0|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S12~q\);

-- Location: LCCOMB_X11_Y18_N18
\iGPIO|sw0|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~23_combout\ = (\SW[0]~input_o\ & (\iGPIO|sw0|c_state.S12~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \iGPIO|sw0|c_state.S12~q\,
	datac => \reset_ff~q\,
	combout => \iGPIO|sw0|c_state~23_combout\);

-- Location: FF_X11_Y18_N19
\iGPIO|sw0|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S13~q\);

-- Location: LCCOMB_X11_Y18_N8
\iGPIO|sw0|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~22_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \iGPIO|sw0|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw0|c_state.S13~q\,
	combout => \iGPIO|sw0|c_state~22_combout\);

-- Location: FF_X11_Y18_N9
\iGPIO|sw0|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S14~q\);

-- Location: LCCOMB_X15_Y16_N6
\iGPIO|SW_StatusR~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|SW_StatusR~0_combout\ = (!\icpu|i_datapath|rd_data[7]~101_combout\ & ((\iGPIO|sw0|c_state.S14~q\) # (\iGPIO|SW_StatusR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[7]~101_combout\,
	datab => \iGPIO|sw0|c_state.S14~q\,
	datac => \iGPIO|SW_StatusR\(0),
	combout => \iGPIO|SW_StatusR~0_combout\);

-- Location: FF_X15_Y16_N7
\iGPIO|SW_StatusR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|SW_StatusR~0_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|SW_StatusR\(0));

-- Location: LCCOMB_X15_Y16_N30
\icpu|i_datapath|rd_data[0]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[0]~7_combout\ = (\iDecoder|Equal3~0_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(0))) # (!\iDecoder|Equal3~0_combout\ & (((\iGPIO|Equal1~0_combout\ & \iGPIO|SW_StatusR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal3~0_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_b\(0),
	datac => \iGPIO|Equal1~0_combout\,
	datad => \iGPIO|SW_StatusR\(0),
	combout => \icpu|i_datapath|rd_data[0]~7_combout\);

-- Location: FF_X17_Y16_N31
\iTimer|CompareR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~0_combout\,
	sload => VCC,
	ena => \iTimer|CompareR[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(0));

-- Location: LCCOMB_X17_Y16_N6
\iTimer|Equal3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal3~0_combout\ = (\iGPIO|Equal0~1_combout\ & (\iTimer|Equal2~0_combout\ & (!\icpu|i_datapath|i_alu|Mux23~8_combout\ & \icpu|i_datapath|i_alu|Mux22~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|Equal0~1_combout\,
	datab => \iTimer|Equal2~0_combout\,
	datac => \icpu|i_datapath|i_alu|Mux23~8_combout\,
	datad => \icpu|i_datapath|i_alu|Mux22~6_combout\,
	combout => \iTimer|Equal3~0_combout\);

-- Location: LCCOMB_X17_Y16_N18
\icpu|i_datapath|rd_data[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[0]~5_combout\ = (\iTimer|Equal2~1_combout\ & (((\iTimer|CounterR\(0))))) # (!\iTimer|Equal2~1_combout\ & (\iTimer|Equal3~0_combout\ & ((\iTimer|StatusR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal3~0_combout\,
	datab => \iTimer|Equal2~1_combout\,
	datac => \iTimer|CounterR\(0),
	datad => \iTimer|StatusR\(0),
	combout => \icpu|i_datapath|rd_data[0]~5_combout\);

-- Location: LCCOMB_X17_Y16_N22
\icpu|i_datapath|rd_data[0]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[0]~6_combout\ = (\iDecoder|Equal1~8_combout\ & ((\iGPIO|Equal0~2_combout\ & (\iTimer|CompareR\(0))) # (!\iGPIO|Equal0~2_combout\ & ((\icpu|i_datapath|rd_data[0]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(0),
	datab => \icpu|i_datapath|rd_data[0]~5_combout\,
	datac => \iDecoder|Equal1~8_combout\,
	datad => \iGPIO|Equal0~2_combout\,
	combout => \icpu|i_datapath|rd_data[0]~6_combout\);

-- Location: LCCOMB_X19_Y14_N30
\icpu|i_datapath|rd_data[0]~151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[0]~151_combout\ = (\icpu|i_datapath|rd_data[0]~6_combout\) # ((\icpu|i_datapath|rd_data[0]~7_combout\ & ((\icpu|i_datapath|i_alu|Mux18~4_combout\) # (!\iDecoder|Equal1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal1~7_combout\,
	datab => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	datac => \icpu|i_datapath|rd_data[0]~7_combout\,
	datad => \icpu|i_datapath|rd_data[0]~6_combout\,
	combout => \icpu|i_datapath|rd_data[0]~151_combout\);

-- Location: LCCOMB_X19_Y14_N18
\icpu|i_datapath|rd_data[0]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[0]~8_combout\ = (\icpu|i_datapath|rd_data[0]~4_combout\) # ((\icpu|i_datapath|rd_data[0]~151_combout\ & (\icpu|i_controller|i_maindec|Decoder0~6_combout\ & !\icpu|i_datapath|rd_data[0]~150_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[0]~4_combout\,
	datab => \icpu|i_datapath|rd_data[0]~151_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datad => \icpu|i_datapath|rd_data[0]~150_combout\,
	combout => \icpu|i_datapath|rd_data[0]~8_combout\);

-- Location: LCCOMB_X22_Y19_N10
\icpu|i_datapath|i_regfile|x30[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x30[0]~feeder_combout\ = \icpu|i_datapath|rd_data[0]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[0]~8_combout\,
	combout => \icpu|i_datapath|i_regfile|x30[0]~feeder_combout\);

-- Location: FF_X22_Y19_N11
\icpu|i_datapath|i_regfile|x30[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x30[0]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(0));

-- Location: LCCOMB_X24_Y21_N20
\icpu|i_datapath|i_regfile|x26[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x26[0]~feeder_combout\ = \icpu|i_datapath|rd_data[0]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[0]~8_combout\,
	combout => \icpu|i_datapath|i_regfile|x26[0]~feeder_combout\);

-- Location: FF_X24_Y21_N21
\icpu|i_datapath|i_regfile|x26[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x26[0]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(0));

-- Location: LCCOMB_X24_Y21_N6
\icpu|i_datapath|i_regfile|x18[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x18[0]~feeder_combout\ = \icpu|i_datapath|rd_data[0]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[0]~8_combout\,
	combout => \icpu|i_datapath|i_regfile|x18[0]~feeder_combout\);

-- Location: FF_X24_Y21_N7
\icpu|i_datapath|i_regfile|x18[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x18[0]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(0));

-- Location: FF_X22_Y19_N21
\icpu|i_datapath|i_regfile|x22[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~8_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(0));

-- Location: LCCOMB_X22_Y19_N2
\icpu|i_datapath|i_regfile|Mux63~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|x22\(0)) # (\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\icpu|i_datapath|i_regfile|x18\(0) & ((!\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(0),
	datab => \icpu|i_datapath|i_regfile|x22\(0),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux63~0_combout\);

-- Location: LCCOMB_X22_Y19_N4
\icpu|i_datapath|i_regfile|Mux63~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux63~0_combout\ & (\icpu|i_datapath|i_regfile|x30\(0))) # (!\icpu|i_datapath|i_regfile|Mux63~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(0)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux63~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(0),
	datab => \icpu|i_datapath|i_regfile|x26\(0),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \icpu|i_datapath|i_regfile|Mux63~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux63~1_combout\);

-- Location: FF_X24_Y16_N21
\icpu|i_datapath|i_regfile|x28[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~8_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(0));

-- Location: FF_X29_Y18_N1
\icpu|i_datapath|i_regfile|x24[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~8_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(0));

-- Location: FF_X24_Y16_N17
\icpu|i_datapath|i_regfile|x16[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~8_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(0));

-- Location: FF_X29_Y18_N7
\icpu|i_datapath|i_regfile|x20[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~8_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(0));

-- Location: LCCOMB_X29_Y18_N6
\icpu|i_datapath|i_regfile|Mux63~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x20\(0)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x16\(0),
	datac => \icpu|i_datapath|i_regfile|x20\(0),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux63~4_combout\);

-- Location: LCCOMB_X29_Y18_N0
\icpu|i_datapath|i_regfile|Mux63~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux63~4_combout\ & (\icpu|i_datapath|i_regfile|x28\(0))) # (!\icpu|i_datapath|i_regfile|Mux63~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x24\(0)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux63~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x28\(0),
	datac => \icpu|i_datapath|i_regfile|x24\(0),
	datad => \icpu|i_datapath|i_regfile|Mux63~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux63~5_combout\);

-- Location: LCCOMB_X29_Y15_N8
\icpu|i_datapath|i_regfile|x29[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x29[0]~feeder_combout\ = \icpu|i_datapath|rd_data[0]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[0]~8_combout\,
	combout => \icpu|i_datapath|i_regfile|x29[0]~feeder_combout\);

-- Location: FF_X29_Y15_N9
\icpu|i_datapath|i_regfile|x29[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x29[0]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(0));

-- Location: FF_X26_Y19_N21
\icpu|i_datapath|i_regfile|x21[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~8_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(0));

-- Location: FF_X29_Y15_N1
\icpu|i_datapath|i_regfile|x17[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~8_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(0));

-- Location: FF_X26_Y19_N11
\icpu|i_datapath|i_regfile|x25[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~8_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(0));

-- Location: LCCOMB_X26_Y19_N10
\icpu|i_datapath|i_regfile|Mux63~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(0)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x17\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x17\(0),
	datac => \icpu|i_datapath|i_regfile|x25\(0),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux63~2_combout\);

-- Location: LCCOMB_X26_Y19_N20
\icpu|i_datapath|i_regfile|Mux63~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux63~2_combout\ & (\icpu|i_datapath|i_regfile|x29\(0))) # (!\icpu|i_datapath|i_regfile|Mux63~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(0)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|Mux63~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x29\(0),
	datac => \icpu|i_datapath|i_regfile|x21\(0),
	datad => \icpu|i_datapath|i_regfile|Mux63~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux63~3_combout\);

-- Location: LCCOMB_X26_Y19_N8
\icpu|i_datapath|i_regfile|Mux63~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\iMem|altsyncram_component|auto_generated|q_a\(16)) # ((\icpu|i_datapath|i_regfile|Mux63~3_combout\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|Mux63~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|Mux63~5_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux63~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux63~6_combout\);

-- Location: FF_X26_Y14_N15
\icpu|i_datapath|i_regfile|x31[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~8_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(0));

-- Location: FF_X26_Y21_N21
\icpu|i_datapath|i_regfile|x27[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~8_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(0));

-- Location: FF_X26_Y14_N17
\icpu|i_datapath|i_regfile|x19[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~8_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(0));

-- Location: FF_X26_Y21_N19
\icpu|i_datapath|i_regfile|x23[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~8_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(0));

-- Location: LCCOMB_X26_Y21_N18
\icpu|i_datapath|i_regfile|Mux63~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x23\(0)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x19\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x19\(0),
	datac => \icpu|i_datapath|i_regfile|x23\(0),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux63~7_combout\);

-- Location: LCCOMB_X26_Y21_N20
\icpu|i_datapath|i_regfile|Mux63~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux63~7_combout\ & (\icpu|i_datapath|i_regfile|x31\(0))) # (!\icpu|i_datapath|i_regfile|Mux63~7_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(0)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux63~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x31\(0),
	datac => \icpu|i_datapath|i_regfile|x27\(0),
	datad => \icpu|i_datapath|i_regfile|Mux63~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux63~8_combout\);

-- Location: LCCOMB_X26_Y19_N22
\icpu|i_datapath|i_regfile|Mux63~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux63~6_combout\ & ((\icpu|i_datapath|i_regfile|Mux63~8_combout\))) # (!\icpu|i_datapath|i_regfile|Mux63~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux63~1_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux63~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux63~1_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|Mux63~6_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux63~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux63~9_combout\);

-- Location: LCCOMB_X28_Y21_N0
\icpu|i_datapath|i_regfile|x13[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x13[0]~feeder_combout\ = \icpu|i_datapath|rd_data[0]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[0]~8_combout\,
	combout => \icpu|i_datapath|i_regfile|x13[0]~feeder_combout\);

-- Location: FF_X28_Y21_N1
\icpu|i_datapath|i_regfile|x13[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x13[0]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(0));

-- Location: FF_X23_Y11_N19
\icpu|i_datapath|i_regfile|x12[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~8_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(0));

-- Location: LCCOMB_X27_Y20_N2
\icpu|i_datapath|i_regfile|Mux63~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x13\(0)) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\icpu|i_datapath|i_regfile|x12\(0) & !\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(0),
	datab => \icpu|i_datapath|i_regfile|x12\(0),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux63~17_combout\);

-- Location: FF_X19_Y14_N5
\icpu|i_datapath|i_regfile|x15[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~8_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(0));

-- Location: FF_X23_Y11_N5
\icpu|i_datapath|i_regfile|x14[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~8_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(0));

-- Location: LCCOMB_X26_Y18_N26
\icpu|i_datapath|i_regfile|Mux63~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~18_combout\ = (\icpu|i_datapath|i_regfile|Mux63~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(0)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|i_regfile|Mux63~17_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x14\(0) & \iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux63~17_combout\,
	datab => \icpu|i_datapath|i_regfile|x15\(0),
	datac => \icpu|i_datapath|i_regfile|x14\(0),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux63~18_combout\);

-- Location: FF_X19_Y15_N27
\icpu|i_datapath|i_regfile|x11[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~8_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(0));

-- Location: FF_X26_Y13_N21
\icpu|i_datapath|i_regfile|x9[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~8_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(0));

-- Location: FF_X19_Y15_N21
\icpu|i_datapath|i_regfile|x8[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~8_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(0));

-- Location: FF_X26_Y13_N7
\icpu|i_datapath|i_regfile|x10[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~8_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(0));

-- Location: LCCOMB_X26_Y13_N6
\icpu|i_datapath|i_regfile|Mux63~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|x10\(0)) # (\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (\icpu|i_datapath|i_regfile|x8\(0) & ((!\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(0),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x10\(0),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux63~10_combout\);

-- Location: LCCOMB_X26_Y13_N20
\icpu|i_datapath|i_regfile|Mux63~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux63~10_combout\ & (\icpu|i_datapath|i_regfile|x11\(0))) # (!\icpu|i_datapath|i_regfile|Mux63~10_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x9\(0)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(0),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x9\(0),
	datad => \icpu|i_datapath|i_regfile|Mux63~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux63~11_combout\);

-- Location: FF_X26_Y15_N1
\icpu|i_datapath|i_regfile|x2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~8_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(0));

-- Location: LCCOMB_X30_Y16_N4
\icpu|i_datapath|i_regfile|x3[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x3[0]~feeder_combout\ = \icpu|i_datapath|rd_data[0]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[0]~8_combout\,
	combout => \icpu|i_datapath|i_regfile|x3[0]~feeder_combout\);

-- Location: FF_X30_Y16_N5
\icpu|i_datapath|i_regfile|x3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x3[0]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(0));

-- Location: FF_X26_Y15_N25
\icpu|i_datapath|i_regfile|x1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~8_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(0));

-- Location: FF_X23_Y15_N17
\icpu|i_datapath|i_regfile|x7[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~8_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(0));

-- Location: FF_X26_Y17_N17
\icpu|i_datapath|i_regfile|x6[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~8_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(0));

-- Location: FF_X23_Y15_N1
\icpu|i_datapath|i_regfile|x4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~8_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(0));

-- Location: FF_X26_Y17_N11
\icpu|i_datapath|i_regfile|x5[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~8_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(0));

-- Location: LCCOMB_X26_Y17_N10
\icpu|i_datapath|i_regfile|Mux63~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x5\(0)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x4\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x4\(0),
	datac => \icpu|i_datapath|i_regfile|x5\(0),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux63~12_combout\);

-- Location: LCCOMB_X26_Y17_N16
\icpu|i_datapath|i_regfile|Mux63~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux63~12_combout\ & (\icpu|i_datapath|i_regfile|x7\(0))) # (!\icpu|i_datapath|i_regfile|Mux63~12_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x6\(0)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux63~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x7\(0),
	datac => \icpu|i_datapath|i_regfile|x6\(0),
	datad => \icpu|i_datapath|i_regfile|Mux63~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux63~13_combout\);

-- Location: LCCOMB_X30_Y16_N24
\icpu|i_datapath|i_regfile|Mux63~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~14_combout\ = (\icpu|i_datapath|i_regfile|Mux34~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux63~13_combout\))) # (!\icpu|i_datapath|i_regfile|Mux34~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(0))))) # (!\icpu|i_datapath|i_regfile|Mux34~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux34~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(0),
	datab => \icpu|i_datapath|i_regfile|Mux34~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux63~13_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux34~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux63~14_combout\);

-- Location: LCCOMB_X30_Y16_N14
\icpu|i_datapath|i_regfile|Mux63~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~15_combout\ = (\icpu|i_datapath|i_regfile|Mux34~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux63~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(0)))) # (!\icpu|i_datapath|i_regfile|Mux63~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(0))))) # (!\icpu|i_datapath|i_regfile|Mux34~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux63~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x2\(0),
	datac => \icpu|i_datapath|i_regfile|x3\(0),
	datad => \icpu|i_datapath|i_regfile|Mux63~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux63~15_combout\);

-- Location: LCCOMB_X26_Y16_N0
\icpu|i_datapath|i_regfile|Mux63~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~16_combout\ = (\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux63~11_combout\) # ((\icpu|i_datapath|i_regfile|Mux34~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & 
-- (((!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & \icpu|i_datapath|i_regfile|Mux63~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux63~11_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux63~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux63~16_combout\);

-- Location: LCCOMB_X26_Y16_N26
\icpu|i_datapath|i_regfile|Mux63~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~19_combout\ = (\icpu|i_datapath|i_regfile|Mux34~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux63~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux63~18_combout\))) # (!\icpu|i_datapath|i_regfile|Mux63~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux63~9_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux63~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux63~9_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux63~18_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux63~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux63~19_combout\);

-- Location: LCCOMB_X16_Y18_N24
\icpu|i_datapath|i_alu|ShiftLeft0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~2_combout\ = (\icpu|i_datapath|alusrc2[0]~54_combout\ & (\icpu|i_datapath|i_regfile|Mux63~19_combout\)) # (!\icpu|i_datapath|alusrc2[0]~54_combout\ & ((\icpu|i_datapath|i_regfile|Mux62~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux63~19_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux62~19_combout\,
	datad => \icpu|i_datapath|alusrc2[0]~54_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~2_combout\);

-- Location: LCCOMB_X16_Y18_N14
\icpu|i_datapath|i_alu|ShiftLeft0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~5_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~2_combout\)) # (!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~2_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~3_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~5_combout\);

-- Location: LCCOMB_X16_Y14_N24
\icpu|i_datapath|i_alu|ShiftLeft0~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~79_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & (!\icpu|i_datapath|alusrc2[3]~61_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|alusrc2[3]~61_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~5_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~79_combout\);

-- Location: LCCOMB_X19_Y17_N22
\icpu|i_datapath|i_alu|ShiftLeft0~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~66_combout\ = (\icpu|i_datapath|alusrc2[3]~61_combout\ & ((!\icpu|i_controller|i_maindec|Decoder0~3_combout\))) # (!\icpu|i_datapath|alusrc2[3]~61_combout\ & (!\icpu|i_datapath|alusrc2[2]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[3]~61_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~62_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~66_combout\);

-- Location: LCCOMB_X16_Y14_N0
\icpu|i_datapath|i_alu|ShiftLeft0~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~82_combout\ = (\icpu|i_datapath|alusrc2[2]~62_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~80_combout\))) # (!\icpu|i_datapath|alusrc2[2]~62_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[2]~62_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~81_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~80_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~82_combout\);

-- Location: LCCOMB_X16_Y14_N6
\icpu|i_datapath|i_alu|ShiftLeft0~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~83_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~66_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~79_combout\) # ((\icpu|i_datapath|alusrc2[3]~61_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[3]~61_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~79_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~66_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~82_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~83_combout\);

-- Location: LCCOMB_X21_Y19_N12
\icpu|i_datapath|i_alu|Mux20~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~12_combout\ = (\icpu|i_controller|i_maindec|WideOr1~2_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux20~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datac => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux20~19_combout\,
	combout => \icpu|i_datapath|i_alu|Mux20~12_combout\);

-- Location: LCCOMB_X19_Y19_N28
\icpu|i_datapath|i_alu|Mux20~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~13_combout\ = (\icpu|i_controller|i_aludec|Selector6~2_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux52~19_combout\) # (\icpu|i_datapath|i_alu|Mux20~12_combout\)))) # 
-- (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux52~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux52~19_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~12_combout\,
	combout => \icpu|i_datapath|i_alu|Mux20~13_combout\);

-- Location: LCCOMB_X21_Y19_N6
\icpu|i_datapath|i_alu|Mux20~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~17_combout\ = \icpu|i_datapath|alusrc2[11]~36_combout\ $ (((\icpu|i_controller|i_aludec|Selector6~2_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|i_regfile|Mux52~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|alusrc2[11]~36_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux52~19_combout\,
	combout => \icpu|i_datapath|i_alu|Mux20~17_combout\);

-- Location: LCCOMB_X21_Y15_N24
\icpu|i_datapath|i_alu|iadder32|bit11|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit11|sum~combout\ = \icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc1~11_combout\ $ (\icpu|i_datapath|alusrc2[11]~36_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit10|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc1~11_combout\,
	datac => \icpu|i_datapath|alusrc2[11]~36_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit10|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit11|sum~combout\);

-- Location: LCCOMB_X21_Y15_N18
\icpu|i_datapath|i_alu|Mux20~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~14_combout\ = (\icpu|i_controller|i_aludec|Selector7~3_combout\ & (\icpu|i_datapath|i_alu|Mux20~17_combout\)) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit11|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~17_combout\,
	datab => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit11|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux20~14_combout\);

-- Location: LCCOMB_X21_Y15_N0
\icpu|i_datapath|i_alu|Mux20~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~15_combout\ = (\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_datapath|i_alu|Mux20~14_combout\))) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux20~13_combout\)))) # (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & (\icpu|i_datapath|i_alu|Mux20~14_combout\ & ((\icpu|i_datapath|i_alu|Mux20~13_combout\) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datab => \icpu|i_datapath|i_alu|Mux20~13_combout\,
	datac => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~14_combout\,
	combout => \icpu|i_datapath|i_alu|Mux20~15_combout\);

-- Location: LCCOMB_X21_Y15_N14
\icpu|i_datapath|i_alu|Mux20~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~16_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~83_combout\ & ((\icpu|i_datapath|i_alu|Mux10~2_combout\) # ((!\icpu|i_controller|i_aludec|Selector5~3_combout\ & \icpu|i_datapath|i_alu|Mux20~15_combout\)))) # 
-- (!\icpu|i_datapath|i_alu|ShiftLeft0~83_combout\ & (((!\icpu|i_controller|i_aludec|Selector5~3_combout\ & \icpu|i_datapath|i_alu|Mux20~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~83_combout\,
	datab => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	datac => \icpu|i_controller|i_aludec|Selector5~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~15_combout\,
	combout => \icpu|i_datapath|i_alu|Mux20~16_combout\);

-- Location: LCCOMB_X26_Y15_N20
\icpu|i_datapath|alusrc2[3]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[3]~60_combout\ = (\icpu|i_controller|i_maindec|WideOr1~2_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(23))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux28~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|Mux28~19_combout\,
	datad => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	combout => \icpu|i_datapath|alusrc2[3]~60_combout\);

-- Location: LCCOMB_X26_Y15_N10
\icpu|i_datapath|alusrc2[3]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[3]~61_combout\ = (\icpu|i_controller|i_maindec|Decoder0~3_combout\) # ((\icpu|i_datapath|always3~0_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(10))) # (!\icpu|i_datapath|always3~0_combout\ & 
-- ((!\icpu|i_datapath|alusrc2[3]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|always3~0_combout\,
	datad => \icpu|i_datapath|alusrc2[3]~60_combout\,
	combout => \icpu|i_datapath|alusrc2[3]~61_combout\);

-- Location: LCCOMB_X16_Y14_N2
\icpu|i_datapath|i_alu|ShiftLeft0~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~69_combout\ = (\icpu|i_datapath|alusrc2[2]~62_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~67_combout\))) # (!\icpu|i_datapath|alusrc2[2]~62_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~68_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~62_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~67_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~69_combout\);

-- Location: LCCOMB_X16_Y14_N22
\icpu|i_datapath|i_alu|ShiftLeft0~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~72_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~66_combout\ & ((\icpu|i_datapath|alusrc2[3]~61_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~69_combout\))) # (!\icpu|i_datapath|alusrc2[3]~61_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[3]~61_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~66_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~71_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~69_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~72_combout\);

-- Location: LCCOMB_X19_Y14_N12
\icpu|i_datapath|i_alu|Mux21~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux21~7_combout\ = \icpu|i_datapath|alusrc2[10]~44_combout\ $ (((\icpu|i_datapath|i_regfile|Mux53~19_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_controller|i_aludec|Selector6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux53~19_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datad => \icpu|i_datapath|alusrc2[10]~44_combout\,
	combout => \icpu|i_datapath|i_alu|Mux21~7_combout\);

-- Location: LCCOMB_X19_Y12_N10
\icpu|i_datapath|i_alu|iadder32|bit10|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit10|sum~combout\ = \icpu|i_datapath|alusrc1~10_combout\ $ (\icpu|i_datapath|alusrc2[10]~44_combout\ $ (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit9|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~10_combout\,
	datab => \icpu|i_datapath|alusrc2[10]~44_combout\,
	datac => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit9|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit10|sum~combout\);

-- Location: LCCOMB_X19_Y12_N8
\icpu|i_datapath|i_alu|Mux21~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux21~4_combout\ = (\icpu|i_controller|i_aludec|Selector7~3_combout\ & (\icpu|i_datapath|i_alu|Mux21~7_combout\)) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit10|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux21~7_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit10|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux21~4_combout\);

-- Location: LCCOMB_X22_Y18_N4
\icpu|i_datapath|i_alu|Mux21~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux21~2_combout\ = (\icpu|i_controller|i_maindec|WideOr1~2_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(30))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux21~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(30),
	datad => \icpu|i_datapath|i_regfile|Mux21~19_combout\,
	combout => \icpu|i_datapath|i_alu|Mux21~2_combout\);

-- Location: LCCOMB_X22_Y18_N14
\icpu|i_datapath|i_alu|Mux21~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux21~3_combout\ = (\icpu|i_controller|i_aludec|Selector6~2_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux53~19_combout\) # (\icpu|i_datapath|i_alu|Mux21~2_combout\)))) # 
-- (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & (\icpu|i_datapath|i_regfile|Mux53~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux53~19_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux21~2_combout\,
	datad => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux21~3_combout\);

-- Location: LCCOMB_X22_Y12_N20
\icpu|i_datapath|i_alu|Mux21~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux21~5_combout\ = (\icpu|i_controller|i_aludec|Selector7~3_combout\ & (\icpu|i_datapath|i_alu|Mux21~4_combout\ & ((\icpu|i_controller|i_aludec|Selector6~2_combout\) # (\icpu|i_datapath|i_alu|Mux21~3_combout\)))) # 
-- (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_datapath|i_alu|Mux21~3_combout\))) # (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & (\icpu|i_datapath|i_alu|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux21~4_combout\,
	datac => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datad => \icpu|i_datapath|i_alu|Mux21~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux21~5_combout\);

-- Location: LCCOMB_X22_Y12_N2
\icpu|i_datapath|i_alu|Mux21~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux21~6_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~72_combout\ & ((\icpu|i_datapath|i_alu|Mux10~2_combout\) # ((!\icpu|i_controller|i_aludec|Selector5~3_combout\ & \icpu|i_datapath|i_alu|Mux21~5_combout\)))) # 
-- (!\icpu|i_datapath|i_alu|ShiftLeft0~72_combout\ & (!\icpu|i_controller|i_aludec|Selector5~3_combout\ & ((\icpu|i_datapath|i_alu|Mux21~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~72_combout\,
	datab => \icpu|i_controller|i_aludec|Selector5~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	datad => \icpu|i_datapath|i_alu|Mux21~5_combout\,
	combout => \icpu|i_datapath|i_alu|Mux21~6_combout\);

-- Location: IOIBUF_X0_Y26_N1
\SW[8]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: LCCOMB_X15_Y23_N12
\iGPIO|sw8|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~36_combout\ = (\reset_ff~q\ & \SW[8]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	combout => \iGPIO|sw8|c_state~36_combout\);

-- Location: FF_X15_Y23_N13
\iGPIO|sw8|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S0~q\);

-- Location: LCCOMB_X15_Y23_N14
\iGPIO|sw8|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~35_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & !\iGPIO|sw8|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \iGPIO|sw8|c_state.S0~q\,
	combout => \iGPIO|sw8|c_state~35_combout\);

-- Location: FF_X15_Y23_N15
\iGPIO|sw8|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S1~q\);

-- Location: LCCOMB_X15_Y23_N20
\iGPIO|sw8|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~34_combout\ = (\reset_ff~q\ & (\iGPIO|sw8|c_state.S1~q\ & \SW[8]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \iGPIO|sw8|c_state.S1~q\,
	datac => \SW[8]~input_o\,
	combout => \iGPIO|sw8|c_state~34_combout\);

-- Location: FF_X15_Y23_N21
\iGPIO|sw8|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S2~q\);

-- Location: LCCOMB_X15_Y23_N26
\iGPIO|sw8|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~33_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \iGPIO|sw8|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \iGPIO|sw8|c_state.S2~q\,
	combout => \iGPIO|sw8|c_state~33_combout\);

-- Location: FF_X15_Y23_N27
\iGPIO|sw8|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S3~q\);

-- Location: LCCOMB_X15_Y23_N16
\iGPIO|sw8|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~32_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \iGPIO|sw8|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \SW[8]~input_o\,
	datac => \iGPIO|sw8|c_state.S3~q\,
	combout => \iGPIO|sw8|c_state~32_combout\);

-- Location: FF_X15_Y23_N17
\iGPIO|sw8|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S4~q\);

-- Location: LCCOMB_X15_Y23_N2
\iGPIO|sw8|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~31_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \iGPIO|sw8|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \iGPIO|sw8|c_state.S4~q\,
	combout => \iGPIO|sw8|c_state~31_combout\);

-- Location: FF_X15_Y23_N3
\iGPIO|sw8|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S5~q\);

-- Location: LCCOMB_X15_Y23_N0
\iGPIO|sw8|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~30_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \iGPIO|sw8|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \iGPIO|sw8|c_state.S5~q\,
	combout => \iGPIO|sw8|c_state~30_combout\);

-- Location: FF_X15_Y23_N1
\iGPIO|sw8|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S6~q\);

-- Location: LCCOMB_X15_Y23_N18
\iGPIO|sw8|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~29_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \iGPIO|sw8|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \iGPIO|sw8|c_state.S6~q\,
	combout => \iGPIO|sw8|c_state~29_combout\);

-- Location: FF_X15_Y23_N19
\iGPIO|sw8|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S7~q\);

-- Location: LCCOMB_X15_Y23_N4
\iGPIO|sw8|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~28_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \iGPIO|sw8|c_state.S7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \iGPIO|sw8|c_state.S7~q\,
	combout => \iGPIO|sw8|c_state~28_combout\);

-- Location: FF_X15_Y23_N5
\iGPIO|sw8|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S8~q\);

-- Location: LCCOMB_X15_Y23_N22
\iGPIO|sw8|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~27_combout\ = (\reset_ff~q\ & (\iGPIO|sw8|c_state.S8~q\ & \SW[8]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \iGPIO|sw8|c_state.S8~q\,
	datac => \SW[8]~input_o\,
	combout => \iGPIO|sw8|c_state~27_combout\);

-- Location: FF_X15_Y23_N23
\iGPIO|sw8|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S9~q\);

-- Location: LCCOMB_X15_Y23_N24
\iGPIO|sw8|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~26_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \iGPIO|sw8|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \SW[8]~input_o\,
	datac => \iGPIO|sw8|c_state.S9~q\,
	combout => \iGPIO|sw8|c_state~26_combout\);

-- Location: FF_X15_Y23_N25
\iGPIO|sw8|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S10~q\);

-- Location: LCCOMB_X15_Y23_N6
\iGPIO|sw8|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~25_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \iGPIO|sw8|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \iGPIO|sw8|c_state.S10~q\,
	combout => \iGPIO|sw8|c_state~25_combout\);

-- Location: FF_X15_Y23_N7
\iGPIO|sw8|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S11~q\);

-- Location: LCCOMB_X15_Y23_N8
\iGPIO|sw8|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~24_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \iGPIO|sw8|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \iGPIO|sw8|c_state.S11~q\,
	combout => \iGPIO|sw8|c_state~24_combout\);

-- Location: FF_X15_Y23_N9
\iGPIO|sw8|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S12~q\);

-- Location: LCCOMB_X15_Y23_N10
\iGPIO|sw8|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~23_combout\ = (\reset_ff~q\ & (\iGPIO|sw8|c_state.S12~q\ & \SW[8]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \iGPIO|sw8|c_state.S12~q\,
	datac => \SW[8]~input_o\,
	combout => \iGPIO|sw8|c_state~23_combout\);

-- Location: FF_X15_Y23_N11
\iGPIO|sw8|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S13~q\);

-- Location: LCCOMB_X15_Y23_N28
\iGPIO|sw8|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~22_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \iGPIO|sw8|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \iGPIO|sw8|c_state.S13~q\,
	combout => \iGPIO|sw8|c_state~22_combout\);

-- Location: FF_X15_Y23_N29
\iGPIO|sw8|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S14~q\);

-- Location: LCCOMB_X14_Y19_N10
\iGPIO|SW_StatusR~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|SW_StatusR~2_combout\ = (!\icpu|i_datapath|rd_data[7]~101_combout\ & ((\iGPIO|SW_StatusR\(8)) # (\iGPIO|sw8|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[7]~101_combout\,
	datac => \iGPIO|SW_StatusR\(8),
	datad => \iGPIO|sw8|c_state.S14~q\,
	combout => \iGPIO|SW_StatusR~2_combout\);

-- Location: FF_X14_Y19_N11
\iGPIO|SW_StatusR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|SW_StatusR~2_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|SW_StatusR\(8));

-- Location: LCCOMB_X14_Y19_N0
\icpu|i_datapath|rd_data[8]~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[8]~108_combout\ = (\icpu|i_datapath|rd_data[7]~101_combout\ & \iGPIO|SW_StatusR\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[7]~101_combout\,
	datad => \iGPIO|SW_StatusR\(8),
	combout => \icpu|i_datapath|rd_data[8]~108_combout\);

-- Location: LCCOMB_X17_Y19_N16
\icpu|i_datapath|rd_data[8]~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[8]~109_combout\ = (\icpu|i_datapath|rd_data[7]~103_combout\ & ((\iMem|altsyncram_component|auto_generated|q_b\(8)) # ((\iDecoder|Equal1~8_combout\)))) # (!\icpu|i_datapath|rd_data[7]~103_combout\ & (((!\iDecoder|Equal1~8_combout\ 
-- & \icpu|i_datapath|rd_data[8]~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_b\(8),
	datab => \icpu|i_datapath|rd_data[7]~103_combout\,
	datac => \iDecoder|Equal1~8_combout\,
	datad => \icpu|i_datapath|rd_data[8]~108_combout\,
	combout => \icpu|i_datapath|rd_data[8]~109_combout\);

-- Location: LCCOMB_X17_Y19_N10
\icpu|i_datapath|rd_data[8]~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[8]~110_combout\ = (\icpu|i_datapath|rd_data[8]~109_combout\ & (((\iTimer|CompareR\(8)) # (!\icpu|i_datapath|rd_data[7]~100_combout\)))) # (!\icpu|i_datapath|rd_data[8]~109_combout\ & (\iTimer|CounterR\(8) & 
-- (\icpu|i_datapath|rd_data[7]~100_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(8),
	datab => \icpu|i_datapath|rd_data[8]~109_combout\,
	datac => \icpu|i_datapath|rd_data[7]~100_combout\,
	datad => \iTimer|CompareR\(8),
	combout => \icpu|i_datapath|rd_data[8]~110_combout\);

-- Location: LCCOMB_X17_Y19_N12
\icpu|i_datapath|rd_data[8]~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[8]~111_combout\ = (\icpu|i_datapath|rd_data[0]~150_combout\ & (\icpu|i_datapath|Add5~12_combout\)) # (!\icpu|i_datapath|rd_data[0]~150_combout\ & (((\icpu|i_controller|i_maindec|Decoder0~6_combout\ & 
-- \icpu|i_datapath|rd_data[8]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add5~12_combout\,
	datab => \icpu|i_datapath|rd_data[0]~150_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datad => \icpu|i_datapath|rd_data[8]~110_combout\,
	combout => \icpu|i_datapath|rd_data[8]~111_combout\);

-- Location: LCCOMB_X17_Y19_N18
\icpu|i_datapath|rd_data[8]~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[8]~112_combout\ = (\icpu|i_datapath|rd_data[8]~111_combout\) # ((!\icpu|i_datapath|rd_data[0]~150_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & \icpu|i_datapath|i_alu|Mux23~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[8]~111_combout\,
	datab => \icpu|i_datapath|rd_data[0]~150_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datad => \icpu|i_datapath|i_alu|Mux23~8_combout\,
	combout => \icpu|i_datapath|rd_data[8]~112_combout\);

-- Location: FF_X26_Y21_N17
\icpu|i_datapath|i_regfile|x27[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~112_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(8));

-- Location: LCCOMB_X26_Y14_N20
\icpu|i_datapath|i_regfile|Mux23~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x23\(8)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x19\(8) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x23\(8),
	datac => \icpu|i_datapath|i_regfile|x19\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux23~9_combout\);

-- Location: LCCOMB_X26_Y14_N2
\icpu|i_datapath|i_regfile|Mux23~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~10_combout\ = (\icpu|i_datapath|i_regfile|Mux23~9_combout\ & (((\icpu|i_datapath|i_regfile|x31\(8)) # (!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux23~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(8) & ((\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(8),
	datab => \icpu|i_datapath|i_regfile|Mux23~9_combout\,
	datac => \icpu|i_datapath|i_regfile|x31\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux23~10_combout\);

-- Location: LCCOMB_X23_Y17_N10
\icpu|i_datapath|i_regfile|Mux23~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|x25\(8)) # (\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\icpu|i_datapath|i_regfile|x17\(8) & ((!\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(8),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x25\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux23~2_combout\);

-- Location: LCCOMB_X23_Y17_N4
\icpu|i_datapath|i_regfile|Mux23~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux23~2_combout\ & (\icpu|i_datapath|i_regfile|x29\(8))) # (!\icpu|i_datapath|i_regfile|Mux23~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(8)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x29\(8),
	datac => \icpu|i_datapath|i_regfile|x21\(8),
	datad => \icpu|i_datapath|i_regfile|Mux23~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux23~3_combout\);

-- Location: LCCOMB_X22_Y21_N22
\icpu|i_datapath|i_regfile|Mux23~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(8)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x18\(8) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x22\(8),
	datac => \icpu|i_datapath|i_regfile|x18\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux23~4_combout\);

-- Location: LCCOMB_X22_Y21_N12
\icpu|i_datapath|i_regfile|Mux23~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~5_combout\ = (\icpu|i_datapath|i_regfile|Mux23~4_combout\ & (((\icpu|i_datapath|i_regfile|x30\(8)) # (!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux23~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(8) & ((\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux23~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x26\(8),
	datac => \icpu|i_datapath|i_regfile|x30\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux23~5_combout\);

-- Location: LCCOMB_X20_Y21_N16
\icpu|i_datapath|i_regfile|Mux23~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(8)) # ((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\icpu|i_datapath|i_regfile|x16\(8) & !\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x24\(8),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x16\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux23~6_combout\);

-- Location: LCCOMB_X20_Y21_N18
\icpu|i_datapath|i_regfile|Mux23~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~7_combout\ = (\icpu|i_datapath|i_regfile|Mux23~6_combout\ & (((\icpu|i_datapath|i_regfile|x28\(8)) # (!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux23~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(8) & ((\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(8),
	datab => \icpu|i_datapath|i_regfile|Mux23~6_combout\,
	datac => \icpu|i_datapath|i_regfile|x28\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux23~7_combout\);

-- Location: LCCOMB_X23_Y17_N24
\icpu|i_datapath|i_regfile|Mux23~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux23~5_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux23~7_combout\ & !\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux23~5_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux23~7_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux23~8_combout\);

-- Location: LCCOMB_X23_Y17_N30
\icpu|i_datapath|i_regfile|Mux23~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux23~8_combout\ & (\icpu|i_datapath|i_regfile|Mux23~10_combout\)) # (!\icpu|i_datapath|i_regfile|Mux23~8_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux23~3_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux23~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|Mux23~10_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux23~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux23~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux23~11_combout\);

-- Location: LCCOMB_X27_Y15_N2
\icpu|i_datapath|i_regfile|Mux23~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x6\(8)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x4\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x4\(8),
	datac => \icpu|i_datapath|i_regfile|x6\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux23~12_combout\);

-- Location: LCCOMB_X27_Y15_N0
\icpu|i_datapath|i_regfile|Mux23~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~13_combout\ = (\icpu|i_datapath|i_regfile|Mux23~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(8)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux23~12_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x5\(8) & \iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(8),
	datab => \icpu|i_datapath|i_regfile|Mux23~12_combout\,
	datac => \icpu|i_datapath|i_regfile|x5\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux23~13_combout\);

-- Location: LCCOMB_X27_Y18_N30
\icpu|i_datapath|i_regfile|Mux23~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~14_combout\ = (\icpu|i_datapath|i_regfile|Mux24~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux23~13_combout\) # (!\icpu|i_datapath|i_regfile|Mux24~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(8) & ((\icpu|i_datapath|i_regfile|Mux24~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(8),
	datac => \icpu|i_datapath|i_regfile|Mux23~13_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux24~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux23~14_combout\);

-- Location: LCCOMB_X27_Y17_N0
\icpu|i_datapath|i_regfile|Mux23~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~15_combout\ = (\icpu|i_datapath|i_regfile|Mux23~14_combout\ & (((\icpu|i_datapath|i_regfile|x3\(8)) # (!\icpu|i_datapath|i_regfile|Mux24~2_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux23~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(8) & ((\icpu|i_datapath|i_regfile|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux23~14_combout\,
	datab => \icpu|i_datapath|i_regfile|x2\(8),
	datac => \icpu|i_datapath|i_regfile|x3\(8),
	datad => \icpu|i_datapath|i_regfile|Mux24~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux23~15_combout\);

-- Location: LCCOMB_X23_Y17_N16
\icpu|i_datapath|i_regfile|Mux23~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~16_combout\ = (\icpu|i_datapath|i_regfile|Mux24~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux23~11_combout\) # ((\icpu|i_datapath|i_regfile|Mux24~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & 
-- (((!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & \icpu|i_datapath|i_regfile|Mux23~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux23~11_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux23~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux23~16_combout\);

-- Location: LCCOMB_X27_Y14_N28
\icpu|i_datapath|i_regfile|Mux23~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|x14\(8)) # (\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (\icpu|i_datapath|i_regfile|x12\(8) & ((!\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x12\(8),
	datac => \icpu|i_datapath|i_regfile|x14\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux23~17_combout\);

-- Location: LCCOMB_X27_Y14_N30
\icpu|i_datapath|i_regfile|Mux23~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux23~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(8)))) # (!\icpu|i_datapath|i_regfile|Mux23~17_combout\ & 
-- (\icpu|i_datapath|i_regfile|x13\(8))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux23~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(8),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x15\(8),
	datad => \icpu|i_datapath|i_regfile|Mux23~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux23~18_combout\);

-- Location: LCCOMB_X19_Y18_N10
\icpu|i_datapath|i_regfile|Mux23~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x9\(8)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x8\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x8\(8),
	datac => \icpu|i_datapath|i_regfile|x9\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux23~0_combout\);

-- Location: LCCOMB_X19_Y18_N20
\icpu|i_datapath|i_regfile|Mux23~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~1_combout\ = (\icpu|i_datapath|i_regfile|Mux23~0_combout\ & ((\icpu|i_datapath|i_regfile|x11\(8)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux23~0_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x10\(8) & \iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux23~0_combout\,
	datab => \icpu|i_datapath|i_regfile|x11\(8),
	datac => \icpu|i_datapath|i_regfile|x10\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux23~1_combout\);

-- Location: LCCOMB_X23_Y17_N26
\icpu|i_datapath|i_regfile|Mux23~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~19_combout\ = (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux23~16_combout\ & (\icpu|i_datapath|i_regfile|Mux23~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux23~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux23~1_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & (\icpu|i_datapath|i_regfile|Mux23~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux23~16_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux23~18_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux23~1_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux23~19_combout\);

-- Location: LCCOMB_X27_Y14_N18
\iGPIO|LEDG_R~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R~6_combout\ = (\icpu|i_datapath|i_regfile|Mux23~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|i_regfile|Mux23~19_combout\,
	datad => \reset_ff~q\,
	combout => \iGPIO|LEDG_R~6_combout\);

-- Location: LCCOMB_X28_Y10_N22
\iTimer|CompareR[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR[8]~feeder_combout\ = \iGPIO|LEDG_R~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|LEDG_R~6_combout\,
	combout => \iTimer|CompareR[8]~feeder_combout\);

-- Location: FF_X28_Y10_N23
\iTimer|CompareR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR[8]~feeder_combout\,
	ena => \iTimer|CompareR[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(8));

-- Location: LCCOMB_X17_Y19_N26
\iTimer|Equal0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~5_combout\ = (\iTimer|CompareR\(8) & (\iTimer|CounterR\(8) & (\iTimer|CompareR\(9) $ (!\iTimer|CounterR\(9))))) # (!\iTimer|CompareR\(8) & (!\iTimer|CounterR\(8) & (\iTimer|CompareR\(9) $ (!\iTimer|CounterR\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(8),
	datab => \iTimer|CompareR\(9),
	datac => \iTimer|CounterR\(8),
	datad => \iTimer|CounterR\(9),
	combout => \iTimer|Equal0~5_combout\);

-- Location: LCCOMB_X17_Y12_N22
\iTimer|Equal0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~6_combout\ = (\iTimer|CounterR\(10) & (\iTimer|CompareR\(10) & (\iTimer|CompareR\(11) $ (!\iTimer|CounterR\(11))))) # (!\iTimer|CounterR\(10) & (!\iTimer|CompareR\(10) & (\iTimer|CompareR\(11) $ (!\iTimer|CounterR\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(10),
	datab => \iTimer|CompareR\(11),
	datac => \iTimer|CounterR\(11),
	datad => \iTimer|CompareR\(10),
	combout => \iTimer|Equal0~6_combout\);

-- Location: LCCOMB_X24_Y9_N0
\iTimer|Equal0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~8_combout\ = (\iTimer|CounterR\(15) & (\iTimer|CompareR\(15) & (\iTimer|CounterR\(14) $ (!\iTimer|CompareR\(14))))) # (!\iTimer|CounterR\(15) & (!\iTimer|CompareR\(15) & (\iTimer|CounterR\(14) $ (!\iTimer|CompareR\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(15),
	datab => \iTimer|CompareR\(15),
	datac => \iTimer|CounterR\(14),
	datad => \iTimer|CompareR\(14),
	combout => \iTimer|Equal0~8_combout\);

-- Location: LCCOMB_X31_Y14_N14
\iTimer|Equal0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~7_combout\ = (\iTimer|CompareR\(13) & (\iTimer|CounterR\(13) & (\iTimer|CounterR\(12) $ (!\iTimer|CompareR\(12))))) # (!\iTimer|CompareR\(13) & (!\iTimer|CounterR\(13) & (\iTimer|CounterR\(12) $ (!\iTimer|CompareR\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(13),
	datab => \iTimer|CounterR\(13),
	datac => \iTimer|CounterR\(12),
	datad => \iTimer|CompareR\(12),
	combout => \iTimer|Equal0~7_combout\);

-- Location: LCCOMB_X23_Y12_N30
\iTimer|Equal0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~9_combout\ = (\iTimer|Equal0~5_combout\ & (\iTimer|Equal0~6_combout\ & (\iTimer|Equal0~8_combout\ & \iTimer|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal0~5_combout\,
	datab => \iTimer|Equal0~6_combout\,
	datac => \iTimer|Equal0~8_combout\,
	datad => \iTimer|Equal0~7_combout\,
	combout => \iTimer|Equal0~9_combout\);

-- Location: LCCOMB_X24_Y25_N22
\iGPIO|HEX3_R~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R~4_combout\ = (\icpu|i_datapath|i_regfile|Mux28~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux28~19_combout\,
	combout => \iGPIO|HEX3_R~4_combout\);

-- Location: FF_X24_Y25_N27
\iTimer|CompareR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~4_combout\,
	sload => VCC,
	ena => \iTimer|CompareR[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(3));

-- Location: LCCOMB_X23_Y12_N16
\iTimer|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~1_combout\ = (\iTimer|CounterR\(3) & (\iTimer|CompareR\(3) & (\iTimer|CompareR\(2) $ (!\iTimer|CounterR\(2))))) # (!\iTimer|CounterR\(3) & (!\iTimer|CompareR\(3) & (\iTimer|CompareR\(2) $ (!\iTimer|CounterR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(3),
	datab => \iTimer|CompareR\(2),
	datac => \iTimer|CounterR\(2),
	datad => \iTimer|CompareR\(3),
	combout => \iTimer|Equal0~1_combout\);

-- Location: LCCOMB_X26_Y10_N12
\iGPIO|LEDG_R~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R~5_combout\ = (\icpu|i_datapath|i_regfile|Mux24~24_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~24_combout\,
	datad => \reset_ff~q\,
	combout => \iGPIO|LEDG_R~5_combout\);

-- Location: LCCOMB_X28_Y10_N20
\iTimer|CompareR[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR[7]~feeder_combout\ = \iGPIO|LEDG_R~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|LEDG_R~5_combout\,
	combout => \iTimer|CompareR[7]~feeder_combout\);

-- Location: FF_X28_Y10_N21
\iTimer|CompareR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR[7]~feeder_combout\,
	ena => \iTimer|CompareR[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(7));

-- Location: LCCOMB_X21_Y17_N4
\iTimer|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~3_combout\ = (\iTimer|CounterR\(7) & (\iTimer|CompareR\(7) & (\iTimer|CompareR\(6) $ (!\iTimer|CounterR\(6))))) # (!\iTimer|CounterR\(7) & (!\iTimer|CompareR\(7) & (\iTimer|CompareR\(6) $ (!\iTimer|CounterR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(7),
	datab => \iTimer|CompareR\(7),
	datac => \iTimer|CompareR\(6),
	datad => \iTimer|CounterR\(6),
	combout => \iTimer|Equal0~3_combout\);

-- Location: LCCOMB_X24_Y23_N28
\iGPIO|HEX3_R~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R~6_combout\ = (\icpu|i_datapath|i_regfile|Mux26~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \icpu|i_datapath|i_regfile|Mux26~19_combout\,
	combout => \iGPIO|HEX3_R~6_combout\);

-- Location: LCCOMB_X24_Y25_N24
\iTimer|CompareR[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR[5]~feeder_combout\ = \iGPIO|HEX3_R~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~6_combout\,
	combout => \iTimer|CompareR[5]~feeder_combout\);

-- Location: FF_X24_Y25_N25
\iTimer|CompareR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR[5]~feeder_combout\,
	ena => \iTimer|CompareR[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(5));

-- Location: LCCOMB_X21_Y17_N14
\iTimer|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~2_combout\ = (\iTimer|CounterR\(5) & (\iTimer|CompareR\(5) & (\iTimer|CompareR\(4) $ (!\iTimer|CounterR\(4))))) # (!\iTimer|CounterR\(5) & (!\iTimer|CompareR\(5) & (\iTimer|CompareR\(4) $ (!\iTimer|CounterR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(5),
	datab => \iTimer|CompareR\(4),
	datac => \iTimer|CompareR\(5),
	datad => \iTimer|CounterR\(4),
	combout => \iTimer|Equal0~2_combout\);

-- Location: LCCOMB_X21_Y17_N22
\iTimer|Equal0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~4_combout\ = (\iTimer|Equal0~3_combout\ & \iTimer|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|Equal0~3_combout\,
	datac => \iTimer|Equal0~2_combout\,
	combout => \iTimer|Equal0~4_combout\);

-- Location: LCCOMB_X23_Y12_N2
\iTimer|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~0_combout\ = (\iTimer|CounterR\(1) & (\iTimer|CompareR\(1) & (\iTimer|CounterR\(0) $ (!\iTimer|CompareR\(0))))) # (!\iTimer|CounterR\(1) & (!\iTimer|CompareR\(1) & (\iTimer|CounterR\(0) $ (!\iTimer|CompareR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(1),
	datab => \iTimer|CounterR\(0),
	datac => \iTimer|CompareR\(1),
	datad => \iTimer|CompareR\(0),
	combout => \iTimer|Equal0~0_combout\);

-- Location: LCCOMB_X23_Y12_N8
\iTimer|Equal0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~10_combout\ = (\iTimer|Equal0~9_combout\ & (\iTimer|Equal0~1_combout\ & (\iTimer|Equal0~4_combout\ & \iTimer|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal0~9_combout\,
	datab => \iTimer|Equal0~1_combout\,
	datac => \iTimer|Equal0~4_combout\,
	datad => \iTimer|Equal0~0_combout\,
	combout => \iTimer|Equal0~10_combout\);

-- Location: LCCOMB_X17_Y15_N30
\iTimer|Equal0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~11_combout\ = (\iTimer|CounterR\(16) & (\iTimer|CompareR\(16) & (\iTimer|CounterR\(17) $ (!\iTimer|CompareR\(17))))) # (!\iTimer|CounterR\(16) & (!\iTimer|CompareR\(16) & (\iTimer|CounterR\(17) $ (!\iTimer|CompareR\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(16),
	datab => \iTimer|CompareR\(16),
	datac => \iTimer|CounterR\(17),
	datad => \iTimer|CompareR\(17),
	combout => \iTimer|Equal0~11_combout\);

-- Location: LCCOMB_X17_Y13_N12
\iTimer|Equal0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~14_combout\ = (\iTimer|CounterR\(22) & (\iTimer|CompareR\(22) & (\iTimer|CounterR\(23) $ (!\iTimer|CompareR\(23))))) # (!\iTimer|CounterR\(22) & (!\iTimer|CompareR\(22) & (\iTimer|CounterR\(23) $ (!\iTimer|CompareR\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(22),
	datab => \iTimer|CounterR\(23),
	datac => \iTimer|CompareR\(22),
	datad => \iTimer|CompareR\(23),
	combout => \iTimer|Equal0~14_combout\);

-- Location: LCCOMB_X17_Y13_N6
\iTimer|Equal0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~12_combout\ = (\iTimer|CompareR\(19) & (\iTimer|CounterR\(19) & (\iTimer|CompareR\(18) $ (!\iTimer|CounterR\(18))))) # (!\iTimer|CompareR\(19) & (!\iTimer|CounterR\(19) & (\iTimer|CompareR\(18) $ (!\iTimer|CounterR\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(19),
	datab => \iTimer|CompareR\(18),
	datac => \iTimer|CounterR\(18),
	datad => \iTimer|CounterR\(19),
	combout => \iTimer|Equal0~12_combout\);

-- Location: LCCOMB_X28_Y10_N10
\iTimer|CompareR~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~15_combout\ = (\icpu|i_datapath|i_regfile|Mux11~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux11~19_combout\,
	combout => \iTimer|CompareR~15_combout\);

-- Location: FF_X28_Y10_N11
\iTimer|CompareR[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~15_combout\,
	ena => \iTimer|CompareR[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(20));

-- Location: LCCOMB_X17_Y15_N16
\iTimer|Equal0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~13_combout\ = (\iTimer|CounterR\(21) & (\iTimer|CompareR\(21) & (\iTimer|CompareR\(20) $ (!\iTimer|CounterR\(20))))) # (!\iTimer|CounterR\(21) & (!\iTimer|CompareR\(21) & (\iTimer|CompareR\(20) $ (!\iTimer|CounterR\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(21),
	datab => \iTimer|CompareR\(20),
	datac => \iTimer|CompareR\(21),
	datad => \iTimer|CounterR\(20),
	combout => \iTimer|Equal0~13_combout\);

-- Location: LCCOMB_X17_Y15_N6
\iTimer|Equal0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~15_combout\ = (\iTimer|Equal0~11_combout\ & (\iTimer|Equal0~14_combout\ & (\iTimer|Equal0~12_combout\ & \iTimer|Equal0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal0~11_combout\,
	datab => \iTimer|Equal0~14_combout\,
	datac => \iTimer|Equal0~12_combout\,
	datad => \iTimer|Equal0~13_combout\,
	combout => \iTimer|Equal0~15_combout\);

-- Location: LCCOMB_X24_Y11_N14
\iTimer|Equal0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~16_combout\ = (\iTimer|CompareR\(24) & (\iTimer|CounterR\(24) & (\iTimer|CounterR\(25) $ (!\iTimer|CompareR\(25))))) # (!\iTimer|CompareR\(24) & (!\iTimer|CounterR\(24) & (\iTimer|CounterR\(25) $ (!\iTimer|CompareR\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(24),
	datab => \iTimer|CounterR\(24),
	datac => \iTimer|CounterR\(25),
	datad => \iTimer|CompareR\(25),
	combout => \iTimer|Equal0~16_combout\);

-- Location: LCCOMB_X17_Y12_N28
\iTimer|Equal0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~18_combout\ = (\iTimer|CounterR\(29) & (\iTimer|CompareR\(29) & (\iTimer|CompareR\(28) $ (!\iTimer|CounterR\(28))))) # (!\iTimer|CounterR\(29) & (!\iTimer|CompareR\(29) & (\iTimer|CompareR\(28) $ (!\iTimer|CounterR\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(29),
	datab => \iTimer|CompareR\(29),
	datac => \iTimer|CompareR\(28),
	datad => \iTimer|CounterR\(28),
	combout => \iTimer|Equal0~18_combout\);

-- Location: LCCOMB_X20_Y12_N22
\iTimer|Equal0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~17_combout\ = (\iTimer|CounterR\(27) & (\iTimer|CompareR\(27) & (\iTimer|CompareR\(26) $ (!\iTimer|CounterR\(26))))) # (!\iTimer|CounterR\(27) & (!\iTimer|CompareR\(27) & (\iTimer|CompareR\(26) $ (!\iTimer|CounterR\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(27),
	datab => \iTimer|CompareR\(27),
	datac => \iTimer|CompareR\(26),
	datad => \iTimer|CounterR\(26),
	combout => \iTimer|Equal0~17_combout\);

-- Location: LCCOMB_X24_Y10_N4
\iTimer|Equal0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~19_combout\ = (\iTimer|CompareR\(31) & (\iTimer|CounterR\(31) & (\iTimer|CounterR\(30) $ (!\iTimer|CompareR\(30))))) # (!\iTimer|CompareR\(31) & (!\iTimer|CounterR\(31) & (\iTimer|CounterR\(30) $ (!\iTimer|CompareR\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(31),
	datab => \iTimer|CounterR\(31),
	datac => \iTimer|CounterR\(30),
	datad => \iTimer|CompareR\(30),
	combout => \iTimer|Equal0~19_combout\);

-- Location: LCCOMB_X17_Y12_N2
\iTimer|Equal0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~20_combout\ = (\iTimer|Equal0~16_combout\ & (\iTimer|Equal0~18_combout\ & (\iTimer|Equal0~17_combout\ & \iTimer|Equal0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal0~16_combout\,
	datab => \iTimer|Equal0~18_combout\,
	datac => \iTimer|Equal0~17_combout\,
	datad => \iTimer|Equal0~19_combout\,
	combout => \iTimer|Equal0~20_combout\);

-- Location: LCCOMB_X17_Y16_N26
\iTimer|StatusR~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|StatusR~0_combout\ = (\iTimer|StatusR\(0) & (((\icpu|i_controller|i_maindec|Decoder0~5_combout\) # (!\iDecoder|Equal1~8_combout\)) # (!\iTimer|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal3~0_combout\,
	datab => \iDecoder|Equal1~8_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~5_combout\,
	datad => \iTimer|StatusR\(0),
	combout => \iTimer|StatusR~0_combout\);

-- Location: LCCOMB_X15_Y16_N12
\iTimer|StatusR~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|StatusR~1_combout\ = (\iTimer|StatusR~0_combout\) # ((\iTimer|Equal0~10_combout\ & (\iTimer|Equal0~15_combout\ & \iTimer|Equal0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal0~10_combout\,
	datab => \iTimer|Equal0~15_combout\,
	datac => \iTimer|Equal0~20_combout\,
	datad => \iTimer|StatusR~0_combout\,
	combout => \iTimer|StatusR~1_combout\);

-- Location: FF_X15_Y16_N13
\iTimer|StatusR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|StatusR~1_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|StatusR\(0));

-- Location: LCCOMB_X17_Y15_N20
\iTimer|always2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|always2~0_combout\ = (\iTimer|StatusR\(0)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \iTimer|StatusR\(0),
	combout => \iTimer|always2~0_combout\);

-- Location: FF_X16_Y13_N1
\iTimer|CounterR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[0]~32_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(0));

-- Location: LCCOMB_X16_Y13_N2
\iTimer|CounterR[1]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[1]~34_combout\ = (\iTimer|CounterR\(1) & (!\iTimer|CounterR[0]~33\)) # (!\iTimer|CounterR\(1) & ((\iTimer|CounterR[0]~33\) # (GND)))
-- \iTimer|CounterR[1]~35\ = CARRY((!\iTimer|CounterR[0]~33\) # (!\iTimer|CounterR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(1),
	datad => VCC,
	cin => \iTimer|CounterR[0]~33\,
	combout => \iTimer|CounterR[1]~34_combout\,
	cout => \iTimer|CounterR[1]~35\);

-- Location: FF_X16_Y13_N3
\iTimer|CounterR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[1]~34_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(1));

-- Location: LCCOMB_X16_Y13_N4
\iTimer|CounterR[2]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[2]~36_combout\ = (\iTimer|CounterR\(2) & (\iTimer|CounterR[1]~35\ $ (GND))) # (!\iTimer|CounterR\(2) & (!\iTimer|CounterR[1]~35\ & VCC))
-- \iTimer|CounterR[2]~37\ = CARRY((\iTimer|CounterR\(2) & !\iTimer|CounterR[1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(2),
	datad => VCC,
	cin => \iTimer|CounterR[1]~35\,
	combout => \iTimer|CounterR[2]~36_combout\,
	cout => \iTimer|CounterR[2]~37\);

-- Location: FF_X16_Y13_N5
\iTimer|CounterR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[2]~36_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(2));

-- Location: LCCOMB_X16_Y13_N6
\iTimer|CounterR[3]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[3]~38_combout\ = (\iTimer|CounterR\(3) & (!\iTimer|CounterR[2]~37\)) # (!\iTimer|CounterR\(3) & ((\iTimer|CounterR[2]~37\) # (GND)))
-- \iTimer|CounterR[3]~39\ = CARRY((!\iTimer|CounterR[2]~37\) # (!\iTimer|CounterR\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(3),
	datad => VCC,
	cin => \iTimer|CounterR[2]~37\,
	combout => \iTimer|CounterR[3]~38_combout\,
	cout => \iTimer|CounterR[3]~39\);

-- Location: FF_X16_Y13_N7
\iTimer|CounterR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[3]~38_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(3));

-- Location: LCCOMB_X16_Y13_N8
\iTimer|CounterR[4]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[4]~40_combout\ = (\iTimer|CounterR\(4) & (\iTimer|CounterR[3]~39\ $ (GND))) # (!\iTimer|CounterR\(4) & (!\iTimer|CounterR[3]~39\ & VCC))
-- \iTimer|CounterR[4]~41\ = CARRY((\iTimer|CounterR\(4) & !\iTimer|CounterR[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(4),
	datad => VCC,
	cin => \iTimer|CounterR[3]~39\,
	combout => \iTimer|CounterR[4]~40_combout\,
	cout => \iTimer|CounterR[4]~41\);

-- Location: FF_X16_Y13_N9
\iTimer|CounterR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[4]~40_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(4));

-- Location: LCCOMB_X16_Y13_N10
\iTimer|CounterR[5]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[5]~42_combout\ = (\iTimer|CounterR\(5) & (!\iTimer|CounterR[4]~41\)) # (!\iTimer|CounterR\(5) & ((\iTimer|CounterR[4]~41\) # (GND)))
-- \iTimer|CounterR[5]~43\ = CARRY((!\iTimer|CounterR[4]~41\) # (!\iTimer|CounterR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(5),
	datad => VCC,
	cin => \iTimer|CounterR[4]~41\,
	combout => \iTimer|CounterR[5]~42_combout\,
	cout => \iTimer|CounterR[5]~43\);

-- Location: FF_X16_Y13_N11
\iTimer|CounterR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[5]~42_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(5));

-- Location: LCCOMB_X16_Y13_N12
\iTimer|CounterR[6]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[6]~44_combout\ = (\iTimer|CounterR\(6) & (\iTimer|CounterR[5]~43\ $ (GND))) # (!\iTimer|CounterR\(6) & (!\iTimer|CounterR[5]~43\ & VCC))
-- \iTimer|CounterR[6]~45\ = CARRY((\iTimer|CounterR\(6) & !\iTimer|CounterR[5]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(6),
	datad => VCC,
	cin => \iTimer|CounterR[5]~43\,
	combout => \iTimer|CounterR[6]~44_combout\,
	cout => \iTimer|CounterR[6]~45\);

-- Location: FF_X16_Y13_N13
\iTimer|CounterR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[6]~44_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(6));

-- Location: FF_X16_Y13_N15
\iTimer|CounterR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[7]~46_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(7));

-- Location: IOIBUF_X0_Y26_N8
\SW[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: LCCOMB_X14_Y15_N0
\iGPIO|sw7|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~36_combout\ = (\SW[7]~input_o\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[7]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw7|c_state~36_combout\);

-- Location: FF_X14_Y15_N1
\iGPIO|sw7|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S0~q\);

-- Location: LCCOMB_X14_Y15_N2
\iGPIO|sw7|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~35_combout\ = (!\iGPIO|sw7|c_state.S0~q\ & (\SW[7]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|sw7|c_state.S0~q\,
	datac => \SW[7]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw7|c_state~35_combout\);

-- Location: FF_X14_Y15_N3
\iGPIO|sw7|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S1~q\);

-- Location: LCCOMB_X14_Y15_N8
\iGPIO|sw7|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~34_combout\ = (\iGPIO|sw7|c_state.S1~q\ & (\SW[7]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|sw7|c_state.S1~q\,
	datac => \SW[7]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw7|c_state~34_combout\);

-- Location: FF_X14_Y15_N9
\iGPIO|sw7|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S2~q\);

-- Location: LCCOMB_X14_Y15_N30
\iGPIO|sw7|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~33_combout\ = (\iGPIO|sw7|c_state.S2~q\ & (\SW[7]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|sw7|c_state.S2~q\,
	datac => \SW[7]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw7|c_state~33_combout\);

-- Location: FF_X14_Y15_N31
\iGPIO|sw7|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S3~q\);

-- Location: LCCOMB_X14_Y15_N28
\iGPIO|sw7|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~32_combout\ = (\SW[7]~input_o\ & (\iGPIO|sw7|c_state.S3~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datac => \iGPIO|sw7|c_state.S3~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw7|c_state~32_combout\);

-- Location: FF_X14_Y15_N29
\iGPIO|sw7|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S4~q\);

-- Location: LCCOMB_X14_Y15_N18
\iGPIO|sw7|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~31_combout\ = (\iGPIO|sw7|c_state.S4~q\ & (\SW[7]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|sw7|c_state.S4~q\,
	datac => \SW[7]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw7|c_state~31_combout\);

-- Location: FF_X14_Y15_N19
\iGPIO|sw7|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S5~q\);

-- Location: LCCOMB_X14_Y15_N24
\iGPIO|sw7|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~30_combout\ = (\iGPIO|sw7|c_state.S5~q\ & (\SW[7]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|sw7|c_state.S5~q\,
	datac => \SW[7]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw7|c_state~30_combout\);

-- Location: FF_X14_Y15_N25
\iGPIO|sw7|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S6~q\);

-- Location: LCCOMB_X14_Y15_N26
\iGPIO|sw7|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~29_combout\ = (\iGPIO|sw7|c_state.S6~q\ & (\SW[7]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|sw7|c_state.S6~q\,
	datac => \SW[7]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw7|c_state~29_combout\);

-- Location: FF_X14_Y15_N27
\iGPIO|sw7|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S7~q\);

-- Location: LCCOMB_X14_Y15_N12
\iGPIO|sw7|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~28_combout\ = (\SW[7]~input_o\ & (\iGPIO|sw7|c_state.S7~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datac => \iGPIO|sw7|c_state.S7~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw7|c_state~28_combout\);

-- Location: FF_X14_Y15_N13
\iGPIO|sw7|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S8~q\);

-- Location: LCCOMB_X14_Y15_N14
\iGPIO|sw7|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~27_combout\ = (\reset_ff~q\ & (\SW[7]~input_o\ & \iGPIO|sw7|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[7]~input_o\,
	datad => \iGPIO|sw7|c_state.S8~q\,
	combout => \iGPIO|sw7|c_state~27_combout\);

-- Location: FF_X14_Y15_N15
\iGPIO|sw7|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S9~q\);

-- Location: LCCOMB_X14_Y15_N20
\iGPIO|sw7|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~26_combout\ = (\iGPIO|sw7|c_state.S9~q\ & (\SW[7]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|sw7|c_state.S9~q\,
	datac => \SW[7]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw7|c_state~26_combout\);

-- Location: FF_X14_Y15_N21
\iGPIO|sw7|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S10~q\);

-- Location: LCCOMB_X14_Y15_N22
\iGPIO|sw7|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~25_combout\ = (\iGPIO|sw7|c_state.S10~q\ & (\SW[7]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|sw7|c_state.S10~q\,
	datac => \SW[7]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw7|c_state~25_combout\);

-- Location: FF_X14_Y15_N23
\iGPIO|sw7|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S11~q\);

-- Location: LCCOMB_X14_Y15_N16
\iGPIO|sw7|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~24_combout\ = (\SW[7]~input_o\ & (\iGPIO|sw7|c_state.S11~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datac => \iGPIO|sw7|c_state.S11~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw7|c_state~24_combout\);

-- Location: FF_X14_Y15_N17
\iGPIO|sw7|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S12~q\);

-- Location: LCCOMB_X14_Y15_N10
\iGPIO|sw7|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~23_combout\ = (\iGPIO|sw7|c_state.S12~q\ & (\SW[7]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|sw7|c_state.S12~q\,
	datac => \SW[7]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw7|c_state~23_combout\);

-- Location: FF_X14_Y15_N11
\iGPIO|sw7|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S13~q\);

-- Location: LCCOMB_X14_Y15_N4
\iGPIO|sw7|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~22_combout\ = (\reset_ff~q\ & (\SW[7]~input_o\ & \iGPIO|sw7|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[7]~input_o\,
	datad => \iGPIO|sw7|c_state.S13~q\,
	combout => \iGPIO|sw7|c_state~22_combout\);

-- Location: FF_X14_Y15_N5
\iGPIO|sw7|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S14~q\);

-- Location: LCCOMB_X14_Y19_N12
\iGPIO|SW_StatusR~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|SW_StatusR~3_combout\ = (!\icpu|i_datapath|rd_data[7]~101_combout\ & ((\iGPIO|SW_StatusR\(7)) # (\iGPIO|sw7|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[7]~101_combout\,
	datac => \iGPIO|SW_StatusR\(7),
	datad => \iGPIO|sw7|c_state.S14~q\,
	combout => \iGPIO|SW_StatusR~3_combout\);

-- Location: FF_X14_Y19_N13
\iGPIO|SW_StatusR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|SW_StatusR~3_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|SW_StatusR\(7));

-- Location: LCCOMB_X14_Y19_N18
\icpu|i_datapath|rd_data[7]~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[7]~113_combout\ = (\icpu|i_datapath|rd_data[7]~101_combout\ & \iGPIO|SW_StatusR\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[7]~101_combout\,
	datad => \iGPIO|SW_StatusR\(7),
	combout => \icpu|i_datapath|rd_data[7]~113_combout\);

-- Location: LCCOMB_X21_Y17_N16
\icpu|i_datapath|rd_data[7]~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[7]~114_combout\ = (\icpu|i_datapath|rd_data[7]~103_combout\ & (((\iDecoder|Equal1~8_combout\) # (\iMem|altsyncram_component|auto_generated|q_b\(7))))) # (!\icpu|i_datapath|rd_data[7]~103_combout\ & 
-- (\icpu|i_datapath|rd_data[7]~113_combout\ & (!\iDecoder|Equal1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[7]~113_combout\,
	datab => \icpu|i_datapath|rd_data[7]~103_combout\,
	datac => \iDecoder|Equal1~8_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_b\(7),
	combout => \icpu|i_datapath|rd_data[7]~114_combout\);

-- Location: LCCOMB_X21_Y17_N2
\icpu|i_datapath|rd_data[7]~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[7]~115_combout\ = (\icpu|i_datapath|rd_data[7]~100_combout\ & ((\icpu|i_datapath|rd_data[7]~114_combout\ & ((\iTimer|CompareR\(7)))) # (!\icpu|i_datapath|rd_data[7]~114_combout\ & (\iTimer|CounterR\(7))))) # 
-- (!\icpu|i_datapath|rd_data[7]~100_combout\ & (((\icpu|i_datapath|rd_data[7]~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(7),
	datab => \iTimer|CompareR\(7),
	datac => \icpu|i_datapath|rd_data[7]~100_combout\,
	datad => \icpu|i_datapath|rd_data[7]~114_combout\,
	combout => \icpu|i_datapath|rd_data[7]~115_combout\);

-- Location: LCCOMB_X19_Y14_N0
\icpu|i_datapath|rd_data[7]~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[7]~116_combout\ = (\icpu|i_datapath|rd_data[0]~150_combout\ & (((\icpu|i_datapath|Add5~10_combout\)))) # (!\icpu|i_datapath|rd_data[0]~150_combout\ & (\icpu|i_controller|i_maindec|Decoder0~6_combout\ & 
-- ((\icpu|i_datapath|rd_data[7]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datab => \icpu|i_datapath|Add5~10_combout\,
	datac => \icpu|i_datapath|rd_data[7]~115_combout\,
	datad => \icpu|i_datapath|rd_data[0]~150_combout\,
	combout => \icpu|i_datapath|rd_data[7]~116_combout\);

-- Location: LCCOMB_X19_Y14_N22
\icpu|i_datapath|rd_data[7]~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[7]~117_combout\ = (\icpu|i_datapath|rd_data[7]~116_combout\) # ((!\icpu|i_datapath|rd_data[0]~150_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & \icpu|i_datapath|i_alu|Mux24~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[0]~150_combout\,
	datab => \icpu|i_datapath|rd_data[7]~116_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datad => \icpu|i_datapath|i_alu|Mux24~6_combout\,
	combout => \icpu|i_datapath|rd_data[7]~117_combout\);

-- Location: FF_X23_Y20_N31
\icpu|i_datapath|i_regfile|x31[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~117_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(7));

-- Location: LCCOMB_X28_Y11_N4
\icpu|i_datapath|i_regfile|Mux24~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x23\(7)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x19\(7) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x19\(7),
	datac => \icpu|i_datapath|i_regfile|x23\(7),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux24~12_combout\);

-- Location: LCCOMB_X28_Y11_N22
\icpu|i_datapath|i_regfile|Mux24~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~13_combout\ = (\icpu|i_datapath|i_regfile|Mux24~12_combout\ & ((\icpu|i_datapath|i_regfile|x31\(7)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux24~12_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x27\(7) & \iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(7),
	datab => \icpu|i_datapath|i_regfile|Mux24~12_combout\,
	datac => \icpu|i_datapath|i_regfile|x27\(7),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux24~13_combout\);

-- Location: LCCOMB_X29_Y19_N12
\icpu|i_datapath|i_regfile|Mux24~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x25\(7)) # ((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\icpu|i_datapath|i_regfile|x17\(7) & !\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x25\(7),
	datac => \icpu|i_datapath|i_regfile|x17\(7),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux24~7_combout\);

-- Location: LCCOMB_X29_Y19_N14
\icpu|i_datapath|i_regfile|Mux24~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux24~7_combout\ & ((\icpu|i_datapath|i_regfile|x29\(7)))) # (!\icpu|i_datapath|i_regfile|Mux24~7_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(7))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x21\(7),
	datac => \icpu|i_datapath|i_regfile|x29\(7),
	datad => \icpu|i_datapath|i_regfile|Mux24~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux24~8_combout\);

-- Location: LCCOMB_X24_Y17_N24
\icpu|i_datapath|i_regfile|Mux24~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(7)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x16\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x16\(7),
	datac => \icpu|i_datapath|i_regfile|x24\(7),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux24~9_combout\);

-- Location: LCCOMB_X24_Y17_N2
\icpu|i_datapath|i_regfile|Mux24~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux24~9_combout\ & (\icpu|i_datapath|i_regfile|x28\(7))) # (!\icpu|i_datapath|i_regfile|Mux24~9_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(7)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux24~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(7),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x20\(7),
	datad => \icpu|i_datapath|i_regfile|Mux24~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux24~10_combout\);

-- Location: LCCOMB_X24_Y19_N10
\icpu|i_datapath|i_regfile|Mux24~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\iMem|altsyncram_component|auto_generated|q_a\(21)) # ((\icpu|i_datapath|i_regfile|Mux24~8_combout\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux24~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux24~8_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux24~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux24~11_combout\);

-- Location: LCCOMB_X28_Y12_N6
\icpu|i_datapath|i_regfile|Mux24~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x22\(7)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x18\(7) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x18\(7),
	datac => \icpu|i_datapath|i_regfile|x22\(7),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux24~5_combout\);

-- Location: LCCOMB_X28_Y12_N28
\icpu|i_datapath|i_regfile|Mux24~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux24~5_combout\ & (\icpu|i_datapath|i_regfile|x30\(7))) # (!\icpu|i_datapath|i_regfile|Mux24~5_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(7)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux24~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(7),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x26\(7),
	datad => \icpu|i_datapath|i_regfile|Mux24~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux24~6_combout\);

-- Location: LCCOMB_X23_Y19_N0
\icpu|i_datapath|i_regfile|Mux24~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~14_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux24~11_combout\ & (\icpu|i_datapath|i_regfile|Mux24~13_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~11_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux24~6_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux24~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~13_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux24~11_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux24~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux24~14_combout\);

-- Location: LCCOMB_X28_Y17_N8
\icpu|i_datapath|i_regfile|Mux24~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~22_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x13\(7)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x12\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x12\(7),
	datac => \icpu|i_datapath|i_regfile|x13\(7),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux24~22_combout\);

-- Location: LCCOMB_X24_Y19_N16
\icpu|i_datapath|i_regfile|Mux24~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~23_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux24~22_combout\ & (\icpu|i_datapath|i_regfile|x15\(7))) # (!\icpu|i_datapath|i_regfile|Mux24~22_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(7)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux24~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(7),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x14\(7),
	datad => \icpu|i_datapath|i_regfile|Mux24~22_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux24~23_combout\);

-- Location: LCCOMB_X26_Y11_N16
\icpu|i_datapath|i_regfile|Mux24~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~15_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x10\(7)) # ((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\icpu|i_datapath|i_regfile|x8\(7) & !\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(7),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x8\(7),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux24~15_combout\);

-- Location: LCCOMB_X26_Y11_N30
\icpu|i_datapath|i_regfile|Mux24~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~16_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux24~15_combout\ & ((\icpu|i_datapath|i_regfile|x11\(7)))) # (!\icpu|i_datapath|i_regfile|Mux24~15_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(7))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux24~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(7),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x11\(7),
	datad => \icpu|i_datapath|i_regfile|Mux24~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux24~16_combout\);

-- Location: LCCOMB_X27_Y15_N18
\icpu|i_datapath|i_regfile|Mux24~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|x5\(7)) # (\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\icpu|i_datapath|i_regfile|x4\(7) & ((!\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x4\(7),
	datac => \icpu|i_datapath|i_regfile|x5\(7),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux24~17_combout\);

-- Location: LCCOMB_X27_Y15_N12
\icpu|i_datapath|i_regfile|Mux24~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux24~17_combout\ & (\icpu|i_datapath|i_regfile|x7\(7))) # (!\icpu|i_datapath|i_regfile|Mux24~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x6\(7)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux24~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(7),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x6\(7),
	datad => \icpu|i_datapath|i_regfile|Mux24~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux24~18_combout\);

-- Location: LCCOMB_X27_Y18_N8
\icpu|i_datapath|i_regfile|Mux24~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~19_combout\ = (\icpu|i_datapath|i_regfile|Mux24~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~18_combout\))) # (!\icpu|i_datapath|i_regfile|Mux24~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(7))))) # (!\icpu|i_datapath|i_regfile|Mux24~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(7),
	datab => \icpu|i_datapath|i_regfile|Mux24~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux24~18_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux24~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux24~19_combout\);

-- Location: LCCOMB_X27_Y17_N18
\icpu|i_datapath|i_regfile|Mux24~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~20_combout\ = (\icpu|i_datapath|i_regfile|Mux24~19_combout\ & (((\icpu|i_datapath|i_regfile|x3\(7)) # (!\icpu|i_datapath|i_regfile|Mux24~2_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~19_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(7) & ((\icpu|i_datapath|i_regfile|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(7),
	datab => \icpu|i_datapath|i_regfile|Mux24~19_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(7),
	datad => \icpu|i_datapath|i_regfile|Mux24~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux24~20_combout\);

-- Location: LCCOMB_X23_Y15_N4
\icpu|i_datapath|i_regfile|Mux24~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~21_combout\ = (\icpu|i_datapath|i_regfile|Mux24~0_combout\ & (\icpu|i_datapath|i_regfile|Mux24~1_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~1_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux24~16_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux24~16_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux24~20_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux24~21_combout\);

-- Location: LCCOMB_X23_Y19_N14
\icpu|i_datapath|i_regfile|Mux24~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~24_combout\ = (\icpu|i_datapath|i_regfile|Mux24~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~21_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~23_combout\))) # (!\icpu|i_datapath|i_regfile|Mux24~21_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux24~14_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux24~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~14_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux24~23_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux24~21_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux24~24_combout\);

-- Location: LCCOMB_X31_Y20_N12
\icpu|i_datapath|i_regfile|Decoder0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~20_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(9) & (\iMem|altsyncram_component|auto_generated|q_a\(8) & (\icpu|i_controller|i_maindec|WideOr0~1_combout\ & 
-- \iMem|altsyncram_component|auto_generated|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(9),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(8),
	datac => \icpu|i_controller|i_maindec|WideOr0~1_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(7),
	combout => \icpu|i_datapath|i_regfile|Decoder0~20_combout\);

-- Location: LCCOMB_X24_Y22_N4
\icpu|i_datapath|i_regfile|Decoder0~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~23_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~20_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(11) & \iMem|altsyncram_component|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	combout => \icpu|i_datapath|i_regfile|Decoder0~23_combout\);

-- Location: FF_X23_Y20_N19
\icpu|i_datapath|i_regfile|x31[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~149_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(3));

-- Location: LCCOMB_X22_Y11_N18
\icpu|i_datapath|i_regfile|Mux28~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x23\(3)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x19\(3) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(3),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x23\(3),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux28~9_combout\);

-- Location: LCCOMB_X22_Y11_N4
\icpu|i_datapath|i_regfile|Mux28~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux28~9_combout\ & (\icpu|i_datapath|i_regfile|x31\(3))) # (!\icpu|i_datapath|i_regfile|Mux28~9_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(3)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux28~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(3),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x27\(3),
	datad => \icpu|i_datapath|i_regfile|Mux28~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux28~10_combout\);

-- Location: LCCOMB_X27_Y21_N18
\icpu|i_datapath|i_regfile|Mux28~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x25\(3))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x17\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(3),
	datab => \icpu|i_datapath|i_regfile|x17\(3),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux28~4_combout\);

-- Location: LCCOMB_X27_Y21_N8
\icpu|i_datapath|i_regfile|Mux28~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux28~4_combout\ & ((\icpu|i_datapath|i_regfile|x29\(3)))) # (!\icpu|i_datapath|i_regfile|Mux28~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(3))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(3),
	datab => \icpu|i_datapath|i_regfile|x29\(3),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \icpu|i_datapath|i_regfile|Mux28~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux28~5_combout\);

-- Location: LCCOMB_X28_Y16_N18
\icpu|i_datapath|i_regfile|Mux28~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(3)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x16\(3),
	datac => \icpu|i_datapath|i_regfile|x24\(3),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux28~6_combout\);

-- Location: LCCOMB_X28_Y16_N12
\icpu|i_datapath|i_regfile|Mux28~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux28~6_combout\ & (\icpu|i_datapath|i_regfile|x28\(3))) # (!\icpu|i_datapath|i_regfile|Mux28~6_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(3)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x28\(3),
	datac => \icpu|i_datapath|i_regfile|x20\(3),
	datad => \icpu|i_datapath|i_regfile|Mux28~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux28~7_combout\);

-- Location: LCCOMB_X26_Y15_N22
\icpu|i_datapath|i_regfile|Mux28~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\iMem|altsyncram_component|auto_generated|q_a\(21)) # ((\icpu|i_datapath|i_regfile|Mux28~5_combout\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux28~5_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux28~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux28~8_combout\);

-- Location: LCCOMB_X29_Y16_N30
\icpu|i_datapath|i_regfile|Mux28~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(3)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x18\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x18\(3),
	datac => \icpu|i_datapath|i_regfile|x22\(3),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux28~2_combout\);

-- Location: LCCOMB_X29_Y16_N20
\icpu|i_datapath|i_regfile|Mux28~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~3_combout\ = (\icpu|i_datapath|i_regfile|Mux28~2_combout\ & ((\icpu|i_datapath|i_regfile|x30\(3)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux28~2_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x26\(3) & \iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux28~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x30\(3),
	datac => \icpu|i_datapath|i_regfile|x26\(3),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux28~3_combout\);

-- Location: LCCOMB_X26_Y15_N12
\icpu|i_datapath|i_regfile|Mux28~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux28~8_combout\ & (\icpu|i_datapath|i_regfile|Mux28~10_combout\)) # (!\icpu|i_datapath|i_regfile|Mux28~8_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux28~3_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux28~10_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux28~8_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux28~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux28~11_combout\);

-- Location: LCCOMB_X28_Y13_N22
\icpu|i_datapath|i_regfile|Mux28~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x10\(3)) # ((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\icpu|i_datapath|i_regfile|x8\(3) & !\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(3),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x8\(3),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux28~12_combout\);

-- Location: LCCOMB_X27_Y13_N18
\icpu|i_datapath|i_regfile|Mux28~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~13_combout\ = (\icpu|i_datapath|i_regfile|Mux28~12_combout\ & (((\icpu|i_datapath|i_regfile|x11\(3)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux28~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(3) & ((\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(3),
	datab => \icpu|i_datapath|i_regfile|Mux28~12_combout\,
	datac => \icpu|i_datapath|i_regfile|x11\(3),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux28~13_combout\);

-- Location: LCCOMB_X30_Y15_N24
\icpu|i_datapath|i_regfile|Mux28~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~14_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x5\(3)) # ((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\icpu|i_datapath|i_regfile|x4\(3) & !\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(3),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x4\(3),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux28~14_combout\);

-- Location: LCCOMB_X30_Y15_N6
\icpu|i_datapath|i_regfile|Mux28~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~15_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux28~14_combout\ & ((\icpu|i_datapath|i_regfile|x7\(3)))) # (!\icpu|i_datapath|i_regfile|Mux28~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(3))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux28~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x6\(3),
	datac => \icpu|i_datapath|i_regfile|x7\(3),
	datad => \icpu|i_datapath|i_regfile|Mux28~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux28~15_combout\);

-- Location: LCCOMB_X26_Y15_N28
\icpu|i_datapath|i_regfile|Mux28~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~16_combout\ = (\icpu|i_datapath|i_regfile|Mux24~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux28~15_combout\))) # (!\icpu|i_datapath|i_regfile|Mux24~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(3))))) # (!\icpu|i_datapath|i_regfile|Mux24~3_combout\ & (\icpu|i_datapath|i_regfile|Mux24~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~3_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~4_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(3),
	datad => \icpu|i_datapath|i_regfile|Mux28~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux28~16_combout\);

-- Location: LCCOMB_X26_Y15_N6
\icpu|i_datapath|i_regfile|Mux28~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~17_combout\ = (\icpu|i_datapath|i_regfile|Mux24~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux28~16_combout\ & (\icpu|i_datapath|i_regfile|x3\(3))) # (!\icpu|i_datapath|i_regfile|Mux28~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(3)))))) # (!\icpu|i_datapath|i_regfile|Mux24~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux28~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(3),
	datab => \icpu|i_datapath|i_regfile|Mux24~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(3),
	datad => \icpu|i_datapath|i_regfile|Mux28~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux28~17_combout\);

-- Location: LCCOMB_X26_Y15_N30
\icpu|i_datapath|i_regfile|Mux28~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~18_combout\ = (\icpu|i_datapath|i_regfile|Mux24~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux24~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~1_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux28~13_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux28~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux28~13_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux28~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux28~18_combout\);

-- Location: LCCOMB_X26_Y15_N8
\icpu|i_datapath|alusrc2[3]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[3]~56_combout\ = (\icpu|i_datapath|i_regfile|Mux28~18_combout\ & (((\icpu|i_datapath|i_regfile|Mux28~1_combout\) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux28~18_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux28~11_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux28~11_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux28~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux28~18_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	combout => \icpu|i_datapath|alusrc2[3]~56_combout\);

-- Location: LCCOMB_X23_Y19_N22
\icpu|i_datapath|alusrc2[3]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[3]~57_combout\ = (\icpu|i_controller|i_maindec|WideOr1~2_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(23)))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & (\icpu|i_datapath|alusrc2[3]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[3]~56_combout\,
	datab => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|alusrc2[3]~57_combout\);

-- Location: LCCOMB_X23_Y19_N26
\icpu|i_datapath|alusrc2[3]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[3]~65_combout\ = (\icpu|i_controller|i_maindec|WideOr1~2_combout\ & ((\icpu|i_controller|i_maindec|Decoder0~5_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(10)))) # (!\icpu|i_controller|i_maindec|Decoder0~5_combout\ 
-- & (\icpu|i_datapath|alusrc2[3]~57_combout\)))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & (\icpu|i_datapath|alusrc2[3]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[3]~57_combout\,
	datab => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~5_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(10),
	combout => \icpu|i_datapath|alusrc2[3]~65_combout\);

-- Location: LCCOMB_X17_Y17_N30
\icpu|i_datapath|i_alu|ShiftLeft0~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~56_combout\ = (\icpu|i_datapath|alusrc2[2]~62_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~21_combout\))) # (!\icpu|i_datapath|alusrc2[2]~62_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~15_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~62_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~21_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~56_combout\);

-- Location: LCCOMB_X17_Y17_N4
\icpu|i_datapath|i_alu|ShiftLeft0~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~57_combout\ = (\icpu|i_datapath|alusrc2[3]~61_combout\ & (((\icpu|i_datapath|i_alu|ShiftLeft0~56_combout\)))) # (!\icpu|i_datapath|alusrc2[3]~61_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~2_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~56_combout\,
	datad => \icpu|i_datapath|alusrc2[3]~61_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~57_combout\);

-- Location: LCCOMB_X17_Y17_N2
\icpu|i_datapath|i_alu|ShiftLeft0~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~59_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~57_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((!\icpu|i_datapath|i_alu|ShiftLeft0~58_combout\) # (!\icpu|i_datapath|alusrc2[3]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[3]~65_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~57_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~58_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~59_combout\);

-- Location: LCCOMB_X23_Y13_N26
\icpu|i_datapath|i_alu|Mux22~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux22~2_combout\ = (\icpu|i_controller|i_maindec|WideOr1~2_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(29))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux22~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(29),
	datac => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux22~19_combout\,
	combout => \icpu|i_datapath|i_alu|Mux22~2_combout\);

-- Location: LCCOMB_X16_Y17_N20
\icpu|i_datapath|i_alu|Mux22~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux22~3_combout\ = (\icpu|i_controller|i_aludec|Selector7~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux54~19_combout\)))) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux22~2_combout\) # (\icpu|i_datapath|i_regfile|Mux54~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux22~2_combout\,
	datab => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux54~19_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux22~3_combout\);

-- Location: LCCOMB_X22_Y13_N30
\icpu|i_datapath|i_alu|Mux22~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux22~7_combout\ = \icpu|i_datapath|alusrc2[9]~45_combout\ $ (((\icpu|i_controller|i_aludec|Selector6~2_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|i_regfile|Mux54~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux54~19_combout\,
	datad => \icpu|i_datapath|alusrc2[9]~45_combout\,
	combout => \icpu|i_datapath|i_alu|Mux22~7_combout\);

-- Location: LCCOMB_X22_Y13_N0
\icpu|i_datapath|i_alu|iadder32|bit9|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit9|sum~combout\ = \icpu|i_datapath|i_alu|iadder32|bit8|cout~0_combout\ $ (\icpu|i_datapath|alusrc2[9]~45_combout\ $ (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit8|cout~0_combout\,
	datab => \icpu|i_datapath|alusrc2[9]~45_combout\,
	datac => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datad => \icpu|i_datapath|alusrc1~9_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit9|sum~combout\);

-- Location: LCCOMB_X22_Y13_N2
\icpu|i_datapath|i_alu|Mux22~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux22~4_combout\ = (\icpu|i_controller|i_aludec|Selector7~3_combout\ & (\icpu|i_datapath|i_alu|Mux22~7_combout\)) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit9|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux22~7_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit9|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux22~4_combout\);

-- Location: LCCOMB_X17_Y16_N8
\icpu|i_datapath|i_alu|Mux22~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux22~5_combout\ = (\icpu|i_datapath|i_alu|Mux22~3_combout\ & ((\icpu|i_datapath|i_alu|Mux22~4_combout\) # ((\icpu|i_controller|i_aludec|Selector6~2_combout\ & !\icpu|i_controller|i_aludec|Selector7~3_combout\)))) # 
-- (!\icpu|i_datapath|i_alu|Mux22~3_combout\ & (\icpu|i_datapath|i_alu|Mux22~4_combout\ & (\icpu|i_controller|i_aludec|Selector6~2_combout\ $ (!\icpu|i_controller|i_aludec|Selector7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux22~3_combout\,
	datab => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datac => \icpu|i_datapath|i_alu|Mux22~4_combout\,
	datad => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux22~5_combout\);

-- Location: LCCOMB_X17_Y16_N10
\icpu|i_datapath|i_alu|Mux22~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux22~6_combout\ = (\icpu|i_controller|i_aludec|Selector5~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~59_combout\ & ((\icpu|i_datapath|i_alu|Mux10~2_combout\)))) # (!\icpu|i_controller|i_aludec|Selector5~3_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux22~5_combout\) # ((\icpu|i_datapath|i_alu|ShiftLeft0~59_combout\ & \icpu|i_datapath|i_alu|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector5~3_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~59_combout\,
	datac => \icpu|i_datapath|i_alu|Mux22~5_combout\,
	datad => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux22~6_combout\);

-- Location: LCCOMB_X16_Y15_N24
\icpu|i_controller|i_aludec|Selector7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector7~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(13) & (\iMem|altsyncram_component|auto_generated|q_a\(14) & ((\icpu|i_controller|i_aludec|Selector5~1_combout\) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(4))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(13) & (!\iMem|altsyncram_component|auto_generated|q_a\(4) & ((!\iMem|altsyncram_component|auto_generated|q_a\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(13),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(4),
	datac => \icpu|i_controller|i_aludec|Selector5~1_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(14),
	combout => \icpu|i_controller|i_aludec|Selector7~1_combout\);

-- Location: LCCOMB_X16_Y15_N16
\icpu|i_controller|i_maindec|Decoder0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|Decoder0~4_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(6) & \iMem|altsyncram_component|auto_generated|q_a\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \iMem|altsyncram_component|auto_generated|q_a\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(4),
	combout => \icpu|i_controller|i_maindec|Decoder0~4_combout\);

-- Location: LCCOMB_X16_Y15_N2
\icpu|i_controller|i_aludec|Selector7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector7~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(14) & (!\iMem|altsyncram_component|auto_generated|q_a\(5) & (\icpu|i_controller|i_maindec|Decoder0~4_combout\ & 
-- !\iMem|altsyncram_component|auto_generated|q_a\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(14),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datac => \icpu|i_controller|i_maindec|Decoder0~4_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(12),
	combout => \icpu|i_controller|i_aludec|Selector7~0_combout\);

-- Location: LCCOMB_X16_Y15_N0
\icpu|i_controller|i_aludec|Selector7~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector7~3_combout\ = (\icpu|i_controller|i_maindec|Decoder0~0_combout\ & ((\icpu|i_controller|i_aludec|Selector7~0_combout\) # ((\icpu|i_controller|i_aludec|Selector7~2_combout\ & 
-- \icpu|i_controller|i_aludec|Selector7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector7~2_combout\,
	datab => \icpu|i_controller|i_aludec|Selector7~1_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~0_combout\,
	datad => \icpu|i_controller|i_aludec|Selector7~0_combout\,
	combout => \icpu|i_controller|i_aludec|Selector7~3_combout\);

-- Location: LCCOMB_X15_Y15_N16
\icpu|i_datapath|i_alu|Mux23~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux23~9_combout\ = \icpu|i_datapath|alusrc2[8]~46_combout\ $ (((\icpu|i_controller|i_aludec|Selector6~2_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|i_regfile|Mux55~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|alusrc2[8]~46_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux55~19_combout\,
	combout => \icpu|i_datapath|i_alu|Mux23~9_combout\);

-- Location: LCCOMB_X16_Y16_N16
\icpu|i_datapath|i_alu|iadder32|bit8|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit8|sum~combout\ = \icpu|i_datapath|i_alu|iadder32|bit7|cout~0_combout\ $ (\icpu|i_datapath|alusrc2[8]~46_combout\ $ (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit7|cout~0_combout\,
	datab => \icpu|i_datapath|alusrc2[8]~46_combout\,
	datac => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datad => \icpu|i_datapath|alusrc1~8_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit8|sum~combout\);

-- Location: LCCOMB_X15_Y15_N30
\icpu|i_datapath|i_alu|Mux23~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux23~6_combout\ = (\icpu|i_controller|i_aludec|Selector7~3_combout\ & (\icpu|i_datapath|i_alu|Mux23~9_combout\)) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit8|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|Mux23~9_combout\,
	datac => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit8|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux23~6_combout\);

-- Location: LCCOMB_X23_Y17_N14
\icpu|i_datapath|i_alu|Mux23~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux23~4_combout\ = (\icpu|i_controller|i_maindec|WideOr1~2_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(28)))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & (\icpu|i_datapath|i_regfile|Mux23~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux23~19_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(28),
	combout => \icpu|i_datapath|i_alu|Mux23~4_combout\);

-- Location: LCCOMB_X15_Y15_N28
\icpu|i_datapath|i_alu|Mux23~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux23~5_combout\ = (\icpu|i_controller|i_aludec|Selector6~2_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|i_alu|Mux23~4_combout\) # (\icpu|i_datapath|i_regfile|Mux55~19_combout\)))) # 
-- (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux55~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux23~4_combout\,
	datab => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux55~19_combout\,
	combout => \icpu|i_datapath|i_alu|Mux23~5_combout\);

-- Location: LCCOMB_X15_Y15_N4
\icpu|i_datapath|i_alu|Mux23~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux23~7_combout\ = (\icpu|i_controller|i_aludec|Selector7~3_combout\ & (\icpu|i_datapath|i_alu|Mux23~6_combout\ & ((\icpu|i_controller|i_aludec|Selector6~2_combout\) # (\icpu|i_datapath|i_alu|Mux23~5_combout\)))) # 
-- (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_datapath|i_alu|Mux23~5_combout\))) # (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & (\icpu|i_datapath|i_alu|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datab => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datac => \icpu|i_datapath|i_alu|Mux23~6_combout\,
	datad => \icpu|i_datapath|i_alu|Mux23~5_combout\,
	combout => \icpu|i_datapath|i_alu|Mux23~7_combout\);

-- Location: LCCOMB_X15_Y15_N18
\icpu|i_datapath|i_alu|Mux23~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux23~8_combout\ = (\icpu|i_controller|i_aludec|Selector5~3_combout\ & (\icpu|i_datapath|i_alu|Mux10~2_combout\ & ((\icpu|i_datapath|i_alu|Mux23~3_combout\)))) # (!\icpu|i_controller|i_aludec|Selector5~3_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux23~7_combout\) # ((\icpu|i_datapath|i_alu|Mux10~2_combout\ & \icpu|i_datapath|i_alu|Mux23~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector5~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	datac => \icpu|i_datapath|i_alu|Mux23~7_combout\,
	datad => \icpu|i_datapath|i_alu|Mux23~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux23~8_combout\);

-- Location: LCCOMB_X23_Y16_N2
\icpu|i_controller|i_maindec|Decoder0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|Decoder0~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(1) & (!\iMem|altsyncram_component|auto_generated|q_a\(3) & (\iMem|altsyncram_component|auto_generated|q_a\(2) & 
-- \iMem|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(1),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(3),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(2),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(0),
	combout => \icpu|i_controller|i_maindec|Decoder0~2_combout\);

-- Location: LCCOMB_X24_Y16_N22
\icpu|i_controller|i_maindec|Decoder0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|Decoder0~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(5) & (\iMem|altsyncram_component|auto_generated|q_a\(4) & (!\iMem|altsyncram_component|auto_generated|q_a\(6) & 
-- \icpu|i_controller|i_maindec|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(4),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(6),
	datad => \icpu|i_controller|i_maindec|Decoder0~2_combout\,
	combout => \icpu|i_controller|i_maindec|Decoder0~3_combout\);

-- Location: LCCOMB_X16_Y14_N18
\icpu|i_datapath|i_alu|ShiftLeft0~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~112_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~89_combout\ & \icpu|i_datapath|alusrc2[3]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~89_combout\,
	datad => \icpu|i_datapath|alusrc2[3]~61_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~112_combout\);

-- Location: LCCOMB_X23_Y19_N10
\icpu|i_datapath|i_alu|Mux24~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux24~2_combout\ = (\icpu|i_controller|i_maindec|WideOr1~2_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(27))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(27),
	datac => \icpu|i_datapath|i_regfile|Mux24~24_combout\,
	datad => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux24~2_combout\);

-- Location: LCCOMB_X24_Y12_N16
\icpu|i_datapath|i_alu|Mux24~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux24~3_combout\ = (\icpu|i_controller|i_aludec|Selector7~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux56~19_combout\)))) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux24~2_combout\) # (\icpu|i_datapath|i_regfile|Mux56~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux24~2_combout\,
	datab => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux56~19_combout\,
	combout => \icpu|i_datapath|i_alu|Mux24~3_combout\);

-- Location: LCCOMB_X20_Y15_N22
\icpu|i_datapath|i_alu|Mux24~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux24~7_combout\ = \icpu|i_datapath|alusrc2[7]~47_combout\ $ (((\icpu|i_datapath|i_regfile|Mux56~19_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_controller|i_aludec|Selector6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[7]~47_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux56~19_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux24~7_combout\);

-- Location: LCCOMB_X21_Y13_N8
\icpu|i_datapath|i_alu|iadder32|bit7|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit7|sum~combout\ = \icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc1~7_combout\ $ (\icpu|i_datapath|alusrc2[7]~47_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit6|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc1~7_combout\,
	datac => \icpu|i_datapath|alusrc2[7]~47_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit6|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit7|sum~combout\);

-- Location: LCCOMB_X21_Y12_N0
\icpu|i_datapath|i_alu|Mux24~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux24~4_combout\ = (\icpu|i_controller|i_aludec|Selector7~3_combout\ & (\icpu|i_datapath|i_alu|Mux24~7_combout\)) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit7|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux24~7_combout\,
	datab => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit7|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux24~4_combout\);

-- Location: LCCOMB_X21_Y12_N28
\icpu|i_datapath|i_alu|Mux24~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux24~5_combout\ = (\icpu|i_datapath|i_alu|Mux24~3_combout\ & ((\icpu|i_datapath|i_alu|Mux24~4_combout\) # ((\icpu|i_controller|i_aludec|Selector6~2_combout\ & !\icpu|i_controller|i_aludec|Selector7~3_combout\)))) # 
-- (!\icpu|i_datapath|i_alu|Mux24~3_combout\ & (\icpu|i_datapath|i_alu|Mux24~4_combout\ & (\icpu|i_controller|i_aludec|Selector6~2_combout\ $ (!\icpu|i_controller|i_aludec|Selector7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux24~3_combout\,
	datab => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datac => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux24~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux24~5_combout\);

-- Location: LCCOMB_X22_Y12_N8
\icpu|i_datapath|i_alu|Mux24~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux24~6_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~112_combout\ & ((\icpu|i_datapath|i_alu|Mux10~2_combout\) # ((!\icpu|i_controller|i_aludec|Selector5~3_combout\ & \icpu|i_datapath|i_alu|Mux24~5_combout\)))) # 
-- (!\icpu|i_datapath|i_alu|ShiftLeft0~112_combout\ & (!\icpu|i_controller|i_aludec|Selector5~3_combout\ & ((\icpu|i_datapath|i_alu|Mux24~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~112_combout\,
	datab => \icpu|i_controller|i_aludec|Selector5~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	datad => \icpu|i_datapath|i_alu|Mux24~5_combout\,
	combout => \icpu|i_datapath|i_alu|Mux24~6_combout\);

-- Location: LCCOMB_X16_Y15_N18
\icpu|i_datapath|always0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|always0~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(5) & (\iMem|altsyncram_component|auto_generated|q_a\(6) & !\iMem|altsyncram_component|auto_generated|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(4),
	combout => \icpu|i_datapath|always0~0_combout\);

-- Location: LCCOMB_X19_Y13_N28
\icpu|i_datapath|i_alu|iadder32|bit4|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit4|sum~combout\ = \icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit3|cout~0_combout\ $ (\icpu|i_datapath|alusrc1~3_combout\ $ (!\icpu|i_datapath|alusrc2[4]~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit3|cout~0_combout\,
	datac => \icpu|i_datapath|alusrc1~3_combout\,
	datad => \icpu|i_datapath|alusrc2[4]~52_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit4|sum~combout\);

-- Location: LCCOMB_X19_Y13_N8
\icpu|i_datapath|i_alu|iadder32|bit31|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit31|sum~combout\ = \icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[31]~37_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\ $ (\icpu|i_datapath|alusrc1~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc2[31]~37_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\,
	datad => \icpu|i_datapath|alusrc1~30_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit31|sum~combout\);

-- Location: LCCOMB_X20_Y13_N22
\icpu|i_datapath|i_alu|iadder32|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|Equal0~1_combout\ = (!\icpu|i_datapath|i_alu|iadder32|bit19|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit17|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit20|sum~combout\ & 
-- !\icpu|i_datapath|i_alu|iadder32|bit21|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit19|sum~combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit17|sum~combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit20|sum~combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit21|sum~combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|Equal0~1_combout\);

-- Location: LCCOMB_X19_Y13_N14
\icpu|i_datapath|i_alu|iadder32|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|Equal0~2_combout\ = (!\icpu|i_datapath|i_alu|iadder32|bit0|sum~0_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit4|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit31|sum~combout\ & 
-- \icpu|i_datapath|i_alu|iadder32|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit0|sum~0_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit4|sum~combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit31|sum~combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|Equal0~1_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|Equal0~2_combout\);

-- Location: LCCOMB_X15_Y15_N14
\icpu|i_datapath|i_alu|iadder32|bit3|sum~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit3|sum~2_combout\ = \icpu|i_datapath|alusrc2[3]~61_combout\ $ (((!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|i_regfile|Mux60~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux60~19_combout\,
	datad => \icpu|i_datapath|alusrc2[3]~61_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit3|sum~2_combout\);

-- Location: LCCOMB_X15_Y15_N20
\icpu|i_datapath|i_alu|iadder32|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|Equal0~0_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit2|sum~combout\ & (\icpu|i_datapath|i_alu|iadder32|bit2|cout~0_combout\ $ (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ 
-- (\icpu|i_datapath|i_alu|iadder32|bit3|sum~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit2|cout~0_combout\,
	datab => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit3|sum~2_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit2|sum~combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|Equal0~0_combout\);

-- Location: LCCOMB_X16_Y16_N24
\icpu|i_datapath|i_alu|iadder32|bit6|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit6|sum~combout\ = \icpu|i_datapath|alusrc2[6]~48_combout\ $ (\icpu|i_datapath|alusrc1~6_combout\ $ (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit5|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[6]~48_combout\,
	datab => \icpu|i_datapath|alusrc1~6_combout\,
	datac => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit5|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit6|sum~combout\);

-- Location: LCCOMB_X16_Y16_N28
\icpu|i_datapath|i_alu|iadder32|bit5|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit5|sum~combout\ = \icpu|i_datapath|i_alu|iadder32|bit4|cout~0_combout\ $ (\icpu|i_datapath|alusrc2[5]~49_combout\ $ (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit4|cout~0_combout\,
	datab => \icpu|i_datapath|alusrc2[5]~49_combout\,
	datac => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datad => \icpu|i_datapath|alusrc1~5_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit5|sum~combout\);

-- Location: LCCOMB_X16_Y16_N10
\icpu|i_datapath|i_alu|iadder32|Equal0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|Equal0~8_combout\ = (!\icpu|i_datapath|i_alu|iadder32|bit7|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit6|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit8|sum~combout\ & 
-- !\icpu|i_datapath|i_alu|iadder32|bit5|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit7|sum~combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit6|sum~combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit8|sum~combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit5|sum~combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|Equal0~8_combout\);

-- Location: LCCOMB_X22_Y17_N18
\icpu|i_datapath|i_alu|iadder32|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|Equal0~3_combout\ = (!\icpu|i_datapath|i_alu|iadder32|bit16|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit18|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit23|sum~combout\ & 
-- !\icpu|i_datapath|i_alu|iadder32|bit22|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit16|sum~combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit18|sum~combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit23|sum~combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit22|sum~combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|Equal0~3_combout\);

-- Location: LCCOMB_X22_Y14_N0
\icpu|i_datapath|i_alu|iadder32|bit30|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit30|sum~combout\ = \icpu|i_datapath|i_alu|iadder32|bit29|cout~0_combout\ $ (\icpu|i_datapath|alusrc2[30]~13_combout\ $ (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc1~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit29|cout~0_combout\,
	datab => \icpu|i_datapath|alusrc2[30]~13_combout\,
	datac => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datad => \icpu|i_datapath|alusrc1~29_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit30|sum~combout\);

-- Location: LCCOMB_X22_Y13_N20
\icpu|i_datapath|i_alu|iadder32|Equal0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|Equal0~4_combout\ = (!\icpu|i_datapath|i_alu|iadder32|bit12|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit15|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit30|sum~combout\ & 
-- !\icpu|i_datapath|i_alu|iadder32|bit13|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit12|sum~combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit15|sum~combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit30|sum~combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit13|sum~combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|Equal0~4_combout\);

-- Location: LCCOMB_X22_Y13_N26
\icpu|i_datapath|i_alu|iadder32|Equal0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|Equal0~5_combout\ = (!\icpu|i_datapath|i_alu|iadder32|bit24|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit25|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit26|sum~combout\ & 
-- !\icpu|i_datapath|i_alu|iadder32|bit14|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit24|sum~combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit25|sum~combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit26|sum~combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit14|sum~combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|Equal0~5_combout\);

-- Location: LCCOMB_X21_Y15_N6
\icpu|i_datapath|i_alu|iadder32|bit28|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit28|sum~combout\ = \icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc1~28_combout\ $ (\icpu|i_datapath|alusrc2[28]~9_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit27|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc1~28_combout\,
	datac => \icpu|i_datapath|alusrc2[28]~9_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit27|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit28|sum~combout\);

-- Location: LCCOMB_X21_Y15_N28
\icpu|i_datapath|i_alu|iadder32|Equal0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|Equal0~6_combout\ = (!\icpu|i_datapath|i_alu|iadder32|bit28|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit11|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit29|sum~combout\ & 
-- !\icpu|i_datapath|i_alu|iadder32|bit27|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit28|sum~combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit11|sum~combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit29|sum~combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit27|sum~combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|Equal0~6_combout\);

-- Location: LCCOMB_X22_Y13_N24
\icpu|i_datapath|i_alu|iadder32|Equal0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|Equal0~7_combout\ = (\icpu|i_datapath|i_alu|iadder32|Equal0~3_combout\ & (\icpu|i_datapath|i_alu|iadder32|Equal0~4_combout\ & (\icpu|i_datapath|i_alu|iadder32|Equal0~5_combout\ & 
-- \icpu|i_datapath|i_alu|iadder32|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|Equal0~3_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|Equal0~4_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|Equal0~5_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|Equal0~6_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|Equal0~7_combout\);

-- Location: LCCOMB_X22_Y13_N10
\icpu|i_datapath|i_alu|iadder32|Equal0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|Equal0~9_combout\ = (\icpu|i_datapath|i_alu|iadder32|Equal0~8_combout\ & (\icpu|i_datapath|i_alu|iadder32|Equal0~7_combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit10|sum~combout\ & 
-- !\icpu|i_datapath|i_alu|iadder32|bit9|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|Equal0~8_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|Equal0~7_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit10|sum~combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit9|sum~combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|Equal0~9_combout\);

-- Location: LCCOMB_X20_Y13_N20
\icpu|i_datapath|always0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|always0~1_combout\ = (\icpu|i_datapath|i_alu|iadder32|Equal0~2_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit1|sum~0_combout\ & (\icpu|i_datapath|i_alu|iadder32|Equal0~0_combout\ & \icpu|i_datapath|i_alu|iadder32|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|Equal0~2_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit1|sum~0_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|Equal0~0_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|Equal0~9_combout\,
	combout => \icpu|i_datapath|always0~1_combout\);

-- Location: LCCOMB_X16_Y15_N22
\icpu|i_datapath|always0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|always0~4_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(13) & (!\iMem|altsyncram_component|auto_generated|q_a\(14) & (\iMem|altsyncram_component|auto_generated|q_a\(12) $ (\icpu|i_datapath|always0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(12),
	datab => \icpu|i_datapath|always0~1_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(13),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(14),
	combout => \icpu|i_datapath|always0~4_combout\);

-- Location: LCCOMB_X19_Y13_N22
\icpu|i_datapath|i_alu|iadder32|bit31|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit31|cout~0_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\ & ((\icpu|i_datapath|alusrc1~30_combout\) # (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[31]~37_combout\)))) # 
-- (!\icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\ & (\icpu|i_datapath|alusrc1~30_combout\ & (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[31]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc2[31]~37_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\,
	datad => \icpu|i_datapath|alusrc1~30_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit31|cout~0_combout\);

-- Location: LCCOMB_X16_Y15_N14
\icpu|i_datapath|always0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|always0~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(13) & ((\icpu|i_datapath|i_alu|iadder32|bit31|cout~0_combout\ & ((!\iMem|altsyncram_component|auto_generated|q_a\(12)))) # 
-- (!\icpu|i_datapath|i_alu|iadder32|bit31|cout~0_combout\ & (!\icpu|i_datapath|always0~1_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(12))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(13) & 
-- (((\iMem|altsyncram_component|auto_generated|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(13),
	datab => \icpu|i_datapath|i_alu|iadder32|bit31|cout~0_combout\,
	datac => \icpu|i_datapath|always0~1_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(12),
	combout => \icpu|i_datapath|always0~2_combout\);

-- Location: LCCOMB_X19_Y19_N2
\icpu|i_datapath|bge_taken~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|bge_taken~0_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\ & (\icpu|i_datapath|alusrc1~30_combout\ & (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[31]~37_combout\)))) # 
-- (!\icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\ & ((\icpu|i_datapath|alusrc1~30_combout\) # (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[31]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|alusrc2[31]~37_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\,
	datad => \icpu|i_datapath|alusrc1~30_combout\,
	combout => \icpu|i_datapath|bge_taken~0_combout\);

-- Location: LCCOMB_X16_Y15_N20
\icpu|i_datapath|always0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|always0~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(14) & (\icpu|i_datapath|always0~2_combout\ $ (((\iMem|altsyncram_component|auto_generated|q_a\(13)) # (\icpu|i_datapath|bge_taken~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(13),
	datab => \icpu|i_datapath|always0~2_combout\,
	datac => \icpu|i_datapath|bge_taken~0_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(14),
	combout => \icpu|i_datapath|always0~3_combout\);

-- Location: LCCOMB_X16_Y15_N4
\icpu|i_datapath|always0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|always0~5_combout\ = (\icpu|i_controller|i_maindec|Decoder0~0_combout\ & (\icpu|i_datapath|always0~0_combout\ & ((\icpu|i_datapath|always0~4_combout\) # (\icpu|i_datapath|always0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~0_combout\,
	datab => \icpu|i_datapath|always0~0_combout\,
	datac => \icpu|i_datapath|always0~4_combout\,
	datad => \icpu|i_datapath|always0~3_combout\,
	combout => \icpu|i_datapath|always0~5_combout\);

-- Location: LCCOMB_X19_Y12_N16
\icpu|i_datapath|pc[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc[2]~2_combout\ = (\icpu|i_datapath|always0~5_combout\) # ((!\iMem|altsyncram_component|auto_generated|q_a\(3) & \icpu|i_datapath|rd_data[0]~150_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|always0~5_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(3),
	datad => \icpu|i_datapath|rd_data[0]~150_combout\,
	combout => \icpu|i_datapath|pc[2]~2_combout\);

-- Location: LCCOMB_X24_Y9_N24
\icpu|i_datapath|pc~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~35_combout\ = (\icpu|i_datapath|pc[2]~1_combout\ & (\icpu|i_datapath|pc[2]~2_combout\)) # (!\icpu|i_datapath|pc[2]~1_combout\ & ((\icpu|i_datapath|pc[2]~2_combout\ & ((\icpu|i_datapath|jalr_dest[20]~40_combout\))) # 
-- (!\icpu|i_datapath|pc[2]~2_combout\ & (\icpu|i_datapath|Add5~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[2]~1_combout\,
	datab => \icpu|i_datapath|pc[2]~2_combout\,
	datac => \icpu|i_datapath|Add5~36_combout\,
	datad => \icpu|i_datapath|jalr_dest[20]~40_combout\,
	combout => \icpu|i_datapath|pc~35_combout\);

-- Location: LCCOMB_X23_Y10_N20
\icpu|i_datapath|pc~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~36_combout\ = (\icpu|i_datapath|pc[2]~1_combout\ & ((\icpu|i_datapath|pc~35_combout\ & (\icpu|i_datapath|branch_dest[20]~38_combout\)) # (!\icpu|i_datapath|pc~35_combout\ & ((\icpu|i_datapath|jal_dest[20]~38_combout\))))) # 
-- (!\icpu|i_datapath|pc[2]~1_combout\ & (\icpu|i_datapath|pc~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[2]~1_combout\,
	datab => \icpu|i_datapath|pc~35_combout\,
	datac => \icpu|i_datapath|branch_dest[20]~38_combout\,
	datad => \icpu|i_datapath|jal_dest[20]~38_combout\,
	combout => \icpu|i_datapath|pc~36_combout\);

-- Location: FF_X23_Y10_N21
\icpu|i_datapath|pc[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~36_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(20));

-- Location: LCCOMB_X17_Y15_N8
\icpu|i_datapath|rd_data[20]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[20]~68_combout\ = (\iMem|altsyncram_component|auto_generated|q_b\(20) & ((!\icpu|i_datapath|i_alu|Mux18~4_combout\) # (!\iDecoder|Equal1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_b\(20),
	datac => \iDecoder|Equal1~7_combout\,
	datad => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	combout => \icpu|i_datapath|rd_data[20]~68_combout\);

-- Location: LCCOMB_X17_Y15_N26
\icpu|i_datapath|rd_data[20]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[20]~69_combout\ = (\icpu|i_datapath|rd_data[20]~9_combout\ & (((\icpu|i_datapath|rd_data[20]~10_combout\)))) # (!\icpu|i_datapath|rd_data[20]~9_combout\ & ((\icpu|i_datapath|rd_data[20]~10_combout\ & 
-- (\icpu|i_datapath|rd_data[20]~68_combout\)) # (!\icpu|i_datapath|rd_data[20]~10_combout\ & ((\icpu|i_datapath|i_alu|Mux11~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[20]~9_combout\,
	datab => \icpu|i_datapath|rd_data[20]~68_combout\,
	datac => \icpu|i_datapath|rd_data[20]~10_combout\,
	datad => \icpu|i_datapath|i_alu|Mux11~3_combout\,
	combout => \icpu|i_datapath|rd_data[20]~69_combout\);

-- Location: LCCOMB_X17_Y15_N28
\icpu|i_datapath|rd_data[20]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[20]~70_combout\ = (\icpu|i_datapath|rd_data[20]~69_combout\ & (((\iTimer|CompareR\(20)) # (!\icpu|i_datapath|rd_data[20]~11_combout\)))) # (!\icpu|i_datapath|rd_data[20]~69_combout\ & (\iTimer|CounterR\(20) & 
-- ((\icpu|i_datapath|rd_data[20]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(20),
	datab => \iTimer|CompareR\(20),
	datac => \icpu|i_datapath|rd_data[20]~69_combout\,
	datad => \icpu|i_datapath|rd_data[20]~11_combout\,
	combout => \icpu|i_datapath|rd_data[20]~70_combout\);

-- Location: LCCOMB_X24_Y9_N4
\icpu|i_datapath|rd_data[20]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[20]~71_combout\ = (\icpu|i_datapath|rd_data[0]~150_combout\ & (\icpu|i_datapath|Add5~36_combout\)) # (!\icpu|i_datapath|rd_data[0]~150_combout\ & ((\icpu|i_datapath|rd_data[20]~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add5~36_combout\,
	datab => \icpu|i_datapath|rd_data[0]~150_combout\,
	datac => \icpu|i_datapath|rd_data[20]~70_combout\,
	combout => \icpu|i_datapath|rd_data[20]~71_combout\);

-- Location: FF_X30_Y19_N27
\icpu|i_datapath|i_regfile|x28[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~71_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(20));

-- Location: LCCOMB_X24_Y17_N28
\icpu|i_datapath|i_regfile|Mux11~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x24\(20))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x16\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x24\(20),
	datab => \icpu|i_datapath|i_regfile|x16\(20),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux11~4_combout\);

-- Location: LCCOMB_X24_Y17_N6
\icpu|i_datapath|i_regfile|Mux11~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux11~4_combout\ & (\icpu|i_datapath|i_regfile|x28\(20))) # (!\icpu|i_datapath|i_regfile|Mux11~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(20)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(20),
	datab => \icpu|i_datapath|i_regfile|x20\(20),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \icpu|i_datapath|i_regfile|Mux11~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux11~5_combout\);

-- Location: LCCOMB_X30_Y20_N24
\icpu|i_datapath|i_regfile|Mux11~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x25\(20))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x17\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(20),
	datab => \icpu|i_datapath|i_regfile|x17\(20),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux11~2_combout\);

-- Location: LCCOMB_X30_Y20_N4
\icpu|i_datapath|i_regfile|Mux11~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux11~2_combout\ & (\icpu|i_datapath|i_regfile|x29\(20))) # (!\icpu|i_datapath|i_regfile|Mux11~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(20)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x29\(20),
	datac => \icpu|i_datapath|i_regfile|x21\(20),
	datad => \icpu|i_datapath|i_regfile|Mux11~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux11~3_combout\);

-- Location: LCCOMB_X29_Y16_N8
\icpu|i_datapath|i_regfile|Mux11~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux11~3_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|Mux11~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|Mux11~5_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|Mux11~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux11~6_combout\);

-- Location: LCCOMB_X29_Y16_N2
\icpu|i_datapath|i_regfile|Mux11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(20)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x18\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x18\(20),
	datac => \icpu|i_datapath|i_regfile|x22\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux11~0_combout\);

-- Location: LCCOMB_X29_Y16_N4
\icpu|i_datapath|i_regfile|Mux11~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux11~0_combout\ & (\icpu|i_datapath|i_regfile|x30\(20))) # (!\icpu|i_datapath|i_regfile|Mux11~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(20)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x30\(20),
	datac => \icpu|i_datapath|i_regfile|x26\(20),
	datad => \icpu|i_datapath|i_regfile|Mux11~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux11~1_combout\);

-- Location: LCCOMB_X22_Y11_N22
\icpu|i_datapath|i_regfile|Mux11~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x23\(20)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x19\(20) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x23\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux11~7_combout\);

-- Location: LCCOMB_X22_Y11_N0
\icpu|i_datapath|i_regfile|Mux11~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~8_combout\ = (\icpu|i_datapath|i_regfile|Mux11~7_combout\ & ((\icpu|i_datapath|i_regfile|x31\(20)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux11~7_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x27\(20) & \iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(20),
	datab => \icpu|i_datapath|i_regfile|x27\(20),
	datac => \icpu|i_datapath|i_regfile|Mux11~7_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux11~8_combout\);

-- Location: LCCOMB_X29_Y16_N14
\icpu|i_datapath|i_regfile|Mux11~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux11~6_combout\ & ((\icpu|i_datapath|i_regfile|Mux11~8_combout\))) # (!\icpu|i_datapath|i_regfile|Mux11~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux11~1_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux11~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|Mux11~6_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux11~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux11~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux11~9_combout\);

-- Location: LCCOMB_X30_Y16_N6
\icpu|i_datapath|i_regfile|Mux11~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x13\(20))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x12\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x13\(20),
	datac => \icpu|i_datapath|i_regfile|x12\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux11~17_combout\);

-- Location: LCCOMB_X29_Y16_N26
\icpu|i_datapath|i_regfile|Mux11~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux11~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(20))) # (!\icpu|i_datapath|i_regfile|Mux11~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(20)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux11~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x15\(20),
	datac => \icpu|i_datapath|i_regfile|x14\(20),
	datad => \icpu|i_datapath|i_regfile|Mux11~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux11~18_combout\);

-- Location: LCCOMB_X28_Y13_N16
\icpu|i_datapath|i_regfile|Mux11~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x10\(20))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x8\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x10\(20),
	datac => \icpu|i_datapath|i_regfile|x8\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux11~10_combout\);

-- Location: LCCOMB_X28_Y13_N6
\icpu|i_datapath|i_regfile|Mux11~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux11~10_combout\ & ((\icpu|i_datapath|i_regfile|x11\(20)))) # (!\icpu|i_datapath|i_regfile|Mux11~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux11~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x9\(20),
	datac => \icpu|i_datapath|i_regfile|x11\(20),
	datad => \icpu|i_datapath|i_regfile|Mux11~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux11~11_combout\);

-- Location: LCCOMB_X33_Y17_N4
\icpu|i_datapath|i_regfile|Mux11~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x5\(20))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x4\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x4\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux11~12_combout\);

-- Location: LCCOMB_X32_Y17_N16
\icpu|i_datapath|i_regfile|Mux11~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux11~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(20)))) # (!\icpu|i_datapath|i_regfile|Mux11~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux11~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x6\(20),
	datac => \icpu|i_datapath|i_regfile|x7\(20),
	datad => \icpu|i_datapath|i_regfile|Mux11~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux11~13_combout\);

-- Location: LCCOMB_X31_Y17_N18
\icpu|i_datapath|i_regfile|Mux11~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~14_combout\ = (\icpu|i_datapath|i_regfile|Mux24~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux11~13_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~3_combout\))) # (!\icpu|i_datapath|i_regfile|Mux24~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux24~3_combout\ & (\icpu|i_datapath|i_regfile|x1\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~4_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~3_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(20),
	datad => \icpu|i_datapath|i_regfile|Mux11~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux11~14_combout\);

-- Location: LCCOMB_X30_Y17_N16
\icpu|i_datapath|i_regfile|Mux11~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~15_combout\ = (\icpu|i_datapath|i_regfile|Mux24~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux11~14_combout\ & (\icpu|i_datapath|i_regfile|x3\(20))) # (!\icpu|i_datapath|i_regfile|Mux11~14_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(20)))))) # (!\icpu|i_datapath|i_regfile|Mux24~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux11~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(20),
	datac => \icpu|i_datapath|i_regfile|x2\(20),
	datad => \icpu|i_datapath|i_regfile|Mux11~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux11~15_combout\);

-- Location: LCCOMB_X29_Y16_N24
\icpu|i_datapath|i_regfile|Mux11~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~16_combout\ = (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux11~11_combout\) # ((\icpu|i_datapath|i_regfile|Mux24~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & 
-- (((!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & \icpu|i_datapath|i_regfile|Mux11~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux11~11_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux11~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux11~16_combout\);

-- Location: LCCOMB_X29_Y16_N28
\icpu|i_datapath|i_regfile|Mux11~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~19_combout\ = (\icpu|i_datapath|i_regfile|Mux24~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux11~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux11~18_combout\))) # (!\icpu|i_datapath|i_regfile|Mux11~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux11~9_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux11~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux11~9_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux11~18_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux11~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux11~19_combout\);

-- Location: LCCOMB_X23_Y15_N28
\icpu|i_datapath|alusrc2[0]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[0]~53_combout\ = (\icpu|i_controller|i_maindec|WideOr1~2_combout\ & ((\icpu|i_controller|i_maindec|Decoder0~5_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(7)))) # (!\icpu|i_controller|i_maindec|Decoder0~5_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(7),
	datac => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~5_combout\,
	combout => \icpu|i_datapath|alusrc2[0]~53_combout\);

-- Location: LCCOMB_X19_Y15_N6
\icpu|i_datapath|alusrc2[0]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[0]~64_combout\ = (\icpu|i_datapath|alusrc2[0]~53_combout\) # ((!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & \icpu|i_datapath|i_regfile|Mux31~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[0]~53_combout\,
	datab => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux31~19_combout\,
	combout => \icpu|i_datapath|alusrc2[0]~64_combout\);

-- Location: LCCOMB_X16_Y14_N20
\icpu|i_datapath|i_alu|Mux25~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux25~2_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~91_combout\ & (((!\icpu|i_datapath|alusrc2[2]~59_combout\) # (!\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\)) # (!\icpu|i_datapath|alusrc2[0]~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[0]~64_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~59_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~91_combout\,
	combout => \icpu|i_datapath|i_alu|Mux25~2_combout\);

-- Location: LCCOMB_X22_Y19_N16
\icpu|i_datapath|i_alu|Mux25~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux25~4_combout\ = (\icpu|i_controller|i_maindec|WideOr1~2_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(26))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux25~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(26),
	datac => \icpu|i_datapath|i_regfile|Mux25~19_combout\,
	datad => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux25~4_combout\);

-- Location: LCCOMB_X16_Y16_N22
\icpu|i_datapath|i_alu|Mux25~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux25~5_combout\ = (\icpu|i_controller|i_aludec|Selector6~2_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux57~19_combout\) # (\icpu|i_datapath|i_alu|Mux25~4_combout\)))) # 
-- (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & (\icpu|i_datapath|i_regfile|Mux57~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux57~19_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datad => \icpu|i_datapath|i_alu|Mux25~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux25~5_combout\);

-- Location: LCCOMB_X16_Y16_N6
\icpu|i_datapath|i_alu|Mux25~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux25~9_combout\ = \icpu|i_datapath|alusrc2[6]~48_combout\ $ (((\icpu|i_datapath|i_regfile|Mux57~19_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_controller|i_aludec|Selector6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux57~19_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datad => \icpu|i_datapath|alusrc2[6]~48_combout\,
	combout => \icpu|i_datapath|i_alu|Mux25~9_combout\);

-- Location: LCCOMB_X16_Y16_N2
\icpu|i_datapath|i_alu|Mux25~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux25~6_combout\ = (\icpu|i_controller|i_aludec|Selector7~3_combout\ & (\icpu|i_datapath|i_alu|Mux25~9_combout\)) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit6|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux25~9_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit6|sum~combout\,
	datad => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux25~6_combout\);

-- Location: LCCOMB_X16_Y16_N4
\icpu|i_datapath|i_alu|Mux25~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux25~7_combout\ = (\icpu|i_datapath|i_alu|Mux25~5_combout\ & ((\icpu|i_datapath|i_alu|Mux25~6_combout\) # ((!\icpu|i_controller|i_aludec|Selector7~3_combout\ & \icpu|i_controller|i_aludec|Selector6~2_combout\)))) # 
-- (!\icpu|i_datapath|i_alu|Mux25~5_combout\ & (\icpu|i_datapath|i_alu|Mux25~6_combout\ & (\icpu|i_controller|i_aludec|Selector7~3_combout\ $ (!\icpu|i_controller|i_aludec|Selector6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux25~5_combout\,
	datab => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datac => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datad => \icpu|i_datapath|i_alu|Mux25~6_combout\,
	combout => \icpu|i_datapath|i_alu|Mux25~7_combout\);

-- Location: LCCOMB_X16_Y16_N12
\icpu|i_datapath|i_alu|Mux25~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux25~3_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & (\icpu|i_datapath|i_alu|Mux10~2_combout\ & !\icpu|i_datapath|alusrc2[3]~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	datad => \icpu|i_datapath|alusrc2[3]~65_combout\,
	combout => \icpu|i_datapath|i_alu|Mux25~3_combout\);

-- Location: LCCOMB_X16_Y16_N14
\icpu|i_datapath|i_alu|Mux25~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux25~8_combout\ = (\icpu|i_controller|i_aludec|Selector5~3_combout\ & (\icpu|i_datapath|i_alu|Mux25~2_combout\ & ((\icpu|i_datapath|i_alu|Mux25~3_combout\)))) # (!\icpu|i_controller|i_aludec|Selector5~3_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux25~7_combout\) # ((\icpu|i_datapath|i_alu|Mux25~2_combout\ & \icpu|i_datapath|i_alu|Mux25~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector5~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux25~2_combout\,
	datac => \icpu|i_datapath|i_alu|Mux25~7_combout\,
	datad => \icpu|i_datapath|i_alu|Mux25~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux25~8_combout\);

-- Location: LCCOMB_X16_Y15_N28
\icpu|i_controller|i_aludec|Selector5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector5~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(12) & ((\iMem|altsyncram_component|auto_generated|q_a\(4) & (!\iMem|altsyncram_component|auto_generated|q_a\(14) & 
-- !\iMem|altsyncram_component|auto_generated|q_a\(6))) # (!\iMem|altsyncram_component|auto_generated|q_a\(4) & ((\iMem|altsyncram_component|auto_generated|q_a\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(14),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(4),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(12),
	combout => \icpu|i_controller|i_aludec|Selector5~0_combout\);

-- Location: LCCOMB_X16_Y15_N26
\icpu|i_controller|i_aludec|Selector5~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector5~3_combout\ = (\icpu|i_controller|i_aludec|Selector5~0_combout\ & (\icpu|i_controller|i_maindec|Decoder0~0_combout\ & !\icpu|i_controller|i_aludec|Selector5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_aludec|Selector5~0_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~0_combout\,
	datad => \icpu|i_controller|i_aludec|Selector5~2_combout\,
	combout => \icpu|i_controller|i_aludec|Selector5~3_combout\);

-- Location: LCCOMB_X24_Y16_N16
\icpu|i_datapath|i_alu|Mux26~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux26~2_combout\ = (\icpu|i_controller|i_maindec|WideOr1~2_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(25))) # (!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux26~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(25),
	datab => \icpu|i_datapath|i_regfile|Mux26~19_combout\,
	datad => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux26~2_combout\);

-- Location: LCCOMB_X16_Y16_N26
\icpu|i_datapath|i_alu|Mux26~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux26~3_combout\ = (\icpu|i_controller|i_aludec|Selector7~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux58~19_combout\)))) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux26~2_combout\) # (\icpu|i_datapath|i_regfile|Mux58~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux26~2_combout\,
	datab => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux58~19_combout\,
	combout => \icpu|i_datapath|i_alu|Mux26~3_combout\);

-- Location: LCCOMB_X16_Y16_N8
\icpu|i_datapath|i_alu|Mux26~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux26~7_combout\ = \icpu|i_datapath|alusrc2[5]~49_combout\ $ (((\icpu|i_controller|i_aludec|Selector6~2_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \icpu|i_datapath|i_regfile|Mux58~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|alusrc2[5]~49_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux58~19_combout\,
	combout => \icpu|i_datapath|i_alu|Mux26~7_combout\);

-- Location: LCCOMB_X16_Y16_N30
\icpu|i_datapath|i_alu|Mux26~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux26~4_combout\ = (\icpu|i_controller|i_aludec|Selector7~3_combout\ & (\icpu|i_datapath|i_alu|Mux26~7_combout\)) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit5|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux26~7_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit5|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux26~4_combout\);

-- Location: LCCOMB_X16_Y16_N20
\icpu|i_datapath|i_alu|Mux26~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux26~5_combout\ = (\icpu|i_datapath|i_alu|Mux26~3_combout\ & ((\icpu|i_datapath|i_alu|Mux26~4_combout\) # ((\icpu|i_controller|i_aludec|Selector6~2_combout\ & !\icpu|i_controller|i_aludec|Selector7~3_combout\)))) # 
-- (!\icpu|i_datapath|i_alu|Mux26~3_combout\ & (\icpu|i_datapath|i_alu|Mux26~4_combout\ & (\icpu|i_controller|i_aludec|Selector6~2_combout\ $ (!\icpu|i_controller|i_aludec|Selector7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux26~3_combout\,
	datab => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datac => \icpu|i_datapath|i_alu|Mux26~4_combout\,
	datad => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux26~5_combout\);

-- Location: LCCOMB_X16_Y16_N18
\icpu|i_datapath|i_alu|Mux26~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux26~6_combout\ = (\icpu|i_controller|i_aludec|Selector5~3_combout\ & (((\icpu|i_datapath|i_alu|Mux10~2_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~97_combout\)))) # (!\icpu|i_controller|i_aludec|Selector5~3_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux26~5_combout\) # ((\icpu|i_datapath|i_alu|Mux10~2_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector5~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux26~5_combout\,
	datac => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~97_combout\,
	combout => \icpu|i_datapath|i_alu|Mux26~6_combout\);

-- Location: LCCOMB_X23_Y15_N30
\icpu|i_controller|i_maindec|WideOr1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|WideOr1~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(2) & (!\iMem|altsyncram_component|auto_generated|q_a\(4) & (\iMem|altsyncram_component|auto_generated|q_a\(5) & 
-- \iMem|altsyncram_component|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(2),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(4),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(6),
	combout => \icpu|i_controller|i_maindec|WideOr1~0_combout\);

-- Location: LCCOMB_X23_Y15_N8
\icpu|i_controller|i_maindec|WideOr1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|WideOr1~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(2) & ((\iMem|altsyncram_component|auto_generated|q_a\(4) $ (!\iMem|altsyncram_component|auto_generated|q_a\(6))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(5)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(2) & ((\iMem|altsyncram_component|auto_generated|q_a\(6)) # ((\iMem|altsyncram_component|auto_generated|q_a\(4) & 
-- \iMem|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(2),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(4),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(6),
	combout => \icpu|i_controller|i_maindec|WideOr1~1_combout\);

-- Location: LCCOMB_X23_Y15_N22
\icpu|i_controller|i_maindec|WideOr1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|WideOr1~2_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(3) & (\icpu|i_controller|i_maindec|WideOr1~0_combout\)) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(3) & ((!\icpu|i_controller|i_maindec|WideOr1~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr1~0_combout\,
	datab => \icpu|i_controller|i_maindec|WideOr1~1_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(3),
	combout => \icpu|i_controller|i_maindec|WideOr1~2_combout\);

-- Location: LCCOMB_X23_Y15_N18
\icpu|i_datapath|always3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|always3~0_combout\ = (\icpu|i_controller|i_maindec|WideOr1~2_combout\ & \icpu|i_controller|i_maindec|Decoder0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~5_combout\,
	combout => \icpu|i_datapath|always3~0_combout\);

-- Location: LCCOMB_X23_Y19_N24
\icpu|i_datapath|alusrc2[4]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[4]~52_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|always3~0_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(11))) # (!\icpu|i_datapath|always3~0_combout\ & 
-- ((\icpu|i_datapath|alusrc2[4]~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|always3~0_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|alusrc2[4]~51_combout\,
	combout => \icpu|i_datapath|alusrc2[4]~52_combout\);

-- Location: LCCOMB_X20_Y18_N22
\icpu|i_datapath|i_alu|Mux10~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux10~2_combout\ = (!\icpu|i_datapath|alusrc2[4]~52_combout\ & (\icpu|i_controller|i_aludec|Selector5~3_combout\ & !\icpu|i_datapath|i_alu|Mux20~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[4]~52_combout\,
	datac => \icpu|i_controller|i_aludec|Selector5~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~11_combout\,
	combout => \icpu|i_datapath|i_alu|Mux10~2_combout\);

-- Location: LCCOMB_X19_Y13_N20
\icpu|i_datapath|i_alu|Mux27~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux27~6_combout\ = \icpu|i_datapath|alusrc2[4]~52_combout\ $ (((!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & (\icpu|i_controller|i_aludec|Selector6~2_combout\ & \icpu|i_datapath|i_regfile|Mux59~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux59~19_combout\,
	datad => \icpu|i_datapath|alusrc2[4]~52_combout\,
	combout => \icpu|i_datapath|i_alu|Mux27~6_combout\);

-- Location: LCCOMB_X19_Y13_N30
\icpu|i_datapath|i_alu|Mux27~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux27~3_combout\ = (\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_datapath|i_alu|Mux27~6_combout\))) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit4|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|iadder32|bit4|sum~combout\,
	datac => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux27~6_combout\,
	combout => \icpu|i_datapath|i_alu|Mux27~3_combout\);

-- Location: LCCOMB_X23_Y16_N4
\icpu|i_datapath|i_alu|Mux27~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux27~2_combout\ = (\icpu|i_controller|i_aludec|Selector6~2_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux59~19_combout\) # (\icpu|i_datapath|alusrc2[4]~66_combout\)))) # 
-- (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & (\icpu|i_datapath|i_regfile|Mux59~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux59~19_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datad => \icpu|i_datapath|alusrc2[4]~66_combout\,
	combout => \icpu|i_datapath|i_alu|Mux27~2_combout\);

-- Location: LCCOMB_X19_Y12_N6
\icpu|i_datapath|i_alu|Mux27~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux27~4_combout\ = (\icpu|i_controller|i_aludec|Selector7~3_combout\ & (\icpu|i_datapath|i_alu|Mux27~3_combout\ & ((\icpu|i_datapath|i_alu|Mux27~2_combout\) # (\icpu|i_controller|i_aludec|Selector6~2_combout\)))) # 
-- (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_datapath|i_alu|Mux27~2_combout\))) # (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & (!\icpu|i_datapath|i_alu|Mux27~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux27~3_combout\,
	datab => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux27~2_combout\,
	datad => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux27~4_combout\);

-- Location: LCCOMB_X20_Y18_N12
\icpu|i_datapath|i_alu|Mux27~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux27~5_combout\ = (\icpu|i_datapath|i_alu|Mux10~2_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~12_combout\) # ((\icpu|i_datapath|i_alu|Mux27~4_combout\ & !\icpu|i_controller|i_aludec|Selector5~3_combout\)))) # 
-- (!\icpu|i_datapath|i_alu|Mux10~2_combout\ & (\icpu|i_datapath|i_alu|Mux27~4_combout\ & (!\icpu|i_controller|i_aludec|Selector5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	datab => \icpu|i_datapath|i_alu|Mux27~4_combout\,
	datac => \icpu|i_controller|i_aludec|Selector5~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~12_combout\,
	combout => \icpu|i_datapath|i_alu|Mux27~5_combout\);

-- Location: LCCOMB_X16_Y15_N6
\icpu|i_controller|i_aludec|Selector6~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector6~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(5) & (\iMem|altsyncram_component|auto_generated|q_a\(13) & (\icpu|i_controller|i_aludec|Selector5~1_combout\ & 
-- !\iMem|altsyncram_component|auto_generated|q_a\(12)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(5) & (\iMem|altsyncram_component|auto_generated|q_a\(13) $ (((!\iMem|altsyncram_component|auto_generated|q_a\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(13),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datac => \icpu|i_controller|i_aludec|Selector5~1_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(12),
	combout => \icpu|i_controller|i_aludec|Selector6~1_combout\);

-- Location: LCCOMB_X16_Y15_N12
\icpu|i_controller|i_aludec|Selector6~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector6~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(14) & (\icpu|i_controller|i_maindec|Decoder0~4_combout\ & (\icpu|i_controller|i_maindec|Decoder0~0_combout\ & 
-- \icpu|i_controller|i_aludec|Selector6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(14),
	datab => \icpu|i_controller|i_maindec|Decoder0~4_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~0_combout\,
	datad => \icpu|i_controller|i_aludec|Selector6~1_combout\,
	combout => \icpu|i_controller|i_aludec|Selector6~2_combout\);

-- Location: LCCOMB_X15_Y15_N8
\icpu|i_datapath|i_alu|result~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~34_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|alusrc2[3]~65_combout\) # (\icpu|i_datapath|i_regfile|Mux60~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[3]~65_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux60~19_combout\,
	combout => \icpu|i_datapath|i_alu|result~34_combout\);

-- Location: LCCOMB_X15_Y15_N22
\icpu|i_datapath|i_alu|iadder32|bit3|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit3|sum~combout\ = \icpu|i_datapath|alusrc2[3]~61_combout\ $ (\icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit2|cout~0_combout\ $ (\icpu|i_datapath|alusrc1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[3]~61_combout\,
	datab => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit2|cout~0_combout\,
	datad => \icpu|i_datapath|alusrc1~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit3|sum~combout\);

-- Location: LCCOMB_X23_Y19_N8
\icpu|i_datapath|i_alu|result~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~35_combout\ = ((\icpu|i_datapath|always3~0_combout\ & ((!\iMem|altsyncram_component|auto_generated|q_a\(10)))) # (!\icpu|i_datapath|always3~0_combout\ & (!\icpu|i_datapath|alusrc2[3]~57_combout\))) # 
-- (!\icpu|i_datapath|alusrc1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|always3~0_combout\,
	datab => \icpu|i_datapath|alusrc1~0_combout\,
	datac => \icpu|i_datapath|alusrc2[3]~57_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(10),
	combout => \icpu|i_datapath|i_alu|result~35_combout\);

-- Location: LCCOMB_X15_Y15_N24
\icpu|i_datapath|i_alu|Mux28~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux28~1_combout\ = (\icpu|i_controller|i_aludec|Selector6~2_combout\ & (((\icpu|i_controller|i_aludec|Selector7~3_combout\)))) # (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_controller|i_aludec|Selector7~3_combout\ 
-- & ((!\icpu|i_datapath|i_alu|result~35_combout\))) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit3|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit3|sum~combout\,
	datab => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datac => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datad => \icpu|i_datapath|i_alu|result~35_combout\,
	combout => \icpu|i_datapath|i_alu|Mux28~1_combout\);

-- Location: LCCOMB_X15_Y15_N26
\icpu|i_datapath|i_alu|Mux28~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux28~2_combout\ = (\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_datapath|i_alu|Mux28~1_combout\ & ((!\icpu|i_datapath|i_alu|iadder32|bit3|sum~2_combout\))) # (!\icpu|i_datapath|i_alu|Mux28~1_combout\ & 
-- (\icpu|i_datapath|i_alu|result~34_combout\)))) # (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & (((\icpu|i_datapath|i_alu|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datab => \icpu|i_datapath|i_alu|result~34_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit3|sum~2_combout\,
	datad => \icpu|i_datapath|i_alu|Mux28~1_combout\,
	combout => \icpu|i_datapath|i_alu|Mux28~2_combout\);

-- Location: LCCOMB_X16_Y18_N18
\icpu|i_datapath|i_alu|Mux28~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux28~0_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~5_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & (\icpu|i_datapath|i_alu|Mux10~2_combout\ & !\icpu|i_datapath|i_alu|ShiftLeft0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~5_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~6_combout\,
	combout => \icpu|i_datapath|i_alu|Mux28~0_combout\);

-- Location: LCCOMB_X16_Y19_N8
\icpu|i_datapath|i_alu|Mux28~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux28~3_combout\ = (\icpu|i_datapath|i_alu|Mux28~0_combout\) # ((\icpu|i_datapath|i_alu|Mux28~2_combout\ & !\icpu|i_controller|i_aludec|Selector5~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux28~2_combout\,
	datac => \icpu|i_controller|i_aludec|Selector5~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux28~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux28~3_combout\);

-- Location: IOIBUF_X0_Y23_N8
\SW[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: LCCOMB_X27_Y11_N14
\iGPIO|sw3|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~36_combout\ = (\SW[3]~input_o\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[3]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw3|c_state~36_combout\);

-- Location: FF_X27_Y11_N15
\iGPIO|sw3|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S0~q\);

-- Location: LCCOMB_X27_Y11_N12
\iGPIO|sw3|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~35_combout\ = (\reset_ff~q\ & (!\iGPIO|sw3|c_state.S0~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \iGPIO|sw3|c_state.S0~q\,
	datad => \SW[3]~input_o\,
	combout => \iGPIO|sw3|c_state~35_combout\);

-- Location: FF_X27_Y11_N13
\iGPIO|sw3|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S1~q\);

-- Location: LCCOMB_X27_Y11_N6
\iGPIO|sw3|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~34_combout\ = (\iGPIO|sw3|c_state.S1~q\ & (\reset_ff~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw3|c_state.S1~q\,
	datab => \reset_ff~q\,
	datad => \SW[3]~input_o\,
	combout => \iGPIO|sw3|c_state~34_combout\);

-- Location: FF_X27_Y11_N7
\iGPIO|sw3|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S2~q\);

-- Location: LCCOMB_X27_Y11_N8
\iGPIO|sw3|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~33_combout\ = (\iGPIO|sw3|c_state.S2~q\ & (\reset_ff~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw3|c_state.S2~q\,
	datab => \reset_ff~q\,
	datad => \SW[3]~input_o\,
	combout => \iGPIO|sw3|c_state~33_combout\);

-- Location: FF_X27_Y11_N9
\iGPIO|sw3|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S3~q\);

-- Location: LCCOMB_X27_Y11_N26
\iGPIO|sw3|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~32_combout\ = (\reset_ff~q\ & (\iGPIO|sw3|c_state.S3~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \iGPIO|sw3|c_state.S3~q\,
	datad => \SW[3]~input_o\,
	combout => \iGPIO|sw3|c_state~32_combout\);

-- Location: FF_X27_Y11_N27
\iGPIO|sw3|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S4~q\);

-- Location: LCCOMB_X27_Y11_N16
\iGPIO|sw3|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~31_combout\ = (\iGPIO|sw3|c_state.S4~q\ & (\reset_ff~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw3|c_state.S4~q\,
	datab => \reset_ff~q\,
	datad => \SW[3]~input_o\,
	combout => \iGPIO|sw3|c_state~31_combout\);

-- Location: FF_X27_Y11_N17
\iGPIO|sw3|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S5~q\);

-- Location: LCCOMB_X27_Y11_N30
\iGPIO|sw3|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~30_combout\ = (\reset_ff~q\ & (\iGPIO|sw3|c_state.S5~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \iGPIO|sw3|c_state.S5~q\,
	datad => \SW[3]~input_o\,
	combout => \iGPIO|sw3|c_state~30_combout\);

-- Location: FF_X27_Y11_N31
\iGPIO|sw3|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S6~q\);

-- Location: LCCOMB_X27_Y11_N28
\iGPIO|sw3|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~29_combout\ = (\iGPIO|sw3|c_state.S6~q\ & (\reset_ff~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw3|c_state.S6~q\,
	datab => \reset_ff~q\,
	datad => \SW[3]~input_o\,
	combout => \iGPIO|sw3|c_state~29_combout\);

-- Location: FF_X27_Y11_N29
\iGPIO|sw3|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S7~q\);

-- Location: LCCOMB_X27_Y11_N10
\iGPIO|sw3|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~28_combout\ = (\reset_ff~q\ & (\iGPIO|sw3|c_state.S7~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \iGPIO|sw3|c_state.S7~q\,
	datad => \SW[3]~input_o\,
	combout => \iGPIO|sw3|c_state~28_combout\);

-- Location: FF_X27_Y11_N11
\iGPIO|sw3|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S8~q\);

-- Location: LCCOMB_X27_Y11_N0
\iGPIO|sw3|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~27_combout\ = (\iGPIO|sw3|c_state.S8~q\ & (\reset_ff~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw3|c_state.S8~q\,
	datab => \reset_ff~q\,
	datad => \SW[3]~input_o\,
	combout => \iGPIO|sw3|c_state~27_combout\);

-- Location: FF_X27_Y11_N1
\iGPIO|sw3|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S9~q\);

-- Location: LCCOMB_X27_Y11_N22
\iGPIO|sw3|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~26_combout\ = (\reset_ff~q\ & (\iGPIO|sw3|c_state.S9~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \iGPIO|sw3|c_state.S9~q\,
	datad => \SW[3]~input_o\,
	combout => \iGPIO|sw3|c_state~26_combout\);

-- Location: FF_X27_Y11_N23
\iGPIO|sw3|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S10~q\);

-- Location: LCCOMB_X27_Y11_N4
\iGPIO|sw3|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~25_combout\ = (\iGPIO|sw3|c_state.S10~q\ & (\reset_ff~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw3|c_state.S10~q\,
	datab => \reset_ff~q\,
	datad => \SW[3]~input_o\,
	combout => \iGPIO|sw3|c_state~25_combout\);

-- Location: FF_X27_Y11_N5
\iGPIO|sw3|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S11~q\);

-- Location: LCCOMB_X27_Y11_N2
\iGPIO|sw3|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~24_combout\ = (\reset_ff~q\ & (\iGPIO|sw3|c_state.S11~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \iGPIO|sw3|c_state.S11~q\,
	datad => \SW[3]~input_o\,
	combout => \iGPIO|sw3|c_state~24_combout\);

-- Location: FF_X27_Y11_N3
\iGPIO|sw3|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S12~q\);

-- Location: LCCOMB_X27_Y11_N20
\iGPIO|sw3|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~23_combout\ = (\reset_ff~q\ & (\iGPIO|sw3|c_state.S12~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \iGPIO|sw3|c_state.S12~q\,
	datad => \SW[3]~input_o\,
	combout => \iGPIO|sw3|c_state~23_combout\);

-- Location: FF_X27_Y11_N21
\iGPIO|sw3|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S13~q\);

-- Location: LCCOMB_X27_Y11_N18
\iGPIO|sw3|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~22_combout\ = (\reset_ff~q\ & (\iGPIO|sw3|c_state.S13~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \iGPIO|sw3|c_state.S13~q\,
	datad => \SW[3]~input_o\,
	combout => \iGPIO|sw3|c_state~22_combout\);

-- Location: FF_X27_Y11_N19
\iGPIO|sw3|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S14~q\);

-- Location: LCCOMB_X14_Y19_N4
\iGPIO|SW_StatusR~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|SW_StatusR~9_combout\ = (!\icpu|i_datapath|rd_data[7]~101_combout\ & ((\iGPIO|SW_StatusR\(3)) # (\iGPIO|sw3|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[7]~101_combout\,
	datac => \iGPIO|SW_StatusR\(3),
	datad => \iGPIO|sw3|c_state.S14~q\,
	combout => \iGPIO|SW_StatusR~9_combout\);

-- Location: FF_X14_Y19_N5
\iGPIO|SW_StatusR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|SW_StatusR~9_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|SW_StatusR\(3));

-- Location: LCCOMB_X14_Y19_N26
\icpu|i_datapath|rd_data[3]~145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[3]~145_combout\ = (\iGPIO|SW_StatusR\(3) & \icpu|i_datapath|rd_data[7]~101_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|SW_StatusR\(3),
	datac => \icpu|i_datapath|rd_data[7]~101_combout\,
	combout => \icpu|i_datapath|rd_data[3]~145_combout\);

-- Location: LCCOMB_X17_Y19_N20
\icpu|i_datapath|rd_data[3]~146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[3]~146_combout\ = (\iDecoder|Equal1~8_combout\ & (((\icpu|i_datapath|rd_data[7]~103_combout\)))) # (!\iDecoder|Equal1~8_combout\ & ((\icpu|i_datapath|rd_data[7]~103_combout\ & ((\iMem|altsyncram_component|auto_generated|q_b\(3)))) 
-- # (!\icpu|i_datapath|rd_data[7]~103_combout\ & (\icpu|i_datapath|rd_data[3]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[3]~145_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_b\(3),
	datac => \iDecoder|Equal1~8_combout\,
	datad => \icpu|i_datapath|rd_data[7]~103_combout\,
	combout => \icpu|i_datapath|rd_data[3]~146_combout\);

-- Location: LCCOMB_X17_Y19_N22
\icpu|i_datapath|rd_data[3]~147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[3]~147_combout\ = (\icpu|i_datapath|rd_data[7]~100_combout\ & ((\icpu|i_datapath|rd_data[3]~146_combout\ & (\iTimer|CompareR\(3))) # (!\icpu|i_datapath|rd_data[3]~146_combout\ & ((\iTimer|CounterR\(3)))))) # 
-- (!\icpu|i_datapath|rd_data[7]~100_combout\ & (((\icpu|i_datapath|rd_data[3]~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(3),
	datab => \iTimer|CounterR\(3),
	datac => \icpu|i_datapath|rd_data[7]~100_combout\,
	datad => \icpu|i_datapath|rd_data[3]~146_combout\,
	combout => \icpu|i_datapath|rd_data[3]~147_combout\);

-- Location: LCCOMB_X17_Y19_N24
\icpu|i_datapath|rd_data[3]~148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[3]~148_combout\ = (\icpu|i_datapath|rd_data[0]~150_combout\ & (((\icpu|i_datapath|Add5~2_combout\)))) # (!\icpu|i_datapath|rd_data[0]~150_combout\ & (\icpu|i_datapath|rd_data[3]~147_combout\ & 
-- (\icpu|i_controller|i_maindec|Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[3]~147_combout\,
	datab => \icpu|i_datapath|rd_data[0]~150_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datad => \icpu|i_datapath|Add5~2_combout\,
	combout => \icpu|i_datapath|rd_data[3]~148_combout\);

-- Location: LCCOMB_X17_Y19_N14
\icpu|i_datapath|rd_data[3]~149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[3]~149_combout\ = (\icpu|i_datapath|rd_data[3]~148_combout\) # ((\icpu|i_datapath|i_alu|Mux28~3_combout\ & (!\icpu|i_datapath|rd_data[0]~150_combout\ & !\icpu|i_controller|i_maindec|Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux28~3_combout\,
	datab => \icpu|i_datapath|rd_data[0]~150_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datad => \icpu|i_datapath|rd_data[3]~148_combout\,
	combout => \icpu|i_datapath|rd_data[3]~149_combout\);

-- Location: FF_X17_Y19_N15
\icpu|i_datapath|i_regfile|x15[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|rd_data[3]~149_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(3));

-- Location: LCCOMB_X24_Y19_N12
\icpu|i_datapath|i_regfile|Mux28~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x13\(3))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x12\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(3),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x12\(3),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux28~0_combout\);

-- Location: LCCOMB_X24_Y19_N26
\icpu|i_datapath|i_regfile|Mux28~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~1_combout\ = (\icpu|i_datapath|i_regfile|Mux28~0_combout\ & ((\icpu|i_datapath|i_regfile|x15\(3)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux28~0_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x14\(3) & \iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(3),
	datab => \icpu|i_datapath|i_regfile|x14\(3),
	datac => \icpu|i_datapath|i_regfile|Mux28~0_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux28~1_combout\);

-- Location: LCCOMB_X26_Y15_N14
\icpu|i_datapath|i_regfile|Mux28~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~19_combout\ = (\icpu|i_datapath|i_regfile|Mux24~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux28~18_combout\ & (\icpu|i_datapath|i_regfile|Mux28~1_combout\)) # (!\icpu|i_datapath|i_regfile|Mux28~18_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux28~11_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux28~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux28~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux28~18_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux28~11_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux28~19_combout\);

-- Location: LCCOMB_X23_Y13_N14
\icpu|i_controller|i_aludec|Selector4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector4~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(30) & (!\iMem|altsyncram_component|auto_generated|q_a\(12) & (!\iMem|altsyncram_component|auto_generated|q_a\(14) & 
-- !\iMem|altsyncram_component|auto_generated|q_a\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(30),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(12),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(14),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(13),
	combout => \icpu|i_controller|i_aludec|Selector4~0_combout\);

-- Location: LCCOMB_X23_Y13_N24
\icpu|i_controller|i_aludec|Selector4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector4~1_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(29) & (!\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_controller|i_aludec|Selector4~0_combout\ & 
-- \icpu|i_controller|i_aludec|Selector6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(29),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datac => \icpu|i_controller|i_aludec|Selector4~0_combout\,
	datad => \icpu|i_controller|i_aludec|Selector6~0_combout\,
	combout => \icpu|i_controller|i_aludec|Selector4~1_combout\);

-- Location: LCCOMB_X23_Y16_N8
\icpu|i_controller|i_aludec|Selector7~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector7~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(5) & (\iMem|altsyncram_component|auto_generated|q_a\(4) $ (\iMem|altsyncram_component|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(4),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(6),
	combout => \icpu|i_controller|i_aludec|Selector7~4_combout\);

-- Location: LCCOMB_X23_Y16_N6
\icpu|i_controller|i_aludec|Selector4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector4~2_combout\ = (\icpu|i_controller|i_aludec|Selector7~4_combout\ & (\icpu|i_controller|i_maindec|Decoder0~0_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(6)) # 
-- (\icpu|i_controller|i_aludec|Selector4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(6),
	datab => \icpu|i_controller|i_aludec|Selector4~1_combout\,
	datac => \icpu|i_controller|i_aludec|Selector7~4_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~0_combout\,
	combout => \icpu|i_controller|i_aludec|Selector4~2_combout\);

-- Location: LCCOMB_X19_Y17_N4
\icpu|i_datapath|i_alu|iadder32|bit2|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit2|sum~combout\ = \icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit1|cout~0_combout\ $ (\icpu|i_datapath|alusrc2[2]~62_combout\ $ (!\icpu|i_datapath|alusrc1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit1|cout~0_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~62_combout\,
	datad => \icpu|i_datapath|alusrc1~2_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit2|sum~combout\);

-- Location: LCCOMB_X15_Y15_N2
\icpu|i_datapath|i_alu|Mux29~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux29~6_combout\ = \icpu|i_datapath|alusrc2[2]~62_combout\ $ (((\icpu|i_controller|i_aludec|Selector6~2_combout\ & (\icpu|i_datapath|i_regfile|Mux61~19_combout\ & !\icpu|i_controller|i_maindec|Decoder0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux61~19_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|alusrc2[2]~62_combout\,
	combout => \icpu|i_datapath|i_alu|Mux29~6_combout\);

-- Location: LCCOMB_X15_Y15_N6
\icpu|i_datapath|i_alu|Mux29~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux29~3_combout\ = (\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_datapath|i_alu|Mux29~6_combout\))) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit2|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|iadder32|bit2|sum~combout\,
	datac => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux29~6_combout\,
	combout => \icpu|i_datapath|i_alu|Mux29~3_combout\);

-- Location: LCCOMB_X15_Y15_N0
\icpu|i_datapath|i_alu|Mux29~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux29~2_combout\ = (\icpu|i_controller|i_aludec|Selector6~2_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux61~19_combout\) # (\icpu|i_datapath|alusrc2[2]~59_combout\)))) # 
-- (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & (\icpu|i_datapath|i_regfile|Mux61~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux61~19_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|alusrc2[2]~59_combout\,
	combout => \icpu|i_datapath|i_alu|Mux29~2_combout\);

-- Location: LCCOMB_X15_Y15_N12
\icpu|i_datapath|i_alu|Mux29~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux29~4_combout\ = (\icpu|i_controller|i_aludec|Selector7~3_combout\ & (\icpu|i_datapath|i_alu|Mux29~3_combout\ & ((\icpu|i_controller|i_aludec|Selector6~2_combout\) # (\icpu|i_datapath|i_alu|Mux29~2_combout\)))) # 
-- (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_datapath|i_alu|Mux29~2_combout\))) # (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & (!\icpu|i_datapath|i_alu|Mux29~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux29~3_combout\,
	datab => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datac => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux29~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux29~4_combout\);

-- Location: LCCOMB_X15_Y15_N10
\icpu|i_datapath|i_alu|Mux29~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux29~5_combout\ = (\icpu|i_datapath|i_alu|Mux29~4_combout\ & (((\icpu|i_datapath|i_alu|Mux10~2_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~104_combout\)) # (!\icpu|i_controller|i_aludec|Selector5~3_combout\))) # 
-- (!\icpu|i_datapath|i_alu|Mux29~4_combout\ & (\icpu|i_datapath|i_alu|Mux10~2_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux29~4_combout\,
	datab => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	datac => \icpu|i_controller|i_aludec|Selector5~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~104_combout\,
	combout => \icpu|i_datapath|i_alu|Mux29~5_combout\);

-- Location: LCCOMB_X24_Y16_N30
\icpu|i_datapath|i_regfile|Mux24~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(24)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23) & \iMem|altsyncram_component|auto_generated|q_a\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(24),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux24~0_combout\);

-- Location: IOIBUF_X0_Y22_N15
\SW[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: LCCOMB_X15_Y19_N12
\iGPIO|sw5|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~36_combout\ = (\reset_ff~q\ & \SW[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \SW[5]~input_o\,
	combout => \iGPIO|sw5|c_state~36_combout\);

-- Location: FF_X15_Y19_N13
\iGPIO|sw5|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S0~q\);

-- Location: LCCOMB_X15_Y19_N2
\iGPIO|sw5|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~35_combout\ = (!\iGPIO|sw5|c_state.S0~q\ & (\reset_ff~q\ & \SW[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw5|c_state.S0~q\,
	datab => \reset_ff~q\,
	datad => \SW[5]~input_o\,
	combout => \iGPIO|sw5|c_state~35_combout\);

-- Location: FF_X15_Y19_N3
\iGPIO|sw5|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S1~q\);

-- Location: LCCOMB_X15_Y19_N0
\iGPIO|sw5|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~34_combout\ = (\SW[5]~input_o\ & (\reset_ff~q\ & \iGPIO|sw5|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[5]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw5|c_state.S1~q\,
	combout => \iGPIO|sw5|c_state~34_combout\);

-- Location: FF_X15_Y19_N1
\iGPIO|sw5|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S2~q\);

-- Location: LCCOMB_X15_Y19_N10
\iGPIO|sw5|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~33_combout\ = (\SW[5]~input_o\ & (\reset_ff~q\ & \iGPIO|sw5|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[5]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw5|c_state.S2~q\,
	combout => \iGPIO|sw5|c_state~33_combout\);

-- Location: FF_X15_Y19_N11
\iGPIO|sw5|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S3~q\);

-- Location: LCCOMB_X15_Y19_N28
\iGPIO|sw5|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~32_combout\ = (\iGPIO|sw5|c_state.S3~q\ & (\reset_ff~q\ & \SW[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw5|c_state.S3~q\,
	datab => \reset_ff~q\,
	datad => \SW[5]~input_o\,
	combout => \iGPIO|sw5|c_state~32_combout\);

-- Location: FF_X15_Y19_N29
\iGPIO|sw5|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S4~q\);

-- Location: LCCOMB_X15_Y19_N22
\iGPIO|sw5|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~31_combout\ = (\SW[5]~input_o\ & (\reset_ff~q\ & \iGPIO|sw5|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[5]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw5|c_state.S4~q\,
	combout => \iGPIO|sw5|c_state~31_combout\);

-- Location: FF_X15_Y19_N23
\iGPIO|sw5|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S5~q\);

-- Location: LCCOMB_X15_Y19_N24
\iGPIO|sw5|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~30_combout\ = (\reset_ff~q\ & (\iGPIO|sw5|c_state.S5~q\ & \SW[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \iGPIO|sw5|c_state.S5~q\,
	datad => \SW[5]~input_o\,
	combout => \iGPIO|sw5|c_state~30_combout\);

-- Location: FF_X15_Y19_N25
\iGPIO|sw5|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S6~q\);

-- Location: LCCOMB_X15_Y19_N14
\iGPIO|sw5|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~29_combout\ = (\SW[5]~input_o\ & (\reset_ff~q\ & \iGPIO|sw5|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[5]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw5|c_state.S6~q\,
	combout => \iGPIO|sw5|c_state~29_combout\);

-- Location: FF_X15_Y19_N15
\iGPIO|sw5|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S7~q\);

-- Location: LCCOMB_X15_Y19_N16
\iGPIO|sw5|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~28_combout\ = (\iGPIO|sw5|c_state.S7~q\ & (\reset_ff~q\ & \SW[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|sw5|c_state.S7~q\,
	datac => \reset_ff~q\,
	datad => \SW[5]~input_o\,
	combout => \iGPIO|sw5|c_state~28_combout\);

-- Location: FF_X15_Y19_N17
\iGPIO|sw5|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S8~q\);

-- Location: LCCOMB_X15_Y19_N26
\iGPIO|sw5|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~27_combout\ = (\SW[5]~input_o\ & (\reset_ff~q\ & \iGPIO|sw5|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[5]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw5|c_state.S8~q\,
	combout => \iGPIO|sw5|c_state~27_combout\);

-- Location: FF_X15_Y19_N27
\iGPIO|sw5|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S9~q\);

-- Location: LCCOMB_X15_Y19_N8
\iGPIO|sw5|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~26_combout\ = (\reset_ff~q\ & (\iGPIO|sw5|c_state.S9~q\ & \SW[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \iGPIO|sw5|c_state.S9~q\,
	datad => \SW[5]~input_o\,
	combout => \iGPIO|sw5|c_state~26_combout\);

-- Location: FF_X15_Y19_N9
\iGPIO|sw5|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S10~q\);

-- Location: LCCOMB_X15_Y19_N30
\iGPIO|sw5|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~25_combout\ = (\iGPIO|sw5|c_state.S10~q\ & (\reset_ff~q\ & \SW[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|sw5|c_state.S10~q\,
	datac => \reset_ff~q\,
	datad => \SW[5]~input_o\,
	combout => \iGPIO|sw5|c_state~25_combout\);

-- Location: FF_X15_Y19_N31
\iGPIO|sw5|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S11~q\);

-- Location: LCCOMB_X15_Y19_N20
\iGPIO|sw5|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~24_combout\ = (\reset_ff~q\ & (\iGPIO|sw5|c_state.S11~q\ & \SW[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \iGPIO|sw5|c_state.S11~q\,
	datad => \SW[5]~input_o\,
	combout => \iGPIO|sw5|c_state~24_combout\);

-- Location: FF_X15_Y19_N21
\iGPIO|sw5|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S12~q\);

-- Location: LCCOMB_X15_Y19_N18
\iGPIO|sw5|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~23_combout\ = (\SW[5]~input_o\ & (\reset_ff~q\ & \iGPIO|sw5|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[5]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw5|c_state.S12~q\,
	combout => \iGPIO|sw5|c_state~23_combout\);

-- Location: FF_X15_Y19_N19
\iGPIO|sw5|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S13~q\);

-- Location: LCCOMB_X15_Y19_N4
\iGPIO|sw5|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~22_combout\ = (\SW[5]~input_o\ & (\reset_ff~q\ & \iGPIO|sw5|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[5]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw5|c_state.S13~q\,
	combout => \iGPIO|sw5|c_state~22_combout\);

-- Location: FF_X15_Y19_N5
\iGPIO|sw5|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S14~q\);

-- Location: LCCOMB_X14_Y19_N20
\iGPIO|SW_StatusR~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|SW_StatusR~5_combout\ = (!\icpu|i_datapath|rd_data[7]~101_combout\ & ((\iGPIO|SW_StatusR\(5)) # (\iGPIO|sw5|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[7]~101_combout\,
	datac => \iGPIO|SW_StatusR\(5),
	datad => \iGPIO|sw5|c_state.S14~q\,
	combout => \iGPIO|SW_StatusR~5_combout\);

-- Location: FF_X14_Y19_N21
\iGPIO|SW_StatusR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|SW_StatusR~5_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|SW_StatusR\(5));

-- Location: LCCOMB_X14_Y19_N14
\icpu|i_datapath|rd_data[5]~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[5]~123_combout\ = (\icpu|i_datapath|rd_data[7]~101_combout\ & \iGPIO|SW_StatusR\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[7]~101_combout\,
	datad => \iGPIO|SW_StatusR\(5),
	combout => \icpu|i_datapath|rd_data[5]~123_combout\);

-- Location: LCCOMB_X21_Y17_N6
\icpu|i_datapath|rd_data[5]~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[5]~124_combout\ = (\iDecoder|Equal1~8_combout\ & (((\icpu|i_datapath|rd_data[7]~103_combout\)))) # (!\iDecoder|Equal1~8_combout\ & ((\icpu|i_datapath|rd_data[7]~103_combout\ & ((\iMem|altsyncram_component|auto_generated|q_b\(5)))) 
-- # (!\icpu|i_datapath|rd_data[7]~103_combout\ & (\icpu|i_datapath|rd_data[5]~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[5]~123_combout\,
	datab => \iDecoder|Equal1~8_combout\,
	datac => \icpu|i_datapath|rd_data[7]~103_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_b\(5),
	combout => \icpu|i_datapath|rd_data[5]~124_combout\);

-- Location: LCCOMB_X21_Y17_N20
\icpu|i_datapath|rd_data[5]~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[5]~125_combout\ = (\icpu|i_datapath|rd_data[7]~100_combout\ & ((\icpu|i_datapath|rd_data[5]~124_combout\ & ((\iTimer|CompareR\(5)))) # (!\icpu|i_datapath|rd_data[5]~124_combout\ & (\iTimer|CounterR\(5))))) # 
-- (!\icpu|i_datapath|rd_data[7]~100_combout\ & (((\icpu|i_datapath|rd_data[5]~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(5),
	datab => \icpu|i_datapath|rd_data[7]~100_combout\,
	datac => \iTimer|CompareR\(5),
	datad => \icpu|i_datapath|rd_data[5]~124_combout\,
	combout => \icpu|i_datapath|rd_data[5]~125_combout\);

-- Location: LCCOMB_X21_Y17_N30
\icpu|i_datapath|rd_data[5]~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[5]~126_combout\ = (\icpu|i_datapath|rd_data[0]~150_combout\ & (((\icpu|i_datapath|Add5~6_combout\)))) # (!\icpu|i_datapath|rd_data[0]~150_combout\ & (\icpu|i_controller|i_maindec|Decoder0~6_combout\ & 
-- ((\icpu|i_datapath|rd_data[5]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[0]~150_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datac => \icpu|i_datapath|Add5~6_combout\,
	datad => \icpu|i_datapath|rd_data[5]~125_combout\,
	combout => \icpu|i_datapath|rd_data[5]~126_combout\);

-- Location: LCCOMB_X23_Y12_N10
\icpu|i_datapath|rd_data[5]~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[5]~127_combout\ = (\icpu|i_datapath|rd_data[5]~126_combout\) # ((!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & (\icpu|i_datapath|i_alu|Mux26~6_combout\ & !\icpu|i_datapath|rd_data[0]~150_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datab => \icpu|i_datapath|rd_data[5]~126_combout\,
	datac => \icpu|i_datapath|i_alu|Mux26~6_combout\,
	datad => \icpu|i_datapath|rd_data[0]~150_combout\,
	combout => \icpu|i_datapath|rd_data[5]~127_combout\);

-- Location: LCCOMB_X27_Y12_N4
\icpu|i_datapath|i_regfile|x15[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[5]~feeder_combout\ = \icpu|i_datapath|rd_data[5]~127_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[5]~127_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[5]~feeder_combout\);

-- Location: FF_X27_Y12_N5
\icpu|i_datapath|i_regfile|x15[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[5]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(5));

-- Location: FF_X24_Y13_N21
\icpu|i_datapath|i_regfile|x14[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~127_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(5));

-- Location: FF_X24_Y13_N7
\icpu|i_datapath|i_regfile|x12[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~127_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(5));

-- Location: FF_X27_Y11_N25
\icpu|i_datapath|i_regfile|x13[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~127_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(5));

-- Location: LCCOMB_X27_Y11_N24
\icpu|i_datapath|i_regfile|Mux26~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x13\(5)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x12\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(5),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x13\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux26~17_combout\);

-- Location: LCCOMB_X24_Y13_N20
\icpu|i_datapath|i_regfile|Mux26~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux26~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(5))) # (!\icpu|i_datapath|i_regfile|Mux26~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(5)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux26~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x15\(5),
	datac => \icpu|i_datapath|i_regfile|x14\(5),
	datad => \icpu|i_datapath|i_regfile|Mux26~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux26~18_combout\);

-- Location: FF_X30_Y13_N17
\icpu|i_datapath|i_regfile|x9[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~127_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(5));

-- Location: FF_X26_Y11_N3
\icpu|i_datapath|i_regfile|x11[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~127_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(5));

-- Location: FF_X30_Y13_N7
\icpu|i_datapath|i_regfile|x10[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~127_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(5));

-- Location: FF_X26_Y11_N29
\icpu|i_datapath|i_regfile|x8[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~127_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(5));

-- Location: LCCOMB_X26_Y11_N28
\icpu|i_datapath|i_regfile|Mux26~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x10\(5)) # ((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\icpu|i_datapath|i_regfile|x8\(5) & !\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(5),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x8\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux26~10_combout\);

-- Location: LCCOMB_X26_Y11_N2
\icpu|i_datapath|i_regfile|Mux26~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux26~10_combout\ & ((\icpu|i_datapath|i_regfile|x11\(5)))) # (!\icpu|i_datapath|i_regfile|Mux26~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(5))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux26~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(5),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x11\(5),
	datad => \icpu|i_datapath|i_regfile|Mux26~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux26~11_combout\);

-- Location: FF_X27_Y18_N23
\icpu|i_datapath|i_regfile|x2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~127_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(5));

-- Location: FF_X27_Y12_N19
\icpu|i_datapath|i_regfile|x3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~127_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(5));

-- Location: FF_X27_Y18_N13
\icpu|i_datapath|i_regfile|x1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~127_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(5));

-- Location: FF_X28_Y18_N3
\icpu|i_datapath|i_regfile|x7[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~127_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(5));

-- Location: FF_X26_Y12_N7
\icpu|i_datapath|i_regfile|x6[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~127_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(5));

-- Location: FF_X28_Y18_N1
\icpu|i_datapath|i_regfile|x4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~127_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(5));

-- Location: FF_X26_Y12_N17
\icpu|i_datapath|i_regfile|x5[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~127_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(5));

-- Location: LCCOMB_X26_Y12_N16
\icpu|i_datapath|i_regfile|Mux26~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|x5\(5)) # (\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\icpu|i_datapath|i_regfile|x4\(5) & ((!\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x4\(5),
	datac => \icpu|i_datapath|i_regfile|x5\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux26~12_combout\);

-- Location: LCCOMB_X26_Y12_N6
\icpu|i_datapath|i_regfile|Mux26~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux26~12_combout\ & (\icpu|i_datapath|i_regfile|x7\(5))) # (!\icpu|i_datapath|i_regfile|Mux26~12_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x6\(5)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(5),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x6\(5),
	datad => \icpu|i_datapath|i_regfile|Mux26~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux26~13_combout\);

-- Location: LCCOMB_X26_Y12_N14
\icpu|i_datapath|i_regfile|Mux26~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~14_combout\ = (\icpu|i_datapath|i_regfile|Mux24~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux26~13_combout\))) # (!\icpu|i_datapath|i_regfile|Mux24~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(5))))) # (!\icpu|i_datapath|i_regfile|Mux24~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~3_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(5),
	datac => \icpu|i_datapath|i_regfile|Mux24~4_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux26~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux26~14_combout\);

-- Location: LCCOMB_X27_Y12_N18
\icpu|i_datapath|i_regfile|Mux26~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~15_combout\ = (\icpu|i_datapath|i_regfile|Mux24~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux26~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(5)))) # (!\icpu|i_datapath|i_regfile|Mux26~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(5))))) # (!\icpu|i_datapath|i_regfile|Mux24~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux26~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(5),
	datab => \icpu|i_datapath|i_regfile|Mux24~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(5),
	datad => \icpu|i_datapath|i_regfile|Mux26~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux26~15_combout\);

-- Location: LCCOMB_X24_Y16_N26
\icpu|i_datapath|i_regfile|Mux26~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~16_combout\ = (\icpu|i_datapath|i_regfile|Mux24~0_combout\ & (\icpu|i_datapath|i_regfile|Mux24~1_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~1_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux26~11_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux26~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux26~11_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux26~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux26~16_combout\);

-- Location: FF_X20_Y19_N17
\icpu|i_datapath|i_regfile|x31[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~127_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(5));

-- Location: FF_X20_Y19_N3
\icpu|i_datapath|i_regfile|x19[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~127_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(5));

-- Location: FF_X28_Y11_N9
\icpu|i_datapath|i_regfile|x23[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~127_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(5));

-- Location: LCCOMB_X28_Y11_N8
\icpu|i_datapath|i_regfile|Mux26~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x23\(5)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x19\(5) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x19\(5),
	datac => \icpu|i_datapath|i_regfile|x23\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux26~7_combout\);

-- Location: FF_X28_Y11_N11
\icpu|i_datapath|i_regfile|x27[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~127_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(5));

-- Location: LCCOMB_X28_Y11_N10
\icpu|i_datapath|i_regfile|Mux26~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~8_combout\ = (\icpu|i_datapath|i_regfile|Mux26~7_combout\ & ((\icpu|i_datapath|i_regfile|x31\(5)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux26~7_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x27\(5) & \iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(5),
	datab => \icpu|i_datapath|i_regfile|Mux26~7_combout\,
	datac => \icpu|i_datapath|i_regfile|x27\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux26~8_combout\);

-- Location: FF_X29_Y20_N21
\icpu|i_datapath|i_regfile|x21[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~127_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(5));

-- Location: FF_X30_Y20_N15
\icpu|i_datapath|i_regfile|x29[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~127_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(5));

-- Location: FF_X29_Y20_N7
\icpu|i_datapath|i_regfile|x25[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~127_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(5));

-- Location: FF_X30_Y20_N1
\icpu|i_datapath|i_regfile|x17[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~127_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(5));

-- Location: LCCOMB_X30_Y20_N0
\icpu|i_datapath|i_regfile|Mux26~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x25\(5))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x17\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(5),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x17\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux26~2_combout\);

-- Location: LCCOMB_X30_Y20_N14
\icpu|i_datapath|i_regfile|Mux26~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux26~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(5)))) # (!\icpu|i_datapath|i_regfile|Mux26~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(5))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x21\(5),
	datac => \icpu|i_datapath|i_regfile|x29\(5),
	datad => \icpu|i_datapath|i_regfile|Mux26~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux26~3_combout\);

-- Location: FF_X24_Y20_N21
\icpu|i_datapath|i_regfile|x28[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~127_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(5));

-- Location: FF_X24_Y17_N19
\icpu|i_datapath|i_regfile|x20[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~127_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(5));

-- Location: FF_X24_Y20_N15
\icpu|i_datapath|i_regfile|x16[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~127_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(5));

-- Location: FF_X24_Y17_N21
\icpu|i_datapath|i_regfile|x24[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~127_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(5));

-- Location: LCCOMB_X24_Y17_N20
\icpu|i_datapath|i_regfile|Mux26~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(5)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x16\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(5),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x24\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux26~4_combout\);

-- Location: LCCOMB_X24_Y17_N18
\icpu|i_datapath|i_regfile|Mux26~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux26~4_combout\ & (\icpu|i_datapath|i_regfile|x28\(5))) # (!\icpu|i_datapath|i_regfile|Mux26~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(5)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(5),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x20\(5),
	datad => \icpu|i_datapath|i_regfile|Mux26~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux26~5_combout\);

-- Location: LCCOMB_X24_Y17_N30
\icpu|i_datapath|i_regfile|Mux26~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux26~3_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((!\iMem|altsyncram_component|auto_generated|q_a\(21) & \icpu|i_datapath|i_regfile|Mux26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux26~3_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|Mux26~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux26~6_combout\);

-- Location: FF_X28_Y14_N13
\icpu|i_datapath|i_regfile|x18[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~127_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(5));

-- Location: FF_X28_Y12_N11
\icpu|i_datapath|i_regfile|x22[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~127_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(5));

-- Location: LCCOMB_X28_Y12_N10
\icpu|i_datapath|i_regfile|Mux26~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x22\(5)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x18\(5) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x18\(5),
	datac => \icpu|i_datapath|i_regfile|x22\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux26~0_combout\);

-- Location: FF_X28_Y14_N23
\icpu|i_datapath|i_regfile|x30[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~127_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(5));

-- Location: FF_X28_Y12_N21
\icpu|i_datapath|i_regfile|x26[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~127_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(5));

-- Location: LCCOMB_X28_Y12_N20
\icpu|i_datapath|i_regfile|Mux26~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~1_combout\ = (\icpu|i_datapath|i_regfile|Mux26~0_combout\ & ((\icpu|i_datapath|i_regfile|x30\(5)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux26~0_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x26\(5) & \iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux26~0_combout\,
	datab => \icpu|i_datapath|i_regfile|x30\(5),
	datac => \icpu|i_datapath|i_regfile|x26\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux26~1_combout\);

-- Location: LCCOMB_X24_Y16_N0
\icpu|i_datapath|i_regfile|Mux26~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux26~6_combout\ & (\icpu|i_datapath|i_regfile|Mux26~8_combout\)) # (!\icpu|i_datapath|i_regfile|Mux26~6_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux26~1_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux26~8_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux26~6_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux26~1_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux26~9_combout\);

-- Location: LCCOMB_X24_Y16_N8
\icpu|i_datapath|i_regfile|Mux26~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~19_combout\ = (\icpu|i_datapath|i_regfile|Mux24~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux26~16_combout\ & (\icpu|i_datapath|i_regfile|Mux26~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux26~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux26~9_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux26~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux26~18_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux26~16_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux26~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux26~19_combout\);

-- Location: LCCOMB_X21_Y9_N2
\icpu|i_datapath|pc~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~23_combout\ = (\icpu|i_datapath|pc[2]~1_combout\ & (\icpu|i_datapath|pc[2]~2_combout\)) # (!\icpu|i_datapath|pc[2]~1_combout\ & ((\icpu|i_datapath|pc[2]~2_combout\ & ((\icpu|i_datapath|jalr_dest[12]~24_combout\))) # 
-- (!\icpu|i_datapath|pc[2]~2_combout\ & (\icpu|i_datapath|Add5~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[2]~1_combout\,
	datab => \icpu|i_datapath|pc[2]~2_combout\,
	datac => \icpu|i_datapath|Add5~20_combout\,
	datad => \icpu|i_datapath|jalr_dest[12]~24_combout\,
	combout => \icpu|i_datapath|pc~23_combout\);

-- Location: LCCOMB_X21_Y9_N10
\icpu|i_datapath|pc~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~24_combout\ = (\icpu|i_datapath|pc~23_combout\ & (((\icpu|i_datapath|branch_dest[12]~22_combout\) # (!\icpu|i_datapath|pc[2]~1_combout\)))) # (!\icpu|i_datapath|pc~23_combout\ & (\icpu|i_datapath|jal_dest[12]~22_combout\ & 
-- ((\icpu|i_datapath|pc[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|jal_dest[12]~22_combout\,
	datab => \icpu|i_datapath|pc~23_combout\,
	datac => \icpu|i_datapath|branch_dest[12]~22_combout\,
	datad => \icpu|i_datapath|pc[2]~1_combout\,
	combout => \icpu|i_datapath|pc~24_combout\);

-- Location: FF_X21_Y9_N11
\icpu|i_datapath|pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~24_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(12));

-- Location: LCCOMB_X19_Y12_N14
\icpu|i_datapath|pc~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~21_combout\ = (\icpu|i_datapath|pc[2]~2_combout\ & (((\icpu|i_datapath|pc[2]~1_combout\)))) # (!\icpu|i_datapath|pc[2]~2_combout\ & ((\icpu|i_datapath|pc[2]~1_combout\ & ((\icpu|i_datapath|jal_dest[11]~20_combout\))) # 
-- (!\icpu|i_datapath|pc[2]~1_combout\ & (\icpu|i_datapath|Add5~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add5~18_combout\,
	datab => \icpu|i_datapath|pc[2]~2_combout\,
	datac => \icpu|i_datapath|jal_dest[11]~20_combout\,
	datad => \icpu|i_datapath|pc[2]~1_combout\,
	combout => \icpu|i_datapath|pc~21_combout\);

-- Location: LCCOMB_X22_Y12_N22
\icpu|i_datapath|pc~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~22_combout\ = (\icpu|i_datapath|pc~21_combout\ & (((\icpu|i_datapath|branch_dest[11]~20_combout\) # (!\icpu|i_datapath|pc[2]~2_combout\)))) # (!\icpu|i_datapath|pc~21_combout\ & (\icpu|i_datapath|jalr_dest[11]~22_combout\ & 
-- ((\icpu|i_datapath|pc[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|jalr_dest[11]~22_combout\,
	datab => \icpu|i_datapath|pc~21_combout\,
	datac => \icpu|i_datapath|branch_dest[11]~20_combout\,
	datad => \icpu|i_datapath|pc[2]~2_combout\,
	combout => \icpu|i_datapath|pc~22_combout\);

-- Location: FF_X22_Y12_N23
\icpu|i_datapath|pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~22_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(11));

-- Location: LCCOMB_X20_Y9_N30
\icpu|i_datapath|pc~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~19_combout\ = (\icpu|i_datapath|pc[2]~2_combout\ & (((\icpu|i_datapath|jalr_dest[10]~20_combout\) # (\icpu|i_datapath|pc[2]~1_combout\)))) # (!\icpu|i_datapath|pc[2]~2_combout\ & (\icpu|i_datapath|Add5~16_combout\ & 
-- ((!\icpu|i_datapath|pc[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[2]~2_combout\,
	datab => \icpu|i_datapath|Add5~16_combout\,
	datac => \icpu|i_datapath|jalr_dest[10]~20_combout\,
	datad => \icpu|i_datapath|pc[2]~1_combout\,
	combout => \icpu|i_datapath|pc~19_combout\);

-- Location: LCCOMB_X22_Y10_N8
\icpu|i_datapath|pc~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~20_combout\ = (\icpu|i_datapath|pc~19_combout\ & ((\icpu|i_datapath|branch_dest[10]~18_combout\) # ((!\icpu|i_datapath|pc[2]~1_combout\)))) # (!\icpu|i_datapath|pc~19_combout\ & (((\icpu|i_datapath|jal_dest[10]~18_combout\ & 
-- \icpu|i_datapath|pc[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|branch_dest[10]~18_combout\,
	datab => \icpu|i_datapath|jal_dest[10]~18_combout\,
	datac => \icpu|i_datapath|pc~19_combout\,
	datad => \icpu|i_datapath|pc[2]~1_combout\,
	combout => \icpu|i_datapath|pc~20_combout\);

-- Location: FF_X22_Y10_N9
\icpu|i_datapath|pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~20_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(10));

-- Location: LCCOMB_X20_Y9_N28
\icpu|i_datapath|pc~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~17_combout\ = (\icpu|i_datapath|pc[2]~2_combout\ & (((\icpu|i_datapath|pc[2]~1_combout\)))) # (!\icpu|i_datapath|pc[2]~2_combout\ & ((\icpu|i_datapath|pc[2]~1_combout\ & ((\icpu|i_datapath|jal_dest[9]~16_combout\))) # 
-- (!\icpu|i_datapath|pc[2]~1_combout\ & (\icpu|i_datapath|Add5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[2]~2_combout\,
	datab => \icpu|i_datapath|Add5~14_combout\,
	datac => \icpu|i_datapath|jal_dest[9]~16_combout\,
	datad => \icpu|i_datapath|pc[2]~1_combout\,
	combout => \icpu|i_datapath|pc~17_combout\);

-- Location: LCCOMB_X20_Y9_N4
\icpu|i_datapath|pc~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~18_combout\ = (\icpu|i_datapath|pc[2]~2_combout\ & ((\icpu|i_datapath|pc~17_combout\ & (\icpu|i_datapath|branch_dest[9]~16_combout\)) # (!\icpu|i_datapath|pc~17_combout\ & ((\icpu|i_datapath|jalr_dest[9]~18_combout\))))) # 
-- (!\icpu|i_datapath|pc[2]~2_combout\ & (((\icpu|i_datapath|pc~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|branch_dest[9]~16_combout\,
	datab => \icpu|i_datapath|jalr_dest[9]~18_combout\,
	datac => \icpu|i_datapath|pc[2]~2_combout\,
	datad => \icpu|i_datapath|pc~17_combout\,
	combout => \icpu|i_datapath|pc~18_combout\);

-- Location: FF_X20_Y9_N5
\icpu|i_datapath|pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~18_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(9));

-- Location: LCCOMB_X20_Y9_N18
\icpu|i_datapath|pc~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~15_combout\ = (\icpu|i_datapath|pc[2]~2_combout\ & (((\icpu|i_datapath|jalr_dest[8]~16_combout\) # (\icpu|i_datapath|pc[2]~1_combout\)))) # (!\icpu|i_datapath|pc[2]~2_combout\ & (\icpu|i_datapath|Add5~12_combout\ & 
-- ((!\icpu|i_datapath|pc[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[2]~2_combout\,
	datab => \icpu|i_datapath|Add5~12_combout\,
	datac => \icpu|i_datapath|jalr_dest[8]~16_combout\,
	datad => \icpu|i_datapath|pc[2]~1_combout\,
	combout => \icpu|i_datapath|pc~15_combout\);

-- Location: LCCOMB_X21_Y9_N12
\icpu|i_datapath|pc~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~16_combout\ = (\icpu|i_datapath|pc~15_combout\ & (((\icpu|i_datapath|branch_dest[8]~14_combout\) # (!\icpu|i_datapath|pc[2]~1_combout\)))) # (!\icpu|i_datapath|pc~15_combout\ & (\icpu|i_datapath|jal_dest[8]~14_combout\ & 
-- ((\icpu|i_datapath|pc[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|jal_dest[8]~14_combout\,
	datab => \icpu|i_datapath|pc~15_combout\,
	datac => \icpu|i_datapath|branch_dest[8]~14_combout\,
	datad => \icpu|i_datapath|pc[2]~1_combout\,
	combout => \icpu|i_datapath|pc~16_combout\);

-- Location: FF_X21_Y9_N13
\icpu|i_datapath|pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~16_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(8));

-- Location: LCCOMB_X17_Y11_N0
\icpu|i_datapath|pc~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~13_combout\ = (\icpu|i_datapath|pc[2]~1_combout\ & ((\icpu|i_datapath|jal_dest[7]~12_combout\) # ((\icpu|i_datapath|pc[2]~2_combout\)))) # (!\icpu|i_datapath|pc[2]~1_combout\ & (((!\icpu|i_datapath|pc[2]~2_combout\ & 
-- \icpu|i_datapath|Add5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[2]~1_combout\,
	datab => \icpu|i_datapath|jal_dest[7]~12_combout\,
	datac => \icpu|i_datapath|pc[2]~2_combout\,
	datad => \icpu|i_datapath|Add5~10_combout\,
	combout => \icpu|i_datapath|pc~13_combout\);

-- Location: LCCOMB_X22_Y10_N2
\icpu|i_datapath|pc~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~14_combout\ = (\icpu|i_datapath|pc~13_combout\ & ((\icpu|i_datapath|branch_dest[7]~12_combout\) # ((!\icpu|i_datapath|pc[2]~2_combout\)))) # (!\icpu|i_datapath|pc~13_combout\ & (((\icpu|i_datapath|jalr_dest[7]~14_combout\ & 
-- \icpu|i_datapath|pc[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|branch_dest[7]~12_combout\,
	datab => \icpu|i_datapath|jalr_dest[7]~14_combout\,
	datac => \icpu|i_datapath|pc~13_combout\,
	datad => \icpu|i_datapath|pc[2]~2_combout\,
	combout => \icpu|i_datapath|pc~14_combout\);

-- Location: FF_X22_Y10_N3
\icpu|i_datapath|pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~14_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(7));

-- Location: LCCOMB_X16_Y11_N6
\icpu|i_datapath|pc~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~11_combout\ = (\icpu|i_datapath|pc[2]~1_combout\ & (((\icpu|i_datapath|pc[2]~2_combout\)))) # (!\icpu|i_datapath|pc[2]~1_combout\ & ((\icpu|i_datapath|pc[2]~2_combout\ & (\icpu|i_datapath|jalr_dest[6]~12_combout\)) # 
-- (!\icpu|i_datapath|pc[2]~2_combout\ & ((\icpu|i_datapath|Add5~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|jalr_dest[6]~12_combout\,
	datab => \icpu|i_datapath|pc[2]~1_combout\,
	datac => \icpu|i_datapath|Add5~8_combout\,
	datad => \icpu|i_datapath|pc[2]~2_combout\,
	combout => \icpu|i_datapath|pc~11_combout\);

-- Location: LCCOMB_X15_Y11_N0
\icpu|i_datapath|pc~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~12_combout\ = (\icpu|i_datapath|pc~11_combout\ & ((\icpu|i_datapath|branch_dest[6]~10_combout\) # ((!\icpu|i_datapath|pc[2]~1_combout\)))) # (!\icpu|i_datapath|pc~11_combout\ & (((\icpu|i_datapath|jal_dest[6]~10_combout\ & 
-- \icpu|i_datapath|pc[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc~11_combout\,
	datab => \icpu|i_datapath|branch_dest[6]~10_combout\,
	datac => \icpu|i_datapath|jal_dest[6]~10_combout\,
	datad => \icpu|i_datapath|pc[2]~1_combout\,
	combout => \icpu|i_datapath|pc~12_combout\);

-- Location: FF_X15_Y11_N1
\icpu|i_datapath|pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~12_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(6));

-- Location: LCCOMB_X26_Y16_N30
\icpu|i_datapath|i_regfile|Mux34~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux34~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & !\iMem|altsyncram_component|auto_generated|q_a\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(19),
	combout => \icpu|i_datapath|i_regfile|Mux34~1_combout\);

-- Location: LCCOMB_X30_Y13_N16
\icpu|i_datapath|i_regfile|Mux58~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux58~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|x9\(5)) # (\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (\icpu|i_datapath|i_regfile|x8\(5) & ((!\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x8\(5),
	datac => \icpu|i_datapath|i_regfile|x9\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux58~0_combout\);

-- Location: LCCOMB_X30_Y13_N6
\icpu|i_datapath|i_regfile|Mux58~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux58~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux58~0_combout\ & (\icpu|i_datapath|i_regfile|x11\(5))) # (!\icpu|i_datapath|i_regfile|Mux58~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x10\(5)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux58~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(5),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x10\(5),
	datad => \icpu|i_datapath|i_regfile|Mux58~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux58~1_combout\);

-- Location: LCCOMB_X20_Y19_N2
\icpu|i_datapath|i_regfile|Mux58~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux58~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x23\(5)) # ((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\icpu|i_datapath|i_regfile|x19\(5) & !\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x23\(5),
	datac => \icpu|i_datapath|i_regfile|x19\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux58~9_combout\);

-- Location: LCCOMB_X20_Y19_N16
\icpu|i_datapath|i_regfile|Mux58~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux58~10_combout\ = (\icpu|i_datapath|i_regfile|Mux58~9_combout\ & (((\icpu|i_datapath|i_regfile|x31\(5)) # (!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|i_regfile|Mux58~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(5) & ((\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(5),
	datab => \icpu|i_datapath|i_regfile|Mux58~9_combout\,
	datac => \icpu|i_datapath|i_regfile|x31\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux58~10_combout\);

-- Location: LCCOMB_X24_Y20_N14
\icpu|i_datapath|i_regfile|Mux58~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux58~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)) # ((\icpu|i_datapath|i_regfile|x24\(5))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x16\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x16\(5),
	datad => \icpu|i_datapath|i_regfile|x24\(5),
	combout => \icpu|i_datapath|i_regfile|Mux58~6_combout\);

-- Location: LCCOMB_X24_Y20_N20
\icpu|i_datapath|i_regfile|Mux58~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux58~7_combout\ = (\icpu|i_datapath|i_regfile|Mux58~6_combout\ & (((\icpu|i_datapath|i_regfile|x28\(5)) # (!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|i_regfile|Mux58~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(5) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(5),
	datab => \icpu|i_datapath|i_regfile|Mux58~6_combout\,
	datac => \icpu|i_datapath|i_regfile|x28\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux58~7_combout\);

-- Location: LCCOMB_X28_Y14_N12
\icpu|i_datapath|i_regfile|Mux58~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux58~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x22\(5)) # ((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\icpu|i_datapath|i_regfile|x18\(5) & !\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(5),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x18\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux58~4_combout\);

-- Location: LCCOMB_X28_Y14_N22
\icpu|i_datapath|i_regfile|Mux58~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux58~5_combout\ = (\icpu|i_datapath|i_regfile|Mux58~4_combout\ & (((\icpu|i_datapath|i_regfile|x30\(5)) # (!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|i_regfile|Mux58~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(5) & ((\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux58~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x26\(5),
	datac => \icpu|i_datapath|i_regfile|x30\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux58~5_combout\);

-- Location: LCCOMB_X26_Y16_N2
\icpu|i_datapath|i_regfile|Mux58~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux58~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15)) # (\icpu|i_datapath|i_regfile|Mux58~5_combout\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|Mux58~7_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux58~7_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|i_regfile|Mux58~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux58~8_combout\);

-- Location: LCCOMB_X29_Y20_N6
\icpu|i_datapath|i_regfile|Mux58~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux58~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(5)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x17\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x17\(5),
	datac => \icpu|i_datapath|i_regfile|x25\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux58~2_combout\);

-- Location: LCCOMB_X29_Y20_N20
\icpu|i_datapath|i_regfile|Mux58~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux58~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux58~2_combout\ & (\icpu|i_datapath|i_regfile|x29\(5))) # (!\icpu|i_datapath|i_regfile|Mux58~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(5)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|Mux58~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x29\(5),
	datac => \icpu|i_datapath|i_regfile|x21\(5),
	datad => \icpu|i_datapath|i_regfile|Mux58~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux58~3_combout\);

-- Location: LCCOMB_X26_Y16_N4
\icpu|i_datapath|i_regfile|Mux58~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux58~11_combout\ = (\icpu|i_datapath|i_regfile|Mux58~8_combout\ & ((\icpu|i_datapath|i_regfile|Mux58~10_combout\) # ((!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|i_regfile|Mux58~8_combout\ & 
-- (((\iMem|altsyncram_component|auto_generated|q_a\(15) & \icpu|i_datapath|i_regfile|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux58~10_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux58~8_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|i_regfile|Mux58~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux58~11_combout\);

-- Location: LCCOMB_X28_Y18_N0
\icpu|i_datapath|i_regfile|Mux58~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux58~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x6\(5))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x4\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x6\(5),
	datac => \icpu|i_datapath|i_regfile|x4\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux58~12_combout\);

-- Location: LCCOMB_X28_Y18_N2
\icpu|i_datapath|i_regfile|Mux58~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux58~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux58~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(5)))) # (!\icpu|i_datapath|i_regfile|Mux58~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(5))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux58~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x5\(5),
	datac => \icpu|i_datapath|i_regfile|x7\(5),
	datad => \icpu|i_datapath|i_regfile|Mux58~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux58~13_combout\);

-- Location: LCCOMB_X27_Y18_N12
\icpu|i_datapath|i_regfile|Mux58~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux58~14_combout\ = (\icpu|i_datapath|i_regfile|Mux34~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux58~13_combout\) # ((!\icpu|i_datapath|i_regfile|Mux34~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(5) & \icpu|i_datapath|i_regfile|Mux34~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux58~13_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~4_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(5),
	datad => \icpu|i_datapath|i_regfile|Mux34~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux58~14_combout\);

-- Location: LCCOMB_X27_Y18_N22
\icpu|i_datapath|i_regfile|Mux58~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux58~15_combout\ = (\icpu|i_datapath|i_regfile|Mux34~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux58~14_combout\ & (\icpu|i_datapath|i_regfile|x3\(5))) # (!\icpu|i_datapath|i_regfile|Mux58~14_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(5)))))) # (!\icpu|i_datapath|i_regfile|Mux34~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux58~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(5),
	datac => \icpu|i_datapath|i_regfile|x2\(5),
	datad => \icpu|i_datapath|i_regfile|Mux58~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux58~15_combout\);

-- Location: LCCOMB_X26_Y16_N22
\icpu|i_datapath|i_regfile|Mux58~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux58~16_combout\ = (\icpu|i_datapath|i_regfile|Mux34~1_combout\ & (\icpu|i_datapath|i_regfile|Mux34~0_combout\)) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux58~11_combout\)) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux58~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux58~11_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux58~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux58~16_combout\);

-- Location: LCCOMB_X24_Y13_N6
\icpu|i_datapath|i_regfile|Mux58~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux58~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x14\(5)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x12\(5) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x14\(5),
	datac => \icpu|i_datapath|i_regfile|x12\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux58~17_combout\);

-- Location: LCCOMB_X26_Y16_N28
\icpu|i_datapath|i_regfile|Mux58~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux58~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux58~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(5))) # (!\icpu|i_datapath|i_regfile|Mux58~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x13\(5)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux58~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(5),
	datab => \icpu|i_datapath|i_regfile|x13\(5),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|i_regfile|Mux58~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux58~18_combout\);

-- Location: LCCOMB_X26_Y16_N18
\icpu|i_datapath|i_regfile|Mux58~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux58~19_combout\ = (\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux58~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux58~18_combout\))) # (!\icpu|i_datapath|i_regfile|Mux58~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux58~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux58~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux58~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux58~16_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux58~18_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux58~19_combout\);

-- Location: LCCOMB_X23_Y10_N6
\icpu|i_datapath|pc~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~9_combout\ = (\icpu|i_datapath|pc[2]~1_combout\ & (((\icpu|i_datapath|pc[2]~2_combout\) # (\icpu|i_datapath|jal_dest[5]~8_combout\)))) # (!\icpu|i_datapath|pc[2]~1_combout\ & (\icpu|i_datapath|Add5~6_combout\ & 
-- (!\icpu|i_datapath|pc[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[2]~1_combout\,
	datab => \icpu|i_datapath|Add5~6_combout\,
	datac => \icpu|i_datapath|pc[2]~2_combout\,
	datad => \icpu|i_datapath|jal_dest[5]~8_combout\,
	combout => \icpu|i_datapath|pc~9_combout\);

-- Location: LCCOMB_X23_Y10_N22
\icpu|i_datapath|pc~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~10_combout\ = (\icpu|i_datapath|pc[2]~2_combout\ & ((\icpu|i_datapath|pc~9_combout\ & ((\icpu|i_datapath|branch_dest[5]~8_combout\))) # (!\icpu|i_datapath|pc~9_combout\ & (\icpu|i_datapath|jalr_dest[5]~10_combout\)))) # 
-- (!\icpu|i_datapath|pc[2]~2_combout\ & (((\icpu|i_datapath|pc~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|jalr_dest[5]~10_combout\,
	datab => \icpu|i_datapath|pc[2]~2_combout\,
	datac => \icpu|i_datapath|branch_dest[5]~8_combout\,
	datad => \icpu|i_datapath|pc~9_combout\,
	combout => \icpu|i_datapath|pc~10_combout\);

-- Location: FF_X23_Y10_N23
\icpu|i_datapath|pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~10_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(5));

-- Location: LCCOMB_X16_Y11_N0
\icpu|i_datapath|pc~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~7_combout\ = (\icpu|i_datapath|pc[2]~1_combout\ & (((\icpu|i_datapath|pc[2]~2_combout\)))) # (!\icpu|i_datapath|pc[2]~1_combout\ & ((\icpu|i_datapath|pc[2]~2_combout\ & ((\icpu|i_datapath|jalr_dest[4]~8_combout\))) # 
-- (!\icpu|i_datapath|pc[2]~2_combout\ & (\icpu|i_datapath|Add5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add5~4_combout\,
	datab => \icpu|i_datapath|pc[2]~1_combout\,
	datac => \icpu|i_datapath|jalr_dest[4]~8_combout\,
	datad => \icpu|i_datapath|pc[2]~2_combout\,
	combout => \icpu|i_datapath|pc~7_combout\);

-- Location: LCCOMB_X16_Y11_N28
\icpu|i_datapath|pc~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~8_combout\ = (\icpu|i_datapath|pc[2]~1_combout\ & ((\icpu|i_datapath|pc~7_combout\ & (\icpu|i_datapath|branch_dest[4]~6_combout\)) # (!\icpu|i_datapath|pc~7_combout\ & ((\icpu|i_datapath|jal_dest[4]~6_combout\))))) # 
-- (!\icpu|i_datapath|pc[2]~1_combout\ & (((\icpu|i_datapath|pc~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|branch_dest[4]~6_combout\,
	datab => \icpu|i_datapath|pc[2]~1_combout\,
	datac => \icpu|i_datapath|jal_dest[4]~6_combout\,
	datad => \icpu|i_datapath|pc~7_combout\,
	combout => \icpu|i_datapath|pc~8_combout\);

-- Location: FF_X16_Y11_N29
\icpu|i_datapath|pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~8_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(4));

-- Location: LCCOMB_X22_Y10_N10
\icpu|i_datapath|pc~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~5_combout\ = (\icpu|i_datapath|pc[2]~1_combout\ & ((\icpu|i_datapath|jal_dest[3]~4_combout\) # ((\icpu|i_datapath|pc[2]~2_combout\)))) # (!\icpu|i_datapath|pc[2]~1_combout\ & (((\icpu|i_datapath|Add5~2_combout\ & 
-- !\icpu|i_datapath|pc[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|jal_dest[3]~4_combout\,
	datab => \icpu|i_datapath|pc[2]~1_combout\,
	datac => \icpu|i_datapath|Add5~2_combout\,
	datad => \icpu|i_datapath|pc[2]~2_combout\,
	combout => \icpu|i_datapath|pc~5_combout\);

-- Location: LCCOMB_X22_Y10_N28
\icpu|i_datapath|pc~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~6_combout\ = (\icpu|i_datapath|pc~5_combout\ & ((\icpu|i_datapath|branch_dest[3]~4_combout\) # ((!\icpu|i_datapath|pc[2]~2_combout\)))) # (!\icpu|i_datapath|pc~5_combout\ & (((\icpu|i_datapath|jalr_dest[3]~6_combout\ & 
-- \icpu|i_datapath|pc[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc~5_combout\,
	datab => \icpu|i_datapath|branch_dest[3]~4_combout\,
	datac => \icpu|i_datapath|jalr_dest[3]~6_combout\,
	datad => \icpu|i_datapath|pc[2]~2_combout\,
	combout => \icpu|i_datapath|pc~6_combout\);

-- Location: FF_X22_Y10_N29
\icpu|i_datapath|pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~6_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(3));

-- Location: LCCOMB_X19_Y12_N12
\icpu|i_datapath|pc[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc[2]~1_combout\ = (\icpu|i_datapath|always0~5_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(3) & \icpu|i_datapath|rd_data[0]~150_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(3),
	datab => \icpu|i_datapath|rd_data[0]~150_combout\,
	datad => \icpu|i_datapath|always0~5_combout\,
	combout => \icpu|i_datapath|pc[2]~1_combout\);

-- Location: LCCOMB_X24_Y10_N26
\icpu|i_datapath|pc~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~3_combout\ = (\icpu|i_datapath|pc[2]~1_combout\ & (((\icpu|i_datapath|pc[2]~2_combout\)))) # (!\icpu|i_datapath|pc[2]~1_combout\ & ((\icpu|i_datapath|pc[2]~2_combout\ & (\icpu|i_datapath|jalr_dest[2]~4_combout\)) # 
-- (!\icpu|i_datapath|pc[2]~2_combout\ & ((\icpu|i_datapath|Add5~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[2]~1_combout\,
	datab => \icpu|i_datapath|jalr_dest[2]~4_combout\,
	datac => \icpu|i_datapath|pc[2]~2_combout\,
	datad => \icpu|i_datapath|Add5~0_combout\,
	combout => \icpu|i_datapath|pc~3_combout\);

-- Location: LCCOMB_X24_Y10_N6
\icpu|i_datapath|pc~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~4_combout\ = (\icpu|i_datapath|pc~3_combout\ & (((\icpu|i_datapath|branch_dest[2]~2_combout\) # (!\icpu|i_datapath|pc[2]~1_combout\)))) # (!\icpu|i_datapath|pc~3_combout\ & (\icpu|i_datapath|jal_dest[2]~2_combout\ & 
-- (\icpu|i_datapath|pc[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc~3_combout\,
	datab => \icpu|i_datapath|jal_dest[2]~2_combout\,
	datac => \icpu|i_datapath|pc[2]~1_combout\,
	datad => \icpu|i_datapath|branch_dest[2]~2_combout\,
	combout => \icpu|i_datapath|pc~4_combout\);

-- Location: FF_X24_Y10_N7
\icpu|i_datapath|pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~4_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(2));

-- Location: LCCOMB_X26_Y16_N8
\icpu|i_datapath|i_regfile|Mux34~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux34~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(19)) # ((\iMem|altsyncram_component|auto_generated|q_a\(18) & \iMem|altsyncram_component|auto_generated|q_a\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(19),
	combout => \icpu|i_datapath|i_regfile|Mux34~0_combout\);

-- Location: LCCOMB_X23_Y11_N28
\icpu|i_datapath|i_regfile|Mux36~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux36~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x13\(27)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x12\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(27),
	datab => \icpu|i_datapath|i_regfile|x13\(27),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux36~17_combout\);

-- Location: LCCOMB_X23_Y11_N16
\icpu|i_datapath|i_regfile|Mux36~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux36~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux36~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(27))) # (!\icpu|i_datapath|i_regfile|Mux36~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(27)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux36~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x15\(27),
	datac => \icpu|i_datapath|i_regfile|x14\(27),
	datad => \icpu|i_datapath|i_regfile|Mux36~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux36~18_combout\);

-- Location: LCCOMB_X19_Y15_N16
\icpu|i_datapath|i_regfile|Mux36~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux36~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x10\(27)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x8\(27) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(27),
	datab => \icpu|i_datapath|i_regfile|x8\(27),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux36~10_combout\);

-- Location: LCCOMB_X19_Y15_N2
\icpu|i_datapath|i_regfile|Mux36~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux36~11_combout\ = (\icpu|i_datapath|i_regfile|Mux36~10_combout\ & (((\icpu|i_datapath|i_regfile|x11\(27)) # (!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|i_regfile|Mux36~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(27) & ((\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(27),
	datab => \icpu|i_datapath|i_regfile|Mux36~10_combout\,
	datac => \icpu|i_datapath|i_regfile|x11\(27),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux36~11_combout\);

-- Location: LCCOMB_X30_Y15_N28
\icpu|i_datapath|i_regfile|Mux36~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux36~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x5\(27)) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\icpu|i_datapath|i_regfile|x4\(27) & !\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(27),
	datab => \icpu|i_datapath|i_regfile|x4\(27),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux36~12_combout\);

-- Location: LCCOMB_X30_Y15_N2
\icpu|i_datapath|i_regfile|Mux36~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux36~13_combout\ = (\icpu|i_datapath|i_regfile|Mux36~12_combout\ & (((\icpu|i_datapath|i_regfile|x7\(27)) # (!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|i_regfile|Mux36~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(27) & ((\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(27),
	datab => \icpu|i_datapath|i_regfile|Mux36~12_combout\,
	datac => \icpu|i_datapath|i_regfile|x7\(27),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux36~13_combout\);

-- Location: LCCOMB_X27_Y17_N20
\icpu|i_datapath|i_regfile|Mux36~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux36~14_combout\ = (\icpu|i_datapath|i_regfile|Mux34~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux34~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux36~13_combout\))) # (!\icpu|i_datapath|i_regfile|Mux34~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(27))))) # (!\icpu|i_datapath|i_regfile|Mux34~3_combout\ & (\icpu|i_datapath|i_regfile|Mux34~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~3_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux34~4_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(27),
	datad => \icpu|i_datapath|i_regfile|Mux36~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux36~14_combout\);

-- Location: LCCOMB_X27_Y17_N24
\icpu|i_datapath|i_regfile|Mux36~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux36~15_combout\ = (\icpu|i_datapath|i_regfile|Mux36~14_combout\ & (((\icpu|i_datapath|i_regfile|x3\(27)) # (!\icpu|i_datapath|i_regfile|Mux34~2_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux36~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(27) & ((\icpu|i_datapath|i_regfile|Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux36~14_combout\,
	datab => \icpu|i_datapath|i_regfile|x2\(27),
	datac => \icpu|i_datapath|i_regfile|x3\(27),
	datad => \icpu|i_datapath|i_regfile|Mux34~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux36~15_combout\);

-- Location: LCCOMB_X19_Y15_N22
\icpu|i_datapath|i_regfile|Mux36~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux36~16_combout\ = (\icpu|i_datapath|i_regfile|Mux34~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux36~11_combout\) # ((\icpu|i_datapath|i_regfile|Mux34~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux34~1_combout\ & 
-- (((!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & \icpu|i_datapath|i_regfile|Mux36~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux36~11_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux36~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux36~16_combout\);

-- Location: LCCOMB_X24_Y21_N10
\icpu|i_datapath|i_regfile|Mux36~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux36~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x22\(27))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x18\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(27),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x18\(27),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux36~0_combout\);

-- Location: LCCOMB_X24_Y21_N22
\icpu|i_datapath|i_regfile|Mux36~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux36~1_combout\ = (\icpu|i_datapath|i_regfile|Mux36~0_combout\ & (((\icpu|i_datapath|i_regfile|x30\(27))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18)))) # (!\icpu|i_datapath|i_regfile|Mux36~0_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x26\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux36~0_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x26\(27),
	datad => \icpu|i_datapath|i_regfile|x30\(27),
	combout => \icpu|i_datapath|i_regfile|Mux36~1_combout\);

-- Location: LCCOMB_X27_Y21_N14
\icpu|i_datapath|i_regfile|Mux36~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux36~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(27)) # ((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\icpu|i_datapath|i_regfile|x17\(27) & !\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(27),
	datab => \icpu|i_datapath|i_regfile|x17\(27),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux36~2_combout\);

-- Location: LCCOMB_X29_Y21_N14
\icpu|i_datapath|i_regfile|Mux36~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux36~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux36~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(27)))) # (!\icpu|i_datapath|i_regfile|Mux36~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(27))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|Mux36~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(27),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|Mux36~2_combout\,
	datad => \icpu|i_datapath|i_regfile|x29\(27),
	combout => \icpu|i_datapath|i_regfile|Mux36~3_combout\);

-- Location: LCCOMB_X32_Y14_N8
\icpu|i_datapath|i_regfile|Mux36~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux36~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|x24\(27)) # (\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\icpu|i_datapath|i_regfile|x16\(27) & ((!\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x16\(27),
	datac => \icpu|i_datapath|i_regfile|x24\(27),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux36~4_combout\);

-- Location: LCCOMB_X32_Y14_N22
\icpu|i_datapath|i_regfile|Mux36~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux36~5_combout\ = (\icpu|i_datapath|i_regfile|Mux36~4_combout\ & ((\icpu|i_datapath|i_regfile|x28\(27)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|i_regfile|Mux36~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(27) & \iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(27),
	datab => \icpu|i_datapath|i_regfile|x20\(27),
	datac => \icpu|i_datapath|i_regfile|Mux36~4_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux36~5_combout\);

-- Location: LCCOMB_X29_Y21_N16
\icpu|i_datapath|i_regfile|Mux36~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux36~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (\iMem|altsyncram_component|auto_generated|q_a\(15))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|Mux36~3_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux36~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|Mux36~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux36~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux36~6_combout\);

-- Location: LCCOMB_X28_Y11_N12
\icpu|i_datapath|i_regfile|Mux36~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux36~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|x23\(27)) # (\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\icpu|i_datapath|i_regfile|x19\(27) & ((!\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(27),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x23\(27),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux36~7_combout\);

-- Location: LCCOMB_X28_Y11_N2
\icpu|i_datapath|i_regfile|Mux36~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux36~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux36~7_combout\ & (\icpu|i_datapath|i_regfile|x31\(27))) # (!\icpu|i_datapath|i_regfile|Mux36~7_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(27)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|Mux36~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x31\(27),
	datac => \icpu|i_datapath|i_regfile|x27\(27),
	datad => \icpu|i_datapath|i_regfile|Mux36~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux36~8_combout\);

-- Location: LCCOMB_X29_Y21_N22
\icpu|i_datapath|i_regfile|Mux36~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux36~9_combout\ = (\icpu|i_datapath|i_regfile|Mux36~6_combout\ & (((\icpu|i_datapath|i_regfile|Mux36~8_combout\) # (!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|i_regfile|Mux36~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux36~1_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux36~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux36~6_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|i_regfile|Mux36~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux36~9_combout\);

-- Location: LCCOMB_X19_Y15_N28
\icpu|i_datapath|i_regfile|Mux36~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux36~19_combout\ = (\icpu|i_datapath|i_regfile|Mux34~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux36~16_combout\ & (\icpu|i_datapath|i_regfile|Mux36~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux36~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux36~9_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux34~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux36~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux34~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux36~18_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux36~16_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux36~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux36~19_combout\);

-- Location: LCCOMB_X17_Y18_N8
\icpu|i_datapath|i_alu|ShiftLeft0~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~85_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\icpu|i_datapath|alusrc2[0]~54_combout\ & (\icpu|i_datapath|i_regfile|Mux36~19_combout\)) # (!\icpu|i_datapath|alusrc2[0]~54_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux35~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux36~19_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux35~19_combout\,
	datad => \icpu|i_datapath|alusrc2[0]~54_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~85_combout\);

-- Location: LCCOMB_X22_Y14_N12
\icpu|i_datapath|i_alu|Mux1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux1~2_combout\ = (\icpu|i_datapath|i_alu|Mux0~0_combout\ & (((\icpu|i_datapath|i_alu|ShiftLeft0~58_combout\)))) # (!\icpu|i_datapath|i_alu|Mux0~0_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~58_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~85_combout\)) # (!\icpu|i_datapath|i_alu|ShiftLeft0~58_combout\ & ((\icpu|i_datapath|alusrc1~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~85_combout\,
	datab => \icpu|i_datapath|i_alu|Mux0~0_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~58_combout\,
	datad => \icpu|i_datapath|alusrc1~29_combout\,
	combout => \icpu|i_datapath|i_alu|Mux1~2_combout\);

-- Location: LCCOMB_X22_Y14_N22
\icpu|i_datapath|i_alu|Mux1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux1~3_combout\ = (\icpu|i_datapath|i_alu|Mux1~2_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~65_combout\) # ((!\icpu|i_datapath|i_alu|Mux0~0_combout\)))) # (!\icpu|i_datapath|i_alu|Mux1~2_combout\ & 
-- (((\icpu|i_datapath|alusrc1~13_combout\ & \icpu|i_datapath|i_alu|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux1~2_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~65_combout\,
	datac => \icpu|i_datapath|alusrc1~13_combout\,
	datad => \icpu|i_datapath|i_alu|Mux0~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux1~3_combout\);

-- Location: LCCOMB_X22_Y14_N10
\icpu|i_datapath|i_alu|Mux1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux1~10_combout\ = \icpu|i_controller|i_aludec|Selector4~2_combout\ $ (\icpu|i_datapath|alusrc2[30]~13_combout\ $ (((\icpu|i_controller|i_maindec|Decoder0~3_combout\) # (!\icpu|i_datapath|i_regfile|Mux33~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datac => \icpu|i_datapath|alusrc2[30]~13_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux33~19_combout\,
	combout => \icpu|i_datapath|i_alu|Mux1~10_combout\);

-- Location: LCCOMB_X22_Y13_N18
\icpu|i_datapath|i_alu|Mux1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux1~4_combout\ = (\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_controller|i_aludec|Selector7~3_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(30) & \icpu|i_controller|i_maindec|Decoder0~3_combout\)))) 
-- # (!\icpu|i_controller|i_aludec|Selector6~2_combout\ & (!\icpu|i_controller|i_aludec|Selector7~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datab => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(30),
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux1~4_combout\);

-- Location: LCCOMB_X22_Y14_N8
\icpu|i_datapath|i_alu|Mux1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux1~5_combout\ = (\icpu|i_datapath|i_alu|Mux1~4_combout\) # ((\icpu|i_controller|i_aludec|Selector6~2_combout\ & ((\icpu|i_datapath|alusrc1~29_combout\) # (\icpu|i_datapath|alusrc2[30]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datab => \icpu|i_datapath|alusrc1~29_combout\,
	datac => \icpu|i_datapath|i_alu|Mux1~4_combout\,
	datad => \icpu|i_datapath|alusrc2[30]~12_combout\,
	combout => \icpu|i_datapath|i_alu|Mux1~5_combout\);

-- Location: LCCOMB_X22_Y14_N2
\icpu|i_datapath|i_alu|Mux1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux1~6_combout\ = (\icpu|i_datapath|i_alu|Mux1~5_combout\ & ((\icpu|i_controller|i_aludec|Selector6~2_combout\) # (\icpu|i_datapath|i_alu|Mux1~10_combout\ $ (!\icpu|i_datapath|i_alu|iadder32|bit29|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux1~10_combout\,
	datab => \icpu|i_datapath|i_alu|Mux1~5_combout\,
	datac => \icpu|i_controller|i_aludec|Selector6~2_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit29|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux1~6_combout\);

-- Location: LCCOMB_X22_Y14_N28
\icpu|i_datapath|i_alu|Mux1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux1~7_combout\ = (\icpu|i_controller|i_aludec|Selector7~3_combout\ & ((\icpu|i_datapath|alusrc1~29_combout\ & (\icpu|i_datapath|alusrc2[30]~13_combout\ $ (\icpu|i_datapath|i_alu|Mux1~6_combout\))) # 
-- (!\icpu|i_datapath|alusrc1~29_combout\ & (\icpu|i_datapath|alusrc2[30]~13_combout\ & \icpu|i_datapath|i_alu|Mux1~6_combout\)))) # (!\icpu|i_controller|i_aludec|Selector7~3_combout\ & (((\icpu|i_datapath|i_alu|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector7~3_combout\,
	datab => \icpu|i_datapath|alusrc1~29_combout\,
	datac => \icpu|i_datapath|alusrc2[30]~13_combout\,
	datad => \icpu|i_datapath|i_alu|Mux1~6_combout\,
	combout => \icpu|i_datapath|i_alu|Mux1~7_combout\);

-- Location: LCCOMB_X22_Y14_N18
\icpu|i_datapath|i_alu|Mux1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux1~8_combout\ = (\icpu|i_datapath|i_alu|Mux10~6_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~94_combout\ & (\icpu|i_datapath|i_alu|Mux10~5_combout\))) # (!\icpu|i_datapath|i_alu|Mux10~6_combout\ & 
-- (((\icpu|i_datapath|i_alu|Mux1~7_combout\) # (!\icpu|i_datapath|i_alu|Mux10~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~94_combout\,
	datab => \icpu|i_datapath|i_alu|Mux10~6_combout\,
	datac => \icpu|i_datapath|i_alu|Mux10~5_combout\,
	datad => \icpu|i_datapath|i_alu|Mux1~7_combout\,
	combout => \icpu|i_datapath|i_alu|Mux1~8_combout\);

-- Location: LCCOMB_X22_Y14_N4
\icpu|i_datapath|i_alu|Mux1~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux1~9_combout\ = (\icpu|i_datapath|i_alu|Mux10~2_combout\ & ((\icpu|i_datapath|i_alu|Mux1~8_combout\ & (\icpu|i_datapath|i_alu|Mux1~3_combout\)) # (!\icpu|i_datapath|i_alu|Mux1~8_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~107_combout\))))) # (!\icpu|i_datapath|i_alu|Mux10~2_combout\ & (((\icpu|i_datapath|i_alu|Mux1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux1~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~107_combout\,
	datad => \icpu|i_datapath|i_alu|Mux1~8_combout\,
	combout => \icpu|i_datapath|i_alu|Mux1~9_combout\);

-- Location: LCCOMB_X21_Y13_N26
\iDecoder|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal0~2_combout\ = (!\icpu|i_datapath|i_alu|Mux7~6_combout\ & (!\icpu|i_datapath|i_alu|Mux6~4_combout\ & (!\icpu|i_datapath|i_alu|Mux5~4_combout\ & !\icpu|i_datapath|i_alu|Mux4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux7~6_combout\,
	datab => \icpu|i_datapath|i_alu|Mux6~4_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~4_combout\,
	datad => \icpu|i_datapath|i_alu|Mux4~4_combout\,
	combout => \iDecoder|Equal0~2_combout\);

-- Location: LCCOMB_X21_Y14_N4
\iDecoder|Equal0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal0~4_combout\ = (!\icpu|i_datapath|i_alu|Mux11~3_combout\ & (!\icpu|i_datapath|i_alu|Mux12~3_combout\ & (!\icpu|i_datapath|i_alu|Mux14~3_combout\ & !\icpu|i_datapath|i_alu|Mux10~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux11~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux12~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux14~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux10~8_combout\,
	combout => \iDecoder|Equal0~4_combout\);

-- Location: LCCOMB_X21_Y14_N6
\iDecoder|Equal0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal0~5_combout\ = (!\icpu|i_datapath|i_alu|Mux2~3_combout\ & (\iDecoder|Equal0~4_combout\ & (!\icpu|i_datapath|i_alu|Mux18~4_combout\ & \iDecoder|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux2~3_combout\,
	datab => \iDecoder|Equal0~4_combout\,
	datac => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	datad => \iDecoder|Equal1~3_combout\,
	combout => \iDecoder|Equal0~5_combout\);

-- Location: LCCOMB_X21_Y14_N22
\iDecoder|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal0~3_combout\ = (!\icpu|i_datapath|i_alu|Mux15~3_combout\ & (!\icpu|i_datapath|i_alu|Mux13~3_combout\ & (!\icpu|i_datapath|i_alu|Mux9~3_combout\ & !\icpu|i_datapath|i_alu|Mux8~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux15~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux13~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux8~3_combout\,
	combout => \iDecoder|Equal0~3_combout\);

-- Location: LCCOMB_X21_Y14_N24
\iDecoder|Equal0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal0~6_combout\ = (\iDecoder|Equal0~5_combout\ & (\iDecoder|Equal0~3_combout\ & ((\icpu|i_controller|i_aludec|Selector5~3_combout\) # (!\icpu|i_datapath|i_alu|Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal0~5_combout\,
	datab => \icpu|i_controller|i_aludec|Selector5~3_combout\,
	datac => \iDecoder|Equal0~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux2~5_combout\,
	combout => \iDecoder|Equal0~6_combout\);

-- Location: LCCOMB_X21_Y14_N26
\iDecoder|Equal0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal0~8_combout\ = (!\icpu|i_datapath|i_alu|Mux3~4_combout\ & (\iDecoder|Equal0~6_combout\ & ((\icpu|i_controller|i_aludec|Selector5~3_combout\) # (!\icpu|i_datapath|i_alu|Mux3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector5~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux3~4_combout\,
	datac => \icpu|i_datapath|i_alu|Mux3~8_combout\,
	datad => \iDecoder|Equal0~6_combout\,
	combout => \iDecoder|Equal0~8_combout\);

-- Location: LCCOMB_X21_Y14_N30
\iDecoder|Equal0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal0~7_combout\ = (!\icpu|i_datapath|i_alu|Mux1~9_combout\ & (\iDecoder|Equal0~2_combout\ & (\iDecoder|Equal0~8_combout\ & !\icpu|i_datapath|i_alu|Mux0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux1~9_combout\,
	datab => \iDecoder|Equal0~2_combout\,
	datac => \iDecoder|Equal0~8_combout\,
	datad => \icpu|i_datapath|i_alu|Mux0~7_combout\,
	combout => \iDecoder|Equal0~7_combout\);

-- Location: LCCOMB_X23_Y16_N16
\icpu|i_controller|i_maindec|Decoder0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|Decoder0~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(1) & (!\iMem|altsyncram_component|auto_generated|q_a\(3) & (!\iMem|altsyncram_component|auto_generated|q_a\(2) & 
-- \iMem|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(1),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(3),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(2),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(0),
	combout => \icpu|i_controller|i_maindec|Decoder0~0_combout\);

-- Location: LCCOMB_X23_Y15_N24
\icpu|i_controller|i_maindec|Decoder0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|Decoder0~5_combout\ = (\icpu|i_controller|i_maindec|Decoder0~0_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(4) & (\iMem|altsyncram_component|auto_generated|q_a\(5) & 
-- !\iMem|altsyncram_component|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~0_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(4),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(6),
	combout => \icpu|i_controller|i_maindec|Decoder0~5_combout\);

-- Location: LCCOMB_X23_Y11_N18
\icpu|i_datapath|i_regfile|Mux31~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x13\(0))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x12\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x13\(0),
	datac => \icpu|i_datapath|i_regfile|x12\(0),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux31~17_combout\);

-- Location: LCCOMB_X23_Y11_N4
\icpu|i_datapath|i_regfile|Mux31~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux31~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(0))) # (!\icpu|i_datapath|i_regfile|Mux31~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(0)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux31~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x15\(0),
	datac => \icpu|i_datapath|i_regfile|x14\(0),
	datad => \icpu|i_datapath|i_regfile|Mux31~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux31~18_combout\);

-- Location: LCCOMB_X19_Y15_N20
\icpu|i_datapath|i_regfile|Mux31~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x10\(0))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x8\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(0),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x8\(0),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux31~10_combout\);

-- Location: LCCOMB_X19_Y15_N26
\icpu|i_datapath|i_regfile|Mux31~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux31~10_combout\ & ((\icpu|i_datapath|i_regfile|x11\(0)))) # (!\icpu|i_datapath|i_regfile|Mux31~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(0))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux31~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(0),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x11\(0),
	datad => \icpu|i_datapath|i_regfile|Mux31~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux31~11_combout\);

-- Location: LCCOMB_X23_Y15_N2
\icpu|i_datapath|i_regfile|Mux31~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x5\(0))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x4\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(0),
	datab => \icpu|i_datapath|i_regfile|x4\(0),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux31~12_combout\);

-- Location: LCCOMB_X23_Y15_N16
\icpu|i_datapath|i_regfile|Mux31~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux31~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(0)))) # (!\icpu|i_datapath|i_regfile|Mux31~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(0))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x6\(0),
	datac => \icpu|i_datapath|i_regfile|x7\(0),
	datad => \icpu|i_datapath|i_regfile|Mux31~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux31~13_combout\);

-- Location: LCCOMB_X26_Y15_N24
\icpu|i_datapath|i_regfile|Mux31~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~14_combout\ = (\icpu|i_datapath|i_regfile|Mux24~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux31~13_combout\))) # (!\icpu|i_datapath|i_regfile|Mux24~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(0))))) # (!\icpu|i_datapath|i_regfile|Mux24~3_combout\ & (\icpu|i_datapath|i_regfile|Mux24~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~3_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~4_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(0),
	datad => \icpu|i_datapath|i_regfile|Mux31~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux31~14_combout\);

-- Location: LCCOMB_X26_Y15_N0
\icpu|i_datapath|i_regfile|Mux31~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~15_combout\ = (\icpu|i_datapath|i_regfile|Mux24~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux31~14_combout\ & (\icpu|i_datapath|i_regfile|x3\(0))) # (!\icpu|i_datapath|i_regfile|Mux31~14_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(0)))))) # (!\icpu|i_datapath|i_regfile|Mux24~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux31~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(0),
	datac => \icpu|i_datapath|i_regfile|x2\(0),
	datad => \icpu|i_datapath|i_regfile|Mux31~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux31~15_combout\);

-- Location: LCCOMB_X23_Y15_N26
\icpu|i_datapath|i_regfile|Mux31~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~16_combout\ = (\icpu|i_datapath|i_regfile|Mux24~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux24~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~1_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux31~11_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux31~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux31~11_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux31~15_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux31~16_combout\);

-- Location: LCCOMB_X26_Y14_N16
\icpu|i_datapath|i_regfile|Mux31~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x23\(0)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x19\(0) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x23\(0),
	datac => \icpu|i_datapath|i_regfile|x19\(0),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux31~7_combout\);

-- Location: LCCOMB_X26_Y14_N14
\icpu|i_datapath|i_regfile|Mux31~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~8_combout\ = (\icpu|i_datapath|i_regfile|Mux31~7_combout\ & (((\icpu|i_datapath|i_regfile|x31\(0)) # (!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux31~7_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(0) & ((\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(0),
	datab => \icpu|i_datapath|i_regfile|Mux31~7_combout\,
	datac => \icpu|i_datapath|i_regfile|x31\(0),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux31~8_combout\);

-- Location: LCCOMB_X24_Y21_N0
\icpu|i_datapath|i_regfile|Mux31~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x22\(0)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x18\(0) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(0),
	datab => \icpu|i_datapath|i_regfile|x22\(0),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux31~0_combout\);

-- Location: LCCOMB_X24_Y21_N18
\icpu|i_datapath|i_regfile|Mux31~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux31~0_combout\ & ((\icpu|i_datapath|i_regfile|x30\(0)))) # (!\icpu|i_datapath|i_regfile|Mux31~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(0))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x26\(0),
	datac => \icpu|i_datapath|i_regfile|x30\(0),
	datad => \icpu|i_datapath|i_regfile|Mux31~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux31~1_combout\);

-- Location: LCCOMB_X24_Y16_N18
\icpu|i_datapath|i_regfile|Mux31~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\iMem|altsyncram_component|auto_generated|q_a\(23)) # ((\icpu|i_datapath|i_regfile|x20\(0))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x20\(0),
	datad => \icpu|i_datapath|i_regfile|x16\(0),
	combout => \icpu|i_datapath|i_regfile|Mux31~4_combout\);

-- Location: LCCOMB_X24_Y16_N20
\icpu|i_datapath|i_regfile|Mux31~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux31~4_combout\ & ((\icpu|i_datapath|i_regfile|x28\(0)))) # (!\icpu|i_datapath|i_regfile|Mux31~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x24\(0))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux31~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x24\(0),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x28\(0),
	datad => \icpu|i_datapath|i_regfile|Mux31~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux31~5_combout\);

-- Location: LCCOMB_X29_Y15_N22
\icpu|i_datapath|i_regfile|Mux31~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x25\(0)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x17\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x17\(0),
	datac => \icpu|i_datapath|i_regfile|x25\(0),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux31~2_combout\);

-- Location: LCCOMB_X29_Y15_N18
\icpu|i_datapath|i_regfile|Mux31~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~3_combout\ = (\icpu|i_datapath|i_regfile|Mux31~2_combout\ & (((\icpu|i_datapath|i_regfile|x29\(0)) # (!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux31~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(0) & ((\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(0),
	datab => \icpu|i_datapath|i_regfile|x29\(0),
	datac => \icpu|i_datapath|i_regfile|Mux31~2_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux31~3_combout\);

-- Location: LCCOMB_X23_Y15_N12
\icpu|i_datapath|i_regfile|Mux31~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21)) # (\icpu|i_datapath|i_regfile|Mux31~3_combout\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|Mux31~5_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|Mux31~5_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|Mux31~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux31~6_combout\);

-- Location: LCCOMB_X23_Y15_N6
\icpu|i_datapath|i_regfile|Mux31~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux31~6_combout\ & (\icpu|i_datapath|i_regfile|Mux31~8_combout\)) # (!\icpu|i_datapath|i_regfile|Mux31~6_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux31~1_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux31~8_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux31~1_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|Mux31~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux31~9_combout\);

-- Location: LCCOMB_X23_Y15_N20
\icpu|i_datapath|i_regfile|Mux31~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~19_combout\ = (\icpu|i_datapath|i_regfile|Mux24~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux31~16_combout\ & (\icpu|i_datapath|i_regfile|Mux31~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux31~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux31~9_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux31~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux31~18_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux31~16_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux31~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux31~19_combout\);

-- Location: LCCOMB_X17_Y16_N16
\iGPIO|HEX3_R~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R~0_combout\ = (\icpu|i_datapath|i_regfile|Mux31~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \icpu|i_datapath|i_regfile|Mux31~19_combout\,
	combout => \iGPIO|HEX3_R~0_combout\);

-- Location: LCCOMB_X28_Y27_N28
\iGPIO|HEX3_R[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R[0]~feeder_combout\ = \iGPIO|HEX3_R~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~0_combout\,
	combout => \iGPIO|HEX3_R[0]~feeder_combout\);

-- Location: LCCOMB_X17_Y16_N2
\iGPIO|LEDG_R[9]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R[9]~3_combout\ = (\iDecoder|Equal1~7_combout\ & (\icpu|i_datapath|i_alu|Mux18~4_combout\ & (\icpu|i_controller|i_maindec|Decoder0~5_combout\ & \iGPIO|LEDG_R[9]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal1~7_combout\,
	datab => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~5_combout\,
	datad => \iGPIO|LEDG_R[9]~2_combout\,
	combout => \iGPIO|LEDG_R[9]~3_combout\);

-- Location: LCCOMB_X16_Y19_N2
\iGPIO|HEX1_R[6]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX1_R[6]~0_combout\ = (!\icpu|i_datapath|i_alu|Mux29~5_combout\ & (\icpu|i_datapath|i_alu|Mux27~5_combout\ & \iGPIO|LEDG_R[9]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux29~5_combout\,
	datac => \icpu|i_datapath|i_alu|Mux27~5_combout\,
	datad => \iGPIO|LEDG_R[9]~3_combout\,
	combout => \iGPIO|HEX1_R[6]~0_combout\);

-- Location: LCCOMB_X16_Y19_N28
\iGPIO|HEX3_R[6]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R[6]~1_combout\ = ((\icpu|i_datapath|i_alu|Mux28~3_combout\ & \iGPIO|HEX1_R[6]~0_combout\)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \icpu|i_datapath|i_alu|Mux28~3_combout\,
	datad => \iGPIO|HEX1_R[6]~0_combout\,
	combout => \iGPIO|HEX3_R[6]~1_combout\);

-- Location: FF_X28_Y27_N29
\iGPIO|HEX3_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX3_R[0]~feeder_combout\,
	ena => \iGPIO|HEX3_R[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX3_R\(0));

-- Location: LCCOMB_X28_Y27_N6
\iGPIO|HEX3_R[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R[1]~feeder_combout\ = \iGPIO|HEX3_R~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~2_combout\,
	combout => \iGPIO|HEX3_R[1]~feeder_combout\);

-- Location: FF_X28_Y27_N7
\iGPIO|HEX3_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX3_R[1]~feeder_combout\,
	ena => \iGPIO|HEX3_R[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX3_R\(1));

-- Location: LCCOMB_X28_Y27_N0
\iGPIO|HEX3_R[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R[2]~feeder_combout\ = \iGPIO|HEX3_R~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~3_combout\,
	combout => \iGPIO|HEX3_R[2]~feeder_combout\);

-- Location: FF_X28_Y27_N1
\iGPIO|HEX3_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX3_R[2]~feeder_combout\,
	ena => \iGPIO|HEX3_R[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX3_R\(2));

-- Location: LCCOMB_X28_Y27_N14
\iGPIO|HEX3_R[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R[3]~feeder_combout\ = \iGPIO|HEX3_R~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~4_combout\,
	combout => \iGPIO|HEX3_R[3]~feeder_combout\);

-- Location: FF_X28_Y27_N15
\iGPIO|HEX3_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX3_R[3]~feeder_combout\,
	ena => \iGPIO|HEX3_R[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX3_R\(3));

-- Location: LCCOMB_X28_Y27_N20
\iGPIO|HEX3_R[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R[4]~feeder_combout\ = \iGPIO|HEX3_R~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~5_combout\,
	combout => \iGPIO|HEX3_R[4]~feeder_combout\);

-- Location: FF_X28_Y27_N21
\iGPIO|HEX3_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX3_R[4]~feeder_combout\,
	ena => \iGPIO|HEX3_R[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX3_R\(4));

-- Location: LCCOMB_X28_Y27_N26
\iGPIO|HEX3_R[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R[5]~feeder_combout\ = \iGPIO|HEX3_R~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~6_combout\,
	combout => \iGPIO|HEX3_R[5]~feeder_combout\);

-- Location: FF_X28_Y27_N27
\iGPIO|HEX3_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX3_R[5]~feeder_combout\,
	ena => \iGPIO|HEX3_R[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX3_R\(5));

-- Location: LCCOMB_X28_Y27_N24
\iGPIO|HEX3_R[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R[6]~feeder_combout\ = \iGPIO|HEX3_R~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~7_combout\,
	combout => \iGPIO|HEX3_R[6]~feeder_combout\);

-- Location: FF_X28_Y27_N25
\iGPIO|HEX3_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX3_R[6]~feeder_combout\,
	ena => \iGPIO|HEX3_R[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX3_R\(6));

-- Location: LCCOMB_X17_Y16_N12
\iGPIO|HEX1_R[6]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX1_R[6]~1_combout\ = (\icpu|i_controller|i_maindec|Decoder0~5_combout\ & (\iGPIO|LEDG_R[9]~2_combout\ & (\icpu|i_datapath|i_alu|Mux27~5_combout\ & !\iDecoder|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~5_combout\,
	datab => \iGPIO|LEDG_R[9]~2_combout\,
	datac => \icpu|i_datapath|i_alu|Mux27~5_combout\,
	datad => \iDecoder|Equal3~0_combout\,
	combout => \iGPIO|HEX1_R[6]~1_combout\);

-- Location: LCCOMB_X17_Y16_N14
\iGPIO|HEX2_R[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX2_R[0]~0_combout\ = ((\iGPIO|HEX1_R[6]~1_combout\ & (\icpu|i_datapath|i_alu|Mux29~5_combout\ & !\icpu|i_datapath|i_alu|Mux28~3_combout\))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|HEX1_R[6]~1_combout\,
	datab => \icpu|i_datapath|i_alu|Mux29~5_combout\,
	datac => \icpu|i_datapath|i_alu|Mux28~3_combout\,
	datad => \reset_ff~q\,
	combout => \iGPIO|HEX2_R[0]~0_combout\);

-- Location: FF_X24_Y23_N29
\iGPIO|HEX2_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~0_combout\,
	sload => VCC,
	ena => \iGPIO|HEX2_R[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX2_R\(0));

-- Location: FF_X24_Y23_N15
\iGPIO|HEX2_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~2_combout\,
	sload => VCC,
	ena => \iGPIO|HEX2_R[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX2_R\(1));

-- Location: LCCOMB_X24_Y23_N0
\iGPIO|HEX2_R[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX2_R[2]~feeder_combout\ = \iGPIO|HEX3_R~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~3_combout\,
	combout => \iGPIO|HEX2_R[2]~feeder_combout\);

-- Location: FF_X24_Y23_N1
\iGPIO|HEX2_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX2_R[2]~feeder_combout\,
	ena => \iGPIO|HEX2_R[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX2_R\(2));

-- Location: LCCOMB_X24_Y23_N10
\iGPIO|HEX2_R[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX2_R[3]~feeder_combout\ = \iGPIO|HEX3_R~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~4_combout\,
	combout => \iGPIO|HEX2_R[3]~feeder_combout\);

-- Location: FF_X24_Y23_N11
\iGPIO|HEX2_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX2_R[3]~feeder_combout\,
	ena => \iGPIO|HEX2_R[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX2_R\(3));

-- Location: LCCOMB_X24_Y23_N12
\iGPIO|HEX2_R[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX2_R[4]~feeder_combout\ = \iGPIO|HEX3_R~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~5_combout\,
	combout => \iGPIO|HEX2_R[4]~feeder_combout\);

-- Location: FF_X24_Y23_N13
\iGPIO|HEX2_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX2_R[4]~feeder_combout\,
	ena => \iGPIO|HEX2_R[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX2_R\(4));

-- Location: LCCOMB_X24_Y23_N6
\iGPIO|HEX2_R[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX2_R[5]~feeder_combout\ = \iGPIO|HEX3_R~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~6_combout\,
	combout => \iGPIO|HEX2_R[5]~feeder_combout\);

-- Location: FF_X24_Y23_N7
\iGPIO|HEX2_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX2_R[5]~feeder_combout\,
	ena => \iGPIO|HEX2_R[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX2_R\(5));

-- Location: LCCOMB_X24_Y23_N24
\iGPIO|HEX2_R[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX2_R[6]~feeder_combout\ = \iGPIO|HEX3_R~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~7_combout\,
	combout => \iGPIO|HEX2_R[6]~feeder_combout\);

-- Location: FF_X24_Y23_N25
\iGPIO|HEX2_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX2_R[6]~feeder_combout\,
	ena => \iGPIO|HEX2_R[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX2_R\(6));

-- Location: LCCOMB_X16_Y19_N10
\iGPIO|HEX1_R[6]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX1_R[6]~2_combout\ = ((!\icpu|i_datapath|i_alu|Mux28~3_combout\ & \iGPIO|HEX1_R[6]~0_combout\)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \icpu|i_datapath|i_alu|Mux28~3_combout\,
	datad => \iGPIO|HEX1_R[6]~0_combout\,
	combout => \iGPIO|HEX1_R[6]~2_combout\);

-- Location: FF_X24_Y25_N13
\iGPIO|HEX1_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~0_combout\,
	sload => VCC,
	ena => \iGPIO|HEX1_R[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX1_R\(0));

-- Location: LCCOMB_X24_Y25_N6
\iGPIO|HEX1_R[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX1_R[1]~feeder_combout\ = \iGPIO|HEX3_R~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~2_combout\,
	combout => \iGPIO|HEX1_R[1]~feeder_combout\);

-- Location: FF_X24_Y25_N7
\iGPIO|HEX1_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX1_R[1]~feeder_combout\,
	ena => \iGPIO|HEX1_R[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX1_R\(1));

-- Location: FF_X24_Y25_N9
\iGPIO|HEX1_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~3_combout\,
	sload => VCC,
	ena => \iGPIO|HEX1_R[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX1_R\(2));

-- Location: FF_X24_Y25_N3
\iGPIO|HEX1_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~4_combout\,
	sload => VCC,
	ena => \iGPIO|HEX1_R[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX1_R\(3));

-- Location: FF_X24_Y25_N29
\iGPIO|HEX1_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~5_combout\,
	sload => VCC,
	ena => \iGPIO|HEX1_R[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX1_R\(4));

-- Location: LCCOMB_X24_Y25_N10
\iGPIO|HEX1_R[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX1_R[5]~feeder_combout\ = \iGPIO|HEX3_R~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~6_combout\,
	combout => \iGPIO|HEX1_R[5]~feeder_combout\);

-- Location: FF_X24_Y25_N11
\iGPIO|HEX1_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX1_R[5]~feeder_combout\,
	ena => \iGPIO|HEX1_R[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX1_R\(5));

-- Location: FF_X24_Y25_N17
\iGPIO|HEX1_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~7_combout\,
	sload => VCC,
	ena => \iGPIO|HEX1_R[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX1_R\(6));

-- Location: LCCOMB_X21_Y27_N4
\iGPIO|HEX0_R[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX0_R[0]~feeder_combout\ = \iGPIO|HEX3_R~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~0_combout\,
	combout => \iGPIO|HEX0_R[0]~feeder_combout\);

-- Location: LCCOMB_X16_Y19_N0
\iGPIO|LEDG_R[9]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R[9]~8_combout\ = (\iGPIO|LEDG_R[9]~3_combout\ & ((\icpu|i_datapath|i_alu|Mux28~0_combout\) # ((\icpu|i_datapath|i_alu|Mux28~2_combout\ & !\icpu|i_controller|i_aludec|Selector5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux28~2_combout\,
	datab => \icpu|i_datapath|i_alu|Mux28~0_combout\,
	datac => \icpu|i_controller|i_aludec|Selector5~3_combout\,
	datad => \iGPIO|LEDG_R[9]~3_combout\,
	combout => \iGPIO|LEDG_R[9]~8_combout\);

-- Location: LCCOMB_X16_Y19_N12
\iGPIO|HEX0_R[5]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX0_R[5]~0_combout\ = ((\iGPIO|LEDG_R[9]~8_combout\ & (!\icpu|i_datapath|i_alu|Mux27~5_combout\ & \icpu|i_datapath|i_alu|Mux29~5_combout\))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \iGPIO|LEDG_R[9]~8_combout\,
	datac => \icpu|i_datapath|i_alu|Mux27~5_combout\,
	datad => \icpu|i_datapath|i_alu|Mux29~5_combout\,
	combout => \iGPIO|HEX0_R[5]~0_combout\);

-- Location: FF_X21_Y27_N5
\iGPIO|HEX0_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX0_R[0]~feeder_combout\,
	ena => \iGPIO|HEX0_R[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX0_R\(0));

-- Location: LCCOMB_X28_Y27_N22
\iGPIO|HEX0_R[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX0_R[1]~feeder_combout\ = \iGPIO|HEX3_R~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~2_combout\,
	combout => \iGPIO|HEX0_R[1]~feeder_combout\);

-- Location: FF_X28_Y27_N23
\iGPIO|HEX0_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX0_R[1]~feeder_combout\,
	ena => \iGPIO|HEX0_R[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX0_R\(1));

-- Location: LCCOMB_X28_Y27_N4
\iGPIO|HEX0_R[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX0_R[2]~feeder_combout\ = \iGPIO|HEX3_R~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~3_combout\,
	combout => \iGPIO|HEX0_R[2]~feeder_combout\);

-- Location: FF_X28_Y27_N5
\iGPIO|HEX0_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX0_R[2]~feeder_combout\,
	ena => \iGPIO|HEX0_R[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX0_R\(2));

-- Location: LCCOMB_X28_Y27_N10
\iGPIO|HEX0_R[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX0_R[3]~feeder_combout\ = \iGPIO|HEX3_R~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~4_combout\,
	combout => \iGPIO|HEX0_R[3]~feeder_combout\);

-- Location: FF_X28_Y27_N11
\iGPIO|HEX0_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX0_R[3]~feeder_combout\,
	ena => \iGPIO|HEX0_R[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX0_R\(3));

-- Location: LCCOMB_X28_Y27_N8
\iGPIO|HEX0_R[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX0_R[4]~feeder_combout\ = \iGPIO|HEX3_R~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~5_combout\,
	combout => \iGPIO|HEX0_R[4]~feeder_combout\);

-- Location: FF_X28_Y27_N9
\iGPIO|HEX0_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX0_R[4]~feeder_combout\,
	ena => \iGPIO|HEX0_R[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX0_R\(4));

-- Location: LCCOMB_X28_Y27_N2
\iGPIO|HEX0_R[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX0_R[5]~feeder_combout\ = \iGPIO|HEX3_R~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~6_combout\,
	combout => \iGPIO|HEX0_R[5]~feeder_combout\);

-- Location: FF_X28_Y27_N3
\iGPIO|HEX0_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX0_R[5]~feeder_combout\,
	ena => \iGPIO|HEX0_R[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX0_R\(5));

-- Location: LCCOMB_X28_Y27_N12
\iGPIO|HEX0_R[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX0_R[6]~feeder_combout\ = \iGPIO|HEX3_R~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~7_combout\,
	combout => \iGPIO|HEX0_R[6]~feeder_combout\);

-- Location: FF_X28_Y27_N13
\iGPIO|HEX0_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX0_R[6]~feeder_combout\,
	ena => \iGPIO|HEX0_R[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX0_R\(6));

-- Location: LCCOMB_X24_Y23_N26
\iGPIO|LEDG_R[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R[0]~feeder_combout\ = \iGPIO|HEX3_R~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~0_combout\,
	combout => \iGPIO|LEDG_R[0]~feeder_combout\);

-- Location: LCCOMB_X16_Y19_N30
\iGPIO|LEDG_R[9]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R[9]~4_combout\ = ((\iGPIO|LEDG_R[9]~8_combout\ & (!\icpu|i_datapath|i_alu|Mux27~5_combout\ & !\icpu|i_datapath|i_alu|Mux29~5_combout\))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \iGPIO|LEDG_R[9]~8_combout\,
	datac => \icpu|i_datapath|i_alu|Mux27~5_combout\,
	datad => \icpu|i_datapath|i_alu|Mux29~5_combout\,
	combout => \iGPIO|LEDG_R[9]~4_combout\);

-- Location: FF_X24_Y23_N27
\iGPIO|LEDG_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|LEDG_R[0]~feeder_combout\,
	ena => \iGPIO|LEDG_R[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|LEDG_R\(0));

-- Location: FF_X24_Y23_N9
\iGPIO|LEDG_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~2_combout\,
	sload => VCC,
	ena => \iGPIO|LEDG_R[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|LEDG_R\(1));

-- Location: LCCOMB_X24_Y23_N30
\iGPIO|LEDG_R[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R[2]~feeder_combout\ = \iGPIO|HEX3_R~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~3_combout\,
	combout => \iGPIO|LEDG_R[2]~feeder_combout\);

-- Location: FF_X24_Y23_N31
\iGPIO|LEDG_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|LEDG_R[2]~feeder_combout\,
	ena => \iGPIO|LEDG_R[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|LEDG_R\(2));

-- Location: LCCOMB_X24_Y23_N4
\iGPIO|LEDG_R[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R[3]~feeder_combout\ = \iGPIO|HEX3_R~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~4_combout\,
	combout => \iGPIO|LEDG_R[3]~feeder_combout\);

-- Location: FF_X24_Y23_N5
\iGPIO|LEDG_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|LEDG_R[3]~feeder_combout\,
	ena => \iGPIO|LEDG_R[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|LEDG_R\(3));

-- Location: LCCOMB_X24_Y23_N22
\iGPIO|LEDG_R[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R[4]~feeder_combout\ = \iGPIO|HEX3_R~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~5_combout\,
	combout => \iGPIO|LEDG_R[4]~feeder_combout\);

-- Location: FF_X24_Y23_N23
\iGPIO|LEDG_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|LEDG_R[4]~feeder_combout\,
	ena => \iGPIO|LEDG_R[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|LEDG_R\(4));

-- Location: LCCOMB_X24_Y23_N20
\iGPIO|LEDG_R[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R[5]~feeder_combout\ = \iGPIO|HEX3_R~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~6_combout\,
	combout => \iGPIO|LEDG_R[5]~feeder_combout\);

-- Location: FF_X24_Y23_N21
\iGPIO|LEDG_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|LEDG_R[5]~feeder_combout\,
	ena => \iGPIO|LEDG_R[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|LEDG_R\(5));

-- Location: LCCOMB_X24_Y23_N2
\iGPIO|LEDG_R[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R[6]~feeder_combout\ = \iGPIO|HEX3_R~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~7_combout\,
	combout => \iGPIO|LEDG_R[6]~feeder_combout\);

-- Location: FF_X24_Y23_N3
\iGPIO|LEDG_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|LEDG_R[6]~feeder_combout\,
	ena => \iGPIO|LEDG_R[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|LEDG_R\(6));

-- Location: LCCOMB_X26_Y10_N8
\iGPIO|LEDG_R[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R[7]~feeder_combout\ = \iGPIO|LEDG_R~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|LEDG_R~5_combout\,
	combout => \iGPIO|LEDG_R[7]~feeder_combout\);

-- Location: FF_X26_Y10_N9
\iGPIO|LEDG_R[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|LEDG_R[7]~feeder_combout\,
	ena => \iGPIO|LEDG_R[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|LEDG_R\(7));

-- Location: LCCOMB_X24_Y23_N16
\iGPIO|LEDG_R[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R[8]~feeder_combout\ = \iGPIO|LEDG_R~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|LEDG_R~6_combout\,
	combout => \iGPIO|LEDG_R[8]~feeder_combout\);

-- Location: FF_X24_Y23_N17
\iGPIO|LEDG_R[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|LEDG_R[8]~feeder_combout\,
	ena => \iGPIO|LEDG_R[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|LEDG_R\(8));

-- Location: LCCOMB_X24_Y23_N18
\iGPIO|LEDG_R[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R[9]~feeder_combout\ = \iGPIO|LEDG_R~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|LEDG_R~7_combout\,
	combout => \iGPIO|LEDG_R[9]~feeder_combout\);

-- Location: FF_X24_Y23_N19
\iGPIO|LEDG_R[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|LEDG_R[9]~feeder_combout\,
	ena => \iGPIO|LEDG_R[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|LEDG_R\(9));
END structure;


