#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Dec 28 11:46:57 2025
# Process ID: 26500
# Current directory: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26112 C:\Users\S88 Service\Desktop\vivado_nhng\ednacuoiki\ednacuoiki.xpr
# Log file: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/vivado.log
# Journal file: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki\vivado.jou
# Running On: edna, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 12, Host memory: 7893 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.xpr}
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {{C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sources_1/new/ctr.vhd}}]
launch_simulation
launch_simulation
launch_simulation
source tb_present_ctr.tcl
close_sim
launch_simulation
source present_ctr_tb.tcl
create_peripheral xilinx.com user present_ctr 1.0 -dir {C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/../ip_prsctr}
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:present_ctr:1.0]
set_property VALUE 16 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:present_ctr:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:present_ctr:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:present_ctr:1.0]
set_property  ip_repo_paths  {{C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/../ip_prsctr/present_ctr_1_0}} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_present_ctr_v1_0 -directory {C:/Users/S88\ Service/Desktop/vivado_nhng/ednacuoiki/../ip_prsctr} {c:/Users/S88 Service/Desktop/vivado_nhng/ip_prsctr/present_ctr_1_0/component.xml}
update_compile_order -fileset sources_1
close_project
set_property target_language VHDL [current_project]
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
create_peripheral xilinx.com user present_ctr 1.0 -dir {C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/../ip_prsctr}
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:present_ctr:1.0]
set_property VALUE 16 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:present_ctr:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:present_ctr:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:present_ctr:1.0]
set_property  ip_repo_paths  {{C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/../ip_prsctr/present_ctr_1_0} {C:/Users/S88 Service/Desktop/vivado_nhng/ip_prsctr/present_ctr_1_0}} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_present_ctr_v1_0 -directory {C:/Users/S88\ Service/Desktop/vivado_nhng/ednacuoiki/../ip_prsctr} {c:/Users/S88 Service/Desktop/vivado_nhng/ip_prsctr/present_ctr_1_0/component.xml}
update_compile_order -fileset sources_1
add_files -norecurse -copy_to {c:/Users/S88 Service/Desktop/vivado_nhng/ip_prsctr/present_ctr_1_0/src} {{C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sources_1/new/present_ctr.vhd}}
update_compile_order -fileset sources_1
current_project ednacuoiki
export_ip_user_files -of_objects  [get_files {{C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sources_1/new/ctr.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sources_1/new/ctr.vhd}}
export_ip_user_files -of_objects  [get_files {{C:/Users/S88 Service/Downloads/present.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/S88 Service/Downloads/present.vhd}}
add_files -norecurse {{C:/Users/S88 Service/Downloads/present.vhd}}
update_compile_order -fileset sources_1
current_project edit_present_ctr_v1_0
add_files -norecurse -copy_to {c:/Users/S88 Service/Desktop/vivado_nhng/ip_prsctr/present_ctr_1_0/src} {{C:/Users/S88 Service/Downloads/present.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project ednacuoiki
create_bd_design "cuoiki"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {New Clocking Wizard} cores {1} debug_module {Debug Only} ecc {None} local_mem {128KB} preset {None}}  [get_bd_cells microblaze_0]
startgroup
set_property -dict [list \
  CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} \
  CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.RESET_BOARD_INTERFACE {reset} \
  CONFIG.RESET_PORT {resetn} \
  CONFIG.RESET_TYPE {ACTIVE_LOW} \
] [get_bd_cells clk_wiz_1]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( System Reset ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz_1/resetn]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( System Reset ) } Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
apply_board_connection -board_interface "usb_uart" -ip_intf "axi_uartlite_0/UART" -diagram "cuoiki" 
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:present_ctr:1.0 present_ctr_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/present_ctr_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins present_ctr_0/S00_AXI]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {dip_switches_4bits ( 4 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO]
delete_bd_objs [get_bd_intf_ports dip_switches_4bits]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
startgroup
set_property CONFIG.GPIO_BOARD_INTERFACE {Custom} [get_bd_cells axi_gpio_0]
endgroup
make_wrapper -files [get_files {{C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sources_1/bd/cuoiki/cuoiki.bd}}] -top
add_files -norecurse {{c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/hdl/cuoiki_wrapper.vhd}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top cuoiki_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {GPIO_0_tri_i[3]} {GPIO_0_tri_i[2]} {GPIO_0_tri_i[1]} {GPIO_0_tri_i[0]}]]
open_bd_design {C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sources_1/bd/cuoiki/cuoiki.bd}
startgroup
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {0} \
  CONFIG.C_GPIO_WIDTH {1} \
] [get_bd_cells axi_gpio_0]
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports GPIO_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
reset_run cuoiki_axi_gpio_0_0_synth_1
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {GPIO_0_tri_io[0]}]]
place_ports {GPIO_0_tri_io[0]} G13
file mkdir {C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/constrs_1/new}
close [ open {C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/constrs_1/new/cuoiki.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/constrs_1/new/cuoiki.xdc}}
set_property target_constrs_file {C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/constrs_1/new/cuoiki.xdc} [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sources_1/bd/cuoiki/cuoiki.bd}}]
refresh_design
write_hw_platform -fixed -include_bit -force -file {C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/cuoiki_wrapper.xsa}
current_project edit_present_ctr_v1_0
