

# Resources
- xadc: https://community.element14.com/technologies/fpga-group/b/blog/posts/try-the-digilent-xadc-demo
- Implementing a clock divider: https://community.element14.com/technologies/fpga-group/b/blog/posts/first-arty-s7-project-prior-experience-with-spartan-6-and-vivado

## Exercises
- https://www.edaplayground.com/playgrounds?searchString=&language=VHDL&simulator=&methodologies=&curated=true

# Conventions:
- (Systemverilog) https://docs.google.com/document/d/1xA5XUzBtz_D6aSyIBQUwFk_kSUdckrfxa2uzGjMgmCU/edit?tab=t.0


# GENERAL RULES
- Make the basics now, OPTIMIZE later