/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (C), 2026-2026, Huawei Tech. Co., Ltd.
 * File Name     : hinic5_nic_io.c
 * Version       : Initial Draft
 * Created       : 2026/5/20
 * Last Modified : 2026/5/20
 * Description   :
 */

#define pr_fmt(fmt) KBUILD_MODNAME ": [NIC]" fmt

#include <linux/kernel.h>
#include <linux/types.h>
#include <linux/module.h>

#include "comm_defs.h"
#include "ossl_knl.h"
#include "hinic5_crm.h"
#include "hinic5_hw.h"
#include "hinic5_common.h"
#include "hinic5_nic_sq.h"
#include "hinic5_nic_rq.h"
#include "hinic5_nic_cfg.h"
#include "hinic5_srv_nic.h"
#include "hinic5_nic.h"
#include "hinic5_nic_cmdq.h"
#include "hinic5_nic_io.h"

#define HINIC5_DEAULT_TX_CI_PENDING_LIMIT    1
#define HINIC5_DEAULT_TX_CI_COALESCING_TIME  1
#define HINIC5_DEAULT_TXRX_MSIX_RESEND_TIMER_CFG 7
#define RX_CQE_TIMER_LOOP		     0
#define RX_CQE_COALESCE_NUM		     0

static unsigned char tx_pending_limit = HINIC5_DEAULT_TX_CI_PENDING_LIMIT;
module_param(tx_pending_limit, byte, 0444);
MODULE_PARM_DESC(tx_pending_limit, "TX CI coalescing parameter pending_limit (default=1, unit=16 pkts)");

static unsigned char tx_coalescing_time = HINIC5_DEAULT_TX_CI_COALESCING_TIME;
module_param(tx_coalescing_time, byte, 0444);
MODULE_PARM_DESC(tx_coalescing_time, "TX CI coalescing parameter coalescing_time (default=1, unit=5 us)");

static unsigned char rq_wqe_type = HINIC5_COMPACT_RQ_WQE;
module_param(rq_wqe_type, byte, 0444);
MODULE_PARM_DESC(rq_wqe_type, "RQ WQE type, 0: COMPACT, 1: NORMAL, 2: EXTEND (default=0)");

#define HINIC5_MAX_CQE_AGGREGATE_NUM	1023
#define HINIC5_DEFAULT_CQE_AGGREGATE_NUM 64

static unsigned short cqe_aggregate_num = HINIC5_DEFAULT_CQE_AGGREGATE_NUM;
module_param(cqe_aggregate_num, ushort, 0444);
MODULE_PARM_DESC(cqe_aggregate_num, "CQE aggregate num, 0-1023 (default=64)");

inline void hinic5_nic_io_param_validate(void)
{
	if (cqe_aggregate_num > HINIC5_MAX_CQE_AGGREGATE_NUM)
		cqe_aggregate_num = HINIC5_DEFAULT_CQE_AGGREGATE_NUM;
}

/* performance: ci addr RTE_CACHE_SIZE(64B) alignment */
#define HINIC5_CI_Q_ADDR_SIZE			(64U)

#define CI_TABLE_SIZE(num_qps, pg_sz)	\
			(ALIGN((num_qps) * HINIC5_CI_Q_ADDR_SIZE, pg_sz))

#define HINIC5_CI_VADDR(base_addr, q_id)		((u8 *)(base_addr) + \
						(u32)((q_id) * HINIC5_CI_Q_ADDR_SIZE))

#define HINIC5_CI_PADDR(base_paddr, q_id)	((base_paddr) + \
						(q_id) * HINIC5_CI_Q_ADDR_SIZE)

#define CI_IDX_HIGH_SHIFH				12

#define CI_HIGN_IDX(val)		((val) >> CI_IDX_HIGH_SHIFH)

#define SQ_CTXT_PI_IDX_SHIFT				0
#define SQ_CTXT_CI_IDX_SHIFT				16

#define SQ_CTXT_PI_IDX_MASK				0xFFFFU
#define SQ_CTXT_CI_IDX_MASK				0xFFFFU

#define SQ_CTXT_CI_PI_SET(val, member)			(((val) & \
					SQ_CTXT_##member##_MASK) \
					<< SQ_CTXT_##member##_SHIFT)

#define SQ_CTXT_MODE_SP_FLAG_SHIFT			0
#define SQ_CTXT_MODE_PKT_DROP_SHIFT			1

#define SQ_CTXT_MODE_SP_FLAG_MASK			0x1U
#define SQ_CTXT_MODE_PKT_DROP_MASK			0x1U

#define SQ_CTXT_MODE_SET(val, member)	(((val) & \
					SQ_CTXT_MODE_##member##_MASK) \
					<< SQ_CTXT_MODE_##member##_SHIFT)

#define SQ_CTXT_WQ_PAGE_HI_PFN_SHIFT			0
#define SQ_CTXT_WQ_PAGE_OWNER_SHIFT			23

#define SQ_CTXT_WQ_PAGE_HI_PFN_MASK			0xFFFFFU
#define SQ_CTXT_WQ_PAGE_OWNER_MASK			0x1U

#define SQ_CTXT_WQ_PAGE_SET(val, member)		(((val) & \
					SQ_CTXT_WQ_PAGE_##member##_MASK) \
					<< SQ_CTXT_WQ_PAGE_##member##_SHIFT)

#define SQ_CTXT_GLOBAL_SQ_ID_SHIFT			0

#define SQ_CTXT_GLOBAL_SQ_ID_MASK			0x1FFFU

#define SQ_CTXT_GLOBAL_QUEUE_ID_SET(val, member)		(((val) & \
					SQ_CTXT_##member##_MASK) \
					<< SQ_CTXT_##member##_SHIFT)

#define SQ_CTXT_VLAN_TAG_SHIFT				0
#define SQ_CTXT_VLAN_TYPE_SEL_SHIFT			16
#define SQ_CTXT_VLAN_INSERT_MODE_SHIFT			19
#define SQ_CTXT_VLAN_CEQ_EN_SHIFT			23

#define SQ_CTXT_VLAN_TAG_MASK				0xFFFFU
#define SQ_CTXT_VLAN_TYPE_SEL_MASK			0x7U
#define SQ_CTXT_VLAN_INSERT_MODE_MASK			0x3U
#define SQ_CTXT_VLAN_CEQ_EN_MASK			0x1U

#define SQ_CTXT_VLAN_CEQ_SET(val, member)		(((val) & \
					SQ_CTXT_VLAN_##member##_MASK) \
					<< SQ_CTXT_VLAN_##member##_SHIFT)

#define SQ_CTXT_PREF_CI_HI_SHIFT			0
#define SQ_CTXT_PREF_OWNER_SHIFT			4

#define SQ_CTXT_PREF_CI_HI_MASK				0xFU
#define SQ_CTXT_PREF_OWNER_MASK				0x1U

#define SQ_CTXT_PREF_WQ_PFN_HI_SHIFT			0
#define SQ_CTXT_PREF_CI_LOW_SHIFT			20

#define SQ_CTXT_PREF_WQ_PFN_HI_MASK			0xFFFFFU
#define SQ_CTXT_PREF_CI_LOW_MASK			0xFFFU

#define SQ_CTXT_WQ_BLOCK_PFN_HI_SHIFT			0

#define SQ_CTXT_WQ_BLOCK_PFN_HI_MASK			0x7FFFFFU

#define SQ_CTXT_WQ_BLOCK_SET(val, member)	(((val) & \
					SQ_CTXT_WQ_BLOCK_##member##_MASK) \
					<< SQ_CTXT_WQ_BLOCK_##member##_SHIFT)

#define RQ_CTXT_PI_IDX_SHIFT				0
#define RQ_CTXT_CI_IDX_SHIFT				16

#define RQ_CTXT_PI_IDX_MASK				0xFFFFU
#define RQ_CTXT_CI_IDX_MASK				0xFFFFU

#define RQ_CTXT_CI_PI_SET(val, member)			(((val) & \
					RQ_CTXT_##member##_MASK) \
					<< RQ_CTXT_##member##_SHIFT)

#define RQ_CTXT_WQ_PAGE_HI_PFN_SHIFT			0
#define RQ_CTXT_WQ_PAGE_WQE_TYPE_SHIFT			28
#define RQ_CTXT_WQ_PAGE_OWNER_SHIFT			31

#define RQ_CTXT_WQ_PAGE_HI_PFN_MASK			0xFFFFFU
#define RQ_CTXT_WQ_PAGE_WQE_TYPE_MASK			0x3U
#define RQ_CTXT_WQ_PAGE_OWNER_MASK			0x1U

#define RQ_CTXT_WQ_PAGE_SET(val, member)		(((val) & \
					RQ_CTXT_WQ_PAGE_##member##_MASK) << \
					RQ_CTXT_WQ_PAGE_##member##_SHIFT)

#define RQ_CTXT_CQE_LEN_SHIFT				28
#define RQ_CTXT_MAX_COUNT_SHIFT				18

#define RQ_CTXT_CQE_LEN_MASK				0x3U
#define RQ_CTXT_MAX_COUNT_MASK				0x3FFU

#define RQ_CTXT_CQE_LEN_SET(val, member)		(((val) & \
					RQ_CTXT_##member##_MASK) << \
					RQ_CTXT_##member##_SHIFT)

#define RQ_CTXT_PREF_CI_HI_SHIFT			0
#define RQ_CTXT_PREF_OWNER_SHIFT			4

#define RQ_CTXT_PREF_CI_HI_MASK				0xFU
#define RQ_CTXT_PREF_OWNER_MASK				0x1U

#define RQ_CTXT_PREF_WQ_PFN_HI_SHIFT			0
#define RQ_CTXT_PREF_CI_LOW_SHIFT			20

#define RQ_CTXT_PREF_WQ_PFN_HI_MASK			0xFFFFFU
#define RQ_CTXT_PREF_CI_LOW_MASK			0xFFFU

#define RQ_CTXT_WQ_BLOCK_PFN_HI_SHIFT			0

#define RQ_CTXT_WQ_BLOCK_PFN_HI_MASK			0x7FFFFFU

#define RQ_CTXT_WQ_BLOCK_SET(val, member)		(((val) & \
					RQ_CTXT_WQ_BLOCK_##member##_MASK) << \
					RQ_CTXT_WQ_BLOCK_##member##_SHIFT)

#define SIZE_16BYTES(size)		(ALIGN((size), 16) >> 4)

#define	WQ_PAGE_PFN_SHIFT				12
#define	WQ_BLOCK_PFN_SHIFT				9

#define WQ_PAGE_PFN(page_addr)		((page_addr) >> WQ_PAGE_PFN_SHIFT)
#define WQ_BLOCK_PFN(page_addr)		((page_addr) >> WQ_BLOCK_PFN_SHIFT)

/* sq and rq */
#define TOTAL_DB_NUM(num_qps)		((u16)(2 * (num_qps)))

static int hinic5_create_sq(struct hinic5_nic_io *nic_io, struct hinic5_io_queue *sq,
			    u16 q_id, u32 sq_depth, u16 sq_msix_idx)
{
	int err;

	/* sq used & hardware request init 1 */
	sq->owner = 1;

	sq->q_id = q_id;
	sq->msix_entry_idx = sq_msix_idx;

	err = hinic5_wq_create(nic_io->hwdev, &sq->wq, sq_depth,
			       (u16)BIT(HINIC5_SQ_WQEBB_SHIFT));
	if (err != 0) {
		nic_err(nic_io->dev_hdl, "Failed to create tx queue(%u) wq\n",
			q_id);
		return err;
	}

	sq->head_addr = (u64)hinic5_wq_wqebb_addr(&sq->wq, 0);
	sq->tail_addr = (u64)(sq->head_addr + sq_depth * BIT(HINIC5_SQ_WQEBB_SHIFT));

	return 0;
}

static void hinic5_destroy_sq(struct hinic5_nic_io *nic_io, struct hinic5_io_queue *sq)
{
	hinic5_wq_destroy(&sq->wq);
}

int hinic5_get_rq_wqe_type(void *hwdev)
{
#ifdef __UEFI__
	return HINIC5_NORMAL_RQ_WQE;
#endif

	struct hinic5_hwdev *dev = hwdev;

	/* rq_wqe_type is the configuration when the driver is installed,
	 * but it may not be the actual configuration.
	 */
	if (HINIC5_SUPPORT_RX_HW_COMPACT_CQE(hwdev) || HINIC5_SUPPORT_RX_SW_COMPACT_CQE(hwdev)) {
		if (rq_wqe_type != HINIC5_COMPACT_RQ_WQE && rq_wqe_type != HINIC5_NORMAL_RQ_WQE &&
		    rq_wqe_type != HINIC5_EXTEND_RQ_WQE) {
			return HINIC5_NORMAL_RQ_WQE;
		}
	} else {
		if (rq_wqe_type != HINIC5_NORMAL_RQ_WQE && rq_wqe_type != HINIC5_EXTEND_RQ_WQE)
			return HINIC5_NORMAL_RQ_WQE;
	}

	if (HINIC5_SUPPORT_FEATURE(dev, TC_FLOWER_OFFLOAD))
		return (rq_wqe_type != HINIC5_COMPACT_RQ_WQE) ? rq_wqe_type : HINIC5_NORMAL_RQ_WQE;

	return rq_wqe_type;
}

static int hinic5_create_rq(struct hinic5_nic_io *nic_io, struct hinic5_io_queue *rq,
			    u16 q_id, u32 rq_depth, u16 rq_msix_idx)
{
	int err;

	rq->wqe_type = (u8)(hinic5_get_rq_wqe_type(nic_io->hwdev));

	rq->q_id = q_id;
	rq->msix_entry_idx = rq_msix_idx;

	err = hinic5_wq_create(nic_io->hwdev, &rq->wq, rq_depth,
			       (u16)BIT(HINIC5_RQ_WQEBB_SHIFT + rq->wqe_type));
	if (err != 0) {
		nic_err(nic_io->dev_hdl, "Failed to create rx queue(%u) wq\n",
			q_id);
		return err;
	}

	return 0;
}

static void hinic5_destroy_rq(struct hinic5_nic_io *nic_io, struct hinic5_io_queue *rq)
{
	hinic5_wq_destroy(&rq->wq);
}

static int create_qp(struct hinic5_nic_io *nic_io, struct hinic5_io_queue *sq,
		     struct hinic5_io_queue *rq, u16 q_id, u32 sq_depth,
		     u32 rq_depth, u16 qp_msix_idx)
{
	int err;

	err = hinic5_create_sq(nic_io, sq, q_id, sq_depth, qp_msix_idx);
	if (err != 0) {
		nic_err(nic_io->dev_hdl, "Failed to create sq, qid: %u\n",
			q_id);
		return err;
	}

	err = hinic5_create_rq(nic_io, rq, q_id, rq_depth, qp_msix_idx);
	if (err != 0) {
		nic_err(nic_io->dev_hdl, "Failed to create rq, qid: %u\n",
			q_id);
		goto create_rq_err;
	}

	return 0;

create_rq_err:
	hinic5_destroy_sq(nic_io, sq);

	return err;
}

static void destroy_qp(struct hinic5_nic_io *nic_io, struct hinic5_io_queue *sq,
		       struct hinic5_io_queue *rq)
{
	hinic5_destroy_sq(nic_io, sq);
	hinic5_destroy_rq(nic_io, rq);
}

int hinic5_init_nicio_res(void *hwdev, u16 usr_qps_num)
{
	struct hinic5_nic_io *nic_io = NULL;
	void __iomem *db_base = NULL;
	int err;

	if (!hwdev)
		return -EINVAL;

	nic_io = hinic5_get_service_adapter(hwdev, SERVICE_T_NIC);
	if (!nic_io) {
		pr_err("Failed to get nic service adapter\n");
		goto fail_to_out;
	}

	nic_io->max_qps = hinic5_func_max_qnum(hwdev) - usr_qps_num;

	err = hinic5_alloc_db_addr(hwdev, &db_base, NULL);
	if (err != 0) {
		nic_err(nic_io->dev_hdl, "Failed to allocate doorbell for sqs\n");
		goto alloc_sq_db_fail;
	}
	nic_io->sqs_db_addr = (u8 *)db_base;

	err = hinic5_alloc_db_addr(hwdev, &db_base, NULL);
	if (err != 0) {
		nic_err(nic_io->dev_hdl, "Failed to allocate doorbell for rqs\n");
		goto alloc_rq_db_fail;
	}
	nic_io->rqs_db_addr = (u8 *)db_base;

	nic_io->sq_ci_vaddr_base =
		dma_zalloc_coherent(nic_io->dev_hdl, CI_TABLE_SIZE(nic_io->max_qps, PAGE_SIZE),
				    &nic_io->sq_ci_dma_base, GFP_KERNEL);
	if (!nic_io->sq_ci_vaddr_base) {
		nic_err(nic_io->dev_hdl, "Failed to allocate sq ci area\n");
		goto alloc_tx_vaddr_base_fail;
	}

	nic_io->rq_ci_vaddr_base =
		dma_zalloc_coherent(nic_io->dev_hdl, CI_TABLE_SIZE(nic_io->max_qps, PAGE_SIZE),
				    &nic_io->rq_ci_dma_base, GFP_KERNEL);
	if (!nic_io->rq_ci_vaddr_base) {
		nic_err(nic_io->dev_hdl, "Failed to allocate rq ci area\n");
		goto alloc_rx_vaddr_base_fail;
	}

	return 0;

alloc_rx_vaddr_base_fail:
	dma_free_coherent(nic_io->dev_hdl, CI_TABLE_SIZE(nic_io->max_qps, PAGE_SIZE),
			  nic_io->sq_ci_vaddr_base, nic_io->sq_ci_dma_base);

alloc_tx_vaddr_base_fail:
	hinic5_free_db_addr(hwdev, nic_io->rqs_db_addr, NULL);

alloc_rq_db_fail:
	hinic5_free_db_addr(hwdev, nic_io->sqs_db_addr, NULL);

alloc_sq_db_fail:
	return -ENOMEM;

fail_to_out:
	return -EFAULT;
}

void hinic5_deinit_nicio_res(void *hwdev)
{
	struct hinic5_nic_io *nic_io = NULL;

	if (!hwdev)
		return;

	nic_io = hinic5_get_service_adapter(hwdev, SERVICE_T_NIC);
	if (!nic_io) {
		pr_err("Failed to get nic service adapter\n");
		return;
	}

	dma_free_coherent(nic_io->dev_hdl,
			  CI_TABLE_SIZE(nic_io->max_qps, PAGE_SIZE),
			  nic_io->sq_ci_vaddr_base, nic_io->sq_ci_dma_base);

	dma_free_coherent(nic_io->dev_hdl,
			  CI_TABLE_SIZE(nic_io->max_qps, PAGE_SIZE),
			  nic_io->rq_ci_vaddr_base, nic_io->rq_ci_dma_base);
/* free all doorbell */
	hinic5_free_db_addr(hwdev, nic_io->sqs_db_addr, NULL);
	hinic5_free_db_addr(hwdev, nic_io->rqs_db_addr, NULL);
}

int hinic5_alloc_qps(void *hwdev, struct irq_info *qps_msix_arry,
		     struct hinic5_dyna_qp_params *qp_params)
{
	struct hinic5_io_queue *sqs = NULL;
	struct hinic5_io_queue *rqs = NULL;
	struct hinic5_nic_io *nic_io = NULL;
	u16 q_id, i, total_num_qps;
	int err;

	if (!hwdev || !qps_msix_arry || !qp_params)
		return -EINVAL;

	nic_io = hinic5_get_service_adapter(hwdev, SERVICE_T_NIC);
	if (!nic_io) {
		pr_err("Failed to get nic service adapter\n");
		return -EFAULT;
	}

	total_num_qps = qp_params->num_qps + qp_params->xdp_qps;
	if (total_num_qps > nic_io->max_qps || qp_params->num_qps == 0)
		return -EINVAL;

	sqs = kcalloc(total_num_qps, sizeof(*sqs), GFP_KERNEL);
	if (!sqs) {
		err = -ENOMEM;
		goto alloc_sqs_err;
	}

	rqs = kcalloc(total_num_qps, sizeof(*rqs), GFP_KERNEL);
	if (!rqs) {
		err = -ENOMEM;
		goto alloc_rqs_err;
	}

	for (q_id = 0; q_id < total_num_qps; q_id++) {
		err = create_qp(nic_io, &sqs[q_id], &rqs[q_id], q_id, qp_params->sq_depth,
				qp_params->rq_depth, qps_msix_arry[q_id].msix_entry_idx);
		if (err != 0) {
			nic_err(nic_io->dev_hdl, "Failed to allocate qp %u, err: %d\n", q_id, err);
			goto create_qp_err;
		}
	}

	qp_params->sqs = sqs;
	qp_params->rqs = rqs;

	return 0;

create_qp_err:
	for (i = 0; i < q_id; i++)
		destroy_qp(nic_io, &sqs[i], &rqs[i]);

	kfree(rqs);

alloc_rqs_err:
	kfree(sqs);

alloc_sqs_err:

	return err;
}

void hinic5_free_qps(void *hwdev, struct hinic5_dyna_qp_params *qp_params)
{
	struct hinic5_nic_io *nic_io = NULL;
	u16 q_id, total_num_qps;

	if (!hwdev || !qp_params)
		return;

	nic_io = hinic5_get_service_adapter(hwdev, SERVICE_T_NIC);
	if (!nic_io) {
		pr_err("Failed to get nic service adapter\n");
		return;
	}

	total_num_qps = qp_params->num_qps + qp_params->xdp_qps;

	for (q_id = 0; q_id < total_num_qps; q_id++)
		destroy_qp(nic_io, &qp_params->sqs[q_id],
			   &qp_params->rqs[q_id]);

	kfree(qp_params->sqs);
	kfree(qp_params->rqs);
}

static void init_qps_info(struct hinic5_nic_io *nic_io,
			  struct hinic5_dyna_qp_params *qp_params)
{
	struct hinic5_io_queue *sqs = qp_params->sqs;
	struct hinic5_io_queue *rqs = qp_params->rqs;
	u16 q_id;
	u16 total_num_qps = qp_params->num_qps + qp_params->xdp_qps;

	nic_io->xdp_qps = qp_params->xdp_qps;
	nic_io->num_qps = qp_params->num_qps;
	nic_io->sq = qp_params->sqs;
	nic_io->rq = qp_params->rqs;
	for (q_id = 0; q_id < total_num_qps; q_id++) {
		sqs[q_id].cons_idx_addr = HINIC5_CI_VADDR(nic_io->sq_ci_vaddr_base, q_id);
		/* clear ci value */
		*(u16 *)sqs[q_id].cons_idx_addr = 0;
		sqs[q_id].db_addr = nic_io->sqs_db_addr;

		rqs[q_id].cons_idx_addr = HINIC5_CI_VADDR(nic_io->rq_ci_vaddr_base, q_id);
		*(u32 *)rqs[q_id].cons_idx_addr = 0;
		/* The first num_qps doorbell is used by sq */
		rqs[q_id].db_addr = nic_io->rqs_db_addr;
	}
}

int hinic5_init_qps(void *hwdev, struct hinic5_dyna_qp_params *qp_params)
{
	struct hinic5_nic_io *nic_io = NULL;

	if (!hwdev || !qp_params)
		return -EINVAL;

	nic_io = hinic5_get_service_adapter(hwdev, SERVICE_T_NIC);
	if (!nic_io) {
		pr_err("Failed to get nic service adapter\n");
		return -EFAULT;
	}

	init_qps_info(nic_io, qp_params);

	return hinic5_init_qp_ctxts(hwdev);
}

void hinic5_deinit_qps(void *hwdev, struct hinic5_dyna_qp_params *qp_params)
{
	struct hinic5_nic_io *nic_io = NULL;

	if (!hwdev || !qp_params)
		return;

	nic_io = hinic5_get_service_adapter(hwdev, SERVICE_T_NIC);
	if (!nic_io) {
		pr_err("Failed to get nic service adapter\n");
		return;
	}

	qp_params->sqs = nic_io->sq;
	qp_params->rqs = nic_io->rq;
	qp_params->num_qps = nic_io->num_qps;
	qp_params->xdp_qps = nic_io->xdp_qps;

	if (nic_io->enable_queue_pooling == 0)
		hinic5_free_qp_ctxts(hwdev);
}

int hinic5_create_qps(void *hwdev, u16 num_qp, u32 sq_depth, u32 rq_depth,
		      struct irq_info *qps_msix_arry)
{
	struct hinic5_nic_io *nic_io = NULL;
	struct hinic5_dyna_qp_params qp_params = {0};
	int err;

	if (!hwdev || !qps_msix_arry)
		return -EFAULT;

	nic_io = hinic5_get_service_adapter(hwdev, SERVICE_T_NIC);
	if (!nic_io) {
		pr_err("Failed to get nic service adapter\n");
		return -EFAULT;
	}

	err = hinic5_init_nicio_res(hwdev, 0);
	if (err != 0)
		return err;

	qp_params.num_qps = num_qp;
	qp_params.sq_depth = sq_depth;
	qp_params.rq_depth = rq_depth;
	err = hinic5_alloc_qps(hwdev, qps_msix_arry, &qp_params);
	if (err != 0) {
		hinic5_deinit_nicio_res(hwdev);
		nic_err(nic_io->dev_hdl,
			"Failed to allocate qps, err: %d\n", err);
		return err;
	}

	init_qps_info(nic_io, &qp_params);

	return 0;
}

void hinic5_destroy_qps(void *hwdev)
{
	struct hinic5_nic_io *nic_io = NULL;
	struct hinic5_dyna_qp_params qp_params =  {0};

	if (!hwdev)
		return;

	nic_io = hinic5_get_service_adapter(hwdev, SERVICE_T_NIC);
	if (!nic_io)
		return;

	hinic5_deinit_qps(hwdev, &qp_params);
	hinic5_free_qps(hwdev, &qp_params);
	hinic5_deinit_nicio_res(hwdev);
}

void *hinic5_get_nic_queue(void *hwdev, u16 q_id, enum hinic5_queue_type q_type)
{
	struct hinic5_nic_io *nic_io = NULL;

	if (!hwdev || q_type >= HINIC5_MAX_QUEUE_TYPE)
		return NULL;

	nic_io = hinic5_get_service_adapter(hwdev, SERVICE_T_NIC);
	if (!nic_io)
		return NULL;
	if (q_id >= nic_io->max_qps)
		return NULL;

	return ((q_type == HINIC5_SQ) ? &nic_io->sq[q_id] : &nic_io->rq[q_id]);
}

void hinic5_sq_prepare_ctxt(struct hinic5_nic_io *nic_io, struct hinic5_io_queue *sq,
			    u16 sq_id, struct hinic5_sq_ctxt *sq_ctxt)
{
	u64 wq_page_addr;
	u64 wq_page_pfn, wq_block_pfn;
	u32 wq_page_pfn_hi, wq_page_pfn_lo;
	u32 wq_block_pfn_hi, wq_block_pfn_lo;
	u16 pi_start, ci_start;

	nic_io->cmdq_ops->prepare_sq_ctxt_drop_and_prefetch(sq_ctxt);

	ci_start = hinic5_get_sq_local_ci(sq);
	pi_start = hinic5_get_sq_local_pi(sq);

	wq_page_addr = hinic5_wq_get_first_wqe_page_addr(&sq->wq);

	wq_page_pfn = WQ_PAGE_PFN(wq_page_addr);
	wq_page_pfn_hi = upper_32_bits(wq_page_pfn);
	wq_page_pfn_lo = lower_32_bits(wq_page_pfn);

	wq_block_pfn = WQ_BLOCK_PFN(sq->wq.wq_block_paddr);
	wq_block_pfn_hi = upper_32_bits(wq_block_pfn);
	wq_block_pfn_lo = lower_32_bits(wq_block_pfn);

	sq_ctxt->ci_pi =
		SQ_CTXT_CI_PI_SET(ci_start, CI_IDX) |
		SQ_CTXT_CI_PI_SET(pi_start, PI_IDX);

	sq_ctxt->drop_mode_sp =
		SQ_CTXT_MODE_SET(0, SP_FLAG) |
		SQ_CTXT_MODE_SET(0, PKT_DROP);

	sq_ctxt->wq_pfn_hi_owner =
			SQ_CTXT_WQ_PAGE_SET(wq_page_pfn_hi, HI_PFN) |
			SQ_CTXT_WQ_PAGE_SET(1, OWNER);

	sq_ctxt->wq_pfn_lo = wq_page_pfn_lo;

	sq_ctxt->global_sq_id =
		SQ_CTXT_GLOBAL_QUEUE_ID_SET(sq_id, GLOBAL_SQ_ID);

	/* enable insert c-vlan in default */
	sq_ctxt->vlan_ceq_attr =
		SQ_CTXT_VLAN_CEQ_SET(0, CEQ_EN) |
		SQ_CTXT_VLAN_CEQ_SET(1, INSERT_MODE);

	sq_ctxt->rsvd0 = 0;

	sq_ctxt->pref_ci_owner =
		SQ_CTXT_PREF_SET(CI_HIGN_IDX(ci_start), CI_HI) |
		SQ_CTXT_PREF_SET(1, OWNER);

	sq_ctxt->pref_wq_pfn_hi_ci =
		SQ_CTXT_PREF_SET(ci_start, CI_LOW) |
		SQ_CTXT_PREF_SET(wq_page_pfn_hi, WQ_PFN_HI);

	sq_ctxt->pref_wq_pfn_lo = wq_page_pfn_lo;

	sq_ctxt->wq_block_pfn_hi =
		SQ_CTXT_WQ_BLOCK_SET(wq_block_pfn_hi, PFN_HI);

	sq_ctxt->wq_block_pfn_lo = wq_block_pfn_lo;

	hinic5_cpu_to_be32(sq_ctxt, sizeof(*sq_ctxt));
}

static void hinic5_rq_prepare_ctxt_get_wq_info(struct hinic5_io_queue *rq,
					       u32 *wq_page_pfn_hi, u32 *wq_page_pfn_lo,
					       u32 *wq_block_pfn_hi, u32 *wq_block_pfn_lo)
{
	u64 wq_page_addr;
	u64 wq_page_pfn, wq_block_pfn;

	wq_page_addr = hinic5_wq_get_first_wqe_page_addr(&rq->wq);

	wq_page_pfn = WQ_PAGE_PFN(wq_page_addr);
	*wq_page_pfn_hi = upper_32_bits(wq_page_pfn);
	*wq_page_pfn_lo = lower_32_bits(wq_page_pfn);

	wq_block_pfn = WQ_BLOCK_PFN(rq->wq.wq_block_paddr);
	*wq_block_pfn_hi = upper_32_bits(wq_block_pfn);
	*wq_block_pfn_lo = lower_32_bits(wq_block_pfn);
}

void hinic5_rq_prepare_ctxt(struct hinic5_nic_io *nic_io,
			    struct hinic5_io_queue *rq,
			    struct hinic5_rq_ctxt *rq_ctxt)
{
	u32 wq_page_pfn_hi, wq_page_pfn_lo;
	u32 wq_block_pfn_hi, wq_block_pfn_lo;
	u16 pi_start, ci_start;
	u16 wqe_type = rq->wqe_type;
	u64 ci_dma_base;
	bool support_rq_sw_compact_wqe = false;

	/* RQ depth is in unit of 8Bytes */
	ci_start = (u16)((u32)hinic5_get_rq_local_ci(rq) << wqe_type);
	pi_start = (u16)((u32)hinic5_get_rq_local_pi(rq) << wqe_type);

	hinic5_rq_prepare_ctxt_get_wq_info(rq, &wq_page_pfn_hi, &wq_page_pfn_lo,
					   &wq_block_pfn_hi, &wq_block_pfn_lo);

	support_rq_sw_compact_wqe = HINIC5_SUPPORT_RX_SW_COMPACT_CQE(nic_io->hwdev);
	nic_io->cmdq_ops->prepare_rq_ctxt_ceq_and_prefetch(rq, rq_ctxt, support_rq_sw_compact_wqe);

	rq_ctxt->ci_pi =
		RQ_CTXT_CI_PI_SET(ci_start, CI_IDX) |
		RQ_CTXT_CI_PI_SET(pi_start, PI_IDX);

	rq_ctxt->wq_pfn_hi_type_owner =
		RQ_CTXT_WQ_PAGE_SET(wq_page_pfn_hi, HI_PFN) |
		RQ_CTXT_WQ_PAGE_SET(1, OWNER);

	switch (wqe_type) {
	case HINIC5_EXTEND_RQ_WQE:
		/* use 32Byte WQE with SGE for CQE */
		rq_ctxt->wq_pfn_hi_type_owner |= RQ_CTXT_WQ_PAGE_SET(0, WQE_TYPE);
		break;
	case HINIC5_NORMAL_RQ_WQE:
		/* use 16Byte WQE with 32Bytes SGE for CQE */
		rq_ctxt->wq_pfn_hi_type_owner |= RQ_CTXT_WQ_PAGE_SET(2, WQE_TYPE);
		rq_ctxt->cqe_sge_len = RQ_CTXT_CQE_LEN_SET(1, CQE_LEN);
		break;
	case HINIC5_COMPACT_RQ_WQE:
		/* use 8Byte WQE */
		rq_ctxt->wq_pfn_hi_type_owner |= RQ_CTXT_WQ_PAGE_SET(3, WQE_TYPE);
		if (support_rq_sw_compact_wqe) {
			rq_ctxt->cqe_sge_len |= RQ_CTXT_CQE_LEN_SET(cqe_aggregate_num, MAX_COUNT);
			ci_dma_base = HINIC5_CI_PADDR(nic_io->rq_ci_dma_base, rq->q_id);
			rq_ctxt->pi_paddr_hi = upper_32_bits(ci_dma_base >> RQ_CI_ADDR_SHIFT);
			rq_ctxt->pi_paddr_lo = lower_32_bits(ci_dma_base >> RQ_CI_ADDR_SHIFT);
		}
		break;
	default:
		pr_err("Invalid rq wqe type: %u", wqe_type);
	}

	rq_ctxt->wq_pfn_lo = wq_page_pfn_lo;

	rq_ctxt->pref_ci_owner =
		RQ_CTXT_PREF_SET(CI_HIGN_IDX(ci_start), CI_HI) |
		RQ_CTXT_PREF_SET(1, OWNER);

	rq_ctxt->pref_wq_pfn_hi_ci =
		RQ_CTXT_PREF_SET(wq_page_pfn_hi, WQ_PFN_HI) |
		RQ_CTXT_PREF_SET(ci_start, CI_LOW);

	rq_ctxt->pref_wq_pfn_lo = wq_page_pfn_lo;

	rq_ctxt->wq_block_pfn_hi =
		RQ_CTXT_WQ_BLOCK_SET(wq_block_pfn_hi, PFN_HI);

	rq_ctxt->wq_block_pfn_lo = wq_block_pfn_lo;

	hinic5_cpu_to_be32(rq_ctxt, sizeof(*rq_ctxt));
}

static inline u16 hinic5_get_max_ctxts(u16 num_qps, u16 cmd_buf_size)
{
	u16 max_ctxts = (cmd_buf_size - HINIC5_QP_CTXT_HEADER_SIZE) / sizeof(struct hinic5_rq_ctxt);

	max_ctxts = min_t(u16, HINIC5_Q_CTXT_MAX, max_ctxts);
	return (u16)min(max_ctxts, num_qps);
}

static int init_sq_ctxts(struct hinic5_nic_io *nic_io)
{
	struct hinic5_cmd_buf *cmd_buf = NULL;
	u64 out_param = 0;
	u16 q_id, max_ctxts, use_buf_size;
	int err = 0;
	u8 cmd;
	u32 qp_nums = nic_io->num_qps + nic_io->xdp_qps;

	cmd_buf = hinic5_alloc_cmd_buf(nic_io->hwdev);
	if (!cmd_buf) {
		nic_err(nic_io->dev_hdl, "Failed to allocate cmd buf\n");
		return -ENOMEM;
	}

	q_id = 0;
	while (q_id < qp_nums) {
		max_ctxts = hinic5_get_max_ctxts(qp_nums - q_id, cmd_buf->size);
		use_buf_size =
			HINIC5_QP_CTXT_HEADER_SIZE + max_ctxts * sizeof(struct hinic5_sq_ctxt);
		memset(cmd_buf->buf, 0, use_buf_size);

		cmd = nic_io->cmdq_ops->prepare_cmd_buf_qp_context_multi_store(nic_io, cmd_buf,
			HINIC5_QP_CTXT_TYPE_SQ, q_id, max_ctxts);

		err = hinic5_cmdq_direct_resp(nic_io->hwdev, HINIC5_MOD_L2NIC,
					      cmd, cmd_buf, &out_param, 0, HINIC5_CHANNEL_NIC);
		if (err != 0 || out_param != 0) {
			nic_err(nic_io->dev_hdl, "Failed to set SQ ctxts, err: %d, out_param: 0x%llx\n",
				err, out_param);

			err = -EFAULT;
			break;
		}

		q_id += max_ctxts;
	}

	hinic5_free_cmd_buf(nic_io->hwdev, cmd_buf);

	return err;
}

static int init_rq_ctxts(struct hinic5_nic_io *nic_io)
{
	struct hinic5_cmd_buf *cmd_buf = NULL;
	u64 out_param = 0;
	u16 q_id, max_ctxts, use_buf_size;
	u8 cmd;
	int err = 0;

	cmd_buf = hinic5_alloc_cmd_buf(nic_io->hwdev);
	if (!cmd_buf) {
		nic_err(nic_io->dev_hdl, "Failed to allocate cmd buf\n");
		return -ENOMEM;
	}

	q_id = 0;
	while (q_id < nic_io->num_qps) {
		max_ctxts = hinic5_get_max_ctxts(nic_io->num_qps - q_id, cmd_buf->size);
		use_buf_size =
			HINIC5_QP_CTXT_HEADER_SIZE + max_ctxts * sizeof(struct hinic5_rq_ctxt);
		memset(cmd_buf->buf, 0, use_buf_size);

		cmd = nic_io->cmdq_ops->prepare_cmd_buf_qp_context_multi_store(nic_io, cmd_buf,
			HINIC5_QP_CTXT_TYPE_RQ, q_id, max_ctxts);
		err = hinic5_cmdq_direct_resp(nic_io->hwdev, HINIC5_MOD_L2NIC,
					      cmd, cmd_buf, &out_param, 0,
					      HINIC5_CHANNEL_NIC);
		if (err != 0 || out_param != 0) {
			nic_err(nic_io->dev_hdl, "Failed to set RQ ctxts, err: %d, out_param: 0x%llx\n",
				err, out_param);

			err = -EFAULT;
			break;
		}

		q_id += max_ctxts;
	}

	hinic5_free_cmd_buf(nic_io->hwdev, cmd_buf);

	return err;
}

static int init_qp_ctxts(struct hinic5_nic_io *nic_io)
{
	int err;

	err = init_sq_ctxts(nic_io);
	if (err != 0)
		return err;

	err = init_rq_ctxts(nic_io);
	if (err != 0)
		return err;

	return 0;
}

static int clean_queue_offload_ctxt(struct hinic5_nic_io *nic_io,
				    enum hinic5_qp_ctxt_type ctxt_type)
{
	struct hinic5_cmd_buf *cmd_buf = NULL;
	u64 out_param = 0;
	u8 cmd;
	int err;

	cmd_buf = hinic5_alloc_cmd_buf(nic_io->hwdev);
	if (!cmd_buf) {
		nic_err(nic_io->dev_hdl, "Failed to allocate cmd buf\n");
		return -ENOMEM;
	}

	if (nic_io->cmdq_ops)
		cmd = nic_io->cmdq_ops->prepare_cmd_buf_clean_tso_lro_space(nic_io, cmd_buf,
									    ctxt_type);
	else
		return -ENOMEM;

	err = hinic5_cmdq_direct_resp(nic_io->hwdev, HINIC5_MOD_L2NIC,
				      cmd, cmd_buf, &out_param, 0,
				      HINIC5_CHANNEL_NIC);
	if (err != 0 || out_param != 0) {
		nic_err(nic_io->dev_hdl, "Failed to clean queue offload ctxts, err: %d,out_param: 0x%llx\n",
			err, out_param);

		err = -EFAULT;
	}

	hinic5_free_cmd_buf(nic_io->hwdev, cmd_buf);

	return err;
}

static int clean_qp_offload_ctxt(struct hinic5_nic_io *nic_io)
{
	/* clean LRO/TSO context space */
	return ((clean_queue_offload_ctxt(nic_io, HINIC5_QP_CTXT_TYPE_SQ) != 0) ||
		(clean_queue_offload_ctxt(nic_io, HINIC5_QP_CTXT_TYPE_RQ) != 0));
}

static int init_sq_ci_ctxts(struct hinic5_nic_io *nic_io)
{
	struct hinic5_sq_attr sq_attr;
	u16 q_id;
	int err;
	u32 qp_nums;

	qp_nums = nic_io->num_qps + nic_io->xdp_qps;

	for (q_id = 0; q_id < qp_nums; q_id++) {
		sq_attr.ci_dma_base =
			HINIC5_CI_PADDR(nic_io->sq_ci_dma_base, q_id);
		sq_attr.pending_limit = tx_pending_limit;
		sq_attr.coalescing_time = tx_coalescing_time;
		sq_attr.intr_en = 1;
		sq_attr.intr_idx = nic_io->sq[q_id].msix_entry_idx;
		sq_attr.l2nic_sqn = q_id;
		sq_attr.dma_attr_off = 0;
		err = hinic5_set_sq_ci_ctx(nic_io, &sq_attr);
		if (err != 0) {
			nic_err(nic_io->dev_hdl, "Failed to set sq ci context\n");
			return -EFAULT;
		}
	}

	return 0;
}

static int init_rq_ci_ctxts(struct hinic5_nic_io *nic_io)
{
	struct hinic5_rq_attr rq_attr;
	u16 q_id;
	int err;

	for (q_id = 0; q_id < nic_io->num_qps; q_id++) {
		rq_attr.ci_dma_base = 0;
		rq_attr.pending_limit = 0;
		rq_attr.coalescing_time = 0;
		rq_attr.intr_idx = nic_io->rq[q_id].msix_entry_idx;
		rq_attr.l2nic_rqn = q_id;
		rq_attr.cqe_type = 0;
		if (hinic5_get_rq_wqe_type(nic_io->hwdev) == HINIC5_COMPACT_RQ_WQE) {
			rq_attr.cqe_type = 1;
			rq_attr.ci_dma_base = HINIC5_CI_PADDR(nic_io->rq_ci_dma_base, q_id);
			rq_attr.coalescing_time = RX_CQE_TIMER_LOOP;
			rq_attr.pending_limit = RX_CQE_COALESCE_NUM;
		}

		err = hinic5_set_rq_ci_ctx(nic_io, &rq_attr);
		if (err != 0) {
			nic_err(nic_io->dev_hdl, "Failed to set rq ci context\n");
			return -EFAULT;
		}
	}

	return 0;
}

/* init qps ctxt and set sq ci attr and arm all sq */
int hinic5_init_qp_ctxts(void *hwdev)
{
	struct hinic5_nic_io *nic_io = NULL;
	u32 rq_depth;
	int err;

	if (!hwdev)
		return -EINVAL;

	nic_io = hinic5_get_service_adapter(hwdev, SERVICE_T_NIC);
	if (!nic_io)
		return -EFAULT;

	err = init_qp_ctxts(nic_io);
	if (err != 0) {
		nic_err(nic_io->dev_hdl, "Failed to init QP ctxts\n");
		return err;
	}

	/* clean LRO/TSO context space */
	err = clean_qp_offload_ctxt(nic_io);
	if (err != 0) {
		nic_err(nic_io->dev_hdl, "Failed to clean qp offload ctxts\n");
		return err;
	}

	if (nic_io->enable_queue_pooling == 0 || nic_io->first_enable_queue_pooling != 0) {
		nic_io->first_enable_queue_pooling = 0;
		rq_depth = nic_io->rq[0].wq.q_depth << nic_io->rq[0].wqe_type;
		err = hinic5_set_root_ctxt(hwdev, rq_depth, nic_io->sq[0].wq.q_depth,
					   nic_io->rx_buff_len, HINIC5_CHANNEL_NIC);
		if (err != 0) {
			nic_err(nic_io->dev_hdl, "Failed to set root context\n");
			return err;
		}
	}

	err = init_sq_ci_ctxts(nic_io);
	if (err != 0)
		goto clean_root_ctxt;

	if (HINIC5_SUPPORT_RX_HW_COMPACT_CQE(hwdev)) {
		/* init rxq cqe context */
		err = init_rq_ci_ctxts(nic_io);
		if (err != 0)
			goto clean_root_ctxt;
	}

	return 0;

clean_root_ctxt:
	hinic5_clean_root_ctxt(hwdev, HINIC5_CHANNEL_NIC);

	return err;
}

void hinic5_free_qp_ctxts(void *hwdev)
{
	if (!hwdev)
		return;

	hinic5_clean_root_ctxt(hwdev, HINIC5_CHANNEL_NIC);
}

static int hinic5_update_sq_coalesce(struct hinic5_nic_io *nic_io, u32 sq_id, u8 num, u8 time)
{
	struct hinic5_sq_attr sq_attr = {0};
	int err;

	sq_attr.ci_dma_base = HINIC5_CI_PADDR(nic_io->sq_ci_dma_base, sq_id);
	sq_attr.pending_limit = num;
	sq_attr.coalescing_time = time;
	sq_attr.intr_en = 1;
	sq_attr.intr_idx = nic_io->sq[sq_id].msix_entry_idx;
	sq_attr.l2nic_sqn = sq_id;
	err = hinic5_set_sq_ci_ctx(nic_io, &sq_attr);
	if (err != 0) {
		nic_err(nic_io->dev_hdl, "Failed to update sq coalesce\n");
		return -EFAULT;
	}

	return 0;
}

static int hinic5_update_rq_coalesce(struct hinic5_nic_io *nic_io, u32 rq_id, u8 num, u8 time)
{
	struct hinic5_rq_attr rq_attr = {0};
	int err;

	rq_attr.ci_dma_base = 0;
	rq_attr.pending_limit = num;
	rq_attr.coalescing_time = time;
	rq_attr.intr_idx = nic_io->rq[rq_id].msix_entry_idx;
	rq_attr.l2nic_rqn = rq_id;
	rq_attr.cqe_type = 0;
	if (hinic5_get_rq_wqe_type(nic_io->hwdev) == HINIC5_COMPACT_RQ_WQE) {
		rq_attr.cqe_type = 1;
		rq_attr.ci_dma_base = HINIC5_CI_PADDR(nic_io->rq_ci_dma_base, rq_id);
	}
	err = hinic5_set_rq_ci_ctx(nic_io, &rq_attr);
	if (err != 0) {
		nic_err(nic_io->dev_hdl, "Failed to update rq coalesce\n");
		return -EFAULT;
	}

	return 0;
}

int hinic5_set_sq_rq_coalesce_cfg(void *hwdev, u32 q_id, u32 type,
				  struct hinic5_qp_coalesce_info *coal_info)
{
	struct hinic5_nic_io *nic_io = NULL;
	struct interrupt_info info = {0};
	int err;

	if (!hwdev)
		return -EINVAL;

	nic_io = hinic5_get_service_adapter(hwdev, SERVICE_T_NIC);
	if (!nic_io)
		return -EINVAL;

	if (!HINIC5_SUPPORT_SQ_RQ_CI_COALESCE(hwdev)) {
		info.coalesc_timer_cfg = coal_info->coalesce_timer_cfg;
		info.pending_limt = coal_info->pending_limt;
		info.interrupt_coalesc_set = 1;
		info.msix_index = nic_io->sq[q_id].msix_entry_idx;
		info.resend_timer_cfg = HINIC5_DEAULT_TXRX_MSIX_RESEND_TIMER_CFG;
		return hinic5_set_interrupt_cfg(hwdev, info, HINIC5_CHANNEL_NIC);
	}

	if ((type & HINIC5_SQ_COALESCE) != 0) {
		err = hinic5_update_sq_coalesce(nic_io, q_id, coal_info->tx_pending_limt,
						coal_info->tx_coalesce_timer_cfg);
		if (err != 0)
			return err;
	}

	if ((type & HINIC5_RQ_COALESCE) != 0) {
		err = hinic5_update_rq_coalesce(nic_io, q_id, coal_info->rx_pending_limt,
						coal_info->rx_coalesce_timer_cfg);
		if (err != 0)
			return err;
	}
	return 0;
}

#ifdef __UEFI__
void hinic5_write_db(void *pcidev, struct hinic5_io_queue *queue, int cos,
		     u8 cflag, u16 pi)
{
	struct hinic5_nic_db db;
	BUS_IO_PROTOCOL *BusIo = pcidev;
	EFI_STATUS Status;

	db.db_info =
		DB_INFO_SET(SRC_TYPE, TYPE) | DB_INFO_SET(cflag, CFLAG) |
		DB_INFO_SET(cos, COS) | DB_INFO_SET(queue->q_id, QID);
	db.pi_hi = DB_PI_HIGH(pi);
	/* Data should be written to HW in Big Endian Format */
	db.db_info = hinic5_hw_be32(db.db_info);
	db.pi_hi = hinic5_hw_be32(db.pi_hi);

	MemoryFence();
	Status = BusIo->Mem.Write(BusIo, EfiBusIoWidthUint64, HINIC5_DB_BAR,
				  (u64)(DB_ADDR(queue, pi)), 1,
				  (void *)(&db.db_info));
	MemoryFence();

	if (EFI_ERROR(Status))
		DEBUGPRINT(CRITICAL, "Write doorbell fails: %r\n", Status);
}
#endif
