// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mlp_Block_if_end_i_i126_9218223_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        shl_ln887_8_cast_loc_c_din,
        shl_ln887_8_cast_loc_c_num_data_valid,
        shl_ln887_8_cast_loc_c_fifo_cap,
        shl_ln887_8_cast_loc_c_full_n,
        shl_ln887_8_cast_loc_c_write,
        shl_ln887_7_cast_loc_c266_din,
        shl_ln887_7_cast_loc_c266_num_data_valid,
        shl_ln887_7_cast_loc_c266_fifo_cap,
        shl_ln887_7_cast_loc_c266_full_n,
        shl_ln887_7_cast_loc_c266_write,
        shl_ln887_4_cast11_loc_c_din,
        shl_ln887_4_cast11_loc_c_num_data_valid,
        shl_ln887_4_cast11_loc_c_fifo_cap,
        shl_ln887_4_cast11_loc_c_full_n,
        shl_ln887_4_cast11_loc_c_write,
        shl_ln887_2_cast9_loc_c_din,
        shl_ln887_2_cast9_loc_c_num_data_valid,
        shl_ln887_2_cast9_loc_c_fifo_cap,
        shl_ln887_2_cast9_loc_c_full_n,
        shl_ln887_2_cast9_loc_c_write,
        shl_ln887_1_cast8_loc_c_din,
        shl_ln887_1_cast8_loc_c_num_data_valid,
        shl_ln887_1_cast8_loc_c_fifo_cap,
        shl_ln887_1_cast8_loc_c_full_n,
        shl_ln887_1_cast8_loc_c_write,
        ap_return_0,
        ap_return_1
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [30:0] p_read;
input  [36:0] p_read1;
input  [42:0] p_read2;
input  [45:0] p_read3;
input  [42:0] p_read4;
input  [42:0] p_read5;
input  [46:0] p_read6;
input  [46:0] p_read7;
input  [41:0] p_read8;
input  [43:0] p_read9;
input  [38:0] p_read10;
output  [43:0] shl_ln887_8_cast_loc_c_din;
input  [3:0] shl_ln887_8_cast_loc_c_num_data_valid;
input  [3:0] shl_ln887_8_cast_loc_c_fifo_cap;
input   shl_ln887_8_cast_loc_c_full_n;
output   shl_ln887_8_cast_loc_c_write;
output  [41:0] shl_ln887_7_cast_loc_c266_din;
input  [3:0] shl_ln887_7_cast_loc_c266_num_data_valid;
input  [3:0] shl_ln887_7_cast_loc_c266_fifo_cap;
input   shl_ln887_7_cast_loc_c266_full_n;
output   shl_ln887_7_cast_loc_c266_write;
output  [42:0] shl_ln887_4_cast11_loc_c_din;
input  [2:0] shl_ln887_4_cast11_loc_c_num_data_valid;
input  [2:0] shl_ln887_4_cast11_loc_c_fifo_cap;
input   shl_ln887_4_cast11_loc_c_full_n;
output   shl_ln887_4_cast11_loc_c_write;
output  [45:0] shl_ln887_2_cast9_loc_c_din;
input  [3:0] shl_ln887_2_cast9_loc_c_num_data_valid;
input  [3:0] shl_ln887_2_cast9_loc_c_fifo_cap;
input   shl_ln887_2_cast9_loc_c_full_n;
output   shl_ln887_2_cast9_loc_c_write;
output  [42:0] shl_ln887_1_cast8_loc_c_din;
input  [3:0] shl_ln887_1_cast8_loc_c_num_data_valid;
input  [3:0] shl_ln887_1_cast8_loc_c_fifo_cap;
input   shl_ln887_1_cast8_loc_c_full_n;
output   shl_ln887_1_cast8_loc_c_write;
output  [55:0] ap_return_0;
output  [31:0] ap_return_1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg shl_ln887_8_cast_loc_c_write;
reg shl_ln887_7_cast_loc_c266_write;
reg shl_ln887_4_cast11_loc_c_write;
reg shl_ln887_2_cast9_loc_c_write;
reg shl_ln887_1_cast8_loc_c_write;
reg[55:0] ap_return_0;
reg[31:0] ap_return_1;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    shl_ln887_8_cast_loc_c_blk_n;
reg    shl_ln887_7_cast_loc_c266_blk_n;
reg    shl_ln887_4_cast11_loc_c_blk_n;
reg    shl_ln887_2_cast9_loc_c_blk_n;
reg    shl_ln887_1_cast8_loc_c_blk_n;
wire   [36:0] r_V_fu_230_p2;
reg   [36:0] r_V_reg_584;
wire   [42:0] r_V_42_fu_236_p2;
reg   [42:0] r_V_42_reg_589;
wire   [45:0] mul_ln1393_fu_242_p2;
reg   [45:0] mul_ln1393_reg_594;
wire    ap_CS_fsm_state2;
reg   [31:0] tmp_s_reg_604;
wire   [46:0] r_V_45_fu_385_p2;
reg   [46:0] r_V_45_reg_609;
wire   [46:0] r_V_46_fu_391_p2;
reg   [46:0] r_V_46_reg_614;
wire   [41:0] r_V_47_fu_397_p2;
reg   [41:0] r_V_47_reg_619;
reg    ap_block_state1;
wire    ap_CS_fsm_state3;
wire  signed [20:0] r_V_fu_230_p1;
wire   [26:0] r_V_42_fu_236_p1;
wire   [30:0] mul_ln1393_fu_242_p1;
wire  signed [39:0] sext_ln1393_fu_248_p1;
wire   [39:0] ret_V_fu_251_p2;
wire   [21:0] tmp_fu_257_p4;
wire   [39:0] lhs_V_fu_267_p3;
wire  signed [42:0] sext_ln1393_34_fu_275_p1;
wire   [43:0] zext_ln1393_fu_279_p1;
wire  signed [43:0] sext_ln1393_35_fu_283_p1;
wire   [43:0] ret_V_54_fu_286_p2;
wire   [45:0] zext_ln1393_1_fu_292_p1;
wire   [45:0] ret_V_46_fu_296_p2;
wire   [26:0] r_V_43_fu_311_p1;
wire   [42:0] r_V_43_fu_311_p2;
wire   [27:0] lhs_V_41_fu_301_p4;
wire   [45:0] lhs_V_42_fu_320_p3;
wire  signed [46:0] sext_ln1393_36_fu_328_p1;
wire  signed [46:0] sext_ln1316_fu_316_p1;
wire   [46:0] ret_V_47_fu_332_p2;
wire   [28:0] tmp_18_fu_338_p4;
wire   [46:0] tmp_19_fu_348_p3;
wire   [26:0] r_V_44_fu_360_p1;
wire   [42:0] r_V_44_fu_360_p2;
wire  signed [49:0] lhs_V_43_fu_356_p1;
wire  signed [49:0] sext_ln1393_37_fu_365_p1;
wire   [49:0] ret_V_48_fu_369_p2;
wire  signed [30:0] r_V_45_fu_385_p1;
wire  signed [30:0] r_V_46_fu_391_p1;
wire  signed [25:0] r_V_47_fu_397_p1;
wire   [49:0] lhs_V_44_fu_406_p3;
wire  signed [49:0] sext_ln1393_38_fu_413_p1;
wire   [49:0] ret_V_49_fu_416_p2;
wire   [31:0] tmp_26_fu_422_p4;
wire   [49:0] lhs_V_45_fu_432_p3;
wire  signed [49:0] sext_ln1393_39_fu_440_p1;
wire   [49:0] ret_V_50_fu_443_p2;
wire   [31:0] tmp_27_fu_449_p4;
wire   [49:0] lhs_V_46_fu_459_p3;
wire  signed [49:0] sext_ln1393_40_fu_467_p1;
wire   [49:0] ret_V_51_fu_470_p2;
wire   [31:0] tmp_28_fu_476_p4;
wire   [27:0] r_V_48_fu_494_p1;
wire   [43:0] r_V_48_fu_494_p2;
wire   [49:0] lhs_V_47_fu_486_p3;
wire  signed [49:0] sext_ln1393_41_fu_499_p1;
wire   [49:0] ret_V_52_fu_503_p2;
wire   [31:0] tmp_29_fu_509_p4;
wire   [22:0] r_V_49_fu_527_p1;
wire   [38:0] r_V_49_fu_527_p2;
wire   [49:0] lhs_V_48_fu_519_p3;
wire  signed [49:0] sext_ln1393_42_fu_532_p1;
wire   [49:0] ret_V_53_fu_536_p2;
wire   [55:0] zext_ln1319_fu_402_p1;
reg   [55:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_return_0_preg = 56'd0;
#0 ap_return_1_preg = 32'd0;
end

mlp_mul_37s_21s_37_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 37 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 37 ))
mul_37s_21s_37_1_1_U29(
    .din0(p_read1),
    .din1(r_V_fu_230_p1),
    .dout(r_V_fu_230_p2)
);

mlp_mul_43s_27ns_43_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 43 ),
    .din1_WIDTH( 27 ),
    .dout_WIDTH( 43 ))
mul_43s_27ns_43_1_1_U30(
    .din0(p_read2),
    .din1(r_V_42_fu_236_p1),
    .dout(r_V_42_fu_236_p2)
);

mlp_mul_46s_31ns_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 46 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 46 ))
mul_46s_31ns_46_1_1_U31(
    .din0(p_read3),
    .din1(mul_ln1393_fu_242_p1),
    .dout(mul_ln1393_fu_242_p2)
);

mlp_mul_43s_27ns_43_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 43 ),
    .din1_WIDTH( 27 ),
    .dout_WIDTH( 43 ))
mul_43s_27ns_43_1_1_U32(
    .din0(p_read4),
    .din1(r_V_43_fu_311_p1),
    .dout(r_V_43_fu_311_p2)
);

mlp_mul_43s_27ns_43_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 43 ),
    .din1_WIDTH( 27 ),
    .dout_WIDTH( 43 ))
mul_43s_27ns_43_1_1_U33(
    .din0(p_read5),
    .din1(r_V_44_fu_360_p1),
    .dout(r_V_44_fu_360_p2)
);

mlp_mul_47s_31s_47_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 47 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 47 ))
mul_47s_31s_47_1_1_U34(
    .din0(p_read6),
    .din1(r_V_45_fu_385_p1),
    .dout(r_V_45_fu_385_p2)
);

mlp_mul_47s_31s_47_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 47 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 47 ))
mul_47s_31s_47_1_1_U35(
    .din0(p_read7),
    .din1(r_V_46_fu_391_p1),
    .dout(r_V_46_fu_391_p2)
);

mlp_mul_42s_26s_42_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 42 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 42 ))
mul_42s_26s_42_1_1_U36(
    .din0(p_read8),
    .din1(r_V_47_fu_397_p1),
    .dout(r_V_47_fu_397_p2)
);

mlp_mul_44s_28ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 44 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 44 ))
mul_44s_28ns_44_1_1_U37(
    .din0(p_read9),
    .din1(r_V_48_fu_494_p1),
    .dout(r_V_48_fu_494_p2)
);

mlp_mul_39s_23ns_39_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 39 ))
mul_39s_23ns_39_1_1_U38(
    .din0(p_read10),
    .din1(r_V_49_fu_527_p1),
    .dout(r_V_49_fu_527_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_0_preg[0] <= 1'b0;
        ap_return_0_preg[1] <= 1'b0;
        ap_return_0_preg[2] <= 1'b0;
        ap_return_0_preg[3] <= 1'b0;
        ap_return_0_preg[4] <= 1'b0;
        ap_return_0_preg[5] <= 1'b0;
        ap_return_0_preg[6] <= 1'b0;
        ap_return_0_preg[7] <= 1'b0;
        ap_return_0_preg[8] <= 1'b0;
        ap_return_0_preg[9] <= 1'b0;
        ap_return_0_preg[10] <= 1'b0;
        ap_return_0_preg[11] <= 1'b0;
        ap_return_0_preg[12] <= 1'b0;
        ap_return_0_preg[13] <= 1'b0;
        ap_return_0_preg[14] <= 1'b0;
        ap_return_0_preg[15] <= 1'b0;
        ap_return_0_preg[16] <= 1'b0;
        ap_return_0_preg[17] <= 1'b0;
        ap_return_0_preg[18] <= 1'b0;
        ap_return_0_preg[19] <= 1'b0;
        ap_return_0_preg[20] <= 1'b0;
        ap_return_0_preg[21] <= 1'b0;
        ap_return_0_preg[22] <= 1'b0;
        ap_return_0_preg[23] <= 1'b0;
        ap_return_0_preg[24] <= 1'b0;
        ap_return_0_preg[25] <= 1'b0;
        ap_return_0_preg[26] <= 1'b0;
        ap_return_0_preg[27] <= 1'b0;
        ap_return_0_preg[28] <= 1'b0;
        ap_return_0_preg[29] <= 1'b0;
        ap_return_0_preg[30] <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
                        ap_return_0_preg[30 : 0] <= zext_ln1319_fu_402_p1[30 : 0];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_return_1_preg <= {{ret_V_53_fu_536_p2[49:18]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        mul_ln1393_reg_594 <= mul_ln1393_fu_242_p2;
        r_V_42_reg_589 <= r_V_42_fu_236_p2;
        r_V_reg_584 <= r_V_fu_230_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        r_V_45_reg_609 <= r_V_45_fu_385_p2;
        r_V_46_reg_614 <= r_V_46_fu_391_p2;
        r_V_47_reg_619 <= r_V_47_fu_397_p2;
        tmp_s_reg_604 <= {{ret_V_48_fu_369_p2[49:18]}};
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (shl_ln887_1_cast8_loc_c_full_n == 1'b0) | (shl_ln887_2_cast9_loc_c_full_n == 1'b0) | (shl_ln887_4_cast11_loc_c_full_n == 1'b0) | (shl_ln887_7_cast_loc_c266_full_n == 1'b0) | (shl_ln887_8_cast_loc_c_full_n == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_return_0 = zext_ln1319_fu_402_p1;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_return_1 = {{ret_V_53_fu_536_p2[49:18]}};
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        shl_ln887_1_cast8_loc_c_blk_n = shl_ln887_1_cast8_loc_c_full_n;
    end else begin
        shl_ln887_1_cast8_loc_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (shl_ln887_1_cast8_loc_c_full_n == 1'b0) | (shl_ln887_2_cast9_loc_c_full_n == 1'b0) | (shl_ln887_4_cast11_loc_c_full_n == 1'b0) | (shl_ln887_7_cast_loc_c266_full_n == 1'b0) | (shl_ln887_8_cast_loc_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        shl_ln887_1_cast8_loc_c_write = 1'b1;
    end else begin
        shl_ln887_1_cast8_loc_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        shl_ln887_2_cast9_loc_c_blk_n = shl_ln887_2_cast9_loc_c_full_n;
    end else begin
        shl_ln887_2_cast9_loc_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (shl_ln887_1_cast8_loc_c_full_n == 1'b0) | (shl_ln887_2_cast9_loc_c_full_n == 1'b0) | (shl_ln887_4_cast11_loc_c_full_n == 1'b0) | (shl_ln887_7_cast_loc_c266_full_n == 1'b0) | (shl_ln887_8_cast_loc_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        shl_ln887_2_cast9_loc_c_write = 1'b1;
    end else begin
        shl_ln887_2_cast9_loc_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        shl_ln887_4_cast11_loc_c_blk_n = shl_ln887_4_cast11_loc_c_full_n;
    end else begin
        shl_ln887_4_cast11_loc_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (shl_ln887_1_cast8_loc_c_full_n == 1'b0) | (shl_ln887_2_cast9_loc_c_full_n == 1'b0) | (shl_ln887_4_cast11_loc_c_full_n == 1'b0) | (shl_ln887_7_cast_loc_c266_full_n == 1'b0) | (shl_ln887_8_cast_loc_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        shl_ln887_4_cast11_loc_c_write = 1'b1;
    end else begin
        shl_ln887_4_cast11_loc_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        shl_ln887_7_cast_loc_c266_blk_n = shl_ln887_7_cast_loc_c266_full_n;
    end else begin
        shl_ln887_7_cast_loc_c266_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (shl_ln887_1_cast8_loc_c_full_n == 1'b0) | (shl_ln887_2_cast9_loc_c_full_n == 1'b0) | (shl_ln887_4_cast11_loc_c_full_n == 1'b0) | (shl_ln887_7_cast_loc_c266_full_n == 1'b0) | (shl_ln887_8_cast_loc_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        shl_ln887_7_cast_loc_c266_write = 1'b1;
    end else begin
        shl_ln887_7_cast_loc_c266_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        shl_ln887_8_cast_loc_c_blk_n = shl_ln887_8_cast_loc_c_full_n;
    end else begin
        shl_ln887_8_cast_loc_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (shl_ln887_1_cast8_loc_c_full_n == 1'b0) | (shl_ln887_2_cast9_loc_c_full_n == 1'b0) | (shl_ln887_4_cast11_loc_c_full_n == 1'b0) | (shl_ln887_7_cast_loc_c266_full_n == 1'b0) | (shl_ln887_8_cast_loc_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        shl_ln887_8_cast_loc_c_write = 1'b1;
    end else begin
        shl_ln887_8_cast_loc_c_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (shl_ln887_1_cast8_loc_c_full_n == 1'b0) | (shl_ln887_2_cast9_loc_c_full_n == 1'b0) | (shl_ln887_4_cast11_loc_c_full_n == 1'b0) | (shl_ln887_7_cast_loc_c266_full_n == 1'b0) | (shl_ln887_8_cast_loc_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (shl_ln887_1_cast8_loc_c_full_n == 1'b0) | (shl_ln887_2_cast9_loc_c_full_n == 1'b0) | (shl_ln887_4_cast11_loc_c_full_n == 1'b0) | (shl_ln887_7_cast_loc_c266_full_n == 1'b0) | (shl_ln887_8_cast_loc_c_full_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign lhs_V_41_fu_301_p4 = {{ret_V_46_fu_296_p2[45:18]}};

assign lhs_V_42_fu_320_p3 = {{lhs_V_41_fu_301_p4}, {18'd0}};

assign lhs_V_43_fu_356_p1 = $signed(tmp_19_fu_348_p3);

assign lhs_V_44_fu_406_p3 = {{tmp_s_reg_604}, {18'd0}};

assign lhs_V_45_fu_432_p3 = {{tmp_26_fu_422_p4}, {18'd0}};

assign lhs_V_46_fu_459_p3 = {{tmp_27_fu_449_p4}, {18'd0}};

assign lhs_V_47_fu_486_p3 = {{tmp_28_fu_476_p4}, {18'd0}};

assign lhs_V_48_fu_519_p3 = {{tmp_29_fu_509_p4}, {18'd0}};

assign lhs_V_fu_267_p3 = {{tmp_fu_257_p4}, {18'd0}};

assign mul_ln1393_fu_242_p1 = 46'd631251435;

assign r_V_42_fu_236_p1 = 43'd64050464;

assign r_V_43_fu_311_p1 = 43'd51121182;

assign r_V_44_fu_360_p1 = 43'd46628641;

assign r_V_45_fu_385_p1 = 47'd140736704844404;

assign r_V_46_fu_391_p1 = 47'd140736510251364;

assign r_V_47_fu_397_p1 = 42'd4398027865870;

assign r_V_48_fu_494_p1 = 44'd119609346;

assign r_V_49_fu_527_p1 = 39'd2562842;

assign r_V_fu_230_p1 = 37'd137438085240;

assign ret_V_46_fu_296_p2 = (mul_ln1393_reg_594 + zext_ln1393_1_fu_292_p1);

assign ret_V_47_fu_332_p2 = ($signed(sext_ln1393_36_fu_328_p1) + $signed(sext_ln1316_fu_316_p1));

assign ret_V_48_fu_369_p2 = ($signed(lhs_V_43_fu_356_p1) + $signed(sext_ln1393_37_fu_365_p1));

assign ret_V_49_fu_416_p2 = ($signed(lhs_V_44_fu_406_p3) + $signed(sext_ln1393_38_fu_413_p1));

assign ret_V_50_fu_443_p2 = ($signed(lhs_V_45_fu_432_p3) + $signed(sext_ln1393_39_fu_440_p1));

assign ret_V_51_fu_470_p2 = ($signed(lhs_V_46_fu_459_p3) + $signed(sext_ln1393_40_fu_467_p1));

assign ret_V_52_fu_503_p2 = ($signed(lhs_V_47_fu_486_p3) + $signed(sext_ln1393_41_fu_499_p1));

assign ret_V_53_fu_536_p2 = ($signed(lhs_V_48_fu_519_p3) + $signed(sext_ln1393_42_fu_532_p1));

assign ret_V_54_fu_286_p2 = ($signed(zext_ln1393_fu_279_p1) + $signed(sext_ln1393_35_fu_283_p1));

assign ret_V_fu_251_p2 = ($signed(sext_ln1393_fu_248_p1) + $signed(40'd620583452672));

assign sext_ln1316_fu_316_p1 = $signed(r_V_43_fu_311_p2);

assign sext_ln1393_34_fu_275_p1 = $signed(lhs_V_fu_267_p3);

assign sext_ln1393_35_fu_283_p1 = $signed(r_V_42_reg_589);

assign sext_ln1393_36_fu_328_p1 = $signed(lhs_V_42_fu_320_p3);

assign sext_ln1393_37_fu_365_p1 = $signed(r_V_44_fu_360_p2);

assign sext_ln1393_38_fu_413_p1 = $signed(r_V_45_reg_609);

assign sext_ln1393_39_fu_440_p1 = $signed(r_V_46_reg_614);

assign sext_ln1393_40_fu_467_p1 = $signed(r_V_47_reg_619);

assign sext_ln1393_41_fu_499_p1 = $signed(r_V_48_fu_494_p2);

assign sext_ln1393_42_fu_532_p1 = $signed(r_V_49_fu_527_p2);

assign sext_ln1393_fu_248_p1 = $signed(r_V_reg_584);

assign shl_ln887_1_cast8_loc_c_din = p_read2;

assign shl_ln887_2_cast9_loc_c_din = p_read3;

assign shl_ln887_4_cast11_loc_c_din = p_read5;

assign shl_ln887_7_cast_loc_c266_din = p_read8;

assign shl_ln887_8_cast_loc_c_din = p_read9;

assign tmp_18_fu_338_p4 = {{ret_V_47_fu_332_p2[46:18]}};

assign tmp_19_fu_348_p3 = {{tmp_18_fu_338_p4}, {18'd0}};

assign tmp_26_fu_422_p4 = {{ret_V_49_fu_416_p2[49:18]}};

assign tmp_27_fu_449_p4 = {{ret_V_50_fu_443_p2[49:18]}};

assign tmp_28_fu_476_p4 = {{ret_V_51_fu_470_p2[49:18]}};

assign tmp_29_fu_509_p4 = {{ret_V_52_fu_503_p2[49:18]}};

assign tmp_fu_257_p4 = {{ret_V_fu_251_p2[39:18]}};

assign zext_ln1319_fu_402_p1 = p_read;

assign zext_ln1393_1_fu_292_p1 = ret_V_54_fu_286_p2;

assign zext_ln1393_fu_279_p1 = $unsigned(sext_ln1393_34_fu_275_p1);

always @ (posedge ap_clk) begin
    ap_return_0_preg[55:31] <= 25'b0000000000000000000000000;
end

endmodule //mlp_Block_if_end_i_i126_9218223_proc
