Analysis & Synthesis report for Bot_Traversal_Final
Thu Feb 24 22:25:23 2022
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |BDv|SM1511_CDM:b2v_inst4|next_bit_state
 11. State Machine - |BDv|SM1511_CDM:b2v_inst4|current_bit_state
 12. State Machine - |BDv|SM1511_CDM:b2v_inst4|current_state
 13. State Machine - |BDv|SM1511_CD:b2v_inst3|data_frame_reg
 14. State Machine - |BDv|adc_control:b2v_inst|data_frame_reg
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for sld_signaltap:auto_signaltap_0
 21. Parameter Settings for User Entity Instance: SM1511_CDM:b2v_inst4
 22. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 23. Port Connectivity Checks: "SM1511_CD:b2v_inst3"
 24. Signal Tap Logic Analyzer Settings
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Connections to In-System Debugging Instance "auto_signaltap_0"
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Feb 24 22:25:23 2022       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; Bot_Traversal_Final                         ;
; Top-level Entity Name              ; BDv                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,826                                       ;
;     Total combinational functions  ; 1,906                                       ;
;     Dedicated logic registers      ; 1,805                                       ;
; Total registers                    ; 1805                                        ;
; Total pins                         ; 24                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 290,816                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                               ;
+------------------------------------------------------------------+--------------------+---------------------+
; Option                                                           ; Setting            ; Default Value       ;
+------------------------------------------------------------------+--------------------+---------------------+
; Device                                                           ; EP4CE22F17C6       ;                     ;
; Top-level entity name                                            ; BDv                ; Bot_Traversal_Final ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V           ;
; Maximum processors allowed for parallel compilation              ; All                ;                     ;
; Use smart compilation                                            ; Off                ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                  ;
; Enable compact report table                                      ; Off                ; Off                 ;
; Restructure Multiplexers                                         ; Auto               ; Auto                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                 ;
; Preserve fewer node names                                        ; On                 ; On                  ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable              ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001        ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993           ;
; State Machine Processing                                         ; Auto               ; Auto                ;
; Safe State Machine                                               ; Off                ; Off                 ;
; Extract Verilog State Machines                                   ; On                 ; On                  ;
; Extract VHDL State Machines                                      ; On                 ; On                  ;
; Ignore Verilog initial constructs                                ; Off                ; Off                 ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                  ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                  ;
; Parallel Synthesis                                               ; On                 ; On                  ;
; DSP Block Balancing                                              ; Auto               ; Auto                ;
; NOT Gate Push-Back                                               ; On                 ; On                  ;
; Power-Up Don't Care                                              ; On                 ; On                  ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                 ;
; Remove Duplicate Registers                                       ; On                 ; On                  ;
; Ignore CARRY Buffers                                             ; Off                ; Off                 ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                 ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                 ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                 ;
; Ignore LCELL Buffers                                             ; Off                ; Off                 ;
; Ignore SOFT Buffers                                              ; On                 ; On                  ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                 ;
; Optimization Technique                                           ; Balanced           ; Balanced            ;
; Carry Chain Length                                               ; 70                 ; 70                  ;
; Auto Carry Chains                                                ; On                 ; On                  ;
; Auto Open-Drain Pins                                             ; On                 ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                 ;
; Auto ROM Replacement                                             ; On                 ; On                  ;
; Auto RAM Replacement                                             ; On                 ; On                  ;
; Auto DSP Block Replacement                                       ; On                 ; On                  ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                ;
; Auto Clock Enable Replacement                                    ; On                 ; On                  ;
; Strict RAM Replacement                                           ; Off                ; Off                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                  ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                 ;
; Auto RAM Block Balancing                                         ; On                 ; On                  ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                 ;
; Auto Resource Sharing                                            ; Off                ; Off                 ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                 ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                 ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                 ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                  ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                 ;
; Timing-Driven Synthesis                                          ; On                 ; On                  ;
; Report Parameter Settings                                        ; On                 ; On                  ;
; Report Source Assignments                                        ; On                 ; On                  ;
; Report Connectivity Checks                                       ; On                 ; On                  ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                 ;
; Synchronization Register Chain Length                            ; 2                  ; 2                   ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation  ;
; HDL message level                                                ; Level2             ; Level2              ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                 ;
; Clock MUX Protection                                             ; On                 ; On                  ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                 ;
; Block Design Naming                                              ; Auto               ; Auto                ;
; SDC constraint protection                                        ; Off                ; Off                 ;
; Synthesis Effort                                                 ; Auto               ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                  ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium              ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                  ;
+------------------------------------------------------------------+--------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                          ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------+
; BDv.v                                                              ; yes             ; User Verilog HDL File                        ; D:/Bot Traversal Final with turn 1/BDv.v                                                              ;             ;
; adc_control.v                                                      ; yes             ; User Verilog HDL File                        ; D:/Bot Traversal Final with turn 1/adc_control.v                                                      ;             ;
; SM1511_FILTER.v                                                    ; yes             ; User Verilog HDL File                        ; D:/Bot Traversal Final with turn 1/SM1511_FILTER.v                                                    ;             ;
; PWM.v                                                              ; yes             ; User Verilog HDL File                        ; D:/Bot Traversal Final with turn 1/PWM.v                                                              ;             ;
; BLF.v                                                              ; yes             ; User Verilog HDL File                        ; D:/Bot Traversal Final with turn 1/BLF.v                                                              ;             ;
; Turn.v                                                             ; yes             ; User Verilog HDL File                        ; D:/Bot Traversal Final with turn 1/Turn.v                                                             ;             ;
; SM1511_CD.v                                                        ; yes             ; User Verilog HDL File                        ; D:/Bot Traversal Final with turn 1/SM1511_CD.v                                                        ;             ;
; SM1511_CDM.v                                                       ; yes             ; User Verilog HDL File                        ; D:/Bot Traversal Final with turn 1/SM1511_CDM.v                                                       ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_signaltap.vhd                              ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                         ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_ela_control.vhd                            ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                               ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_constant.inc                               ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dffeea.inc                                     ;             ;
; aglobal191.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                 ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                  ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                   ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                         ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                                 ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                          ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                    ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                 ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                  ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                     ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                                     ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                   ;             ;
; db/altsyncram_eb24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Bot Traversal Final with turn 1/db/altsyncram_eb24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.tdf                                   ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/others/maxplus2/memmodes.inc                                 ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_hdffe.inc                                    ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                            ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.inc                                 ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf                                    ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/muxlut.inc                                     ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                                   ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc                                   ;             ;
; db/mux_tsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Bot Traversal Final with turn 1/db/mux_tsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.tdf                                 ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/declut.inc                                     ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc                                ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/Bot Traversal Final with turn 1/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf                                ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cmpconst.inc                                   ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc                                ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                        ;             ;
; db/cntr_jgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Bot Traversal Final with turn 1/db/cntr_jgi.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Bot Traversal Final with turn 1/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_m9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Bot Traversal Final with turn 1/db/cntr_m9j.tdf                                                    ;             ;
; db/cntr_ggi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Bot Traversal Final with turn 1/db/cntr_ggi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Bot Traversal Final with turn 1/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Bot Traversal Final with turn 1/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Bot Traversal Final with turn 1/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                 ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv              ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_hub.vhd                                    ; altera_sld  ;
; db/ip/sld5a1c20b0/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Bot Traversal Final with turn 1/db/ip/sld5a1c20b0/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Bot Traversal Final with turn 1/db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/Bot Traversal Final with turn 1/db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Bot Traversal Final with turn 1/db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/Bot Traversal Final with turn 1/db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Bot Traversal Final with turn 1/db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                               ;             ;
; BD_v.v                                                             ; yes             ; User Verilog HDL File                        ; BD_v.v                                                                                                ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf                                   ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.inc                                   ;             ;
; multcore.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf                                   ;             ;
; csa_add.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/csa_add.inc                                    ;             ;
; mpar_add.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.inc                                   ;             ;
; muleabz.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/muleabz.inc                                    ;             ;
; mul_lfrg.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mul_lfrg.inc                                   ;             ;
; mul_boothc.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mul_boothc.inc                                 ;             ;
; alt_ded_mult.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_ded_mult.inc                               ;             ;
; alt_ded_mult_y.inc                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                             ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dffpipe.inc                                    ;             ;
; mpar_add.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf                                   ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/addcore.inc                                    ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/look_add.inc                                   ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                        ;             ;
; db/add_sub_ngh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Bot Traversal Final with turn 1/db/add_sub_ngh.tdf                                                 ;             ;
; altshift.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.tdf                                   ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 2,826        ;
;                                             ;              ;
; Total combinational functions               ; 1906         ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 776          ;
;     -- 3 input functions                    ; 485          ;
;     -- <=2 input functions                  ; 645          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 1352         ;
;     -- arithmetic mode                      ; 554          ;
;                                             ;              ;
; Total registers                             ; 1805         ;
;     -- Dedicated logic registers            ; 1805         ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 24           ;
; Total memory bits                           ; 290816       ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; clk_50~input ;
; Maximum fan-out                             ; 1095         ;
; Total fan-out                               ; 12773        ;
; Average fan-out                             ; 3.33         ;
+---------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |BDv                                                                                                                                    ; 1906 (1)            ; 1805 (0)                  ; 290816      ; 0            ; 0       ; 0         ; 24   ; 0            ; |BDv                                                                                                                                                                                                                                                                                                                                            ; BDv                               ; work         ;
;    |BLF:b2v_inst1|                                                                                                                      ; 94 (94)             ; 53 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|BLF:b2v_inst1                                                                                                                                                                                                                                                                                                                              ; BLF                               ; work         ;
;    |PWM:b2v_inst12|                                                                                                                     ; 69 (69)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|PWM:b2v_inst12                                                                                                                                                                                                                                                                                                                             ; PWM                               ; work         ;
;    |PWM:b2v_inst15|                                                                                                                     ; 32 (32)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|PWM:b2v_inst15                                                                                                                                                                                                                                                                                                                             ; PWM                               ; work         ;
;    |PWM:b2v_inst9|                                                                                                                      ; 50 (50)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|PWM:b2v_inst9                                                                                                                                                                                                                                                                                                                              ; PWM                               ; work         ;
;    |SM1511_CD:b2v_inst3|                                                                                                                ; 224 (224)           ; 109 (109)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|SM1511_CD:b2v_inst3                                                                                                                                                                                                                                                                                                                        ; SM1511_CD                         ; work         ;
;    |SM1511_CDM:b2v_inst4|                                                                                                               ; 188 (188)           ; 90 (90)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|SM1511_CDM:b2v_inst4                                                                                                                                                                                                                                                                                                                       ; SM1511_CDM                        ; work         ;
;    |SM1511_FILTER:b2v_inst10|                                                                                                           ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|SM1511_FILTER:b2v_inst10                                                                                                                                                                                                                                                                                                                   ; SM1511_FILTER                     ; work         ;
;    |SM1511_FILTER:b2v_inst11|                                                                                                           ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|SM1511_FILTER:b2v_inst11                                                                                                                                                                                                                                                                                                                   ; SM1511_FILTER                     ; work         ;
;    |Turn:b2v_inst2|                                                                                                                     ; 351 (351)           ; 140 (140)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|Turn:b2v_inst2                                                                                                                                                                                                                                                                                                                             ; Turn                              ; work         ;
;    |adc_control:b2v_inst|                                                                                                               ; 158 (158)           ; 53 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|adc_control:b2v_inst                                                                                                                                                                                                                                                                                                                       ; adc_control                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 124 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 123 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 123 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 123 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 122 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 122 (83)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 602 (2)             ; 1222 (142)                ; 290816      ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 600 (0)             ; 1080 (0)                  ; 290816      ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 600 (88)            ; 1080 (368)                ; 290816      ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 27 (0)              ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_tsc:auto_generated|                                                                                              ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                              ; mux_tsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 290816      ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_eb24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 290816      ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated                                                                                                                                                 ; altsyncram_eb24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 93 (93)             ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 168 (1)             ; 371 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 142 (0)             ; 355 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 213 (213)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 142 (0)             ; 142 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 25 (25)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 163 (11)            ; 146 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_jgi:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated                                                             ; cntr_jgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_m9j:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                      ; cntr_m9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_ggi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                            ; cntr_ggi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 71 (71)             ; 71 (71)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BDv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 71           ; 4096         ; 71           ; 290816 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BDv|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BDv|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BDv|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BDv|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BDv|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |BDv|SM1511_CDM:b2v_inst4|next_bit_state                                                                                                                                                                                                                  ;
+----------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+----------------------+-------------------+-------------------+-------------------+
; Name                 ; next_bit_state.s11 ; next_bit_state.s10 ; next_bit_state.s9 ; next_bit_state.s8 ; next_bit_state.s7 ; next_bit_state.s6 ; next_bit_state.s5 ; next_bit_state.s4 ; next_bit_state.clean ; next_bit_state.s3 ; next_bit_state.s2 ; next_bit_state.s1 ;
+----------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+----------------------+-------------------+-------------------+-------------------+
; next_bit_state.s1    ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                    ; 0                 ; 0                 ; 0                 ;
; next_bit_state.s2    ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                    ; 0                 ; 1                 ; 1                 ;
; next_bit_state.s3    ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                    ; 1                 ; 0                 ; 1                 ;
; next_bit_state.clean ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                    ; 0                 ; 0                 ; 1                 ;
; next_bit_state.s4    ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                    ; 0                 ; 0                 ; 1                 ;
; next_bit_state.s5    ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                    ; 0                 ; 0                 ; 1                 ;
; next_bit_state.s6    ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                    ; 0                 ; 0                 ; 1                 ;
; next_bit_state.s7    ; 0                  ; 0                  ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                    ; 0                 ; 0                 ; 1                 ;
; next_bit_state.s8    ; 0                  ; 0                  ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                    ; 0                 ; 0                 ; 1                 ;
; next_bit_state.s9    ; 0                  ; 0                  ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                    ; 0                 ; 0                 ; 1                 ;
; next_bit_state.s10   ; 0                  ; 1                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                    ; 0                 ; 0                 ; 1                 ;
; next_bit_state.s11   ; 1                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                    ; 0                 ; 0                 ; 1                 ;
+----------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+----------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |BDv|SM1511_CDM:b2v_inst4|current_bit_state                                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------+-----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+-------------------------+----------------------+----------------------+----------------------+----------------------+
; Name                    ; current_bit_state.s11 ; current_bit_state.s10 ; current_bit_state.s9 ; current_bit_state.s8 ; current_bit_state.s7 ; current_bit_state.s6 ; current_bit_state.s5 ; current_bit_state.s4 ; current_bit_state.clean ; current_bit_state.s3 ; current_bit_state.s2 ; current_bit_state.s1 ; current_bit_state.s0 ;
+-------------------------+-----------------------+-----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+-------------------------+----------------------+----------------------+----------------------+----------------------+
; current_bit_state.s0    ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                    ; 0                    ; 0                    ; 0                    ;
; current_bit_state.s1    ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                    ; 0                    ; 1                    ; 1                    ;
; current_bit_state.s2    ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                    ; 1                    ; 0                    ; 1                    ;
; current_bit_state.s3    ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 1                    ; 0                    ; 0                    ; 1                    ;
; current_bit_state.clean ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                       ; 0                    ; 0                    ; 0                    ; 1                    ;
; current_bit_state.s4    ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                       ; 0                    ; 0                    ; 0                    ; 1                    ;
; current_bit_state.s5    ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                       ; 0                    ; 0                    ; 0                    ; 1                    ;
; current_bit_state.s6    ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                       ; 0                    ; 0                    ; 0                    ; 1                    ;
; current_bit_state.s7    ; 0                     ; 0                     ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                    ; 0                    ; 0                    ; 1                    ;
; current_bit_state.s8    ; 0                     ; 0                     ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                    ; 0                    ; 0                    ; 1                    ;
; current_bit_state.s9    ; 0                     ; 0                     ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                    ; 0                    ; 0                    ; 1                    ;
; current_bit_state.s10   ; 0                     ; 1                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                    ; 0                    ; 0                    ; 1                    ;
; current_bit_state.s11   ; 1                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                    ; 0                    ; 0                    ; 1                    ;
+-------------------------+-----------------------+-----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+-------------------------+----------------------+----------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |BDv|SM1511_CDM:b2v_inst4|current_state                                                                  ;
+-------------------------+------------------------+------------------------+-------------------------+--------------------+
; Name                    ; current_state.stop_bit ; current_state.data_bit ; current_state.start_bit ; current_state.idle ;
+-------------------------+------------------------+------------------------+-------------------------+--------------------+
; current_state.idle      ; 0                      ; 0                      ; 0                       ; 0                  ;
; current_state.start_bit ; 0                      ; 0                      ; 1                       ; 1                  ;
; current_state.data_bit  ; 0                      ; 1                      ; 0                       ; 1                  ;
; current_state.stop_bit  ; 1                      ; 0                      ; 0                       ; 1                  ;
+-------------------------+------------------------+------------------------+-------------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |BDv|SM1511_CD:b2v_inst3|data_frame_reg                       ;
+-------------------+-------------------+-------------------+-------------------+
; Name              ; data_frame_reg.11 ; data_frame_reg.01 ; data_frame_reg.10 ;
+-------------------+-------------------+-------------------+-------------------+
; data_frame_reg.01 ; 0                 ; 0                 ; 0                 ;
; data_frame_reg.10 ; 0                 ; 1                 ; 1                 ;
; data_frame_reg.11 ; 1                 ; 1                 ; 0                 ;
+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |BDv|adc_control:b2v_inst|data_frame_reg                      ;
+-------------------+-------------------+-------------------+-------------------+
; Name              ; data_frame_reg.11 ; data_frame_reg.01 ; data_frame_reg.10 ;
+-------------------+-------------------+-------------------+-------------------+
; data_frame_reg.01 ; 0                 ; 0                 ; 0                 ;
; data_frame_reg.10 ; 0                 ; 1                 ; 1                 ;
; data_frame_reg.11 ; 1                 ; 1                 ; 0                 ;
+-------------------+-------------------+-------------------+-------------------+


+-----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                      ;
+-------------------------------------------+---------------------------------------------+
; Register name                             ; Reason for Removal                          ;
+-------------------------------------------+---------------------------------------------+
; Turn:b2v_inst2|lmnr[0..7]                 ; Stuck at GND due to stuck port data_in      ;
; Turn:b2v_inst2|turn_s                     ; Merged with Turn:b2v_inst2|ncd              ;
; Turn:b2v_inst2|rmr[0..3,5]                ; Merged with Turn:b2v_inst2|rmr[7]           ;
; Turn:b2v_inst2|rmr[4]                     ; Merged with Turn:b2v_inst2|rmr[6]           ;
; Turn:b2v_inst2|rmnr[6]                    ; Merged with Turn:b2v_inst2|rmnr[4]          ;
; Turn:b2v_inst2|rmnr[1..3,5,7]             ; Merged with Turn:b2v_inst2|rmnr[0]          ;
; adc_control:b2v_inst|counter[4]           ; Merged with BLF:b2v_inst1|counter[4]        ;
; adc_control:b2v_inst|counter[31]          ; Merged with BLF:b2v_inst1|counter[31]       ;
; adc_control:b2v_inst|counter[30]          ; Merged with BLF:b2v_inst1|counter[30]       ;
; adc_control:b2v_inst|counter[29]          ; Merged with BLF:b2v_inst1|counter[29]       ;
; adc_control:b2v_inst|counter[28]          ; Merged with BLF:b2v_inst1|counter[28]       ;
; adc_control:b2v_inst|counter[27]          ; Merged with BLF:b2v_inst1|counter[27]       ;
; adc_control:b2v_inst|counter[26]          ; Merged with BLF:b2v_inst1|counter[26]       ;
; adc_control:b2v_inst|counter[25]          ; Merged with BLF:b2v_inst1|counter[25]       ;
; adc_control:b2v_inst|counter[24]          ; Merged with BLF:b2v_inst1|counter[24]       ;
; adc_control:b2v_inst|counter[23]          ; Merged with BLF:b2v_inst1|counter[23]       ;
; adc_control:b2v_inst|counter[22]          ; Merged with BLF:b2v_inst1|counter[22]       ;
; adc_control:b2v_inst|counter[21]          ; Merged with BLF:b2v_inst1|counter[21]       ;
; adc_control:b2v_inst|counter[20]          ; Merged with BLF:b2v_inst1|counter[20]       ;
; adc_control:b2v_inst|counter[19]          ; Merged with BLF:b2v_inst1|counter[19]       ;
; adc_control:b2v_inst|counter[18]          ; Merged with BLF:b2v_inst1|counter[18]       ;
; adc_control:b2v_inst|counter[17]          ; Merged with BLF:b2v_inst1|counter[17]       ;
; adc_control:b2v_inst|counter[16]          ; Merged with BLF:b2v_inst1|counter[16]       ;
; adc_control:b2v_inst|counter[15]          ; Merged with BLF:b2v_inst1|counter[15]       ;
; adc_control:b2v_inst|counter[14]          ; Merged with BLF:b2v_inst1|counter[14]       ;
; adc_control:b2v_inst|counter[13]          ; Merged with BLF:b2v_inst1|counter[13]       ;
; adc_control:b2v_inst|counter[12]          ; Merged with BLF:b2v_inst1|counter[12]       ;
; adc_control:b2v_inst|counter[11]          ; Merged with BLF:b2v_inst1|counter[11]       ;
; adc_control:b2v_inst|counter[10]          ; Merged with BLF:b2v_inst1|counter[10]       ;
; adc_control:b2v_inst|counter[9]           ; Merged with BLF:b2v_inst1|counter[9]        ;
; adc_control:b2v_inst|counter[8]           ; Merged with BLF:b2v_inst1|counter[8]        ;
; adc_control:b2v_inst|counter[7]           ; Merged with BLF:b2v_inst1|counter[7]        ;
; adc_control:b2v_inst|counter[6]           ; Merged with BLF:b2v_inst1|counter[6]        ;
; adc_control:b2v_inst|counter[5]           ; Merged with BLF:b2v_inst1|counter[5]        ;
; adc_control:b2v_inst|counter[3]           ; Merged with BLF:b2v_inst1|counter[3]        ;
; adc_control:b2v_inst|counter[2]           ; Merged with BLF:b2v_inst1|counter[2]        ;
; adc_control:b2v_inst|counter[1]           ; Merged with BLF:b2v_inst1|counter[1]        ;
; adc_control:b2v_inst|counter[0]           ; Merged with BLF:b2v_inst1|counter[0]        ;
; BLF:b2v_inst1|change[3,4]                 ; Merged with BLF:b2v_inst1|change[1]         ;
; BLF:b2v_inst1|change[6,7]                 ; Merged with BLF:b2v_inst1|change[5]         ;
; adc_control:b2v_inst|count[31]            ; Merged with SM1511_CD:b2v_inst3|count[31]   ;
; adc_control:b2v_inst|count[30]            ; Merged with SM1511_CD:b2v_inst3|count[30]   ;
; adc_control:b2v_inst|count[29]            ; Merged with SM1511_CD:b2v_inst3|count[29]   ;
; adc_control:b2v_inst|count[28]            ; Merged with SM1511_CD:b2v_inst3|count[28]   ;
; adc_control:b2v_inst|count[27]            ; Merged with SM1511_CD:b2v_inst3|count[27]   ;
; adc_control:b2v_inst|count[26]            ; Merged with SM1511_CD:b2v_inst3|count[26]   ;
; adc_control:b2v_inst|count[25]            ; Merged with SM1511_CD:b2v_inst3|count[25]   ;
; adc_control:b2v_inst|count[24]            ; Merged with SM1511_CD:b2v_inst3|count[24]   ;
; adc_control:b2v_inst|count[23]            ; Merged with SM1511_CD:b2v_inst3|count[23]   ;
; adc_control:b2v_inst|count[22]            ; Merged with SM1511_CD:b2v_inst3|count[22]   ;
; adc_control:b2v_inst|count[21]            ; Merged with SM1511_CD:b2v_inst3|count[21]   ;
; adc_control:b2v_inst|count[20]            ; Merged with SM1511_CD:b2v_inst3|count[20]   ;
; adc_control:b2v_inst|count[19]            ; Merged with SM1511_CD:b2v_inst3|count[19]   ;
; adc_control:b2v_inst|count[18]            ; Merged with SM1511_CD:b2v_inst3|count[18]   ;
; adc_control:b2v_inst|count[17]            ; Merged with SM1511_CD:b2v_inst3|count[17]   ;
; adc_control:b2v_inst|count[16]            ; Merged with SM1511_CD:b2v_inst3|count[16]   ;
; adc_control:b2v_inst|count[15]            ; Merged with SM1511_CD:b2v_inst3|count[15]   ;
; adc_control:b2v_inst|count[14]            ; Merged with SM1511_CD:b2v_inst3|count[14]   ;
; adc_control:b2v_inst|count[13]            ; Merged with SM1511_CD:b2v_inst3|count[13]   ;
; adc_control:b2v_inst|count[12]            ; Merged with SM1511_CD:b2v_inst3|count[12]   ;
; adc_control:b2v_inst|count[11]            ; Merged with SM1511_CD:b2v_inst3|count[11]   ;
; adc_control:b2v_inst|count[10]            ; Merged with SM1511_CD:b2v_inst3|count[10]   ;
; adc_control:b2v_inst|count[9]             ; Merged with SM1511_CD:b2v_inst3|count[9]    ;
; adc_control:b2v_inst|count[8]             ; Merged with SM1511_CD:b2v_inst3|count[8]    ;
; adc_control:b2v_inst|count[7]             ; Merged with SM1511_CD:b2v_inst3|count[7]    ;
; adc_control:b2v_inst|count[6]             ; Merged with SM1511_CD:b2v_inst3|count[6]    ;
; adc_control:b2v_inst|count[5]             ; Merged with SM1511_CD:b2v_inst3|count[5]    ;
; adc_control:b2v_inst|count[4]             ; Merged with SM1511_CD:b2v_inst3|count[4]    ;
; adc_control:b2v_inst|count[3]             ; Merged with SM1511_CD:b2v_inst3|count[3]    ;
; adc_control:b2v_inst|count[2]             ; Merged with SM1511_CD:b2v_inst3|count[2]    ;
; adc_control:b2v_inst|count[1]             ; Merged with SM1511_CD:b2v_inst3|count[1]    ;
; adc_control:b2v_inst|count[0]             ; Merged with SM1511_CD:b2v_inst3|count[0]    ;
; PWM:b2v_inst14|clkc[10]                   ; Merged with PWM:b2v_inst12|clkc[10]         ;
; PWM:b2v_inst15|clkc[10]                   ; Merged with PWM:b2v_inst12|clkc[10]         ;
; PWM:b2v_inst9|clkc[10]                    ; Merged with PWM:b2v_inst12|clkc[10]         ;
; PWM:b2v_inst14|clkc[9]                    ; Merged with PWM:b2v_inst12|clkc[9]          ;
; PWM:b2v_inst15|clkc[9]                    ; Merged with PWM:b2v_inst12|clkc[9]          ;
; PWM:b2v_inst9|clkc[9]                     ; Merged with PWM:b2v_inst12|clkc[9]          ;
; PWM:b2v_inst14|clkc[8]                    ; Merged with PWM:b2v_inst12|clkc[8]          ;
; PWM:b2v_inst15|clkc[8]                    ; Merged with PWM:b2v_inst12|clkc[8]          ;
; PWM:b2v_inst9|clkc[8]                     ; Merged with PWM:b2v_inst12|clkc[8]          ;
; PWM:b2v_inst14|clkc[7]                    ; Merged with PWM:b2v_inst12|clkc[7]          ;
; PWM:b2v_inst15|clkc[7]                    ; Merged with PWM:b2v_inst12|clkc[7]          ;
; PWM:b2v_inst9|clkc[7]                     ; Merged with PWM:b2v_inst12|clkc[7]          ;
; PWM:b2v_inst14|clkc[6]                    ; Merged with PWM:b2v_inst12|clkc[6]          ;
; PWM:b2v_inst15|clkc[6]                    ; Merged with PWM:b2v_inst12|clkc[6]          ;
; PWM:b2v_inst9|clkc[6]                     ; Merged with PWM:b2v_inst12|clkc[6]          ;
; PWM:b2v_inst14|clkc[5]                    ; Merged with PWM:b2v_inst12|clkc[5]          ;
; PWM:b2v_inst15|clkc[5]                    ; Merged with PWM:b2v_inst12|clkc[5]          ;
; PWM:b2v_inst9|clkc[5]                     ; Merged with PWM:b2v_inst12|clkc[5]          ;
; PWM:b2v_inst14|clkc[4]                    ; Merged with PWM:b2v_inst12|clkc[4]          ;
; PWM:b2v_inst15|clkc[4]                    ; Merged with PWM:b2v_inst12|clkc[4]          ;
; PWM:b2v_inst9|clkc[4]                     ; Merged with PWM:b2v_inst12|clkc[4]          ;
; PWM:b2v_inst14|clkc[3]                    ; Merged with PWM:b2v_inst12|clkc[3]          ;
; PWM:b2v_inst15|clkc[3]                    ; Merged with PWM:b2v_inst12|clkc[3]          ;
; PWM:b2v_inst9|clkc[3]                     ; Merged with PWM:b2v_inst12|clkc[3]          ;
; PWM:b2v_inst14|clkc[2]                    ; Merged with PWM:b2v_inst12|clkc[2]          ;
; PWM:b2v_inst15|clkc[2]                    ; Merged with PWM:b2v_inst12|clkc[2]          ;
; PWM:b2v_inst9|clkc[2]                     ; Merged with PWM:b2v_inst12|clkc[2]          ;
; PWM:b2v_inst14|clkc[1]                    ; Merged with PWM:b2v_inst12|clkc[1]          ;
; PWM:b2v_inst15|clkc[1]                    ; Merged with PWM:b2v_inst12|clkc[1]          ;
; PWM:b2v_inst9|clkc[1]                     ; Merged with PWM:b2v_inst12|clkc[1]          ;
; PWM:b2v_inst14|clkc[0]                    ; Merged with PWM:b2v_inst12|clkc[0]          ;
; PWM:b2v_inst15|clkc[0]                    ; Merged with PWM:b2v_inst12|clkc[0]          ;
; PWM:b2v_inst9|clkc[0]                     ; Merged with PWM:b2v_inst12|clkc[0]          ;
; Turn:b2v_inst2|lmr[2,3,6]                 ; Merged with Turn:b2v_inst2|lmr[0]           ;
; Turn:b2v_inst2|lmr[4,5,7]                 ; Merged with Turn:b2v_inst2|lmr[1]           ;
; Turn:b2v_inst2|rmr[7]                     ; Stuck at GND due to stuck port data_in      ;
; Turn:b2v_inst2|rmnr[0]                    ; Stuck at GND due to stuck port data_in      ;
; BLF:b2v_inst1|change[5]                   ; Stuck at GND due to stuck port data_in      ;
; PWM:b2v_inst14|countc[0..7]               ; Stuck at GND due to stuck port clock_enable ;
; PWM:b2v_inst14|our                        ; Stuck at GND due to stuck port data_in      ;
; BLF:b2v_inst1|rmr[7]                      ; Stuck at GND due to stuck port data_in      ;
; BLF:b2v_inst1|lmr[7]                      ; Stuck at GND due to stuck port data_in      ;
; SM1511_FILTER:b2v_inst11|speed2[7]        ; Stuck at GND due to stuck port data_in      ;
; Turn:b2v_inst2|lmr[1]                     ; Stuck at GND due to stuck port data_in      ;
; SM1511_FILTER:b2v_inst10|speed2[7]        ; Stuck at GND due to stuck port data_in      ;
; SM1511_CDM:b2v_inst4|current_bit[7]       ; Stuck at GND due to stuck port data_in      ;
; PWM:b2v_inst12|countc[7]                  ; Stuck at GND due to stuck port data_in      ;
; PWM:b2v_inst15|countc[7]                  ; Stuck at GND due to stuck port data_in      ;
; PWM:b2v_inst9|countc[7]                   ; Stuck at GND due to stuck port data_in      ;
; SM1511_CDM:b2v_inst4|next_bit_state~14    ; Lost fanout                                 ;
; SM1511_CDM:b2v_inst4|next_bit_state~15    ; Lost fanout                                 ;
; SM1511_CDM:b2v_inst4|next_bit_state~16    ; Lost fanout                                 ;
; SM1511_CDM:b2v_inst4|next_bit_state~17    ; Lost fanout                                 ;
; SM1511_CDM:b2v_inst4|current_bit_state~14 ; Lost fanout                                 ;
; SM1511_CDM:b2v_inst4|current_bit_state~15 ; Lost fanout                                 ;
; SM1511_CDM:b2v_inst4|current_bit_state~16 ; Lost fanout                                 ;
; SM1511_CDM:b2v_inst4|current_bit_state~17 ; Lost fanout                                 ;
; SM1511_CDM:b2v_inst4|current_state~6      ; Lost fanout                                 ;
; SM1511_CDM:b2v_inst4|current_state~7      ; Lost fanout                                 ;
; SM1511_CDM:b2v_inst4|current_state~8      ; Lost fanout                                 ;
; SM1511_CDM:b2v_inst4|current_state~9      ; Lost fanout                                 ;
; BLF:b2v_inst1|lmr[4]                      ; Stuck at GND due to stuck port data_in      ;
; BLF:b2v_inst1|rmr[4]                      ; Stuck at GND due to stuck port data_in      ;
; SM1511_FILTER:b2v_inst10|speed2[4]        ; Stuck at GND due to stuck port data_in      ;
; Total Number of Removed Registers = 164   ;                                             ;
+-------------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                           ;
+-------------------------+---------------------------+---------------------------------------------------------------------------------+
; Register name           ; Reason for Removal        ; Registers Removed due to This Register                                          ;
+-------------------------+---------------------------+---------------------------------------------------------------------------------+
; Turn:b2v_inst2|lmnr[7]  ; Stuck at GND              ; PWM:b2v_inst14|countc[1], PWM:b2v_inst14|countc[0], PWM:b2v_inst14|countc[2],   ;
;                         ; due to stuck port data_in ; PWM:b2v_inst14|countc[3], PWM:b2v_inst14|countc[4], PWM:b2v_inst14|countc[5],   ;
;                         ;                           ; PWM:b2v_inst14|countc[6], PWM:b2v_inst14|our                                    ;
; BLF:b2v_inst1|change[5] ; Stuck at GND              ; BLF:b2v_inst1|rmr[7], BLF:b2v_inst1|lmr[7], SM1511_FILTER:b2v_inst10|speed2[7], ;
;                         ; due to stuck port data_in ; PWM:b2v_inst12|countc[7]                                                        ;
; Turn:b2v_inst2|rmr[7]   ; Stuck at GND              ; SM1511_FILTER:b2v_inst11|speed2[7], PWM:b2v_inst9|countc[7]                     ;
;                         ; due to stuck port data_in ;                                                                                 ;
; Turn:b2v_inst2|lmr[1]   ; Stuck at GND              ; SM1511_FILTER:b2v_inst10|speed2[4]                                              ;
;                         ; due to stuck port data_in ;                                                                                 ;
+-------------------------+---------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1805  ;
; Number of registers using Synchronous Clear  ; 52    ;
; Number of registers using Synchronous Load   ; 74    ;
; Number of registers using Asynchronous Clear ; 457   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 669   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SM1511_CDM:b2v_inst4|tx_dv                                                                                                                                                                                                                                                                                                      ; 2       ;
; SM1511_CD:b2v_inst3|count[31]                                                                                                                                                                                                                                                                                                   ; 2       ;
; SM1511_CD:b2v_inst3|count[30]                                                                                                                                                                                                                                                                                                   ; 2       ;
; SM1511_CD:b2v_inst3|count[29]                                                                                                                                                                                                                                                                                                   ; 2       ;
; SM1511_CD:b2v_inst3|count[28]                                                                                                                                                                                                                                                                                                   ; 2       ;
; SM1511_CD:b2v_inst3|count[27]                                                                                                                                                                                                                                                                                                   ; 2       ;
; SM1511_CD:b2v_inst3|count[26]                                                                                                                                                                                                                                                                                                   ; 2       ;
; SM1511_CD:b2v_inst3|count[25]                                                                                                                                                                                                                                                                                                   ; 2       ;
; SM1511_CD:b2v_inst3|count[24]                                                                                                                                                                                                                                                                                                   ; 2       ;
; SM1511_CD:b2v_inst3|count[23]                                                                                                                                                                                                                                                                                                   ; 2       ;
; SM1511_CD:b2v_inst3|count[22]                                                                                                                                                                                                                                                                                                   ; 2       ;
; SM1511_CD:b2v_inst3|count[21]                                                                                                                                                                                                                                                                                                   ; 2       ;
; SM1511_CD:b2v_inst3|count[20]                                                                                                                                                                                                                                                                                                   ; 2       ;
; SM1511_CD:b2v_inst3|count[19]                                                                                                                                                                                                                                                                                                   ; 2       ;
; SM1511_CD:b2v_inst3|count[18]                                                                                                                                                                                                                                                                                                   ; 2       ;
; SM1511_CD:b2v_inst3|count[17]                                                                                                                                                                                                                                                                                                   ; 2       ;
; SM1511_CD:b2v_inst3|count[16]                                                                                                                                                                                                                                                                                                   ; 2       ;
; SM1511_CD:b2v_inst3|count[15]                                                                                                                                                                                                                                                                                                   ; 2       ;
; SM1511_CD:b2v_inst3|count[14]                                                                                                                                                                                                                                                                                                   ; 2       ;
; SM1511_CD:b2v_inst3|count[13]                                                                                                                                                                                                                                                                                                   ; 2       ;
; SM1511_CD:b2v_inst3|count[12]                                                                                                                                                                                                                                                                                                   ; 2       ;
; SM1511_CD:b2v_inst3|count[11]                                                                                                                                                                                                                                                                                                   ; 2       ;
; SM1511_CD:b2v_inst3|count[10]                                                                                                                                                                                                                                                                                                   ; 2       ;
; SM1511_CD:b2v_inst3|count[9]                                                                                                                                                                                                                                                                                                    ; 2       ;
; SM1511_CD:b2v_inst3|count[8]                                                                                                                                                                                                                                                                                                    ; 2       ;
; SM1511_CD:b2v_inst3|count[7]                                                                                                                                                                                                                                                                                                    ; 2       ;
; SM1511_CD:b2v_inst3|count[6]                                                                                                                                                                                                                                                                                                    ; 2       ;
; SM1511_CD:b2v_inst3|count[5]                                                                                                                                                                                                                                                                                                    ; 2       ;
; SM1511_CD:b2v_inst3|count[4]                                                                                                                                                                                                                                                                                                    ; 2       ;
; SM1511_CD:b2v_inst3|count[3]                                                                                                                                                                                                                                                                                                    ; 2       ;
; SM1511_CD:b2v_inst3|count[2]                                                                                                                                                                                                                                                                                                    ; 2       ;
; SM1511_CD:b2v_inst3|count[1]                                                                                                                                                                                                                                                                                                    ; 2       ;
; SM1511_CD:b2v_inst3|count[0]                                                                                                                                                                                                                                                                                                    ; 3       ;
; SM1511_CDM:b2v_inst4|tcs_count[0]                                                                                                                                                                                                                                                                                               ; 5       ;
; SM1511_CD:b2v_inst3|counter[0]                                                                                                                                                                                                                                                                                                  ; 4       ;
; Turn:b2v_inst2|lap[1]                                                                                                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 51                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; 3:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |BDv|Turn:b2v_inst2|t[47]                ;
; 3:1                ; 63 bits   ; 126 LEs       ; 126 LEs              ; 0 LEs                  ; Yes        ; |BDv|Turn:b2v_inst2|t2[47]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |BDv|SM1511_CD:b2v_inst3|s3_reg          ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |BDv|BLF:b2v_inst1|rmr[4]                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |BDv|PWM:b2v_inst12|countc[0]            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |BDv|PWM:b2v_inst15|countc[1]            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |BDv|PWM:b2v_inst9|countc[0]             ;
; 15:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |BDv|SM1511_CDM:b2v_inst4|current_bit[7] ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |BDv|SM1511_CDM:b2v_inst4|current_bit[3] ;
; 19:1               ; 3 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; Yes        ; |BDv|SM1511_CDM:b2v_inst4|current_bit[0] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |BDv|PWM:b2v_inst12|countc               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |BDv|PWM:b2v_inst15|countc               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |BDv|PWM:b2v_inst9|countc                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |BDv|SM1511_CDM:b2v_inst4|bit_index      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |BDv|BLF:b2v_inst1|change                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SM1511_CDM:b2v_inst4 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; idle           ; 0000  ; Unsigned Binary                          ;
; start_bit      ; 0001  ; Unsigned Binary                          ;
; data_bit       ; 0010  ; Unsigned Binary                          ;
; stop_bit       ; 0011  ; Unsigned Binary                          ;
; clean          ; 0111  ; Unsigned Binary                          ;
; s0             ; 0000  ; Unsigned Binary                          ;
; s1             ; 0100  ; Unsigned Binary                          ;
; s2             ; 0101  ; Unsigned Binary                          ;
; s3             ; 0110  ; Unsigned Binary                          ;
; s4             ; 1000  ; Unsigned Binary                          ;
; s5             ; 1001  ; Unsigned Binary                          ;
; s6             ; 1010  ; Unsigned Binary                          ;
; s7             ; 1011  ; Unsigned Binary                          ;
; s8             ; 1100  ; Unsigned Binary                          ;
; s9             ; 1101  ; Unsigned Binary                          ;
; s10            ; 1110  ; Unsigned Binary                          ;
; s11            ; 1111  ; Unsigned Binary                          ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                    ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                           ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                   ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                 ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_data_bits                                   ; 71                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 71                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                               ; Untyped        ;
; sld_sample_depth                                ; 4096                                                                                                                                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                                                                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                            ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                               ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                               ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                            ; String         ;
; sld_inversion_mask_length                       ; 239                                                                                                                                                                                                                                             ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                       ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                               ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                             ; Untyped        ;
; sld_storage_qualifier_bits                      ; 71                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                               ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SM1511_CD:b2v_inst3"                                                                                                                              ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; node_count ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 71                  ; 71               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 91                          ;
; cycloneiii_ff         ; 493                         ;
;     ENA               ; 124                         ;
;     ENA SCLR          ; 1                           ;
;     SCLR              ; 3                           ;
;     SLD               ; 3                           ;
;     plain             ; 362                         ;
; cycloneiii_lcell_comb ; 1181                        ;
;     arith             ; 457                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 353                         ;
;         3 data inputs ; 103                         ;
;     normal            ; 724                         ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 52                          ;
;         2 data inputs ; 63                          ;
;         3 data inputs ; 164                         ;
;         4 data inputs ; 438                         ;
;                       ;                             ;
; Max LUT depth         ; 14.80                       ;
; Average LUT depth     ; 8.63                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                   ;
+------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------+---------+
; Name                               ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                ; Details ;
+------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------+---------+
; BLF:b2v_inst1|change[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|change[0]                          ; N/A     ;
; BLF:b2v_inst1|change[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|change[0]                          ; N/A     ;
; BLF:b2v_inst1|change[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|change[1]                          ; N/A     ;
; BLF:b2v_inst1|change[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|change[1]                          ; N/A     ;
; BLF:b2v_inst1|change[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|change[2]                          ; N/A     ;
; BLF:b2v_inst1|change[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|change[2]                          ; N/A     ;
; BLF:b2v_inst1|change[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|change[1]                          ; N/A     ;
; BLF:b2v_inst1|change[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|change[1]                          ; N/A     ;
; BLF:b2v_inst1|change[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|change[1]                          ; N/A     ;
; BLF:b2v_inst1|change[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|change[1]                          ; N/A     ;
; BLF:b2v_inst1|change[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                              ; N/A     ;
; BLF:b2v_inst1|change[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                              ; N/A     ;
; BLF:b2v_inst1|change[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                              ; N/A     ;
; BLF:b2v_inst1|change[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                              ; N/A     ;
; BLF:b2v_inst1|change[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                              ; N/A     ;
; BLF:b2v_inst1|change[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                              ; N/A     ;
; BLF:b2v_inst1|lm[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|lmr[0]                             ; N/A     ;
; BLF:b2v_inst1|lm[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|lmr[0]                             ; N/A     ;
; BLF:b2v_inst1|lm[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|lmr[1]                             ; N/A     ;
; BLF:b2v_inst1|lm[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|lmr[1]                             ; N/A     ;
; BLF:b2v_inst1|lm[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|lmr[2]                             ; N/A     ;
; BLF:b2v_inst1|lm[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|lmr[2]                             ; N/A     ;
; BLF:b2v_inst1|lm[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|lmr[3]                             ; N/A     ;
; BLF:b2v_inst1|lm[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|lmr[3]                             ; N/A     ;
; BLF:b2v_inst1|lm[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                              ; N/A     ;
; BLF:b2v_inst1|lm[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                              ; N/A     ;
; BLF:b2v_inst1|lm[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|lmr[5]                             ; N/A     ;
; BLF:b2v_inst1|lm[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|lmr[5]                             ; N/A     ;
; BLF:b2v_inst1|lm[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|lmr[6]                             ; N/A     ;
; BLF:b2v_inst1|lm[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|lmr[6]                             ; N/A     ;
; BLF:b2v_inst1|lm[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                              ; N/A     ;
; BLF:b2v_inst1|lm[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                              ; N/A     ;
; BLF:b2v_inst1|position[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|position[0]                        ; N/A     ;
; BLF:b2v_inst1|position[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|position[0]                        ; N/A     ;
; BLF:b2v_inst1|position[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|position[1]                        ; N/A     ;
; BLF:b2v_inst1|position[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|position[1]                        ; N/A     ;
; BLF:b2v_inst1|position[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|position[2]                        ; N/A     ;
; BLF:b2v_inst1|position[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|position[2]                        ; N/A     ;
; BLF:b2v_inst1|position[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|position[3]                        ; N/A     ;
; BLF:b2v_inst1|position[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|position[3]                        ; N/A     ;
; BLF:b2v_inst1|position[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|position[4]                        ; N/A     ;
; BLF:b2v_inst1|position[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|position[4]                        ; N/A     ;
; BLF:b2v_inst1|rm[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|rmr[0]                             ; N/A     ;
; BLF:b2v_inst1|rm[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|rmr[0]                             ; N/A     ;
; BLF:b2v_inst1|rm[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|rmr[1]                             ; N/A     ;
; BLF:b2v_inst1|rm[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|rmr[1]                             ; N/A     ;
; BLF:b2v_inst1|rm[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|rmr[2]                             ; N/A     ;
; BLF:b2v_inst1|rm[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|rmr[2]                             ; N/A     ;
; BLF:b2v_inst1|rm[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|rmr[3]                             ; N/A     ;
; BLF:b2v_inst1|rm[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|rmr[3]                             ; N/A     ;
; BLF:b2v_inst1|rm[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                              ; N/A     ;
; BLF:b2v_inst1|rm[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                              ; N/A     ;
; BLF:b2v_inst1|rm[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|rmr[5]                             ; N/A     ;
; BLF:b2v_inst1|rm[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|rmr[5]                             ; N/A     ;
; BLF:b2v_inst1|rm[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|rmr[6]                             ; N/A     ;
; BLF:b2v_inst1|rm[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLF:b2v_inst1|rmr[6]                             ; N/A     ;
; BLF:b2v_inst1|rm[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                              ; N/A     ;
; BLF:b2v_inst1|rm[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                              ; N/A     ;
; adc_control:b2v_inst|d_out_ch5[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch5_reg[0]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch5[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch5_reg[0]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch5[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch5_reg[10]           ; N/A     ;
; adc_control:b2v_inst|d_out_ch5[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch5_reg[10]           ; N/A     ;
; adc_control:b2v_inst|d_out_ch5[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch5_reg[11]           ; N/A     ;
; adc_control:b2v_inst|d_out_ch5[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch5_reg[11]           ; N/A     ;
; adc_control:b2v_inst|d_out_ch5[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch5_reg[1]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch5[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch5_reg[1]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch5[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch5_reg[2]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch5[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch5_reg[2]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch5[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch5_reg[3]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch5[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch5_reg[3]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch5[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch5_reg[4]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch5[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch5_reg[4]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch5[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch5_reg[5]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch5[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch5_reg[5]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch5[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch5_reg[6]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch5[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch5_reg[6]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch5[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch5_reg[7]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch5[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch5_reg[7]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch5[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch5_reg[8]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch5[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch5_reg[8]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch5[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch5_reg[9]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch5[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch5_reg[9]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch6[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch6_reg[0]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch6[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch6_reg[0]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch6[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch6_reg[10]           ; N/A     ;
; adc_control:b2v_inst|d_out_ch6[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch6_reg[10]           ; N/A     ;
; adc_control:b2v_inst|d_out_ch6[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch6_reg[11]           ; N/A     ;
; adc_control:b2v_inst|d_out_ch6[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch6_reg[11]           ; N/A     ;
; adc_control:b2v_inst|d_out_ch6[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch6_reg[1]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch6[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch6_reg[1]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch6[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch6_reg[2]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch6[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch6_reg[2]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch6[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch6_reg[3]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch6[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch6_reg[3]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch6[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch6_reg[4]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch6[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch6_reg[4]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch6[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch6_reg[5]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch6[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch6_reg[5]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch6[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch6_reg[6]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch6[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch6_reg[6]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch6[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch6_reg[7]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch6[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch6_reg[7]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch6[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch6_reg[8]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch6[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch6_reg[8]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch6[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch6_reg[9]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch6[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch6_reg[9]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch7[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch7_reg[0]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch7[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch7_reg[0]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch7[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch7_reg[10]           ; N/A     ;
; adc_control:b2v_inst|d_out_ch7[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch7_reg[10]           ; N/A     ;
; adc_control:b2v_inst|d_out_ch7[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch7_reg[11]           ; N/A     ;
; adc_control:b2v_inst|d_out_ch7[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch7_reg[11]           ; N/A     ;
; adc_control:b2v_inst|d_out_ch7[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch7_reg[1]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch7[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch7_reg[1]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch7[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch7_reg[2]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch7[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch7_reg[2]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch7[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch7_reg[3]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch7[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch7_reg[3]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch7[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch7_reg[4]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch7[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch7_reg[4]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch7[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch7_reg[5]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch7[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch7_reg[5]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch7[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch7_reg[6]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch7[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch7_reg[6]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch7[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch7_reg[7]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch7[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch7_reg[7]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch7[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch7_reg[8]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch7[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch7_reg[8]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch7[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch7_reg[9]            ; N/A     ;
; adc_control:b2v_inst|d_out_ch7[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|d_out_ch7_reg[9]            ; N/A     ;
; adc_control:b2v_inst|data_frame[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|data_frame_reg.10~_wirecell ; N/A     ;
; adc_control:b2v_inst|data_frame[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|data_frame_reg.10~_wirecell ; N/A     ;
; adc_control:b2v_inst|data_frame[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|data_frame_reg.01           ; N/A     ;
; adc_control:b2v_inst|data_frame[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_control:b2v_inst|data_frame_reg.01           ; N/A     ;
; clk_50                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_50                                           ; N/A     ;
; lmotor[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                             ; N/A     ;
; lmotor[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                             ; N/A     ;
; lmotor[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PWM:b2v_inst12|ou~0                              ; N/A     ;
; lmotor[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PWM:b2v_inst12|ou~0                              ; N/A     ;
; rmotor[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PWM:b2v_inst15|our                               ; N/A     ;
; rmotor[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PWM:b2v_inst15|our                               ; N/A     ;
; rmotor[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PWM:b2v_inst9|ou~0                               ; N/A     ;
; rmotor[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PWM:b2v_inst9|ou~0                               ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
+------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Thu Feb 24 22:24:49 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Bot_Traversal_Final -c Bot_Traversal_Final
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file bdv.v
    Info (12023): Found entity 1: BDv File: D:/Bot Traversal Final with turn 1/BDv.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file adc_control.v
    Info (12023): Found entity 1: adc_control File: D:/Bot Traversal Final with turn 1/adc_control.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sm1511_filter.v
    Info (12023): Found entity 1: SM1511_FILTER File: D:/Bot Traversal Final with turn 1/SM1511_FILTER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pwm.v
    Info (12023): Found entity 1: PWM File: D:/Bot Traversal Final with turn 1/PWM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file blf.v
    Info (12023): Found entity 1: BLF File: D:/Bot Traversal Final with turn 1/BLF.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bd.bdf
    Info (12023): Found entity 1: BD
Info (12021): Found 1 design units, including 1 entities, in source file turn.v
    Info (12023): Found entity 1: Turn File: D:/Bot Traversal Final with turn 1/Turn.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sm1511_cd.v
    Info (12023): Found entity 1: SM1511_CD File: D:/Bot Traversal Final with turn 1/SM1511_CD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sm1511_cdm.v
    Info (12023): Found entity 1: SM1511_CDM File: D:/Bot Traversal Final with turn 1/SM1511_CDM.v Line: 1
Info (12127): Elaborating entity "BDv" for the top level hierarchy
Info (12128): Elaborating entity "adc_control" for hierarchy "adc_control:b2v_inst" File: D:/Bot Traversal Final with turn 1/BDv.v Line: 91
Info (12128): Elaborating entity "BLF" for hierarchy "BLF:b2v_inst1" File: D:/Bot Traversal Final with turn 1/BDv.v Line: 104
Warning (10230): Verilog HDL assignment warning at BLF.v(74): truncated value with size 32 to match size of target (8) File: D:/Bot Traversal Final with turn 1/BLF.v Line: 74
Warning (10230): Verilog HDL assignment warning at BLF.v(75): truncated value with size 32 to match size of target (8) File: D:/Bot Traversal Final with turn 1/BLF.v Line: 75
Warning (10230): Verilog HDL assignment warning at BLF.v(78): truncated value with size 32 to match size of target (8) File: D:/Bot Traversal Final with turn 1/BLF.v Line: 78
Warning (10230): Verilog HDL assignment warning at BLF.v(79): truncated value with size 32 to match size of target (8) File: D:/Bot Traversal Final with turn 1/BLF.v Line: 79
Info (12128): Elaborating entity "SM1511_FILTER" for hierarchy "SM1511_FILTER:b2v_inst10" File: D:/Bot Traversal Final with turn 1/BDv.v Line: 112
Info (12128): Elaborating entity "PWM" for hierarchy "PWM:b2v_inst12" File: D:/Bot Traversal Final with turn 1/BDv.v Line: 126
Warning (10230): Verilog HDL assignment warning at PWM.v(17): truncated value with size 32 to match size of target (1) File: D:/Bot Traversal Final with turn 1/PWM.v Line: 17
Warning (10230): Verilog HDL assignment warning at PWM.v(31): truncated value with size 32 to match size of target (11) File: D:/Bot Traversal Final with turn 1/PWM.v Line: 31
Warning (10230): Verilog HDL assignment warning at PWM.v(41): truncated value with size 32 to match size of target (8) File: D:/Bot Traversal Final with turn 1/PWM.v Line: 41
Info (12128): Elaborating entity "Turn" for hierarchy "Turn:b2v_inst2" File: D:/Bot Traversal Final with turn 1/BDv.v Line: 152
Warning (10036): Verilog HDL or VHDL warning at Turn.v(14): object "w" assigned a value but never read File: D:/Bot Traversal Final with turn 1/Turn.v Line: 14
Warning (10230): Verilog HDL assignment warning at Turn.v(51): truncated value with size 32 to match size of target (2) File: D:/Bot Traversal Final with turn 1/Turn.v Line: 51
Warning (10230): Verilog HDL assignment warning at Turn.v(53): truncated value with size 32 to match size of target (5) File: D:/Bot Traversal Final with turn 1/Turn.v Line: 53
Info (12128): Elaborating entity "SM1511_CD" for hierarchy "SM1511_CD:b2v_inst3" File: D:/Bot Traversal Final with turn 1/BDv.v Line: 162
Warning (10230): Verilog HDL assignment warning at SM1511_CD.v(119): truncated value with size 32 to match size of target (12) File: D:/Bot Traversal Final with turn 1/SM1511_CD.v Line: 119
Warning (10230): Verilog HDL assignment warning at SM1511_CD.v(123): truncated value with size 32 to match size of target (12) File: D:/Bot Traversal Final with turn 1/SM1511_CD.v Line: 123
Warning (10230): Verilog HDL assignment warning at SM1511_CD.v(127): truncated value with size 32 to match size of target (12) File: D:/Bot Traversal Final with turn 1/SM1511_CD.v Line: 127
Info (12128): Elaborating entity "SM1511_CDM" for hierarchy "SM1511_CDM:b2v_inst4" File: D:/Bot Traversal Final with turn 1/BDv.v Line: 169
Warning (10230): Verilog HDL assignment warning at SM1511_CDM.v(91): truncated value with size 32 to match size of target (10) File: D:/Bot Traversal Final with turn 1/SM1511_CDM.v Line: 91
Warning (10230): Verilog HDL assignment warning at SM1511_CDM.v(95): truncated value with size 32 to match size of target (4) File: D:/Bot Traversal Final with turn 1/SM1511_CDM.v Line: 95
Warning (10230): Verilog HDL assignment warning at SM1511_CDM.v(248): truncated value with size 32 to match size of target (1) File: D:/Bot Traversal Final with turn 1/SM1511_CDM.v Line: 248
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eb24.tdf
    Info (12023): Found entity 1: altsyncram_eb24 File: D:/Bot Traversal Final with turn 1/db/altsyncram_eb24.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc File: D:/Bot Traversal Final with turn 1/db/mux_tsc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: D:/Bot Traversal Final with turn 1/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf
    Info (12023): Found entity 1: cntr_jgi File: D:/Bot Traversal Final with turn 1/db/cntr_jgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: D:/Bot Traversal Final with turn 1/db/cmpr_tgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j File: D:/Bot Traversal Final with turn 1/db/cntr_m9j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi File: D:/Bot Traversal Final with turn 1/db/cntr_ggi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: D:/Bot Traversal Final with turn 1/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: D:/Bot Traversal Final with turn 1/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: D:/Bot Traversal Final with turn 1/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.02.24.22:25:09 Progress: Loading sld5a1c20b0/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5a1c20b0/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Bot Traversal Final with turn 1/db/ip/sld5a1c20b0/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Bot Traversal Final with turn 1/db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Bot Traversal Final with turn 1/db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Bot Traversal Final with turn 1/db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Bot Traversal Final with turn 1/db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Bot Traversal Final with turn 1/db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Bot Traversal Final with turn 1/db/ip/sld5a1c20b0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "adc_cs_n" is stuck at GND File: D:/Bot Traversal Final with turn 1/BDv.v Line: 42
    Warning (13410): Pin "lmotor[0]" is stuck at GND File: D:/Bot Traversal Final with turn 1/BDv.v Line: 51
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 175 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2988 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 22 output pins
    Info (21061): Implemented 2888 logic cells
    Info (21064): Implemented 71 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 4849 megabytes
    Info: Processing ended: Thu Feb 24 22:25:23 2022
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:01:00


