// Seed: 186141423
module module_0 (
    output wire id_0,
    input tri id_1,
    input uwire id_2,
    output wand id_3,
    input uwire id_4,
    input wand id_5,
    output tri0 id_6,
    input supply1 id_7,
    input wand id_8,
    input uwire id_9,
    input wire id_10,
    input uwire id_11,
    output uwire id_12,
    input uwire id_13,
    output supply0 id_14,
    input wand id_15,
    input tri id_16,
    input wand id_17
);
  wire id_19;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output logic id_2,
    input supply0 id_3,
    output tri id_4,
    output wor id_5,
    input wire id_6
);
  initial id_2 <= this;
  xnor primCall (id_5, id_6, id_1, id_0);
  module_0 modCall_1 (
      id_4,
      id_1,
      id_6,
      id_4,
      id_3,
      id_0,
      id_5,
      id_1,
      id_0,
      id_1,
      id_3,
      id_1,
      id_4,
      id_0,
      id_4,
      id_6,
      id_1,
      id_3
  );
  assign modCall_1.type_4 = 0;
  wire id_8;
endmodule
