Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov 22 18:15:00 2024
| Host         : DESKTOP-26ONRPF running 64-bit major release  (build 9200)
| Command      : report_drc -file sample_control_TOP_drc_opted.rpt -pb sample_control_TOP_drc_opted.pb -rpx sample_control_TOP_drc_opted.rpx
| Design       : sample_control_TOP
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 6
+-------------+----------+-------------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                       | Violations |
+-------------+----------+-------------------------------------------------------------------+------------+
| CFGBVS-1    | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties               | 1          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations       | 3          |
| AVAL-4      | Advisory | enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND | 2          |
+-------------+----------+-------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT ADC_RESAMPLER1/sample_count2[0]_i_2 is driving clock pin of 16 cells. This could lead to large hold time violations. Involved cells are:
IV_SAVER/sample_count2_reg[0], IV_SAVER/sample_count2_reg[10],
IV_SAVER/sample_count2_reg[11], IV_SAVER/sample_count2_reg[12],
IV_SAVER/sample_count2_reg[13], IV_SAVER/sample_count2_reg[14],
IV_SAVER/sample_count2_reg[15], IV_SAVER/sample_count2_reg[1],
IV_SAVER/sample_count2_reg[2], IV_SAVER/sample_count2_reg[3],
IV_SAVER/sample_count2_reg[4], IV_SAVER/sample_count2_reg[5],
IV_SAVER/sample_count2_reg[6], IV_SAVER/sample_count2_reg[7],
IV_SAVER/sample_count2_reg[8] (the first 15 of 16 listed)
Related violations: <none>

PLHOLDVIO-2#2 Warning
Non-Optimal connections which could lead to hold violations  
A LUT IX_MUX1/w_init_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
MEM_DIST1/w_init_reg
Related violations: <none>

PLHOLDVIO-2#3 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pulse_gen_1_SPICLK/o_ADC_SCK_A_OBUF_inst_i_1 is driving clock pin of 22 cells. This could lead to large hold time violations. Involved cells are:
adc_ctrl1/serial_clk_count_reg[0], adc_ctrl1/serial_clk_count_reg[1],
adc_ctrl1/serial_clk_count_reg[2], adc_ctrl1/serial_clk_count_reg[3],
adc_ctrl1/serial_clk_count_reg[4], adc_ctrl1/serial_clk_count_reg[5],
adc_ctrl1/serial_data_adc_1_reg[0], adc_ctrl1/serial_data_adc_1_reg[10],
adc_ctrl1/serial_data_adc_1_reg[11], adc_ctrl1/serial_data_adc_1_reg[12],
adc_ctrl1/serial_data_adc_1_reg[13], adc_ctrl1/serial_data_adc_1_reg[14],
adc_ctrl1/serial_data_adc_1_reg[15], adc_ctrl1/serial_data_adc_1_reg[1],
adc_ctrl1/serial_data_adc_1_reg[2] (the first 15 of 22 listed)
Related violations: <none>

AVAL-4#1 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
ADC_RESAMPLER1/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/MULT_PI_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#2 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
ADC_RESAMPLER1/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>


