
IO_Tile_4_33

 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (13 4)  (215 532)  (215 532)  routing T_4_33.lc_trk_g0_6 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (184 532)  (184 532)  IOB_0 IO Functioning bit
 (12 5)  (214 533)  (214 533)  routing T_4_33.lc_trk_g0_6 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (4 6)  (196 535)  (196 535)  routing T_4_33.span4_vert_6 <X> T_4_33.lc_trk_g0_6
 (6 7)  (198 534)  (198 534)  routing T_4_33.span4_vert_6 <X> T_4_33.lc_trk_g0_6
 (7 7)  (199 534)  (199 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_6 lc_trk_g0_6


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (6 1)  (252 529)  (252 529)  routing T_5_33.span12_vert_8 <X> T_5_33.lc_trk_g0_0
 (7 1)  (253 529)  (253 529)  Enable bit of Mux _local_links/g0_mux_0 => span12_vert_8 lc_trk_g0_0
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_8_33

 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (12 10)  (430 539)  (430 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (431 539)  (431 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (412 540)  (412 540)  routing T_8_33.span4_horz_r_12 <X> T_8_33.lc_trk_g1_4
 (5 13)  (413 541)  (413 541)  routing T_8_33.span4_horz_r_12 <X> T_8_33.lc_trk_g1_4
 (7 13)  (415 541)  (415 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (12 0)  (472 528)  (472 528)  routing T_9_33.span4_vert_25 <X> T_9_33.span4_horz_l_12


IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (13 3)  (527 530)  (527 530)  routing T_10_33.span4_vert_7 <X> T_10_33.span4_horz_r_1
 (14 3)  (528 530)  (528 530)  routing T_10_33.span4_vert_7 <X> T_10_33.span4_horz_r_1
 (3 6)  (519 535)  (519 535)  IO control bit: BIOUP_IE_1

 (16 9)  (496 537)  (496 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (497 541)  (497 541)  IOB_1 IO Functioning bit


IO_Tile_11_33

 (16 0)  (550 528)  (550 528)  IOB_0 IO Functioning bit
 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (17 3)  (551 530)  (551 530)  IOB_0 IO Functioning bit
 (12 4)  (580 532)  (580 532)  routing T_11_33.lc_trk_g1_5 <X> T_11_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (581 532)  (581 532)  routing T_11_33.lc_trk_g1_5 <X> T_11_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (550 532)  (550 532)  IOB_0 IO Functioning bit
 (13 5)  (581 533)  (581 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (16 9)  (550 537)  (550 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (5 12)  (563 540)  (563 540)  routing T_11_33.span4_horz_r_5 <X> T_11_33.lc_trk_g1_5
 (7 12)  (565 540)  (565 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (8 13)  (566 541)  (566 541)  routing T_11_33.span4_horz_r_5 <X> T_11_33.lc_trk_g1_5
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (5 2)  (671 531)  (671 531)  routing T_13_33.span4_vert_27 <X> T_13_33.lc_trk_g0_3
 (6 2)  (672 531)  (672 531)  routing T_13_33.span4_vert_27 <X> T_13_33.lc_trk_g0_3
 (7 2)  (673 531)  (673 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_27 lc_trk_g0_3
 (8 3)  (674 530)  (674 530)  routing T_13_33.span4_vert_27 <X> T_13_33.lc_trk_g0_3
 (16 10)  (658 539)  (658 539)  IOB_1 IO Functioning bit
 (12 11)  (688 538)  (688 538)  routing T_13_33.lc_trk_g0_3 <X> T_13_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (689 538)  (689 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (659 541)  (659 541)  IOB_1 IO Functioning bit
 (16 14)  (658 543)  (658 543)  IOB_1 IO Functioning bit


IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (12 10)  (742 539)  (742 539)  routing T_14_33.lc_trk_g1_4 <X> T_14_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (743 539)  (743 539)  routing T_14_33.lc_trk_g1_4 <X> T_14_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (712 539)  (712 539)  IOB_1 IO Functioning bit
 (13 11)  (743 538)  (743 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (724 540)  (724 540)  routing T_14_33.span4_vert_44 <X> T_14_33.lc_trk_g1_4
 (4 13)  (724 541)  (724 541)  routing T_14_33.span4_vert_44 <X> T_14_33.lc_trk_g1_4
 (5 13)  (725 541)  (725 541)  routing T_14_33.span4_vert_44 <X> T_14_33.lc_trk_g1_4
 (6 13)  (726 541)  (726 541)  routing T_14_33.span4_vert_44 <X> T_14_33.lc_trk_g1_4
 (7 13)  (727 541)  (727 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_44 lc_trk_g1_4
 (17 13)  (713 541)  (713 541)  IOB_1 IO Functioning bit
 (16 14)  (712 543)  (712 543)  IOB_1 IO Functioning bit


IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (6 2)  (834 531)  (834 531)  routing T_16_33.span4_vert_3 <X> T_16_33.lc_trk_g0_3
 (7 2)  (835 531)  (835 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (836 531)  (836 531)  routing T_16_33.span4_vert_3 <X> T_16_33.lc_trk_g0_3
 (14 4)  (852 532)  (852 532)  routing T_16_33.lc_trk_g1_2 <X> T_16_33.wire_gbuf/in
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_2 <X> T_16_33.wire_gbuf/in
 (4 10)  (832 539)  (832 539)  routing T_16_33.span4_horz_r_10 <X> T_16_33.lc_trk_g1_2
 (16 10)  (820 539)  (820 539)  IOB_1 IO Functioning bit
 (5 11)  (833 538)  (833 538)  routing T_16_33.span4_horz_r_10 <X> T_16_33.lc_trk_g1_2
 (7 11)  (835 538)  (835 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
 (12 11)  (850 538)  (850 538)  routing T_16_33.lc_trk_g0_3 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 538)  (851 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (16 14)  (820 543)  (820 543)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (16 0)  (878 528)  (878 528)  IOB_0 IO Functioning bit
 (4 2)  (890 531)  (890 531)  routing T_17_33.span4_vert_34 <X> T_17_33.lc_trk_g0_2
 (5 2)  (891 531)  (891 531)  routing T_17_33.span4_vert_27 <X> T_17_33.lc_trk_g0_3
 (6 2)  (892 531)  (892 531)  routing T_17_33.span4_vert_27 <X> T_17_33.lc_trk_g0_3
 (7 2)  (893 531)  (893 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_27 lc_trk_g0_3
 (5 3)  (891 530)  (891 530)  routing T_17_33.span4_vert_34 <X> T_17_33.lc_trk_g0_2
 (6 3)  (892 530)  (892 530)  routing T_17_33.span4_vert_34 <X> T_17_33.lc_trk_g0_2
 (7 3)  (893 530)  (893 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_34 lc_trk_g0_2
 (8 3)  (894 530)  (894 530)  routing T_17_33.span4_vert_27 <X> T_17_33.lc_trk_g0_3
 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (14 4)  (910 532)  (910 532)  routing T_17_33.lc_trk_g0_3 <X> T_17_33.wire_gbuf/in
 (15 4)  (911 532)  (911 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (16 4)  (878 532)  (878 532)  IOB_0 IO Functioning bit
 (12 5)  (908 533)  (908 533)  routing T_17_33.lc_trk_g0_2 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (909 533)  (909 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0



IO_Tile_18_33

 (11 6)  (961 535)  (961 535)  routing T_18_33.span4_vert_13 <X> T_18_33.span4_horz_l_14
 (12 6)  (962 535)  (962 535)  routing T_18_33.span4_vert_13 <X> T_18_33.span4_horz_l_14


IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (6 4)  (1162 532)  (1162 532)  routing T_22_33.span12_vert_21 <X> T_22_33.lc_trk_g0_5
 (7 4)  (1163 532)  (1163 532)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_21 lc_trk_g0_5
 (8 5)  (1164 533)  (1164 533)  routing T_22_33.span12_vert_21 <X> T_22_33.lc_trk_g0_5
 (13 10)  (1179 539)  (1179 539)  routing T_22_33.lc_trk_g0_5 <X> T_22_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 539)  (1148 539)  IOB_1 IO Functioning bit
 (13 11)  (1179 538)  (1179 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 541)  (1149 541)  IOB_1 IO Functioning bit
 (16 14)  (1148 543)  (1148 543)  IOB_1 IO Functioning bit


IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (13 4)  (1341 532)  (1341 532)  routing T_25_33.lc_trk_g0_6 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (12 5)  (1340 533)  (1340 533)  routing T_25_33.lc_trk_g0_6 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (4 6)  (1322 535)  (1322 535)  routing T_25_33.span4_vert_6 <X> T_25_33.lc_trk_g0_6
 (6 7)  (1324 534)  (1324 534)  routing T_25_33.span4_vert_6 <X> T_25_33.lc_trk_g0_6
 (7 7)  (1325 534)  (1325 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_6 lc_trk_g0_6


IO_Tile_26_33

 (17 1)  (1353 529)  (1353 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0



IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g0_6 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g0_6 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (4 6)  (1418 535)  (1418 535)  routing T_27_33.span4_vert_6 <X> T_27_33.lc_trk_g0_6
 (6 7)  (1420 534)  (1420 534)  routing T_27_33.span4_vert_6 <X> T_27_33.lc_trk_g0_6
 (7 7)  (1421 534)  (1421 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_6 lc_trk_g0_6


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (16 9)  (1460 537)  (1460 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (1461 537)  (1461 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (12 10)  (1598 539)  (1598 539)  routing T_30_33.lc_trk_g1_4 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1599 539)  (1599 539)  routing T_30_33.lc_trk_g1_4 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1580 540)  (1580 540)  routing T_30_33.span4_vert_4 <X> T_30_33.lc_trk_g1_4
 (6 13)  (1582 541)  (1582 541)  routing T_30_33.span4_vert_4 <X> T_30_33.lc_trk_g1_4
 (7 13)  (1583 541)  (1583 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_4 lc_trk_g1_4
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit


LogicTile_10_32

 (19 7)  (511 519)  (511 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_14_32

 (4 14)  (712 526)  (712 526)  routing T_14_32.sp4_h_r_9 <X> T_14_32.sp4_v_t_44
 (5 15)  (713 527)  (713 527)  routing T_14_32.sp4_h_r_9 <X> T_14_32.sp4_v_t_44


LogicTile_15_32

 (2 8)  (764 520)  (764 520)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_19_32

 (3 3)  (985 515)  (985 515)  routing T_19_32.sp12_v_b_0 <X> T_19_32.sp12_h_l_23


LogicTile_9_31

 (9 3)  (447 499)  (447 499)  routing T_9_31.sp4_v_b_1 <X> T_9_31.sp4_v_t_36


LogicTile_13_31

 (6 6)  (660 502)  (660 502)  routing T_13_31.sp4_v_b_0 <X> T_13_31.sp4_v_t_38
 (5 7)  (659 503)  (659 503)  routing T_13_31.sp4_v_b_0 <X> T_13_31.sp4_v_t_38


LogicTile_16_31

 (3 4)  (819 500)  (819 500)  routing T_16_31.sp12_v_b_0 <X> T_16_31.sp12_h_r_0
 (3 5)  (819 501)  (819 501)  routing T_16_31.sp12_v_b_0 <X> T_16_31.sp12_h_r_0


LogicTile_17_31

 (4 6)  (878 502)  (878 502)  routing T_17_31.sp4_h_r_3 <X> T_17_31.sp4_v_t_38
 (5 7)  (879 503)  (879 503)  routing T_17_31.sp4_h_r_3 <X> T_17_31.sp4_v_t_38
 (8 15)  (882 511)  (882 511)  routing T_17_31.sp4_h_r_10 <X> T_17_31.sp4_v_t_47
 (9 15)  (883 511)  (883 511)  routing T_17_31.sp4_h_r_10 <X> T_17_31.sp4_v_t_47


LogicTile_18_31

 (19 15)  (947 511)  (947 511)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_31

 (8 14)  (1098 510)  (1098 510)  routing T_21_31.sp4_h_r_2 <X> T_21_31.sp4_h_l_47
 (10 14)  (1100 510)  (1100 510)  routing T_21_31.sp4_h_r_2 <X> T_21_31.sp4_h_l_47


LogicTile_22_31

 (3 14)  (1147 510)  (1147 510)  routing T_22_31.sp12_h_r_1 <X> T_22_31.sp12_v_t_22
 (3 15)  (1147 511)  (1147 511)  routing T_22_31.sp12_h_r_1 <X> T_22_31.sp12_v_t_22


LogicTile_23_31

 (36 10)  (1234 506)  (1234 506)  LC_5 Logic Functioning bit
 (37 10)  (1235 506)  (1235 506)  LC_5 Logic Functioning bit
 (38 10)  (1236 506)  (1236 506)  LC_5 Logic Functioning bit
 (39 10)  (1237 506)  (1237 506)  LC_5 Logic Functioning bit
 (40 10)  (1238 506)  (1238 506)  LC_5 Logic Functioning bit
 (41 10)  (1239 506)  (1239 506)  LC_5 Logic Functioning bit
 (42 10)  (1240 506)  (1240 506)  LC_5 Logic Functioning bit
 (43 10)  (1241 506)  (1241 506)  LC_5 Logic Functioning bit
 (46 10)  (1244 506)  (1244 506)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (1245 506)  (1245 506)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (1246 506)  (1246 506)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (36 11)  (1234 507)  (1234 507)  LC_5 Logic Functioning bit
 (37 11)  (1235 507)  (1235 507)  LC_5 Logic Functioning bit
 (38 11)  (1236 507)  (1236 507)  LC_5 Logic Functioning bit
 (39 11)  (1237 507)  (1237 507)  LC_5 Logic Functioning bit
 (40 11)  (1238 507)  (1238 507)  LC_5 Logic Functioning bit
 (41 11)  (1239 507)  (1239 507)  LC_5 Logic Functioning bit
 (42 11)  (1240 507)  (1240 507)  LC_5 Logic Functioning bit
 (43 11)  (1241 507)  (1241 507)  LC_5 Logic Functioning bit


LogicTile_26_31

 (3 9)  (1351 505)  (1351 505)  routing T_26_31.sp12_h_l_22 <X> T_26_31.sp12_v_b_1


LogicTile_9_30

 (19 1)  (457 481)  (457 481)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_18_30

 (4 2)  (932 482)  (932 482)  routing T_18_30.sp4_v_b_4 <X> T_18_30.sp4_v_t_37
 (6 2)  (934 482)  (934 482)  routing T_18_30.sp4_v_b_4 <X> T_18_30.sp4_v_t_37


LogicTile_4_29

 (6 10)  (186 474)  (186 474)  routing T_4_29.sp4_v_b_3 <X> T_4_29.sp4_v_t_43
 (5 11)  (185 475)  (185 475)  routing T_4_29.sp4_v_b_3 <X> T_4_29.sp4_v_t_43


LogicTile_16_29

 (4 6)  (820 470)  (820 470)  routing T_16_29.sp4_h_r_3 <X> T_16_29.sp4_v_t_38
 (5 7)  (821 471)  (821 471)  routing T_16_29.sp4_h_r_3 <X> T_16_29.sp4_v_t_38


LogicTile_17_29

 (3 12)  (877 476)  (877 476)  routing T_17_29.sp12_v_b_1 <X> T_17_29.sp12_h_r_1
 (3 13)  (877 477)  (877 477)  routing T_17_29.sp12_v_b_1 <X> T_17_29.sp12_h_r_1


LogicTile_18_29

 (19 4)  (947 468)  (947 468)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_20_29

 (5 6)  (1041 470)  (1041 470)  routing T_20_29.sp4_v_b_3 <X> T_20_29.sp4_h_l_38


LogicTile_24_29

 (2 6)  (1254 470)  (1254 470)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


RAM_Tile_25_29

 (4 10)  (1310 474)  (1310 474)  routing T_25_29.sp4_v_b_6 <X> T_25_29.sp4_v_t_43


LogicTile_27_29

 (5 11)  (1407 475)  (1407 475)  routing T_27_29.sp4_h_l_43 <X> T_27_29.sp4_v_t_43


LogicTile_30_29

 (9 7)  (1573 471)  (1573 471)  routing T_30_29.sp4_v_b_4 <X> T_30_29.sp4_v_t_41


LogicTile_13_27

 (4 2)  (658 434)  (658 434)  routing T_13_27.sp4_h_r_6 <X> T_13_27.sp4_v_t_37
 (6 2)  (660 434)  (660 434)  routing T_13_27.sp4_h_r_6 <X> T_13_27.sp4_v_t_37
 (5 3)  (659 435)  (659 435)  routing T_13_27.sp4_h_r_6 <X> T_13_27.sp4_v_t_37


LogicTile_14_27

 (2 6)  (710 438)  (710 438)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_16_27

 (3 0)  (819 432)  (819 432)  routing T_16_27.sp12_h_r_0 <X> T_16_27.sp12_v_b_0
 (3 1)  (819 433)  (819 433)  routing T_16_27.sp12_h_r_0 <X> T_16_27.sp12_v_b_0


LogicTile_19_27

 (3 11)  (985 443)  (985 443)  routing T_19_27.sp12_v_b_1 <X> T_19_27.sp12_h_l_22


LogicTile_28_27

 (3 0)  (1459 432)  (1459 432)  routing T_28_27.sp12_v_t_23 <X> T_28_27.sp12_v_b_0
 (3 2)  (1459 434)  (1459 434)  routing T_28_27.sp12_v_t_23 <X> T_28_27.sp12_h_l_23


LogicTile_10_26

 (3 14)  (495 430)  (495 430)  routing T_10_26.sp12_h_r_1 <X> T_10_26.sp12_v_t_22
 (3 15)  (495 431)  (495 431)  routing T_10_26.sp12_h_r_1 <X> T_10_26.sp12_v_t_22


LogicTile_22_26

 (3 11)  (1147 427)  (1147 427)  routing T_22_26.sp12_v_b_1 <X> T_22_26.sp12_h_l_22


IO_Tile_0_25



LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25

 (4 6)  (184 406)  (184 406)  routing T_4_25.sp4_h_r_3 <X> T_4_25.sp4_v_t_38
 (5 7)  (185 407)  (185 407)  routing T_4_25.sp4_h_r_3 <X> T_4_25.sp4_v_t_38


LogicTile_5_25

 (3 6)  (237 406)  (237 406)  routing T_5_25.sp12_v_b_0 <X> T_5_25.sp12_v_t_23
 (19 15)  (253 415)  (253 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25

 (3 3)  (765 403)  (765 403)  routing T_15_25.sp12_v_b_0 <X> T_15_25.sp12_h_l_23


LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25

 (6 6)  (1042 406)  (1042 406)  routing T_20_25.sp4_v_b_0 <X> T_20_25.sp4_v_t_38
 (5 7)  (1041 407)  (1041 407)  routing T_20_25.sp4_v_b_0 <X> T_20_25.sp4_v_t_38


LogicTile_21_25



LogicTile_22_25

 (3 4)  (1147 404)  (1147 404)  routing T_22_25.sp12_v_b_0 <X> T_22_25.sp12_h_r_0
 (3 5)  (1147 405)  (1147 405)  routing T_22_25.sp12_v_b_0 <X> T_22_25.sp12_h_r_0
 (3 12)  (1147 412)  (1147 412)  routing T_22_25.sp12_v_b_1 <X> T_22_25.sp12_h_r_1
 (3 13)  (1147 413)  (1147 413)  routing T_22_25.sp12_v_b_1 <X> T_22_25.sp12_h_r_1
 (19 13)  (1163 413)  (1163 413)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25

 (6 10)  (1312 410)  (1312 410)  routing T_25_25.sp4_h_l_36 <X> T_25_25.sp4_v_t_43


LogicTile_26_25



LogicTile_27_25

 (1 3)  (1403 403)  (1403 403)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_28_25



LogicTile_29_25



LogicTile_30_25

 (8 7)  (1572 407)  (1572 407)  routing T_30_25.sp4_h_l_41 <X> T_30_25.sp4_v_t_41


LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24



LogicTile_14_24



LogicTile_15_24



LogicTile_16_24



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24

 (7 10)  (1151 394)  (1151 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_10_23

 (3 0)  (495 368)  (495 368)  routing T_10_23.sp12_v_t_23 <X> T_10_23.sp12_v_b_0


LogicTile_11_23

 (3 0)  (549 368)  (549 368)  routing T_11_23.sp12_v_t_23 <X> T_11_23.sp12_v_b_0


LogicTile_28_23

 (3 0)  (1459 368)  (1459 368)  routing T_28_23.sp12_v_t_23 <X> T_28_23.sp12_v_b_0


LogicTile_18_22

 (3 6)  (931 358)  (931 358)  routing T_18_22.sp12_v_b_0 <X> T_18_22.sp12_v_t_23


LogicTile_20_21

 (4 2)  (1040 338)  (1040 338)  routing T_20_21.sp4_v_b_0 <X> T_20_21.sp4_v_t_37


LogicTile_26_21

 (3 0)  (1351 336)  (1351 336)  routing T_26_21.sp12_v_t_23 <X> T_26_21.sp12_v_b_0


LogicTile_19_20

 (3 6)  (985 326)  (985 326)  routing T_19_20.sp12_v_b_0 <X> T_19_20.sp12_v_t_23


LogicTile_16_19

 (3 6)  (819 310)  (819 310)  routing T_16_19.sp12_v_b_0 <X> T_16_19.sp12_v_t_23


LogicTile_26_19

 (3 8)  (1351 312)  (1351 312)  routing T_26_19.sp12_v_t_22 <X> T_26_19.sp12_v_b_1


LogicTile_9_18

 (3 14)  (441 302)  (441 302)  routing T_9_18.sp12_h_r_1 <X> T_9_18.sp12_v_t_22
 (3 15)  (441 303)  (441 303)  routing T_9_18.sp12_h_r_1 <X> T_9_18.sp12_v_t_22


LogicTile_16_18

 (19 8)  (835 296)  (835 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_21_18

 (3 10)  (1093 298)  (1093 298)  routing T_21_18.sp12_h_r_1 <X> T_21_18.sp12_h_l_22
 (3 11)  (1093 299)  (1093 299)  routing T_21_18.sp12_h_r_1 <X> T_21_18.sp12_h_l_22


LogicTile_22_18

 (22 1)  (1166 289)  (1166 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1167 289)  (1167 289)  routing T_22_18.sp4_v_b_18 <X> T_22_18.lc_trk_g0_2
 (24 1)  (1168 289)  (1168 289)  routing T_22_18.sp4_v_b_18 <X> T_22_18.lc_trk_g0_2
 (0 2)  (1144 290)  (1144 290)  routing T_22_18.glb_netwk_3 <X> T_22_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 290)  (1146 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1144 291)  (1144 291)  routing T_22_18.glb_netwk_3 <X> T_22_18.wire_logic_cluster/lc_7/clk
 (1 4)  (1145 292)  (1145 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1145 293)  (1145 293)  routing T_22_18.lc_trk_g0_2 <X> T_22_18.wire_logic_cluster/lc_7/cen
 (14 10)  (1158 298)  (1158 298)  routing T_22_18.sp4_v_t_17 <X> T_22_18.lc_trk_g2_4
 (28 10)  (1172 298)  (1172 298)  routing T_22_18.lc_trk_g2_6 <X> T_22_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 298)  (1173 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 298)  (1174 298)  routing T_22_18.lc_trk_g2_6 <X> T_22_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 298)  (1175 298)  routing T_22_18.lc_trk_g2_4 <X> T_22_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 298)  (1176 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 298)  (1177 298)  routing T_22_18.lc_trk_g2_4 <X> T_22_18.wire_logic_cluster/lc_5/in_3
 (37 10)  (1181 298)  (1181 298)  LC_5 Logic Functioning bit
 (39 10)  (1183 298)  (1183 298)  LC_5 Logic Functioning bit
 (40 10)  (1184 298)  (1184 298)  LC_5 Logic Functioning bit
 (41 10)  (1185 298)  (1185 298)  LC_5 Logic Functioning bit
 (42 10)  (1186 298)  (1186 298)  LC_5 Logic Functioning bit
 (43 10)  (1187 298)  (1187 298)  LC_5 Logic Functioning bit
 (45 10)  (1189 298)  (1189 298)  LC_5 Logic Functioning bit
 (47 10)  (1191 298)  (1191 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (16 11)  (1160 299)  (1160 299)  routing T_22_18.sp4_v_t_17 <X> T_22_18.lc_trk_g2_4
 (17 11)  (1161 299)  (1161 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (1166 299)  (1166 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1169 299)  (1169 299)  routing T_22_18.sp4_r_v_b_38 <X> T_22_18.lc_trk_g2_6
 (30 11)  (1174 299)  (1174 299)  routing T_22_18.lc_trk_g2_6 <X> T_22_18.wire_logic_cluster/lc_5/in_1
 (37 11)  (1181 299)  (1181 299)  LC_5 Logic Functioning bit
 (39 11)  (1183 299)  (1183 299)  LC_5 Logic Functioning bit
 (40 11)  (1184 299)  (1184 299)  LC_5 Logic Functioning bit
 (41 11)  (1185 299)  (1185 299)  LC_5 Logic Functioning bit
 (42 11)  (1186 299)  (1186 299)  LC_5 Logic Functioning bit
 (43 11)  (1187 299)  (1187 299)  LC_5 Logic Functioning bit


LogicTile_17_17

 (3 14)  (877 286)  (877 286)  routing T_17_17.sp12_h_r_1 <X> T_17_17.sp12_v_t_22
 (3 15)  (877 287)  (877 287)  routing T_17_17.sp12_h_r_1 <X> T_17_17.sp12_v_t_22


LogicTile_20_17

 (4 2)  (1040 274)  (1040 274)  routing T_20_17.sp4_h_r_6 <X> T_20_17.sp4_v_t_37
 (6 2)  (1042 274)  (1042 274)  routing T_20_17.sp4_h_r_6 <X> T_20_17.sp4_v_t_37
 (5 3)  (1041 275)  (1041 275)  routing T_20_17.sp4_h_r_6 <X> T_20_17.sp4_v_t_37


LogicTile_22_17

 (0 2)  (1144 274)  (1144 274)  routing T_22_17.glb_netwk_3 <X> T_22_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 274)  (1146 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1171 274)  (1171 274)  routing T_22_17.lc_trk_g1_7 <X> T_22_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 274)  (1173 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 274)  (1174 274)  routing T_22_17.lc_trk_g1_7 <X> T_22_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 274)  (1176 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 274)  (1177 274)  routing T_22_17.lc_trk_g3_1 <X> T_22_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 274)  (1178 274)  routing T_22_17.lc_trk_g3_1 <X> T_22_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 274)  (1180 274)  LC_1 Logic Functioning bit
 (38 2)  (1182 274)  (1182 274)  LC_1 Logic Functioning bit
 (40 2)  (1184 274)  (1184 274)  LC_1 Logic Functioning bit
 (41 2)  (1185 274)  (1185 274)  LC_1 Logic Functioning bit
 (42 2)  (1186 274)  (1186 274)  LC_1 Logic Functioning bit
 (43 2)  (1187 274)  (1187 274)  LC_1 Logic Functioning bit
 (45 2)  (1189 274)  (1189 274)  LC_1 Logic Functioning bit
 (47 2)  (1191 274)  (1191 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (1144 275)  (1144 275)  routing T_22_17.glb_netwk_3 <X> T_22_17.wire_logic_cluster/lc_7/clk
 (30 3)  (1174 275)  (1174 275)  routing T_22_17.lc_trk_g1_7 <X> T_22_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (1180 275)  (1180 275)  LC_1 Logic Functioning bit
 (38 3)  (1182 275)  (1182 275)  LC_1 Logic Functioning bit
 (40 3)  (1184 275)  (1184 275)  LC_1 Logic Functioning bit
 (41 3)  (1185 275)  (1185 275)  LC_1 Logic Functioning bit
 (42 3)  (1186 275)  (1186 275)  LC_1 Logic Functioning bit
 (43 3)  (1187 275)  (1187 275)  LC_1 Logic Functioning bit
 (0 4)  (1144 276)  (1144 276)  routing T_22_17.lc_trk_g2_2 <X> T_22_17.wire_logic_cluster/lc_7/cen
 (1 4)  (1145 276)  (1145 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1145 277)  (1145 277)  routing T_22_17.lc_trk_g2_2 <X> T_22_17.wire_logic_cluster/lc_7/cen
 (22 6)  (1166 278)  (1166 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (25 8)  (1169 280)  (1169 280)  routing T_22_17.sp4_v_b_26 <X> T_22_17.lc_trk_g2_2
 (22 9)  (1166 281)  (1166 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1167 281)  (1167 281)  routing T_22_17.sp4_v_b_26 <X> T_22_17.lc_trk_g2_2
 (15 12)  (1159 284)  (1159 284)  routing T_22_17.sp4_v_t_28 <X> T_22_17.lc_trk_g3_1
 (16 12)  (1160 284)  (1160 284)  routing T_22_17.sp4_v_t_28 <X> T_22_17.lc_trk_g3_1
 (17 12)  (1161 284)  (1161 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (27 14)  (1171 286)  (1171 286)  routing T_22_17.lc_trk_g1_7 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 286)  (1173 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 286)  (1174 286)  routing T_22_17.lc_trk_g1_7 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 286)  (1176 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 286)  (1177 286)  routing T_22_17.lc_trk_g3_1 <X> T_22_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 286)  (1178 286)  routing T_22_17.lc_trk_g3_1 <X> T_22_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 286)  (1180 286)  LC_7 Logic Functioning bit
 (37 14)  (1181 286)  (1181 286)  LC_7 Logic Functioning bit
 (38 14)  (1182 286)  (1182 286)  LC_7 Logic Functioning bit
 (39 14)  (1183 286)  (1183 286)  LC_7 Logic Functioning bit
 (40 14)  (1184 286)  (1184 286)  LC_7 Logic Functioning bit
 (42 14)  (1186 286)  (1186 286)  LC_7 Logic Functioning bit
 (45 14)  (1189 286)  (1189 286)  LC_7 Logic Functioning bit
 (46 14)  (1190 286)  (1190 286)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (30 15)  (1174 287)  (1174 287)  routing T_22_17.lc_trk_g1_7 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (1180 287)  (1180 287)  LC_7 Logic Functioning bit
 (37 15)  (1181 287)  (1181 287)  LC_7 Logic Functioning bit
 (38 15)  (1182 287)  (1182 287)  LC_7 Logic Functioning bit
 (39 15)  (1183 287)  (1183 287)  LC_7 Logic Functioning bit
 (40 15)  (1184 287)  (1184 287)  LC_7 Logic Functioning bit
 (42 15)  (1186 287)  (1186 287)  LC_7 Logic Functioning bit


LogicTile_23_17

 (4 6)  (1202 278)  (1202 278)  routing T_23_17.sp4_v_b_7 <X> T_23_17.sp4_v_t_38
 (6 6)  (1204 278)  (1204 278)  routing T_23_17.sp4_v_b_7 <X> T_23_17.sp4_v_t_38


IO_Tile_0_16

 (14 4)  (3 260)  (3 260)  routing T_0_16.lc_trk_g0_7 <X> T_0_16.wire_gbuf/in
 (15 4)  (2 260)  (2 260)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (2 261)  (2 261)  routing T_0_16.lc_trk_g0_7 <X> T_0_16.wire_gbuf/in
 (5 6)  (12 262)  (12 262)  routing T_0_16.span12_horz_7 <X> T_0_16.lc_trk_g0_7
 (7 6)  (10 262)  (10 262)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_7 lc_trk_g0_7
 (8 6)  (9 262)  (9 262)  routing T_0_16.span12_horz_7 <X> T_0_16.lc_trk_g0_7
 (8 7)  (9 263)  (9 263)  routing T_0_16.span12_horz_7 <X> T_0_16.lc_trk_g0_7


LogicTile_9_16

 (3 2)  (441 258)  (441 258)  routing T_9_16.sp12_h_r_0 <X> T_9_16.sp12_h_l_23
 (3 3)  (441 259)  (441 259)  routing T_9_16.sp12_h_r_0 <X> T_9_16.sp12_h_l_23


LogicTile_15_16

 (26 4)  (788 260)  (788 260)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (37 4)  (799 260)  (799 260)  LC_2 Logic Functioning bit
 (39 4)  (801 260)  (801 260)  LC_2 Logic Functioning bit
 (40 4)  (802 260)  (802 260)  LC_2 Logic Functioning bit
 (42 4)  (804 260)  (804 260)  LC_2 Logic Functioning bit
 (47 4)  (809 260)  (809 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (27 5)  (789 261)  (789 261)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 261)  (790 261)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 261)  (791 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (798 261)  (798 261)  LC_2 Logic Functioning bit
 (38 5)  (800 261)  (800 261)  LC_2 Logic Functioning bit
 (41 5)  (803 261)  (803 261)  LC_2 Logic Functioning bit
 (43 5)  (805 261)  (805 261)  LC_2 Logic Functioning bit
 (17 14)  (779 270)  (779 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (780 271)  (780 271)  routing T_15_16.sp4_r_v_b_45 <X> T_15_16.lc_trk_g3_5


LogicTile_22_16

 (0 2)  (1144 258)  (1144 258)  routing T_22_16.glb_netwk_3 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 258)  (1146 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (1158 258)  (1158 258)  routing T_22_16.sp4_v_b_4 <X> T_22_16.lc_trk_g0_4
 (25 2)  (1169 258)  (1169 258)  routing T_22_16.sp4_v_b_6 <X> T_22_16.lc_trk_g0_6
 (29 2)  (1173 258)  (1173 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 258)  (1174 258)  routing T_22_16.lc_trk_g0_4 <X> T_22_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 258)  (1175 258)  routing T_22_16.lc_trk_g0_6 <X> T_22_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 258)  (1176 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 258)  (1180 258)  LC_1 Logic Functioning bit
 (37 2)  (1181 258)  (1181 258)  LC_1 Logic Functioning bit
 (38 2)  (1182 258)  (1182 258)  LC_1 Logic Functioning bit
 (39 2)  (1183 258)  (1183 258)  LC_1 Logic Functioning bit
 (41 2)  (1185 258)  (1185 258)  LC_1 Logic Functioning bit
 (43 2)  (1187 258)  (1187 258)  LC_1 Logic Functioning bit
 (45 2)  (1189 258)  (1189 258)  LC_1 Logic Functioning bit
 (52 2)  (1196 258)  (1196 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (1144 259)  (1144 259)  routing T_22_16.glb_netwk_3 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (16 3)  (1160 259)  (1160 259)  routing T_22_16.sp4_v_b_4 <X> T_22_16.lc_trk_g0_4
 (17 3)  (1161 259)  (1161 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (22 3)  (1166 259)  (1166 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (1167 259)  (1167 259)  routing T_22_16.sp4_v_b_6 <X> T_22_16.lc_trk_g0_6
 (31 3)  (1175 259)  (1175 259)  routing T_22_16.lc_trk_g0_6 <X> T_22_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (1180 259)  (1180 259)  LC_1 Logic Functioning bit
 (37 3)  (1181 259)  (1181 259)  LC_1 Logic Functioning bit
 (38 3)  (1182 259)  (1182 259)  LC_1 Logic Functioning bit
 (39 3)  (1183 259)  (1183 259)  LC_1 Logic Functioning bit
 (41 3)  (1185 259)  (1185 259)  LC_1 Logic Functioning bit
 (43 3)  (1187 259)  (1187 259)  LC_1 Logic Functioning bit
 (0 4)  (1144 260)  (1144 260)  routing T_22_16.lc_trk_g3_3 <X> T_22_16.wire_logic_cluster/lc_7/cen
 (1 4)  (1145 260)  (1145 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1144 261)  (1144 261)  routing T_22_16.lc_trk_g3_3 <X> T_22_16.wire_logic_cluster/lc_7/cen
 (1 5)  (1145 261)  (1145 261)  routing T_22_16.lc_trk_g3_3 <X> T_22_16.wire_logic_cluster/lc_7/cen
 (9 7)  (1153 263)  (1153 263)  routing T_22_16.sp4_v_b_4 <X> T_22_16.sp4_v_t_41
 (21 12)  (1165 268)  (1165 268)  routing T_22_16.sp12_v_t_0 <X> T_22_16.lc_trk_g3_3
 (22 12)  (1166 268)  (1166 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (1168 268)  (1168 268)  routing T_22_16.sp12_v_t_0 <X> T_22_16.lc_trk_g3_3
 (21 13)  (1165 269)  (1165 269)  routing T_22_16.sp12_v_t_0 <X> T_22_16.lc_trk_g3_3


LogicTile_28_16

 (19 10)  (1475 266)  (1475 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_19_15

 (3 14)  (985 254)  (985 254)  routing T_19_15.sp12_h_r_1 <X> T_19_15.sp12_v_t_22
 (3 15)  (985 255)  (985 255)  routing T_19_15.sp12_h_r_1 <X> T_19_15.sp12_v_t_22


LogicTile_22_15

 (15 0)  (1159 240)  (1159 240)  routing T_22_15.sp4_v_b_17 <X> T_22_15.lc_trk_g0_1
 (16 0)  (1160 240)  (1160 240)  routing T_22_15.sp4_v_b_17 <X> T_22_15.lc_trk_g0_1
 (17 0)  (1161 240)  (1161 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (1166 240)  (1166 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1167 240)  (1167 240)  routing T_22_15.sp4_v_b_19 <X> T_22_15.lc_trk_g0_3
 (24 0)  (1168 240)  (1168 240)  routing T_22_15.sp4_v_b_19 <X> T_22_15.lc_trk_g0_3
 (22 1)  (1166 241)  (1166 241)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1168 241)  (1168 241)  routing T_22_15.bot_op_2 <X> T_22_15.lc_trk_g0_2
 (0 2)  (1144 242)  (1144 242)  routing T_22_15.glb_netwk_3 <X> T_22_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 242)  (1146 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (1155 242)  (1155 242)  routing T_22_15.sp4_v_b_11 <X> T_22_15.sp4_v_t_39
 (14 2)  (1158 242)  (1158 242)  routing T_22_15.sp4_v_t_1 <X> T_22_15.lc_trk_g0_4
 (0 3)  (1144 243)  (1144 243)  routing T_22_15.glb_netwk_3 <X> T_22_15.wire_logic_cluster/lc_7/clk
 (12 3)  (1156 243)  (1156 243)  routing T_22_15.sp4_v_b_11 <X> T_22_15.sp4_v_t_39
 (14 3)  (1158 243)  (1158 243)  routing T_22_15.sp4_v_t_1 <X> T_22_15.lc_trk_g0_4
 (16 3)  (1160 243)  (1160 243)  routing T_22_15.sp4_v_t_1 <X> T_22_15.lc_trk_g0_4
 (17 3)  (1161 243)  (1161 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (1 4)  (1145 244)  (1145 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1165 244)  (1165 244)  routing T_22_15.sp4_v_b_11 <X> T_22_15.lc_trk_g1_3
 (22 4)  (1166 244)  (1166 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1167 244)  (1167 244)  routing T_22_15.sp4_v_b_11 <X> T_22_15.lc_trk_g1_3
 (26 4)  (1170 244)  (1170 244)  routing T_22_15.lc_trk_g0_4 <X> T_22_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (1173 244)  (1173 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 244)  (1176 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (1181 244)  (1181 244)  LC_2 Logic Functioning bit
 (40 4)  (1184 244)  (1184 244)  LC_2 Logic Functioning bit
 (42 4)  (1186 244)  (1186 244)  LC_2 Logic Functioning bit
 (45 4)  (1189 244)  (1189 244)  LC_2 Logic Functioning bit
 (52 4)  (1196 244)  (1196 244)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (1144 245)  (1144 245)  routing T_22_15.lc_trk_g1_3 <X> T_22_15.wire_logic_cluster/lc_7/cen
 (1 5)  (1145 245)  (1145 245)  routing T_22_15.lc_trk_g1_3 <X> T_22_15.wire_logic_cluster/lc_7/cen
 (21 5)  (1165 245)  (1165 245)  routing T_22_15.sp4_v_b_11 <X> T_22_15.lc_trk_g1_3
 (29 5)  (1173 245)  (1173 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1175 245)  (1175 245)  routing T_22_15.lc_trk_g0_3 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (1176 245)  (1176 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1179 245)  (1179 245)  routing T_22_15.lc_trk_g0_2 <X> T_22_15.input_2_2
 (36 5)  (1180 245)  (1180 245)  LC_2 Logic Functioning bit
 (40 5)  (1184 245)  (1184 245)  LC_2 Logic Functioning bit
 (43 5)  (1187 245)  (1187 245)  LC_2 Logic Functioning bit
 (15 6)  (1159 246)  (1159 246)  routing T_22_15.bot_op_5 <X> T_22_15.lc_trk_g1_5
 (17 6)  (1161 246)  (1161 246)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 6)  (1170 246)  (1170 246)  routing T_22_15.lc_trk_g1_6 <X> T_22_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (1172 246)  (1172 246)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 246)  (1173 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 246)  (1174 246)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 246)  (1176 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 246)  (1180 246)  LC_3 Logic Functioning bit
 (39 6)  (1183 246)  (1183 246)  LC_3 Logic Functioning bit
 (45 6)  (1189 246)  (1189 246)  LC_3 Logic Functioning bit
 (52 6)  (1196 246)  (1196 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (1166 247)  (1166 247)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1168 247)  (1168 247)  routing T_22_15.bot_op_6 <X> T_22_15.lc_trk_g1_6
 (26 7)  (1170 247)  (1170 247)  routing T_22_15.lc_trk_g1_6 <X> T_22_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (1171 247)  (1171 247)  routing T_22_15.lc_trk_g1_6 <X> T_22_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 247)  (1173 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 247)  (1174 247)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (1175 247)  (1175 247)  routing T_22_15.lc_trk_g0_2 <X> T_22_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (1176 247)  (1176 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (1177 247)  (1177 247)  routing T_22_15.lc_trk_g3_0 <X> T_22_15.input_2_3
 (34 7)  (1178 247)  (1178 247)  routing T_22_15.lc_trk_g3_0 <X> T_22_15.input_2_3
 (37 7)  (1181 247)  (1181 247)  LC_3 Logic Functioning bit
 (39 7)  (1183 247)  (1183 247)  LC_3 Logic Functioning bit
 (25 10)  (1169 250)  (1169 250)  routing T_22_15.bnl_op_6 <X> T_22_15.lc_trk_g2_6
 (9 11)  (1153 251)  (1153 251)  routing T_22_15.sp4_v_b_11 <X> T_22_15.sp4_v_t_42
 (10 11)  (1154 251)  (1154 251)  routing T_22_15.sp4_v_b_11 <X> T_22_15.sp4_v_t_42
 (22 11)  (1166 251)  (1166 251)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1169 251)  (1169 251)  routing T_22_15.bnl_op_6 <X> T_22_15.lc_trk_g2_6
 (15 13)  (1159 253)  (1159 253)  routing T_22_15.sp4_v_t_29 <X> T_22_15.lc_trk_g3_0
 (16 13)  (1160 253)  (1160 253)  routing T_22_15.sp4_v_t_29 <X> T_22_15.lc_trk_g3_0
 (17 13)  (1161 253)  (1161 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (29 14)  (1173 254)  (1173 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 254)  (1175 254)  routing T_22_15.lc_trk_g1_5 <X> T_22_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 254)  (1176 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 254)  (1178 254)  routing T_22_15.lc_trk_g1_5 <X> T_22_15.wire_logic_cluster/lc_7/in_3
 (37 14)  (1181 254)  (1181 254)  LC_7 Logic Functioning bit
 (39 14)  (1183 254)  (1183 254)  LC_7 Logic Functioning bit
 (40 14)  (1184 254)  (1184 254)  LC_7 Logic Functioning bit
 (41 14)  (1185 254)  (1185 254)  LC_7 Logic Functioning bit
 (42 14)  (1186 254)  (1186 254)  LC_7 Logic Functioning bit
 (43 14)  (1187 254)  (1187 254)  LC_7 Logic Functioning bit
 (45 14)  (1189 254)  (1189 254)  LC_7 Logic Functioning bit
 (47 14)  (1191 254)  (1191 254)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (29 15)  (1173 255)  (1173 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 255)  (1174 255)  routing T_22_15.lc_trk_g0_2 <X> T_22_15.wire_logic_cluster/lc_7/in_1
 (41 15)  (1185 255)  (1185 255)  LC_7 Logic Functioning bit
 (43 15)  (1187 255)  (1187 255)  LC_7 Logic Functioning bit


LogicTile_20_14

 (14 2)  (1050 226)  (1050 226)  routing T_20_14.bnr_op_4 <X> T_20_14.lc_trk_g0_4
 (27 2)  (1063 226)  (1063 226)  routing T_20_14.lc_trk_g1_5 <X> T_20_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 226)  (1065 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 226)  (1066 226)  routing T_20_14.lc_trk_g1_5 <X> T_20_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 226)  (1067 226)  routing T_20_14.lc_trk_g0_4 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 226)  (1068 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (1073 226)  (1073 226)  LC_1 Logic Functioning bit
 (39 2)  (1075 226)  (1075 226)  LC_1 Logic Functioning bit
 (40 2)  (1076 226)  (1076 226)  LC_1 Logic Functioning bit
 (42 2)  (1078 226)  (1078 226)  LC_1 Logic Functioning bit
 (14 3)  (1050 227)  (1050 227)  routing T_20_14.bnr_op_4 <X> T_20_14.lc_trk_g0_4
 (17 3)  (1053 227)  (1053 227)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (27 3)  (1063 227)  (1063 227)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 227)  (1064 227)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 227)  (1065 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (1068 227)  (1068 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (1069 227)  (1069 227)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.input_2_1
 (34 3)  (1070 227)  (1070 227)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.input_2_1
 (35 3)  (1071 227)  (1071 227)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.input_2_1
 (36 3)  (1072 227)  (1072 227)  LC_1 Logic Functioning bit
 (40 3)  (1076 227)  (1076 227)  LC_1 Logic Functioning bit
 (41 3)  (1077 227)  (1077 227)  LC_1 Logic Functioning bit
 (42 3)  (1078 227)  (1078 227)  LC_1 Logic Functioning bit
 (17 6)  (1053 230)  (1053 230)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (1054 230)  (1054 230)  routing T_20_14.bnr_op_5 <X> T_20_14.lc_trk_g1_5
 (18 7)  (1054 231)  (1054 231)  routing T_20_14.bnr_op_5 <X> T_20_14.lc_trk_g1_5
 (17 8)  (1053 232)  (1053 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1054 232)  (1054 232)  routing T_20_14.wire_logic_cluster/lc_1/out <X> T_20_14.lc_trk_g2_1
 (14 10)  (1050 234)  (1050 234)  routing T_20_14.rgt_op_4 <X> T_20_14.lc_trk_g2_4
 (31 10)  (1067 234)  (1067 234)  routing T_20_14.lc_trk_g2_4 <X> T_20_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 234)  (1068 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 234)  (1069 234)  routing T_20_14.lc_trk_g2_4 <X> T_20_14.wire_logic_cluster/lc_5/in_3
 (39 10)  (1075 234)  (1075 234)  LC_5 Logic Functioning bit
 (40 10)  (1076 234)  (1076 234)  LC_5 Logic Functioning bit
 (41 10)  (1077 234)  (1077 234)  LC_5 Logic Functioning bit
 (43 10)  (1079 234)  (1079 234)  LC_5 Logic Functioning bit
 (15 11)  (1051 235)  (1051 235)  routing T_20_14.rgt_op_4 <X> T_20_14.lc_trk_g2_4
 (17 11)  (1053 235)  (1053 235)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (27 11)  (1063 235)  (1063 235)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 235)  (1064 235)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 235)  (1065 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (1068 235)  (1068 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (1069 235)  (1069 235)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.input_2_5
 (34 11)  (1070 235)  (1070 235)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.input_2_5
 (35 11)  (1071 235)  (1071 235)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.input_2_5
 (38 11)  (1074 235)  (1074 235)  LC_5 Logic Functioning bit
 (40 11)  (1076 235)  (1076 235)  LC_5 Logic Functioning bit
 (41 11)  (1077 235)  (1077 235)  LC_5 Logic Functioning bit
 (42 11)  (1078 235)  (1078 235)  LC_5 Logic Functioning bit
 (27 12)  (1063 236)  (1063 236)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 236)  (1064 236)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 236)  (1065 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 236)  (1066 236)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 236)  (1068 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 236)  (1069 236)  routing T_20_14.lc_trk_g2_1 <X> T_20_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 236)  (1072 236)  LC_6 Logic Functioning bit
 (37 12)  (1073 236)  (1073 236)  LC_6 Logic Functioning bit
 (38 12)  (1074 236)  (1074 236)  LC_6 Logic Functioning bit
 (42 12)  (1078 236)  (1078 236)  LC_6 Logic Functioning bit
 (50 12)  (1086 236)  (1086 236)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (1053 237)  (1053 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (1058 237)  (1058 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (30 13)  (1066 237)  (1066 237)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_6/in_1
 (36 13)  (1072 237)  (1072 237)  LC_6 Logic Functioning bit
 (37 13)  (1073 237)  (1073 237)  LC_6 Logic Functioning bit
 (38 13)  (1074 237)  (1074 237)  LC_6 Logic Functioning bit
 (42 13)  (1078 237)  (1078 237)  LC_6 Logic Functioning bit
 (22 15)  (1058 239)  (1058 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_21_14

 (25 0)  (1115 224)  (1115 224)  routing T_21_14.sp4_v_b_10 <X> T_21_14.lc_trk_g0_2
 (22 1)  (1112 225)  (1112 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1113 225)  (1113 225)  routing T_21_14.sp4_v_b_10 <X> T_21_14.lc_trk_g0_2
 (25 1)  (1115 225)  (1115 225)  routing T_21_14.sp4_v_b_10 <X> T_21_14.lc_trk_g0_2
 (15 2)  (1105 226)  (1105 226)  routing T_21_14.bot_op_5 <X> T_21_14.lc_trk_g0_5
 (17 2)  (1107 226)  (1107 226)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 4)  (1116 228)  (1116 228)  routing T_21_14.lc_trk_g3_5 <X> T_21_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (1119 228)  (1119 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 228)  (1120 228)  routing T_21_14.lc_trk_g0_5 <X> T_21_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 228)  (1121 228)  routing T_21_14.lc_trk_g1_4 <X> T_21_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 228)  (1122 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 228)  (1124 228)  routing T_21_14.lc_trk_g1_4 <X> T_21_14.wire_logic_cluster/lc_2/in_3
 (37 4)  (1127 228)  (1127 228)  LC_2 Logic Functioning bit
 (39 4)  (1129 228)  (1129 228)  LC_2 Logic Functioning bit
 (40 4)  (1130 228)  (1130 228)  LC_2 Logic Functioning bit
 (42 4)  (1132 228)  (1132 228)  LC_2 Logic Functioning bit
 (27 5)  (1117 229)  (1117 229)  routing T_21_14.lc_trk_g3_5 <X> T_21_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 229)  (1118 229)  routing T_21_14.lc_trk_g3_5 <X> T_21_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 229)  (1119 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (1122 229)  (1122 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1125 229)  (1125 229)  routing T_21_14.lc_trk_g0_2 <X> T_21_14.input_2_2
 (36 5)  (1126 229)  (1126 229)  LC_2 Logic Functioning bit
 (40 5)  (1130 229)  (1130 229)  LC_2 Logic Functioning bit
 (41 5)  (1131 229)  (1131 229)  LC_2 Logic Functioning bit
 (42 5)  (1132 229)  (1132 229)  LC_2 Logic Functioning bit
 (15 7)  (1105 231)  (1105 231)  routing T_21_14.bot_op_4 <X> T_21_14.lc_trk_g1_4
 (17 7)  (1107 231)  (1107 231)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (29 8)  (1119 232)  (1119 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 232)  (1120 232)  routing T_21_14.lc_trk_g0_5 <X> T_21_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 232)  (1121 232)  routing T_21_14.lc_trk_g1_4 <X> T_21_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 232)  (1122 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 232)  (1124 232)  routing T_21_14.lc_trk_g1_4 <X> T_21_14.wire_logic_cluster/lc_4/in_3
 (37 8)  (1127 232)  (1127 232)  LC_4 Logic Functioning bit
 (39 8)  (1129 232)  (1129 232)  LC_4 Logic Functioning bit
 (41 8)  (1131 232)  (1131 232)  LC_4 Logic Functioning bit
 (43 8)  (1133 232)  (1133 232)  LC_4 Logic Functioning bit
 (37 9)  (1127 233)  (1127 233)  LC_4 Logic Functioning bit
 (39 9)  (1129 233)  (1129 233)  LC_4 Logic Functioning bit
 (41 9)  (1131 233)  (1131 233)  LC_4 Logic Functioning bit
 (43 9)  (1133 233)  (1133 233)  LC_4 Logic Functioning bit
 (29 10)  (1119 234)  (1119 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 234)  (1121 234)  routing T_21_14.lc_trk_g3_5 <X> T_21_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 234)  (1122 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 234)  (1123 234)  routing T_21_14.lc_trk_g3_5 <X> T_21_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 234)  (1124 234)  routing T_21_14.lc_trk_g3_5 <X> T_21_14.wire_logic_cluster/lc_5/in_3
 (38 10)  (1128 234)  (1128 234)  LC_5 Logic Functioning bit
 (39 10)  (1129 234)  (1129 234)  LC_5 Logic Functioning bit
 (40 10)  (1130 234)  (1130 234)  LC_5 Logic Functioning bit
 (42 10)  (1132 234)  (1132 234)  LC_5 Logic Functioning bit
 (50 10)  (1140 234)  (1140 234)  Cascade bit: LH_LC05_inmux02_5

 (30 11)  (1120 235)  (1120 235)  routing T_21_14.lc_trk_g0_2 <X> T_21_14.wire_logic_cluster/lc_5/in_1
 (38 11)  (1128 235)  (1128 235)  LC_5 Logic Functioning bit
 (39 11)  (1129 235)  (1129 235)  LC_5 Logic Functioning bit
 (40 11)  (1130 235)  (1130 235)  LC_5 Logic Functioning bit
 (42 11)  (1132 235)  (1132 235)  LC_5 Logic Functioning bit
 (25 12)  (1115 236)  (1115 236)  routing T_21_14.wire_logic_cluster/lc_2/out <X> T_21_14.lc_trk_g3_2
 (27 12)  (1117 236)  (1117 236)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 236)  (1118 236)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 236)  (1119 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 236)  (1120 236)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 236)  (1122 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 236)  (1123 236)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 236)  (1124 236)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 236)  (1126 236)  LC_6 Logic Functioning bit
 (37 12)  (1127 236)  (1127 236)  LC_6 Logic Functioning bit
 (38 12)  (1128 236)  (1128 236)  LC_6 Logic Functioning bit
 (42 12)  (1132 236)  (1132 236)  LC_6 Logic Functioning bit
 (50 12)  (1140 236)  (1140 236)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (1112 237)  (1112 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (1120 237)  (1120 237)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (1121 237)  (1121 237)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (1126 237)  (1126 237)  LC_6 Logic Functioning bit
 (37 13)  (1127 237)  (1127 237)  LC_6 Logic Functioning bit
 (38 13)  (1128 237)  (1128 237)  LC_6 Logic Functioning bit
 (42 13)  (1132 237)  (1132 237)  LC_6 Logic Functioning bit
 (16 14)  (1106 238)  (1106 238)  routing T_21_14.sp12_v_t_10 <X> T_21_14.lc_trk_g3_5
 (17 14)  (1107 238)  (1107 238)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 15)  (1112 239)  (1112 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1115 239)  (1115 239)  routing T_21_14.sp4_r_v_b_46 <X> T_21_14.lc_trk_g3_6


LogicTile_22_14

 (14 0)  (1158 224)  (1158 224)  routing T_22_14.wire_logic_cluster/lc_0/out <X> T_22_14.lc_trk_g0_0
 (26 0)  (1170 224)  (1170 224)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (1172 224)  (1172 224)  routing T_22_14.lc_trk_g2_5 <X> T_22_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 224)  (1173 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 224)  (1174 224)  routing T_22_14.lc_trk_g2_5 <X> T_22_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 224)  (1175 224)  routing T_22_14.lc_trk_g3_4 <X> T_22_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 224)  (1176 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 224)  (1177 224)  routing T_22_14.lc_trk_g3_4 <X> T_22_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 224)  (1178 224)  routing T_22_14.lc_trk_g3_4 <X> T_22_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 224)  (1180 224)  LC_0 Logic Functioning bit
 (37 0)  (1181 224)  (1181 224)  LC_0 Logic Functioning bit
 (38 0)  (1182 224)  (1182 224)  LC_0 Logic Functioning bit
 (40 0)  (1184 224)  (1184 224)  LC_0 Logic Functioning bit
 (41 0)  (1185 224)  (1185 224)  LC_0 Logic Functioning bit
 (42 0)  (1186 224)  (1186 224)  LC_0 Logic Functioning bit
 (17 1)  (1161 225)  (1161 225)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (1170 225)  (1170 225)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (1171 225)  (1171 225)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 225)  (1172 225)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 225)  (1173 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (1176 225)  (1176 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1178 225)  (1178 225)  routing T_22_14.lc_trk_g1_3 <X> T_22_14.input_2_0
 (35 1)  (1179 225)  (1179 225)  routing T_22_14.lc_trk_g1_3 <X> T_22_14.input_2_0
 (36 1)  (1180 225)  (1180 225)  LC_0 Logic Functioning bit
 (37 1)  (1181 225)  (1181 225)  LC_0 Logic Functioning bit
 (38 1)  (1182 225)  (1182 225)  LC_0 Logic Functioning bit
 (40 1)  (1184 225)  (1184 225)  LC_0 Logic Functioning bit
 (42 1)  (1186 225)  (1186 225)  LC_0 Logic Functioning bit
 (43 1)  (1187 225)  (1187 225)  LC_0 Logic Functioning bit
 (21 4)  (1165 228)  (1165 228)  routing T_22_14.sp4_v_b_11 <X> T_22_14.lc_trk_g1_3
 (22 4)  (1166 228)  (1166 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1167 228)  (1167 228)  routing T_22_14.sp4_v_b_11 <X> T_22_14.lc_trk_g1_3
 (25 4)  (1169 228)  (1169 228)  routing T_22_14.sp4_v_b_2 <X> T_22_14.lc_trk_g1_2
 (26 4)  (1170 228)  (1170 228)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (1172 228)  (1172 228)  routing T_22_14.lc_trk_g2_3 <X> T_22_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 228)  (1173 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 228)  (1176 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 228)  (1178 228)  routing T_22_14.lc_trk_g1_2 <X> T_22_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 228)  (1180 228)  LC_2 Logic Functioning bit
 (37 4)  (1181 228)  (1181 228)  LC_2 Logic Functioning bit
 (38 4)  (1182 228)  (1182 228)  LC_2 Logic Functioning bit
 (39 4)  (1183 228)  (1183 228)  LC_2 Logic Functioning bit
 (40 4)  (1184 228)  (1184 228)  LC_2 Logic Functioning bit
 (42 4)  (1186 228)  (1186 228)  LC_2 Logic Functioning bit
 (43 4)  (1187 228)  (1187 228)  LC_2 Logic Functioning bit
 (21 5)  (1165 229)  (1165 229)  routing T_22_14.sp4_v_b_11 <X> T_22_14.lc_trk_g1_3
 (22 5)  (1166 229)  (1166 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (1167 229)  (1167 229)  routing T_22_14.sp4_v_b_2 <X> T_22_14.lc_trk_g1_2
 (26 5)  (1170 229)  (1170 229)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (1171 229)  (1171 229)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 229)  (1172 229)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 229)  (1173 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 229)  (1174 229)  routing T_22_14.lc_trk_g2_3 <X> T_22_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (1175 229)  (1175 229)  routing T_22_14.lc_trk_g1_2 <X> T_22_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (1176 229)  (1176 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (1178 229)  (1178 229)  routing T_22_14.lc_trk_g1_3 <X> T_22_14.input_2_2
 (35 5)  (1179 229)  (1179 229)  routing T_22_14.lc_trk_g1_3 <X> T_22_14.input_2_2
 (36 5)  (1180 229)  (1180 229)  LC_2 Logic Functioning bit
 (38 5)  (1182 229)  (1182 229)  LC_2 Logic Functioning bit
 (39 5)  (1183 229)  (1183 229)  LC_2 Logic Functioning bit
 (40 5)  (1184 229)  (1184 229)  LC_2 Logic Functioning bit
 (41 5)  (1185 229)  (1185 229)  LC_2 Logic Functioning bit
 (42 5)  (1186 229)  (1186 229)  LC_2 Logic Functioning bit
 (43 5)  (1187 229)  (1187 229)  LC_2 Logic Functioning bit
 (11 6)  (1155 230)  (1155 230)  routing T_22_14.sp4_v_b_2 <X> T_22_14.sp4_v_t_40
 (15 6)  (1159 230)  (1159 230)  routing T_22_14.bot_op_5 <X> T_22_14.lc_trk_g1_5
 (17 6)  (1161 230)  (1161 230)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (12 7)  (1156 231)  (1156 231)  routing T_22_14.sp4_v_b_2 <X> T_22_14.sp4_v_t_40
 (22 8)  (1166 232)  (1166 232)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1167 232)  (1167 232)  routing T_22_14.sp12_v_b_11 <X> T_22_14.lc_trk_g2_3
 (26 8)  (1170 232)  (1170 232)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.wire_logic_cluster/lc_4/in_0
 (28 8)  (1172 232)  (1172 232)  routing T_22_14.lc_trk_g2_5 <X> T_22_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 232)  (1173 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 232)  (1174 232)  routing T_22_14.lc_trk_g2_5 <X> T_22_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 232)  (1175 232)  routing T_22_14.lc_trk_g3_4 <X> T_22_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 232)  (1176 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 232)  (1177 232)  routing T_22_14.lc_trk_g3_4 <X> T_22_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 232)  (1178 232)  routing T_22_14.lc_trk_g3_4 <X> T_22_14.wire_logic_cluster/lc_4/in_3
 (40 8)  (1184 232)  (1184 232)  LC_4 Logic Functioning bit
 (41 8)  (1185 232)  (1185 232)  LC_4 Logic Functioning bit
 (42 8)  (1186 232)  (1186 232)  LC_4 Logic Functioning bit
 (43 8)  (1187 232)  (1187 232)  LC_4 Logic Functioning bit
 (26 9)  (1170 233)  (1170 233)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (1171 233)  (1171 233)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 233)  (1172 233)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 233)  (1173 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (1176 233)  (1176 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (1178 233)  (1178 233)  routing T_22_14.lc_trk_g1_3 <X> T_22_14.input_2_4
 (35 9)  (1179 233)  (1179 233)  routing T_22_14.lc_trk_g1_3 <X> T_22_14.input_2_4
 (38 9)  (1182 233)  (1182 233)  LC_4 Logic Functioning bit
 (40 9)  (1184 233)  (1184 233)  LC_4 Logic Functioning bit
 (41 9)  (1185 233)  (1185 233)  LC_4 Logic Functioning bit
 (42 9)  (1186 233)  (1186 233)  LC_4 Logic Functioning bit
 (43 9)  (1187 233)  (1187 233)  LC_4 Logic Functioning bit
 (14 10)  (1158 234)  (1158 234)  routing T_22_14.bnl_op_4 <X> T_22_14.lc_trk_g2_4
 (17 10)  (1161 234)  (1161 234)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (1162 234)  (1162 234)  routing T_22_14.bnl_op_5 <X> T_22_14.lc_trk_g2_5
 (29 10)  (1173 234)  (1173 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 234)  (1175 234)  routing T_22_14.lc_trk_g1_5 <X> T_22_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 234)  (1176 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 234)  (1178 234)  routing T_22_14.lc_trk_g1_5 <X> T_22_14.wire_logic_cluster/lc_5/in_3
 (41 10)  (1185 234)  (1185 234)  LC_5 Logic Functioning bit
 (42 10)  (1186 234)  (1186 234)  LC_5 Logic Functioning bit
 (43 10)  (1187 234)  (1187 234)  LC_5 Logic Functioning bit
 (50 10)  (1194 234)  (1194 234)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (1158 235)  (1158 235)  routing T_22_14.bnl_op_4 <X> T_22_14.lc_trk_g2_4
 (17 11)  (1161 235)  (1161 235)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (1162 235)  (1162 235)  routing T_22_14.bnl_op_5 <X> T_22_14.lc_trk_g2_5
 (26 11)  (1170 235)  (1170 235)  routing T_22_14.lc_trk_g2_3 <X> T_22_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 235)  (1172 235)  routing T_22_14.lc_trk_g2_3 <X> T_22_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 235)  (1173 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (1180 235)  (1180 235)  LC_5 Logic Functioning bit
 (38 11)  (1182 235)  (1182 235)  LC_5 Logic Functioning bit
 (40 11)  (1184 235)  (1184 235)  LC_5 Logic Functioning bit
 (42 11)  (1186 235)  (1186 235)  LC_5 Logic Functioning bit
 (43 11)  (1187 235)  (1187 235)  LC_5 Logic Functioning bit
 (28 12)  (1172 236)  (1172 236)  routing T_22_14.lc_trk_g2_5 <X> T_22_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 236)  (1173 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 236)  (1174 236)  routing T_22_14.lc_trk_g2_5 <X> T_22_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 236)  (1176 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 236)  (1177 236)  routing T_22_14.lc_trk_g2_3 <X> T_22_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (1179 236)  (1179 236)  routing T_22_14.lc_trk_g2_4 <X> T_22_14.input_2_6
 (43 12)  (1187 236)  (1187 236)  LC_6 Logic Functioning bit
 (26 13)  (1170 237)  (1170 237)  routing T_22_14.lc_trk_g1_3 <X> T_22_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (1171 237)  (1171 237)  routing T_22_14.lc_trk_g1_3 <X> T_22_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 237)  (1173 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1175 237)  (1175 237)  routing T_22_14.lc_trk_g2_3 <X> T_22_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (1176 237)  (1176 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (1177 237)  (1177 237)  routing T_22_14.lc_trk_g2_4 <X> T_22_14.input_2_6
 (14 14)  (1158 238)  (1158 238)  routing T_22_14.bnl_op_4 <X> T_22_14.lc_trk_g3_4
 (21 14)  (1165 238)  (1165 238)  routing T_22_14.sp4_v_t_26 <X> T_22_14.lc_trk_g3_7
 (22 14)  (1166 238)  (1166 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1167 238)  (1167 238)  routing T_22_14.sp4_v_t_26 <X> T_22_14.lc_trk_g3_7
 (14 15)  (1158 239)  (1158 239)  routing T_22_14.bnl_op_4 <X> T_22_14.lc_trk_g3_4
 (17 15)  (1161 239)  (1161 239)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (21 15)  (1165 239)  (1165 239)  routing T_22_14.sp4_v_t_26 <X> T_22_14.lc_trk_g3_7


LogicTile_5_13

 (3 6)  (237 214)  (237 214)  routing T_5_13.sp12_h_r_0 <X> T_5_13.sp12_v_t_23
 (3 7)  (237 215)  (237 215)  routing T_5_13.sp12_h_r_0 <X> T_5_13.sp12_v_t_23


LogicTile_15_13

 (3 6)  (765 214)  (765 214)  routing T_15_13.sp12_h_r_0 <X> T_15_13.sp12_v_t_23
 (3 7)  (765 215)  (765 215)  routing T_15_13.sp12_h_r_0 <X> T_15_13.sp12_v_t_23


LogicTile_17_13

 (3 2)  (877 210)  (877 210)  routing T_17_13.sp12_h_r_0 <X> T_17_13.sp12_h_l_23
 (3 3)  (877 211)  (877 211)  routing T_17_13.sp12_h_r_0 <X> T_17_13.sp12_h_l_23


LogicTile_19_13

 (26 0)  (1008 208)  (1008 208)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 208)  (1009 208)  routing T_19_13.lc_trk_g1_2 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 208)  (1011 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 208)  (1013 208)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 208)  (1014 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 208)  (1015 208)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 208)  (1016 208)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 208)  (1018 208)  LC_0 Logic Functioning bit
 (41 0)  (1023 208)  (1023 208)  LC_0 Logic Functioning bit
 (43 0)  (1025 208)  (1025 208)  LC_0 Logic Functioning bit
 (45 0)  (1027 208)  (1027 208)  LC_0 Logic Functioning bit
 (47 0)  (1029 208)  (1029 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (1008 209)  (1008 209)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 209)  (1010 209)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 209)  (1011 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 209)  (1012 209)  routing T_19_13.lc_trk_g1_2 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 209)  (1013 209)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 209)  (1014 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1015 209)  (1015 209)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.input_2_0
 (34 1)  (1016 209)  (1016 209)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.input_2_0
 (35 1)  (1017 209)  (1017 209)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.input_2_0
 (41 1)  (1023 209)  (1023 209)  LC_0 Logic Functioning bit
 (0 2)  (982 210)  (982 210)  routing T_19_13.glb_netwk_3 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (982 211)  (982 211)  routing T_19_13.glb_netwk_3 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (1 4)  (983 212)  (983 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1004 212)  (1004 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1005 212)  (1005 212)  routing T_19_13.sp4_v_b_19 <X> T_19_13.lc_trk_g1_3
 (24 4)  (1006 212)  (1006 212)  routing T_19_13.sp4_v_b_19 <X> T_19_13.lc_trk_g1_3
 (25 4)  (1007 212)  (1007 212)  routing T_19_13.bnr_op_2 <X> T_19_13.lc_trk_g1_2
 (0 5)  (982 213)  (982 213)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (1 5)  (983 213)  (983 213)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (14 5)  (996 213)  (996 213)  routing T_19_13.sp4_h_r_0 <X> T_19_13.lc_trk_g1_0
 (15 5)  (997 213)  (997 213)  routing T_19_13.sp4_h_r_0 <X> T_19_13.lc_trk_g1_0
 (16 5)  (998 213)  (998 213)  routing T_19_13.sp4_h_r_0 <X> T_19_13.lc_trk_g1_0
 (17 5)  (999 213)  (999 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (1004 213)  (1004 213)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (1007 213)  (1007 213)  routing T_19_13.bnr_op_2 <X> T_19_13.lc_trk_g1_2
 (21 8)  (1003 216)  (1003 216)  routing T_19_13.rgt_op_3 <X> T_19_13.lc_trk_g2_3
 (22 8)  (1004 216)  (1004 216)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1006 216)  (1006 216)  routing T_19_13.rgt_op_3 <X> T_19_13.lc_trk_g2_3
 (10 9)  (992 217)  (992 217)  routing T_19_13.sp4_h_r_2 <X> T_19_13.sp4_v_b_7
 (14 10)  (996 218)  (996 218)  routing T_19_13.rgt_op_4 <X> T_19_13.lc_trk_g2_4
 (25 10)  (1007 218)  (1007 218)  routing T_19_13.rgt_op_6 <X> T_19_13.lc_trk_g2_6
 (28 10)  (1010 218)  (1010 218)  routing T_19_13.lc_trk_g2_4 <X> T_19_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 218)  (1011 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 218)  (1012 218)  routing T_19_13.lc_trk_g2_4 <X> T_19_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 218)  (1014 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 218)  (1015 218)  routing T_19_13.lc_trk_g3_1 <X> T_19_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 218)  (1016 218)  routing T_19_13.lc_trk_g3_1 <X> T_19_13.wire_logic_cluster/lc_5/in_3
 (38 10)  (1020 218)  (1020 218)  LC_5 Logic Functioning bit
 (41 10)  (1023 218)  (1023 218)  LC_5 Logic Functioning bit
 (42 10)  (1024 218)  (1024 218)  LC_5 Logic Functioning bit
 (43 10)  (1025 218)  (1025 218)  LC_5 Logic Functioning bit
 (15 11)  (997 219)  (997 219)  routing T_19_13.rgt_op_4 <X> T_19_13.lc_trk_g2_4
 (17 11)  (999 219)  (999 219)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (1004 219)  (1004 219)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1006 219)  (1006 219)  routing T_19_13.rgt_op_6 <X> T_19_13.lc_trk_g2_6
 (26 11)  (1008 219)  (1008 219)  routing T_19_13.lc_trk_g2_3 <X> T_19_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 219)  (1010 219)  routing T_19_13.lc_trk_g2_3 <X> T_19_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 219)  (1011 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (1014 219)  (1014 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (1015 219)  (1015 219)  routing T_19_13.lc_trk_g3_0 <X> T_19_13.input_2_5
 (34 11)  (1016 219)  (1016 219)  routing T_19_13.lc_trk_g3_0 <X> T_19_13.input_2_5
 (39 11)  (1021 219)  (1021 219)  LC_5 Logic Functioning bit
 (41 11)  (1023 219)  (1023 219)  LC_5 Logic Functioning bit
 (42 11)  (1024 219)  (1024 219)  LC_5 Logic Functioning bit
 (43 11)  (1025 219)  (1025 219)  LC_5 Logic Functioning bit
 (14 12)  (996 220)  (996 220)  routing T_19_13.sp4_h_l_21 <X> T_19_13.lc_trk_g3_0
 (15 12)  (997 220)  (997 220)  routing T_19_13.rgt_op_1 <X> T_19_13.lc_trk_g3_1
 (17 12)  (999 220)  (999 220)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1000 220)  (1000 220)  routing T_19_13.rgt_op_1 <X> T_19_13.lc_trk_g3_1
 (21 12)  (1003 220)  (1003 220)  routing T_19_13.sp4_h_r_35 <X> T_19_13.lc_trk_g3_3
 (22 12)  (1004 220)  (1004 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1005 220)  (1005 220)  routing T_19_13.sp4_h_r_35 <X> T_19_13.lc_trk_g3_3
 (24 12)  (1006 220)  (1006 220)  routing T_19_13.sp4_h_r_35 <X> T_19_13.lc_trk_g3_3
 (27 12)  (1009 220)  (1009 220)  routing T_19_13.lc_trk_g1_2 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 220)  (1011 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 220)  (1014 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 220)  (1016 220)  routing T_19_13.lc_trk_g1_0 <X> T_19_13.wire_logic_cluster/lc_6/in_3
 (38 12)  (1020 220)  (1020 220)  LC_6 Logic Functioning bit
 (40 12)  (1022 220)  (1022 220)  LC_6 Logic Functioning bit
 (41 12)  (1023 220)  (1023 220)  LC_6 Logic Functioning bit
 (42 12)  (1024 220)  (1024 220)  LC_6 Logic Functioning bit
 (45 12)  (1027 220)  (1027 220)  LC_6 Logic Functioning bit
 (47 12)  (1029 220)  (1029 220)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (1032 220)  (1032 220)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (997 221)  (997 221)  routing T_19_13.sp4_h_l_21 <X> T_19_13.lc_trk_g3_0
 (16 13)  (998 221)  (998 221)  routing T_19_13.sp4_h_l_21 <X> T_19_13.lc_trk_g3_0
 (17 13)  (999 221)  (999 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (30 13)  (1012 221)  (1012 221)  routing T_19_13.lc_trk_g1_2 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (38 13)  (1020 221)  (1020 221)  LC_6 Logic Functioning bit
 (40 13)  (1022 221)  (1022 221)  LC_6 Logic Functioning bit
 (41 13)  (1023 221)  (1023 221)  LC_6 Logic Functioning bit
 (42 13)  (1024 221)  (1024 221)  LC_6 Logic Functioning bit
 (22 15)  (1004 223)  (1004 223)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (1006 223)  (1006 223)  routing T_19_13.tnr_op_6 <X> T_19_13.lc_trk_g3_6


LogicTile_20_13

 (26 0)  (1062 208)  (1062 208)  routing T_20_13.lc_trk_g2_4 <X> T_20_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 208)  (1063 208)  routing T_20_13.lc_trk_g1_4 <X> T_20_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 208)  (1065 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 208)  (1066 208)  routing T_20_13.lc_trk_g1_4 <X> T_20_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 208)  (1067 208)  routing T_20_13.lc_trk_g2_5 <X> T_20_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 208)  (1068 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 208)  (1069 208)  routing T_20_13.lc_trk_g2_5 <X> T_20_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 208)  (1071 208)  routing T_20_13.lc_trk_g1_5 <X> T_20_13.input_2_0
 (38 0)  (1074 208)  (1074 208)  LC_0 Logic Functioning bit
 (40 0)  (1076 208)  (1076 208)  LC_0 Logic Functioning bit
 (41 0)  (1077 208)  (1077 208)  LC_0 Logic Functioning bit
 (42 0)  (1078 208)  (1078 208)  LC_0 Logic Functioning bit
 (28 1)  (1064 209)  (1064 209)  routing T_20_13.lc_trk_g2_4 <X> T_20_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 209)  (1065 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (1068 209)  (1068 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (1070 209)  (1070 209)  routing T_20_13.lc_trk_g1_5 <X> T_20_13.input_2_0
 (36 1)  (1072 209)  (1072 209)  LC_0 Logic Functioning bit
 (37 1)  (1073 209)  (1073 209)  LC_0 Logic Functioning bit
 (39 1)  (1075 209)  (1075 209)  LC_0 Logic Functioning bit
 (41 1)  (1077 209)  (1077 209)  LC_0 Logic Functioning bit
 (43 1)  (1079 209)  (1079 209)  LC_0 Logic Functioning bit
 (14 2)  (1050 210)  (1050 210)  routing T_20_13.bnr_op_4 <X> T_20_13.lc_trk_g0_4
 (21 2)  (1057 210)  (1057 210)  routing T_20_13.bnr_op_7 <X> T_20_13.lc_trk_g0_7
 (22 2)  (1058 210)  (1058 210)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (26 2)  (1062 210)  (1062 210)  routing T_20_13.lc_trk_g0_7 <X> T_20_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 210)  (1063 210)  routing T_20_13.lc_trk_g3_3 <X> T_20_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 210)  (1064 210)  routing T_20_13.lc_trk_g3_3 <X> T_20_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 210)  (1065 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 210)  (1067 210)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 210)  (1068 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 210)  (1070 210)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_1/in_3
 (37 2)  (1073 210)  (1073 210)  LC_1 Logic Functioning bit
 (38 2)  (1074 210)  (1074 210)  LC_1 Logic Functioning bit
 (39 2)  (1075 210)  (1075 210)  LC_1 Logic Functioning bit
 (40 2)  (1076 210)  (1076 210)  LC_1 Logic Functioning bit
 (41 2)  (1077 210)  (1077 210)  LC_1 Logic Functioning bit
 (42 2)  (1078 210)  (1078 210)  LC_1 Logic Functioning bit
 (50 2)  (1086 210)  (1086 210)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (1050 211)  (1050 211)  routing T_20_13.bnr_op_4 <X> T_20_13.lc_trk_g0_4
 (17 3)  (1053 211)  (1053 211)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (21 3)  (1057 211)  (1057 211)  routing T_20_13.bnr_op_7 <X> T_20_13.lc_trk_g0_7
 (26 3)  (1062 211)  (1062 211)  routing T_20_13.lc_trk_g0_7 <X> T_20_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 211)  (1065 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 211)  (1066 211)  routing T_20_13.lc_trk_g3_3 <X> T_20_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 211)  (1067 211)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_1/in_3
 (40 3)  (1076 211)  (1076 211)  LC_1 Logic Functioning bit
 (42 3)  (1078 211)  (1078 211)  LC_1 Logic Functioning bit
 (14 6)  (1050 214)  (1050 214)  routing T_20_13.bnr_op_4 <X> T_20_13.lc_trk_g1_4
 (17 6)  (1053 214)  (1053 214)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (1054 214)  (1054 214)  routing T_20_13.bnr_op_5 <X> T_20_13.lc_trk_g1_5
 (21 6)  (1057 214)  (1057 214)  routing T_20_13.wire_logic_cluster/lc_7/out <X> T_20_13.lc_trk_g1_7
 (22 6)  (1058 214)  (1058 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (1062 214)  (1062 214)  routing T_20_13.lc_trk_g2_5 <X> T_20_13.wire_logic_cluster/lc_3/in_0
 (29 6)  (1065 214)  (1065 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 214)  (1066 214)  routing T_20_13.lc_trk_g0_4 <X> T_20_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 214)  (1067 214)  routing T_20_13.lc_trk_g1_5 <X> T_20_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 214)  (1068 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 214)  (1070 214)  routing T_20_13.lc_trk_g1_5 <X> T_20_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (1071 214)  (1071 214)  routing T_20_13.lc_trk_g3_4 <X> T_20_13.input_2_3
 (36 6)  (1072 214)  (1072 214)  LC_3 Logic Functioning bit
 (37 6)  (1073 214)  (1073 214)  LC_3 Logic Functioning bit
 (39 6)  (1075 214)  (1075 214)  LC_3 Logic Functioning bit
 (40 6)  (1076 214)  (1076 214)  LC_3 Logic Functioning bit
 (41 6)  (1077 214)  (1077 214)  LC_3 Logic Functioning bit
 (43 6)  (1079 214)  (1079 214)  LC_3 Logic Functioning bit
 (14 7)  (1050 215)  (1050 215)  routing T_20_13.bnr_op_4 <X> T_20_13.lc_trk_g1_4
 (17 7)  (1053 215)  (1053 215)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (1054 215)  (1054 215)  routing T_20_13.bnr_op_5 <X> T_20_13.lc_trk_g1_5
 (28 7)  (1064 215)  (1064 215)  routing T_20_13.lc_trk_g2_5 <X> T_20_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 215)  (1065 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (1068 215)  (1068 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (1069 215)  (1069 215)  routing T_20_13.lc_trk_g3_4 <X> T_20_13.input_2_3
 (34 7)  (1070 215)  (1070 215)  routing T_20_13.lc_trk_g3_4 <X> T_20_13.input_2_3
 (36 7)  (1072 215)  (1072 215)  LC_3 Logic Functioning bit
 (37 7)  (1073 215)  (1073 215)  LC_3 Logic Functioning bit
 (38 7)  (1074 215)  (1074 215)  LC_3 Logic Functioning bit
 (39 7)  (1075 215)  (1075 215)  LC_3 Logic Functioning bit
 (41 7)  (1077 215)  (1077 215)  LC_3 Logic Functioning bit
 (42 7)  (1078 215)  (1078 215)  LC_3 Logic Functioning bit
 (26 8)  (1062 216)  (1062 216)  routing T_20_13.lc_trk_g2_4 <X> T_20_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 216)  (1063 216)  routing T_20_13.lc_trk_g1_4 <X> T_20_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 216)  (1065 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 216)  (1066 216)  routing T_20_13.lc_trk_g1_4 <X> T_20_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 216)  (1067 216)  routing T_20_13.lc_trk_g2_5 <X> T_20_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 216)  (1068 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 216)  (1069 216)  routing T_20_13.lc_trk_g2_5 <X> T_20_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 216)  (1071 216)  routing T_20_13.lc_trk_g1_5 <X> T_20_13.input_2_4
 (37 8)  (1073 216)  (1073 216)  LC_4 Logic Functioning bit
 (39 8)  (1075 216)  (1075 216)  LC_4 Logic Functioning bit
 (40 8)  (1076 216)  (1076 216)  LC_4 Logic Functioning bit
 (42 8)  (1078 216)  (1078 216)  LC_4 Logic Functioning bit
 (28 9)  (1064 217)  (1064 217)  routing T_20_13.lc_trk_g2_4 <X> T_20_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 217)  (1065 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (1068 217)  (1068 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1070 217)  (1070 217)  routing T_20_13.lc_trk_g1_5 <X> T_20_13.input_2_4
 (36 9)  (1072 217)  (1072 217)  LC_4 Logic Functioning bit
 (38 9)  (1074 217)  (1074 217)  LC_4 Logic Functioning bit
 (39 9)  (1075 217)  (1075 217)  LC_4 Logic Functioning bit
 (41 9)  (1077 217)  (1077 217)  LC_4 Logic Functioning bit
 (43 9)  (1079 217)  (1079 217)  LC_4 Logic Functioning bit
 (14 10)  (1050 218)  (1050 218)  routing T_20_13.rgt_op_4 <X> T_20_13.lc_trk_g2_4
 (15 10)  (1051 218)  (1051 218)  routing T_20_13.rgt_op_5 <X> T_20_13.lc_trk_g2_5
 (17 10)  (1053 218)  (1053 218)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1054 218)  (1054 218)  routing T_20_13.rgt_op_5 <X> T_20_13.lc_trk_g2_5
 (15 11)  (1051 219)  (1051 219)  routing T_20_13.rgt_op_4 <X> T_20_13.lc_trk_g2_4
 (17 11)  (1053 219)  (1053 219)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 12)  (1057 220)  (1057 220)  routing T_20_13.sp4_h_r_43 <X> T_20_13.lc_trk_g3_3
 (22 12)  (1058 220)  (1058 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1059 220)  (1059 220)  routing T_20_13.sp4_h_r_43 <X> T_20_13.lc_trk_g3_3
 (24 12)  (1060 220)  (1060 220)  routing T_20_13.sp4_h_r_43 <X> T_20_13.lc_trk_g3_3
 (26 12)  (1062 220)  (1062 220)  routing T_20_13.lc_trk_g2_4 <X> T_20_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (1064 220)  (1064 220)  routing T_20_13.lc_trk_g2_5 <X> T_20_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 220)  (1065 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 220)  (1066 220)  routing T_20_13.lc_trk_g2_5 <X> T_20_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 220)  (1067 220)  routing T_20_13.lc_trk_g0_7 <X> T_20_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 220)  (1068 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 220)  (1071 220)  routing T_20_13.lc_trk_g1_5 <X> T_20_13.input_2_6
 (43 12)  (1079 220)  (1079 220)  LC_6 Logic Functioning bit
 (21 13)  (1057 221)  (1057 221)  routing T_20_13.sp4_h_r_43 <X> T_20_13.lc_trk_g3_3
 (28 13)  (1064 221)  (1064 221)  routing T_20_13.lc_trk_g2_4 <X> T_20_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 221)  (1065 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 221)  (1067 221)  routing T_20_13.lc_trk_g0_7 <X> T_20_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (1068 221)  (1068 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (1070 221)  (1070 221)  routing T_20_13.lc_trk_g1_5 <X> T_20_13.input_2_6
 (14 14)  (1050 222)  (1050 222)  routing T_20_13.rgt_op_4 <X> T_20_13.lc_trk_g3_4
 (26 14)  (1062 222)  (1062 222)  routing T_20_13.lc_trk_g2_5 <X> T_20_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (1065 222)  (1065 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 222)  (1066 222)  routing T_20_13.lc_trk_g0_4 <X> T_20_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 222)  (1067 222)  routing T_20_13.lc_trk_g1_5 <X> T_20_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 222)  (1068 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 222)  (1070 222)  routing T_20_13.lc_trk_g1_5 <X> T_20_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 222)  (1071 222)  routing T_20_13.lc_trk_g3_4 <X> T_20_13.input_2_7
 (39 14)  (1075 222)  (1075 222)  LC_7 Logic Functioning bit
 (15 15)  (1051 223)  (1051 223)  routing T_20_13.rgt_op_4 <X> T_20_13.lc_trk_g3_4
 (17 15)  (1053 223)  (1053 223)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (28 15)  (1064 223)  (1064 223)  routing T_20_13.lc_trk_g2_5 <X> T_20_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 223)  (1065 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (1068 223)  (1068 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (1069 223)  (1069 223)  routing T_20_13.lc_trk_g3_4 <X> T_20_13.input_2_7
 (34 15)  (1070 223)  (1070 223)  routing T_20_13.lc_trk_g3_4 <X> T_20_13.input_2_7
 (37 15)  (1073 223)  (1073 223)  LC_7 Logic Functioning bit
 (38 15)  (1074 223)  (1074 223)  LC_7 Logic Functioning bit
 (39 15)  (1075 223)  (1075 223)  LC_7 Logic Functioning bit
 (40 15)  (1076 223)  (1076 223)  LC_7 Logic Functioning bit
 (41 15)  (1077 223)  (1077 223)  LC_7 Logic Functioning bit


LogicTile_21_13

 (21 0)  (1111 208)  (1111 208)  routing T_21_13.wire_logic_cluster/lc_3/out <X> T_21_13.lc_trk_g0_3
 (22 0)  (1112 208)  (1112 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (1116 208)  (1116 208)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (1118 208)  (1118 208)  routing T_21_13.lc_trk_g2_5 <X> T_21_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 208)  (1119 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 208)  (1120 208)  routing T_21_13.lc_trk_g2_5 <X> T_21_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 208)  (1121 208)  routing T_21_13.lc_trk_g3_4 <X> T_21_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 208)  (1122 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 208)  (1123 208)  routing T_21_13.lc_trk_g3_4 <X> T_21_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 208)  (1124 208)  routing T_21_13.lc_trk_g3_4 <X> T_21_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 208)  (1125 208)  routing T_21_13.lc_trk_g1_5 <X> T_21_13.input_2_0
 (36 0)  (1126 208)  (1126 208)  LC_0 Logic Functioning bit
 (37 0)  (1127 208)  (1127 208)  LC_0 Logic Functioning bit
 (41 0)  (1131 208)  (1131 208)  LC_0 Logic Functioning bit
 (42 0)  (1132 208)  (1132 208)  LC_0 Logic Functioning bit
 (27 1)  (1117 209)  (1117 209)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 209)  (1118 209)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 209)  (1119 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (1122 209)  (1122 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (1124 209)  (1124 209)  routing T_21_13.lc_trk_g1_5 <X> T_21_13.input_2_0
 (36 1)  (1126 209)  (1126 209)  LC_0 Logic Functioning bit
 (40 1)  (1130 209)  (1130 209)  LC_0 Logic Functioning bit
 (42 1)  (1132 209)  (1132 209)  LC_0 Logic Functioning bit
 (43 1)  (1133 209)  (1133 209)  LC_0 Logic Functioning bit
 (0 2)  (1090 210)  (1090 210)  routing T_21_13.glb_netwk_3 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 210)  (1092 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (1112 210)  (1112 210)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1114 210)  (1114 210)  routing T_21_13.bot_op_7 <X> T_21_13.lc_trk_g0_7
 (26 2)  (1116 210)  (1116 210)  routing T_21_13.lc_trk_g0_7 <X> T_21_13.wire_logic_cluster/lc_1/in_0
 (31 2)  (1121 210)  (1121 210)  routing T_21_13.lc_trk_g1_7 <X> T_21_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 210)  (1122 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 210)  (1124 210)  routing T_21_13.lc_trk_g1_7 <X> T_21_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 210)  (1126 210)  LC_1 Logic Functioning bit
 (37 2)  (1127 210)  (1127 210)  LC_1 Logic Functioning bit
 (38 2)  (1128 210)  (1128 210)  LC_1 Logic Functioning bit
 (42 2)  (1132 210)  (1132 210)  LC_1 Logic Functioning bit
 (50 2)  (1140 210)  (1140 210)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (1090 211)  (1090 211)  routing T_21_13.glb_netwk_3 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (14 3)  (1104 211)  (1104 211)  routing T_21_13.top_op_4 <X> T_21_13.lc_trk_g0_4
 (15 3)  (1105 211)  (1105 211)  routing T_21_13.top_op_4 <X> T_21_13.lc_trk_g0_4
 (17 3)  (1107 211)  (1107 211)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (1116 211)  (1116 211)  routing T_21_13.lc_trk_g0_7 <X> T_21_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 211)  (1119 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (1121 211)  (1121 211)  routing T_21_13.lc_trk_g1_7 <X> T_21_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (1126 211)  (1126 211)  LC_1 Logic Functioning bit
 (37 3)  (1127 211)  (1127 211)  LC_1 Logic Functioning bit
 (39 3)  (1129 211)  (1129 211)  LC_1 Logic Functioning bit
 (43 3)  (1133 211)  (1133 211)  LC_1 Logic Functioning bit
 (17 4)  (1107 212)  (1107 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (25 4)  (1115 212)  (1115 212)  routing T_21_13.sp4_h_l_7 <X> T_21_13.lc_trk_g1_2
 (22 5)  (1112 213)  (1112 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1113 213)  (1113 213)  routing T_21_13.sp4_h_l_7 <X> T_21_13.lc_trk_g1_2
 (24 5)  (1114 213)  (1114 213)  routing T_21_13.sp4_h_l_7 <X> T_21_13.lc_trk_g1_2
 (25 5)  (1115 213)  (1115 213)  routing T_21_13.sp4_h_l_7 <X> T_21_13.lc_trk_g1_2
 (15 6)  (1105 214)  (1105 214)  routing T_21_13.bot_op_5 <X> T_21_13.lc_trk_g1_5
 (17 6)  (1107 214)  (1107 214)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (1111 214)  (1111 214)  routing T_21_13.wire_logic_cluster/lc_7/out <X> T_21_13.lc_trk_g1_7
 (22 6)  (1112 214)  (1112 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (1117 214)  (1117 214)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (1118 214)  (1118 214)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 214)  (1119 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 214)  (1120 214)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 214)  (1122 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 214)  (1124 214)  routing T_21_13.lc_trk_g1_1 <X> T_21_13.wire_logic_cluster/lc_3/in_3
 (41 6)  (1131 214)  (1131 214)  LC_3 Logic Functioning bit
 (43 6)  (1133 214)  (1133 214)  LC_3 Logic Functioning bit
 (26 7)  (1116 215)  (1116 215)  routing T_21_13.lc_trk_g1_2 <X> T_21_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (1117 215)  (1117 215)  routing T_21_13.lc_trk_g1_2 <X> T_21_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 215)  (1119 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 215)  (1120 215)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_3/in_1
 (37 7)  (1127 215)  (1127 215)  LC_3 Logic Functioning bit
 (39 7)  (1129 215)  (1129 215)  LC_3 Logic Functioning bit
 (26 8)  (1116 216)  (1116 216)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_4/in_0
 (31 8)  (1121 216)  (1121 216)  routing T_21_13.lc_trk_g3_4 <X> T_21_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 216)  (1122 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 216)  (1123 216)  routing T_21_13.lc_trk_g3_4 <X> T_21_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 216)  (1124 216)  routing T_21_13.lc_trk_g3_4 <X> T_21_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 216)  (1126 216)  LC_4 Logic Functioning bit
 (37 8)  (1127 216)  (1127 216)  LC_4 Logic Functioning bit
 (39 8)  (1129 216)  (1129 216)  LC_4 Logic Functioning bit
 (41 8)  (1131 216)  (1131 216)  LC_4 Logic Functioning bit
 (45 8)  (1135 216)  (1135 216)  LC_4 Logic Functioning bit
 (46 8)  (1136 216)  (1136 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (1140 216)  (1140 216)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (1116 217)  (1116 217)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 217)  (1117 217)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 217)  (1118 217)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 217)  (1119 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (1126 217)  (1126 217)  LC_4 Logic Functioning bit
 (37 9)  (1127 217)  (1127 217)  LC_4 Logic Functioning bit
 (38 9)  (1128 217)  (1128 217)  LC_4 Logic Functioning bit
 (40 9)  (1130 217)  (1130 217)  LC_4 Logic Functioning bit
 (53 9)  (1143 217)  (1143 217)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (5 10)  (1095 218)  (1095 218)  routing T_21_13.sp4_v_b_6 <X> T_21_13.sp4_h_l_43
 (17 10)  (1107 218)  (1107 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1108 218)  (1108 218)  routing T_21_13.wire_logic_cluster/lc_5/out <X> T_21_13.lc_trk_g2_5
 (26 10)  (1116 218)  (1116 218)  routing T_21_13.lc_trk_g2_5 <X> T_21_13.wire_logic_cluster/lc_5/in_0
 (29 10)  (1119 218)  (1119 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 218)  (1120 218)  routing T_21_13.lc_trk_g0_4 <X> T_21_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 218)  (1121 218)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 218)  (1122 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 218)  (1123 218)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 218)  (1124 218)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 218)  (1126 218)  LC_5 Logic Functioning bit
 (38 10)  (1128 218)  (1128 218)  LC_5 Logic Functioning bit
 (41 10)  (1131 218)  (1131 218)  LC_5 Logic Functioning bit
 (43 10)  (1133 218)  (1133 218)  LC_5 Logic Functioning bit
 (45 10)  (1135 218)  (1135 218)  LC_5 Logic Functioning bit
 (46 10)  (1136 218)  (1136 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (13 11)  (1103 219)  (1103 219)  routing T_21_13.sp4_v_b_3 <X> T_21_13.sp4_h_l_45
 (28 11)  (1118 219)  (1118 219)  routing T_21_13.lc_trk_g2_5 <X> T_21_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 219)  (1119 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 219)  (1121 219)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (1122 219)  (1122 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (1125 219)  (1125 219)  routing T_21_13.lc_trk_g0_3 <X> T_21_13.input_2_5
 (37 11)  (1127 219)  (1127 219)  LC_5 Logic Functioning bit
 (38 11)  (1128 219)  (1128 219)  LC_5 Logic Functioning bit
 (40 11)  (1130 219)  (1130 219)  LC_5 Logic Functioning bit
 (42 11)  (1132 219)  (1132 219)  LC_5 Logic Functioning bit
 (53 11)  (1143 219)  (1143 219)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 14)  (1104 222)  (1104 222)  routing T_21_13.wire_logic_cluster/lc_4/out <X> T_21_13.lc_trk_g3_4
 (16 14)  (1106 222)  (1106 222)  routing T_21_13.sp4_v_t_16 <X> T_21_13.lc_trk_g3_5
 (17 14)  (1107 222)  (1107 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1108 222)  (1108 222)  routing T_21_13.sp4_v_t_16 <X> T_21_13.lc_trk_g3_5
 (22 14)  (1112 222)  (1112 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (1116 222)  (1116 222)  routing T_21_13.lc_trk_g3_4 <X> T_21_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (1117 222)  (1117 222)  routing T_21_13.lc_trk_g1_5 <X> T_21_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 222)  (1119 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 222)  (1120 222)  routing T_21_13.lc_trk_g1_5 <X> T_21_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 222)  (1121 222)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 222)  (1122 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 222)  (1123 222)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 222)  (1124 222)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (1125 222)  (1125 222)  routing T_21_13.lc_trk_g2_5 <X> T_21_13.input_2_7
 (41 14)  (1131 222)  (1131 222)  LC_7 Logic Functioning bit
 (13 15)  (1103 223)  (1103 223)  routing T_21_13.sp4_v_b_6 <X> T_21_13.sp4_h_l_46
 (17 15)  (1107 223)  (1107 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (1111 223)  (1111 223)  routing T_21_13.sp4_r_v_b_47 <X> T_21_13.lc_trk_g3_7
 (27 15)  (1117 223)  (1117 223)  routing T_21_13.lc_trk_g3_4 <X> T_21_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 223)  (1118 223)  routing T_21_13.lc_trk_g3_4 <X> T_21_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 223)  (1119 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (1122 223)  (1122 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (1123 223)  (1123 223)  routing T_21_13.lc_trk_g2_5 <X> T_21_13.input_2_7


LogicTile_22_13

 (21 0)  (1165 208)  (1165 208)  routing T_22_13.wire_logic_cluster/lc_3/out <X> T_22_13.lc_trk_g0_3
 (22 0)  (1166 208)  (1166 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (1173 208)  (1173 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 208)  (1174 208)  routing T_22_13.lc_trk_g0_5 <X> T_22_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 208)  (1175 208)  routing T_22_13.lc_trk_g1_4 <X> T_22_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 208)  (1176 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 208)  (1178 208)  routing T_22_13.lc_trk_g1_4 <X> T_22_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 208)  (1180 208)  LC_0 Logic Functioning bit
 (37 0)  (1181 208)  (1181 208)  LC_0 Logic Functioning bit
 (41 0)  (1185 208)  (1185 208)  LC_0 Logic Functioning bit
 (42 0)  (1186 208)  (1186 208)  LC_0 Logic Functioning bit
 (15 1)  (1159 209)  (1159 209)  routing T_22_13.bot_op_0 <X> T_22_13.lc_trk_g0_0
 (17 1)  (1161 209)  (1161 209)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (26 1)  (1170 209)  (1170 209)  routing T_22_13.lc_trk_g1_3 <X> T_22_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (1171 209)  (1171 209)  routing T_22_13.lc_trk_g1_3 <X> T_22_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 209)  (1173 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (1176 209)  (1176 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1177 209)  (1177 209)  routing T_22_13.lc_trk_g3_1 <X> T_22_13.input_2_0
 (34 1)  (1178 209)  (1178 209)  routing T_22_13.lc_trk_g3_1 <X> T_22_13.input_2_0
 (36 1)  (1180 209)  (1180 209)  LC_0 Logic Functioning bit
 (40 1)  (1184 209)  (1184 209)  LC_0 Logic Functioning bit
 (42 1)  (1186 209)  (1186 209)  LC_0 Logic Functioning bit
 (43 1)  (1187 209)  (1187 209)  LC_0 Logic Functioning bit
 (11 2)  (1155 210)  (1155 210)  routing T_22_13.sp4_v_b_11 <X> T_22_13.sp4_v_t_39
 (15 2)  (1159 210)  (1159 210)  routing T_22_13.lft_op_5 <X> T_22_13.lc_trk_g0_5
 (17 2)  (1161 210)  (1161 210)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1162 210)  (1162 210)  routing T_22_13.lft_op_5 <X> T_22_13.lc_trk_g0_5
 (31 2)  (1175 210)  (1175 210)  routing T_22_13.lc_trk_g0_6 <X> T_22_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 210)  (1176 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 210)  (1180 210)  LC_1 Logic Functioning bit
 (37 2)  (1181 210)  (1181 210)  LC_1 Logic Functioning bit
 (38 2)  (1182 210)  (1182 210)  LC_1 Logic Functioning bit
 (42 2)  (1186 210)  (1186 210)  LC_1 Logic Functioning bit
 (50 2)  (1194 210)  (1194 210)  Cascade bit: LH_LC01_inmux02_5

 (12 3)  (1156 211)  (1156 211)  routing T_22_13.sp4_v_b_11 <X> T_22_13.sp4_v_t_39
 (22 3)  (1166 211)  (1166 211)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1168 211)  (1168 211)  routing T_22_13.bot_op_6 <X> T_22_13.lc_trk_g0_6
 (27 3)  (1171 211)  (1171 211)  routing T_22_13.lc_trk_g1_0 <X> T_22_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 211)  (1173 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (1175 211)  (1175 211)  routing T_22_13.lc_trk_g0_6 <X> T_22_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (1180 211)  (1180 211)  LC_1 Logic Functioning bit
 (37 3)  (1181 211)  (1181 211)  LC_1 Logic Functioning bit
 (39 3)  (1183 211)  (1183 211)  LC_1 Logic Functioning bit
 (43 3)  (1187 211)  (1187 211)  LC_1 Logic Functioning bit
 (14 4)  (1158 212)  (1158 212)  routing T_22_13.sp4_v_b_8 <X> T_22_13.lc_trk_g1_0
 (21 4)  (1165 212)  (1165 212)  routing T_22_13.sp4_v_b_11 <X> T_22_13.lc_trk_g1_3
 (22 4)  (1166 212)  (1166 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1167 212)  (1167 212)  routing T_22_13.sp4_v_b_11 <X> T_22_13.lc_trk_g1_3
 (26 4)  (1170 212)  (1170 212)  routing T_22_13.lc_trk_g1_7 <X> T_22_13.wire_logic_cluster/lc_2/in_0
 (29 4)  (1173 212)  (1173 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 212)  (1176 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 212)  (1178 212)  routing T_22_13.lc_trk_g1_0 <X> T_22_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 212)  (1180 212)  LC_2 Logic Functioning bit
 (38 4)  (1182 212)  (1182 212)  LC_2 Logic Functioning bit
 (39 4)  (1183 212)  (1183 212)  LC_2 Logic Functioning bit
 (40 4)  (1184 212)  (1184 212)  LC_2 Logic Functioning bit
 (41 4)  (1185 212)  (1185 212)  LC_2 Logic Functioning bit
 (43 4)  (1187 212)  (1187 212)  LC_2 Logic Functioning bit
 (50 4)  (1194 212)  (1194 212)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (1158 213)  (1158 213)  routing T_22_13.sp4_v_b_8 <X> T_22_13.lc_trk_g1_0
 (16 5)  (1160 213)  (1160 213)  routing T_22_13.sp4_v_b_8 <X> T_22_13.lc_trk_g1_0
 (17 5)  (1161 213)  (1161 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (21 5)  (1165 213)  (1165 213)  routing T_22_13.sp4_v_b_11 <X> T_22_13.lc_trk_g1_3
 (26 5)  (1170 213)  (1170 213)  routing T_22_13.lc_trk_g1_7 <X> T_22_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (1171 213)  (1171 213)  routing T_22_13.lc_trk_g1_7 <X> T_22_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 213)  (1173 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 213)  (1174 213)  routing T_22_13.lc_trk_g0_3 <X> T_22_13.wire_logic_cluster/lc_2/in_1
 (38 5)  (1182 213)  (1182 213)  LC_2 Logic Functioning bit
 (40 5)  (1184 213)  (1184 213)  LC_2 Logic Functioning bit
 (41 5)  (1185 213)  (1185 213)  LC_2 Logic Functioning bit
 (42 5)  (1186 213)  (1186 213)  LC_2 Logic Functioning bit
 (51 5)  (1195 213)  (1195 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (1158 214)  (1158 214)  routing T_22_13.lft_op_4 <X> T_22_13.lc_trk_g1_4
 (21 6)  (1165 214)  (1165 214)  routing T_22_13.sp4_v_b_15 <X> T_22_13.lc_trk_g1_7
 (22 6)  (1166 214)  (1166 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1167 214)  (1167 214)  routing T_22_13.sp4_v_b_15 <X> T_22_13.lc_trk_g1_7
 (26 6)  (1170 214)  (1170 214)  routing T_22_13.lc_trk_g1_4 <X> T_22_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (1171 214)  (1171 214)  routing T_22_13.lc_trk_g1_3 <X> T_22_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 214)  (1173 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 214)  (1176 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 214)  (1177 214)  routing T_22_13.lc_trk_g3_1 <X> T_22_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 214)  (1178 214)  routing T_22_13.lc_trk_g3_1 <X> T_22_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (1179 214)  (1179 214)  routing T_22_13.lc_trk_g0_5 <X> T_22_13.input_2_3
 (37 6)  (1181 214)  (1181 214)  LC_3 Logic Functioning bit
 (40 6)  (1184 214)  (1184 214)  LC_3 Logic Functioning bit
 (43 6)  (1187 214)  (1187 214)  LC_3 Logic Functioning bit
 (15 7)  (1159 215)  (1159 215)  routing T_22_13.lft_op_4 <X> T_22_13.lc_trk_g1_4
 (17 7)  (1161 215)  (1161 215)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (1165 215)  (1165 215)  routing T_22_13.sp4_v_b_15 <X> T_22_13.lc_trk_g1_7
 (27 7)  (1171 215)  (1171 215)  routing T_22_13.lc_trk_g1_4 <X> T_22_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 215)  (1173 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 215)  (1174 215)  routing T_22_13.lc_trk_g1_3 <X> T_22_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (1176 215)  (1176 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (1180 215)  (1180 215)  LC_3 Logic Functioning bit
 (38 7)  (1182 215)  (1182 215)  LC_3 Logic Functioning bit
 (39 7)  (1183 215)  (1183 215)  LC_3 Logic Functioning bit
 (41 7)  (1185 215)  (1185 215)  LC_3 Logic Functioning bit
 (42 7)  (1186 215)  (1186 215)  LC_3 Logic Functioning bit
 (29 8)  (1173 216)  (1173 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 216)  (1174 216)  routing T_22_13.lc_trk_g0_5 <X> T_22_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 216)  (1175 216)  routing T_22_13.lc_trk_g1_4 <X> T_22_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 216)  (1176 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 216)  (1178 216)  routing T_22_13.lc_trk_g1_4 <X> T_22_13.wire_logic_cluster/lc_4/in_3
 (38 8)  (1182 216)  (1182 216)  LC_4 Logic Functioning bit
 (40 8)  (1184 216)  (1184 216)  LC_4 Logic Functioning bit
 (42 8)  (1186 216)  (1186 216)  LC_4 Logic Functioning bit
 (43 8)  (1187 216)  (1187 216)  LC_4 Logic Functioning bit
 (26 9)  (1170 217)  (1170 217)  routing T_22_13.lc_trk_g1_3 <X> T_22_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (1171 217)  (1171 217)  routing T_22_13.lc_trk_g1_3 <X> T_22_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 217)  (1173 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (1176 217)  (1176 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (1177 217)  (1177 217)  routing T_22_13.lc_trk_g3_1 <X> T_22_13.input_2_4
 (34 9)  (1178 217)  (1178 217)  routing T_22_13.lc_trk_g3_1 <X> T_22_13.input_2_4
 (36 9)  (1180 217)  (1180 217)  LC_4 Logic Functioning bit
 (38 9)  (1182 217)  (1182 217)  LC_4 Logic Functioning bit
 (39 9)  (1183 217)  (1183 217)  LC_4 Logic Functioning bit
 (40 9)  (1184 217)  (1184 217)  LC_4 Logic Functioning bit
 (42 9)  (1186 217)  (1186 217)  LC_4 Logic Functioning bit
 (29 10)  (1173 218)  (1173 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 218)  (1175 218)  routing T_22_13.lc_trk_g1_7 <X> T_22_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 218)  (1176 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 218)  (1178 218)  routing T_22_13.lc_trk_g1_7 <X> T_22_13.wire_logic_cluster/lc_5/in_3
 (38 10)  (1182 218)  (1182 218)  LC_5 Logic Functioning bit
 (40 10)  (1184 218)  (1184 218)  LC_5 Logic Functioning bit
 (42 10)  (1186 218)  (1186 218)  LC_5 Logic Functioning bit
 (50 10)  (1194 218)  (1194 218)  Cascade bit: LH_LC05_inmux02_5

 (27 11)  (1171 219)  (1171 219)  routing T_22_13.lc_trk_g1_0 <X> T_22_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 219)  (1173 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (1175 219)  (1175 219)  routing T_22_13.lc_trk_g1_7 <X> T_22_13.wire_logic_cluster/lc_5/in_3
 (39 11)  (1183 219)  (1183 219)  LC_5 Logic Functioning bit
 (40 11)  (1184 219)  (1184 219)  LC_5 Logic Functioning bit
 (41 11)  (1185 219)  (1185 219)  LC_5 Logic Functioning bit
 (42 11)  (1186 219)  (1186 219)  LC_5 Logic Functioning bit
 (43 11)  (1187 219)  (1187 219)  LC_5 Logic Functioning bit
 (17 12)  (1161 220)  (1161 220)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (1162 220)  (1162 220)  routing T_22_13.bnl_op_1 <X> T_22_13.lc_trk_g3_1
 (18 13)  (1162 221)  (1162 221)  routing T_22_13.bnl_op_1 <X> T_22_13.lc_trk_g3_1
 (11 14)  (1155 222)  (1155 222)  routing T_22_13.sp4_v_b_8 <X> T_22_13.sp4_v_t_46
 (12 15)  (1156 223)  (1156 223)  routing T_22_13.sp4_v_b_8 <X> T_22_13.sp4_v_t_46


LogicTile_23_13

 (10 11)  (1208 219)  (1208 219)  routing T_23_13.sp4_h_l_39 <X> T_23_13.sp4_v_t_42


LogicTile_24_13

 (8 5)  (1260 213)  (1260 213)  routing T_24_13.sp4_h_r_4 <X> T_24_13.sp4_v_b_4
 (9 10)  (1261 218)  (1261 218)  routing T_24_13.sp4_h_r_4 <X> T_24_13.sp4_h_l_42
 (10 10)  (1262 218)  (1262 218)  routing T_24_13.sp4_h_r_4 <X> T_24_13.sp4_h_l_42


LogicTile_26_13

 (19 7)  (1367 215)  (1367 215)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_28_13

 (8 6)  (1464 214)  (1464 214)  routing T_28_13.sp4_v_t_47 <X> T_28_13.sp4_h_l_41
 (9 6)  (1465 214)  (1465 214)  routing T_28_13.sp4_v_t_47 <X> T_28_13.sp4_h_l_41
 (10 6)  (1466 214)  (1466 214)  routing T_28_13.sp4_v_t_47 <X> T_28_13.sp4_h_l_41


LogicTile_19_12

 (26 0)  (1008 192)  (1008 192)  routing T_19_12.lc_trk_g2_4 <X> T_19_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 192)  (1009 192)  routing T_19_12.lc_trk_g1_2 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 192)  (1011 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 192)  (1014 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 192)  (1015 192)  routing T_19_12.lc_trk_g3_2 <X> T_19_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 192)  (1016 192)  routing T_19_12.lc_trk_g3_2 <X> T_19_12.wire_logic_cluster/lc_0/in_3
 (37 0)  (1019 192)  (1019 192)  LC_0 Logic Functioning bit
 (39 0)  (1021 192)  (1021 192)  LC_0 Logic Functioning bit
 (40 0)  (1022 192)  (1022 192)  LC_0 Logic Functioning bit
 (45 0)  (1027 192)  (1027 192)  LC_0 Logic Functioning bit
 (52 0)  (1034 192)  (1034 192)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (28 1)  (1010 193)  (1010 193)  routing T_19_12.lc_trk_g2_4 <X> T_19_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 193)  (1011 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 193)  (1012 193)  routing T_19_12.lc_trk_g1_2 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 193)  (1013 193)  routing T_19_12.lc_trk_g3_2 <X> T_19_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 193)  (1014 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1016 193)  (1016 193)  routing T_19_12.lc_trk_g1_1 <X> T_19_12.input_2_0
 (36 1)  (1018 193)  (1018 193)  LC_0 Logic Functioning bit
 (38 1)  (1020 193)  (1020 193)  LC_0 Logic Functioning bit
 (40 1)  (1022 193)  (1022 193)  LC_0 Logic Functioning bit
 (0 2)  (982 194)  (982 194)  routing T_19_12.glb_netwk_3 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (2 2)  (984 194)  (984 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (982 195)  (982 195)  routing T_19_12.glb_netwk_3 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (0 4)  (982 196)  (982 196)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_7/cen
 (1 4)  (983 196)  (983 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (997 196)  (997 196)  routing T_19_12.sp4_h_l_4 <X> T_19_12.lc_trk_g1_1
 (16 4)  (998 196)  (998 196)  routing T_19_12.sp4_h_l_4 <X> T_19_12.lc_trk_g1_1
 (17 4)  (999 196)  (999 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1000 196)  (1000 196)  routing T_19_12.sp4_h_l_4 <X> T_19_12.lc_trk_g1_1
 (0 5)  (982 197)  (982 197)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_7/cen
 (1 5)  (983 197)  (983 197)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_7/cen
 (18 5)  (1000 197)  (1000 197)  routing T_19_12.sp4_h_l_4 <X> T_19_12.lc_trk_g1_1
 (22 5)  (1004 197)  (1004 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1005 197)  (1005 197)  routing T_19_12.sp4_v_b_18 <X> T_19_12.lc_trk_g1_2
 (24 5)  (1006 197)  (1006 197)  routing T_19_12.sp4_v_b_18 <X> T_19_12.lc_trk_g1_2
 (14 10)  (996 202)  (996 202)  routing T_19_12.rgt_op_4 <X> T_19_12.lc_trk_g2_4
 (15 11)  (997 203)  (997 203)  routing T_19_12.rgt_op_4 <X> T_19_12.lc_trk_g2_4
 (17 11)  (999 203)  (999 203)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 12)  (1003 204)  (1003 204)  routing T_19_12.sp4_v_t_14 <X> T_19_12.lc_trk_g3_3
 (22 12)  (1004 204)  (1004 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1005 204)  (1005 204)  routing T_19_12.sp4_v_t_14 <X> T_19_12.lc_trk_g3_3
 (25 12)  (1007 204)  (1007 204)  routing T_19_12.rgt_op_2 <X> T_19_12.lc_trk_g3_2
 (22 13)  (1004 205)  (1004 205)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (1006 205)  (1006 205)  routing T_19_12.rgt_op_2 <X> T_19_12.lc_trk_g3_2


LogicTile_20_12

 (26 4)  (1062 196)  (1062 196)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_2/in_0
 (28 4)  (1064 196)  (1064 196)  routing T_20_12.lc_trk_g2_5 <X> T_20_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 196)  (1065 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 196)  (1066 196)  routing T_20_12.lc_trk_g2_5 <X> T_20_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 196)  (1067 196)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 196)  (1068 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 196)  (1069 196)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 196)  (1070 196)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 196)  (1071 196)  routing T_20_12.lc_trk_g1_7 <X> T_20_12.input_2_2
 (36 4)  (1072 196)  (1072 196)  LC_2 Logic Functioning bit
 (37 4)  (1073 196)  (1073 196)  LC_2 Logic Functioning bit
 (38 4)  (1074 196)  (1074 196)  LC_2 Logic Functioning bit
 (39 4)  (1075 196)  (1075 196)  LC_2 Logic Functioning bit
 (40 4)  (1076 196)  (1076 196)  LC_2 Logic Functioning bit
 (41 4)  (1077 196)  (1077 196)  LC_2 Logic Functioning bit
 (42 4)  (1078 196)  (1078 196)  LC_2 Logic Functioning bit
 (43 4)  (1079 196)  (1079 196)  LC_2 Logic Functioning bit
 (26 5)  (1062 197)  (1062 197)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 197)  (1063 197)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 197)  (1064 197)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 197)  (1065 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (1068 197)  (1068 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (1070 197)  (1070 197)  routing T_20_12.lc_trk_g1_7 <X> T_20_12.input_2_2
 (35 5)  (1071 197)  (1071 197)  routing T_20_12.lc_trk_g1_7 <X> T_20_12.input_2_2
 (37 5)  (1073 197)  (1073 197)  LC_2 Logic Functioning bit
 (38 5)  (1074 197)  (1074 197)  LC_2 Logic Functioning bit
 (40 5)  (1076 197)  (1076 197)  LC_2 Logic Functioning bit
 (41 5)  (1077 197)  (1077 197)  LC_2 Logic Functioning bit
 (42 5)  (1078 197)  (1078 197)  LC_2 Logic Functioning bit
 (43 5)  (1079 197)  (1079 197)  LC_2 Logic Functioning bit
 (21 6)  (1057 198)  (1057 198)  routing T_20_12.bnr_op_7 <X> T_20_12.lc_trk_g1_7
 (22 6)  (1058 198)  (1058 198)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (1062 198)  (1062 198)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 198)  (1063 198)  routing T_20_12.lc_trk_g3_5 <X> T_20_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 198)  (1064 198)  routing T_20_12.lc_trk_g3_5 <X> T_20_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 198)  (1065 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 198)  (1066 198)  routing T_20_12.lc_trk_g3_5 <X> T_20_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 198)  (1067 198)  routing T_20_12.lc_trk_g2_4 <X> T_20_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 198)  (1068 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 198)  (1069 198)  routing T_20_12.lc_trk_g2_4 <X> T_20_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (1071 198)  (1071 198)  routing T_20_12.lc_trk_g2_5 <X> T_20_12.input_2_3
 (37 6)  (1073 198)  (1073 198)  LC_3 Logic Functioning bit
 (38 6)  (1074 198)  (1074 198)  LC_3 Logic Functioning bit
 (40 6)  (1076 198)  (1076 198)  LC_3 Logic Functioning bit
 (43 6)  (1079 198)  (1079 198)  LC_3 Logic Functioning bit
 (21 7)  (1057 199)  (1057 199)  routing T_20_12.bnr_op_7 <X> T_20_12.lc_trk_g1_7
 (27 7)  (1063 199)  (1063 199)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 199)  (1064 199)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 199)  (1065 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (1068 199)  (1068 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (1069 199)  (1069 199)  routing T_20_12.lc_trk_g2_5 <X> T_20_12.input_2_3
 (38 7)  (1074 199)  (1074 199)  LC_3 Logic Functioning bit
 (40 7)  (1076 199)  (1076 199)  LC_3 Logic Functioning bit
 (42 7)  (1078 199)  (1078 199)  LC_3 Logic Functioning bit
 (43 7)  (1079 199)  (1079 199)  LC_3 Logic Functioning bit
 (15 8)  (1051 200)  (1051 200)  routing T_20_12.tnr_op_1 <X> T_20_12.lc_trk_g2_1
 (17 8)  (1053 200)  (1053 200)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (26 8)  (1062 200)  (1062 200)  routing T_20_12.lc_trk_g1_7 <X> T_20_12.wire_logic_cluster/lc_4/in_0
 (28 8)  (1064 200)  (1064 200)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 200)  (1065 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 200)  (1066 200)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 200)  (1068 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 200)  (1069 200)  routing T_20_12.lc_trk_g2_1 <X> T_20_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 200)  (1072 200)  LC_4 Logic Functioning bit
 (40 8)  (1076 200)  (1076 200)  LC_4 Logic Functioning bit
 (42 8)  (1078 200)  (1078 200)  LC_4 Logic Functioning bit
 (43 8)  (1079 200)  (1079 200)  LC_4 Logic Functioning bit
 (50 8)  (1086 200)  (1086 200)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (1062 201)  (1062 201)  routing T_20_12.lc_trk_g1_7 <X> T_20_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 201)  (1063 201)  routing T_20_12.lc_trk_g1_7 <X> T_20_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 201)  (1065 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 201)  (1066 201)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.wire_logic_cluster/lc_4/in_1
 (37 9)  (1073 201)  (1073 201)  LC_4 Logic Functioning bit
 (39 9)  (1075 201)  (1075 201)  LC_4 Logic Functioning bit
 (40 9)  (1076 201)  (1076 201)  LC_4 Logic Functioning bit
 (41 9)  (1077 201)  (1077 201)  LC_4 Logic Functioning bit
 (42 9)  (1078 201)  (1078 201)  LC_4 Logic Functioning bit
 (43 9)  (1079 201)  (1079 201)  LC_4 Logic Functioning bit
 (15 10)  (1051 202)  (1051 202)  routing T_20_12.rgt_op_5 <X> T_20_12.lc_trk_g2_5
 (17 10)  (1053 202)  (1053 202)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1054 202)  (1054 202)  routing T_20_12.rgt_op_5 <X> T_20_12.lc_trk_g2_5
 (21 10)  (1057 202)  (1057 202)  routing T_20_12.rgt_op_7 <X> T_20_12.lc_trk_g2_7
 (22 10)  (1058 202)  (1058 202)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1060 202)  (1060 202)  routing T_20_12.rgt_op_7 <X> T_20_12.lc_trk_g2_7
 (15 11)  (1051 203)  (1051 203)  routing T_20_12.tnr_op_4 <X> T_20_12.lc_trk_g2_4
 (17 11)  (1053 203)  (1053 203)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (14 14)  (1050 206)  (1050 206)  routing T_20_12.rgt_op_4 <X> T_20_12.lc_trk_g3_4
 (15 14)  (1051 206)  (1051 206)  routing T_20_12.tnr_op_5 <X> T_20_12.lc_trk_g3_5
 (17 14)  (1053 206)  (1053 206)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (1057 206)  (1057 206)  routing T_20_12.rgt_op_7 <X> T_20_12.lc_trk_g3_7
 (22 14)  (1058 206)  (1058 206)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1060 206)  (1060 206)  routing T_20_12.rgt_op_7 <X> T_20_12.lc_trk_g3_7
 (15 15)  (1051 207)  (1051 207)  routing T_20_12.rgt_op_4 <X> T_20_12.lc_trk_g3_4
 (17 15)  (1053 207)  (1053 207)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_21_12

 (17 0)  (1107 192)  (1107 192)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1108 192)  (1108 192)  routing T_21_12.wire_logic_cluster/lc_1/out <X> T_21_12.lc_trk_g0_1
 (25 0)  (1115 192)  (1115 192)  routing T_21_12.sp4_v_b_10 <X> T_21_12.lc_trk_g0_2
 (22 1)  (1112 193)  (1112 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1113 193)  (1113 193)  routing T_21_12.sp4_v_b_10 <X> T_21_12.lc_trk_g0_2
 (25 1)  (1115 193)  (1115 193)  routing T_21_12.sp4_v_b_10 <X> T_21_12.lc_trk_g0_2
 (0 2)  (1090 194)  (1090 194)  routing T_21_12.glb_netwk_3 <X> T_21_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 194)  (1092 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (1105 194)  (1105 194)  routing T_21_12.bot_op_5 <X> T_21_12.lc_trk_g0_5
 (17 2)  (1107 194)  (1107 194)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (29 2)  (1119 194)  (1119 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 194)  (1121 194)  routing T_21_12.lc_trk_g1_5 <X> T_21_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 194)  (1122 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 194)  (1124 194)  routing T_21_12.lc_trk_g1_5 <X> T_21_12.wire_logic_cluster/lc_1/in_3
 (37 2)  (1127 194)  (1127 194)  LC_1 Logic Functioning bit
 (39 2)  (1129 194)  (1129 194)  LC_1 Logic Functioning bit
 (40 2)  (1130 194)  (1130 194)  LC_1 Logic Functioning bit
 (41 2)  (1131 194)  (1131 194)  LC_1 Logic Functioning bit
 (42 2)  (1132 194)  (1132 194)  LC_1 Logic Functioning bit
 (43 2)  (1133 194)  (1133 194)  LC_1 Logic Functioning bit
 (45 2)  (1135 194)  (1135 194)  LC_1 Logic Functioning bit
 (51 2)  (1141 194)  (1141 194)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (1090 195)  (1090 195)  routing T_21_12.glb_netwk_3 <X> T_21_12.wire_logic_cluster/lc_7/clk
 (15 3)  (1105 195)  (1105 195)  routing T_21_12.bot_op_4 <X> T_21_12.lc_trk_g0_4
 (17 3)  (1107 195)  (1107 195)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (1112 195)  (1112 195)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1114 195)  (1114 195)  routing T_21_12.bot_op_6 <X> T_21_12.lc_trk_g0_6
 (29 3)  (1119 195)  (1119 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 195)  (1120 195)  routing T_21_12.lc_trk_g0_2 <X> T_21_12.wire_logic_cluster/lc_1/in_1
 (36 3)  (1126 195)  (1126 195)  LC_1 Logic Functioning bit
 (38 3)  (1128 195)  (1128 195)  LC_1 Logic Functioning bit
 (48 3)  (1138 195)  (1138 195)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (1141 195)  (1141 195)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (1143 195)  (1143 195)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (16 6)  (1106 198)  (1106 198)  routing T_21_12.sp4_v_b_13 <X> T_21_12.lc_trk_g1_5
 (17 6)  (1107 198)  (1107 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1108 198)  (1108 198)  routing T_21_12.sp4_v_b_13 <X> T_21_12.lc_trk_g1_5
 (18 7)  (1108 199)  (1108 199)  routing T_21_12.sp4_v_b_13 <X> T_21_12.lc_trk_g1_5
 (31 8)  (1121 200)  (1121 200)  routing T_21_12.lc_trk_g0_5 <X> T_21_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 200)  (1122 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 200)  (1126 200)  LC_4 Logic Functioning bit
 (37 8)  (1127 200)  (1127 200)  LC_4 Logic Functioning bit
 (38 8)  (1128 200)  (1128 200)  LC_4 Logic Functioning bit
 (39 8)  (1129 200)  (1129 200)  LC_4 Logic Functioning bit
 (45 8)  (1135 200)  (1135 200)  LC_4 Logic Functioning bit
 (51 8)  (1141 200)  (1141 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (36 9)  (1126 201)  (1126 201)  LC_4 Logic Functioning bit
 (37 9)  (1127 201)  (1127 201)  LC_4 Logic Functioning bit
 (38 9)  (1128 201)  (1128 201)  LC_4 Logic Functioning bit
 (39 9)  (1129 201)  (1129 201)  LC_4 Logic Functioning bit
 (44 9)  (1134 201)  (1134 201)  LC_4 Logic Functioning bit
 (31 10)  (1121 202)  (1121 202)  routing T_21_12.lc_trk_g0_4 <X> T_21_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 202)  (1122 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 202)  (1126 202)  LC_5 Logic Functioning bit
 (37 10)  (1127 202)  (1127 202)  LC_5 Logic Functioning bit
 (38 10)  (1128 202)  (1128 202)  LC_5 Logic Functioning bit
 (39 10)  (1129 202)  (1129 202)  LC_5 Logic Functioning bit
 (45 10)  (1135 202)  (1135 202)  LC_5 Logic Functioning bit
 (51 10)  (1141 202)  (1141 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (36 11)  (1126 203)  (1126 203)  LC_5 Logic Functioning bit
 (37 11)  (1127 203)  (1127 203)  LC_5 Logic Functioning bit
 (38 11)  (1128 203)  (1128 203)  LC_5 Logic Functioning bit
 (39 11)  (1129 203)  (1129 203)  LC_5 Logic Functioning bit
 (0 14)  (1090 206)  (1090 206)  routing T_21_12.glb_netwk_6 <X> T_21_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 206)  (1091 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (31 14)  (1121 206)  (1121 206)  routing T_21_12.lc_trk_g0_6 <X> T_21_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 206)  (1122 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 206)  (1126 206)  LC_7 Logic Functioning bit
 (37 14)  (1127 206)  (1127 206)  LC_7 Logic Functioning bit
 (38 14)  (1128 206)  (1128 206)  LC_7 Logic Functioning bit
 (39 14)  (1129 206)  (1129 206)  LC_7 Logic Functioning bit
 (45 14)  (1135 206)  (1135 206)  LC_7 Logic Functioning bit
 (51 14)  (1141 206)  (1141 206)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (1090 207)  (1090 207)  routing T_21_12.glb_netwk_6 <X> T_21_12.wire_logic_cluster/lc_7/s_r
 (31 15)  (1121 207)  (1121 207)  routing T_21_12.lc_trk_g0_6 <X> T_21_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (1126 207)  (1126 207)  LC_7 Logic Functioning bit
 (37 15)  (1127 207)  (1127 207)  LC_7 Logic Functioning bit
 (38 15)  (1128 207)  (1128 207)  LC_7 Logic Functioning bit
 (39 15)  (1129 207)  (1129 207)  LC_7 Logic Functioning bit
 (48 15)  (1138 207)  (1138 207)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (52 15)  (1142 207)  (1142 207)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_22_12

 (28 0)  (1172 192)  (1172 192)  routing T_22_12.lc_trk_g2_5 <X> T_22_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 192)  (1173 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 192)  (1174 192)  routing T_22_12.lc_trk_g2_5 <X> T_22_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 192)  (1175 192)  routing T_22_12.lc_trk_g3_4 <X> T_22_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 192)  (1176 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 192)  (1177 192)  routing T_22_12.lc_trk_g3_4 <X> T_22_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 192)  (1178 192)  routing T_22_12.lc_trk_g3_4 <X> T_22_12.wire_logic_cluster/lc_0/in_3
 (42 0)  (1186 192)  (1186 192)  LC_0 Logic Functioning bit
 (27 1)  (1171 193)  (1171 193)  routing T_22_12.lc_trk_g3_1 <X> T_22_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 193)  (1172 193)  routing T_22_12.lc_trk_g3_1 <X> T_22_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 193)  (1173 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (1176 193)  (1176 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1178 193)  (1178 193)  routing T_22_12.lc_trk_g1_1 <X> T_22_12.input_2_0
 (36 1)  (1180 193)  (1180 193)  LC_0 Logic Functioning bit
 (40 1)  (1184 193)  (1184 193)  LC_0 Logic Functioning bit
 (41 1)  (1185 193)  (1185 193)  LC_0 Logic Functioning bit
 (42 1)  (1186 193)  (1186 193)  LC_0 Logic Functioning bit
 (43 1)  (1187 193)  (1187 193)  LC_0 Logic Functioning bit
 (15 4)  (1159 196)  (1159 196)  routing T_22_12.lft_op_1 <X> T_22_12.lc_trk_g1_1
 (17 4)  (1161 196)  (1161 196)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1162 196)  (1162 196)  routing T_22_12.lft_op_1 <X> T_22_12.lc_trk_g1_1
 (8 6)  (1152 198)  (1152 198)  routing T_22_12.sp4_v_t_41 <X> T_22_12.sp4_h_l_41
 (9 6)  (1153 198)  (1153 198)  routing T_22_12.sp4_v_t_41 <X> T_22_12.sp4_h_l_41
 (15 10)  (1159 202)  (1159 202)  routing T_22_12.tnl_op_5 <X> T_22_12.lc_trk_g2_5
 (17 10)  (1161 202)  (1161 202)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (18 11)  (1162 203)  (1162 203)  routing T_22_12.tnl_op_5 <X> T_22_12.lc_trk_g2_5
 (17 12)  (1161 204)  (1161 204)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (1162 204)  (1162 204)  routing T_22_12.bnl_op_1 <X> T_22_12.lc_trk_g3_1
 (28 12)  (1172 204)  (1172 204)  routing T_22_12.lc_trk_g2_5 <X> T_22_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 204)  (1173 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 204)  (1174 204)  routing T_22_12.lc_trk_g2_5 <X> T_22_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 204)  (1175 204)  routing T_22_12.lc_trk_g3_4 <X> T_22_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 204)  (1176 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 204)  (1177 204)  routing T_22_12.lc_trk_g3_4 <X> T_22_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 204)  (1178 204)  routing T_22_12.lc_trk_g3_4 <X> T_22_12.wire_logic_cluster/lc_6/in_3
 (37 12)  (1181 204)  (1181 204)  LC_6 Logic Functioning bit
 (18 13)  (1162 205)  (1162 205)  routing T_22_12.bnl_op_1 <X> T_22_12.lc_trk_g3_1
 (27 13)  (1171 205)  (1171 205)  routing T_22_12.lc_trk_g3_1 <X> T_22_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 205)  (1172 205)  routing T_22_12.lc_trk_g3_1 <X> T_22_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 205)  (1173 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (1176 205)  (1176 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (1178 205)  (1178 205)  routing T_22_12.lc_trk_g1_1 <X> T_22_12.input_2_6
 (8 15)  (1152 207)  (1152 207)  routing T_22_12.sp4_v_b_7 <X> T_22_12.sp4_v_t_47
 (10 15)  (1154 207)  (1154 207)  routing T_22_12.sp4_v_b_7 <X> T_22_12.sp4_v_t_47
 (14 15)  (1158 207)  (1158 207)  routing T_22_12.tnl_op_4 <X> T_22_12.lc_trk_g3_4
 (15 15)  (1159 207)  (1159 207)  routing T_22_12.tnl_op_4 <X> T_22_12.lc_trk_g3_4
 (17 15)  (1161 207)  (1161 207)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4


LogicTile_10_11

 (3 4)  (495 180)  (495 180)  routing T_10_11.sp12_v_t_23 <X> T_10_11.sp12_h_r_0


LogicTile_11_11

 (3 4)  (549 180)  (549 180)  routing T_11_11.sp12_v_t_23 <X> T_11_11.sp12_h_r_0


LogicTile_16_11

 (2 4)  (818 180)  (818 180)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_19_11

 (2 8)  (984 184)  (984 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (8 9)  (990 185)  (990 185)  routing T_19_11.sp4_h_l_42 <X> T_19_11.sp4_v_b_7
 (9 9)  (991 185)  (991 185)  routing T_19_11.sp4_h_l_42 <X> T_19_11.sp4_v_b_7


LogicTile_20_11

 (22 1)  (1058 177)  (1058 177)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1060 177)  (1060 177)  routing T_20_11.bot_op_2 <X> T_20_11.lc_trk_g0_2
 (27 2)  (1063 178)  (1063 178)  routing T_20_11.lc_trk_g1_1 <X> T_20_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 178)  (1065 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 178)  (1068 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 178)  (1072 178)  LC_1 Logic Functioning bit
 (38 2)  (1074 178)  (1074 178)  LC_1 Logic Functioning bit
 (31 3)  (1067 179)  (1067 179)  routing T_20_11.lc_trk_g0_2 <X> T_20_11.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 179)  (1072 179)  LC_1 Logic Functioning bit
 (38 3)  (1074 179)  (1074 179)  LC_1 Logic Functioning bit
 (17 4)  (1053 180)  (1053 180)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (1054 180)  (1054 180)  routing T_20_11.bnr_op_1 <X> T_20_11.lc_trk_g1_1
 (18 5)  (1054 181)  (1054 181)  routing T_20_11.bnr_op_1 <X> T_20_11.lc_trk_g1_1


LogicTile_21_11

 (6 0)  (1096 176)  (1096 176)  routing T_21_11.sp4_h_r_7 <X> T_21_11.sp4_v_b_0
 (15 0)  (1105 176)  (1105 176)  routing T_21_11.lft_op_1 <X> T_21_11.lc_trk_g0_1
 (17 0)  (1107 176)  (1107 176)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1108 176)  (1108 176)  routing T_21_11.lft_op_1 <X> T_21_11.lc_trk_g0_1
 (27 0)  (1117 176)  (1117 176)  routing T_21_11.lc_trk_g1_2 <X> T_21_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 176)  (1119 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (44 0)  (1134 176)  (1134 176)  LC_0 Logic Functioning bit
 (22 1)  (1112 177)  (1112 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (30 1)  (1120 177)  (1120 177)  routing T_21_11.lc_trk_g1_2 <X> T_21_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (1122 177)  (1122 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1124 177)  (1124 177)  routing T_21_11.lc_trk_g1_1 <X> T_21_11.input_2_0
 (0 2)  (1090 178)  (1090 178)  routing T_21_11.glb_netwk_3 <X> T_21_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 178)  (1092 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (1105 178)  (1105 178)  routing T_21_11.bot_op_5 <X> T_21_11.lc_trk_g0_5
 (17 2)  (1107 178)  (1107 178)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (1112 178)  (1112 178)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1114 178)  (1114 178)  routing T_21_11.bot_op_7 <X> T_21_11.lc_trk_g0_7
 (27 2)  (1117 178)  (1117 178)  routing T_21_11.lc_trk_g3_1 <X> T_21_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 178)  (1118 178)  routing T_21_11.lc_trk_g3_1 <X> T_21_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 178)  (1119 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 178)  (1122 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (1125 178)  (1125 178)  routing T_21_11.lc_trk_g1_6 <X> T_21_11.input_2_1
 (36 2)  (1126 178)  (1126 178)  LC_1 Logic Functioning bit
 (39 2)  (1129 178)  (1129 178)  LC_1 Logic Functioning bit
 (41 2)  (1131 178)  (1131 178)  LC_1 Logic Functioning bit
 (42 2)  (1132 178)  (1132 178)  LC_1 Logic Functioning bit
 (44 2)  (1134 178)  (1134 178)  LC_1 Logic Functioning bit
 (45 2)  (1135 178)  (1135 178)  LC_1 Logic Functioning bit
 (52 2)  (1142 178)  (1142 178)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (1090 179)  (1090 179)  routing T_21_11.glb_netwk_3 <X> T_21_11.wire_logic_cluster/lc_7/clk
 (32 3)  (1122 179)  (1122 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (1124 179)  (1124 179)  routing T_21_11.lc_trk_g1_6 <X> T_21_11.input_2_1
 (35 3)  (1125 179)  (1125 179)  routing T_21_11.lc_trk_g1_6 <X> T_21_11.input_2_1
 (36 3)  (1126 179)  (1126 179)  LC_1 Logic Functioning bit
 (39 3)  (1129 179)  (1129 179)  LC_1 Logic Functioning bit
 (41 3)  (1131 179)  (1131 179)  LC_1 Logic Functioning bit
 (42 3)  (1132 179)  (1132 179)  LC_1 Logic Functioning bit
 (53 3)  (1143 179)  (1143 179)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (1105 180)  (1105 180)  routing T_21_11.top_op_1 <X> T_21_11.lc_trk_g1_1
 (17 4)  (1107 180)  (1107 180)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (1112 180)  (1112 180)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1114 180)  (1114 180)  routing T_21_11.bot_op_3 <X> T_21_11.lc_trk_g1_3
 (27 4)  (1117 180)  (1117 180)  routing T_21_11.lc_trk_g1_0 <X> T_21_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 180)  (1119 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 180)  (1122 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 180)  (1126 180)  LC_2 Logic Functioning bit
 (39 4)  (1129 180)  (1129 180)  LC_2 Logic Functioning bit
 (41 4)  (1131 180)  (1131 180)  LC_2 Logic Functioning bit
 (42 4)  (1132 180)  (1132 180)  LC_2 Logic Functioning bit
 (44 4)  (1134 180)  (1134 180)  LC_2 Logic Functioning bit
 (15 5)  (1105 181)  (1105 181)  routing T_21_11.bot_op_0 <X> T_21_11.lc_trk_g1_0
 (17 5)  (1107 181)  (1107 181)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (1108 181)  (1108 181)  routing T_21_11.top_op_1 <X> T_21_11.lc_trk_g1_1
 (22 5)  (1112 181)  (1112 181)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1114 181)  (1114 181)  routing T_21_11.bot_op_2 <X> T_21_11.lc_trk_g1_2
 (32 5)  (1122 181)  (1122 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (1123 181)  (1123 181)  routing T_21_11.lc_trk_g2_0 <X> T_21_11.input_2_2
 (36 5)  (1126 181)  (1126 181)  LC_2 Logic Functioning bit
 (39 5)  (1129 181)  (1129 181)  LC_2 Logic Functioning bit
 (41 5)  (1131 181)  (1131 181)  LC_2 Logic Functioning bit
 (42 5)  (1132 181)  (1132 181)  LC_2 Logic Functioning bit
 (15 6)  (1105 182)  (1105 182)  routing T_21_11.top_op_5 <X> T_21_11.lc_trk_g1_5
 (17 6)  (1107 182)  (1107 182)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (1112 182)  (1112 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1113 182)  (1113 182)  routing T_21_11.sp4_v_b_23 <X> T_21_11.lc_trk_g1_7
 (24 6)  (1114 182)  (1114 182)  routing T_21_11.sp4_v_b_23 <X> T_21_11.lc_trk_g1_7
 (27 6)  (1117 182)  (1117 182)  routing T_21_11.lc_trk_g3_3 <X> T_21_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (1118 182)  (1118 182)  routing T_21_11.lc_trk_g3_3 <X> T_21_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 182)  (1119 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 182)  (1122 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 182)  (1126 182)  LC_3 Logic Functioning bit
 (39 6)  (1129 182)  (1129 182)  LC_3 Logic Functioning bit
 (41 6)  (1131 182)  (1131 182)  LC_3 Logic Functioning bit
 (42 6)  (1132 182)  (1132 182)  LC_3 Logic Functioning bit
 (44 6)  (1134 182)  (1134 182)  LC_3 Logic Functioning bit
 (45 6)  (1135 182)  (1135 182)  LC_3 Logic Functioning bit
 (46 6)  (1136 182)  (1136 182)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (1104 183)  (1104 183)  routing T_21_11.top_op_4 <X> T_21_11.lc_trk_g1_4
 (15 7)  (1105 183)  (1105 183)  routing T_21_11.top_op_4 <X> T_21_11.lc_trk_g1_4
 (17 7)  (1107 183)  (1107 183)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (1108 183)  (1108 183)  routing T_21_11.top_op_5 <X> T_21_11.lc_trk_g1_5
 (22 7)  (1112 183)  (1112 183)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1114 183)  (1114 183)  routing T_21_11.bot_op_6 <X> T_21_11.lc_trk_g1_6
 (30 7)  (1120 183)  (1120 183)  routing T_21_11.lc_trk_g3_3 <X> T_21_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (1122 183)  (1122 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (1126 183)  (1126 183)  LC_3 Logic Functioning bit
 (39 7)  (1129 183)  (1129 183)  LC_3 Logic Functioning bit
 (41 7)  (1131 183)  (1131 183)  LC_3 Logic Functioning bit
 (42 7)  (1132 183)  (1132 183)  LC_3 Logic Functioning bit
 (53 7)  (1143 183)  (1143 183)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (1104 184)  (1104 184)  routing T_21_11.rgt_op_0 <X> T_21_11.lc_trk_g2_0
 (29 8)  (1119 184)  (1119 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 184)  (1120 184)  routing T_21_11.lc_trk_g0_5 <X> T_21_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 184)  (1122 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 184)  (1125 184)  routing T_21_11.lc_trk_g1_5 <X> T_21_11.input_2_4
 (36 8)  (1126 184)  (1126 184)  LC_4 Logic Functioning bit
 (39 8)  (1129 184)  (1129 184)  LC_4 Logic Functioning bit
 (41 8)  (1131 184)  (1131 184)  LC_4 Logic Functioning bit
 (42 8)  (1132 184)  (1132 184)  LC_4 Logic Functioning bit
 (44 8)  (1134 184)  (1134 184)  LC_4 Logic Functioning bit
 (15 9)  (1105 185)  (1105 185)  routing T_21_11.rgt_op_0 <X> T_21_11.lc_trk_g2_0
 (17 9)  (1107 185)  (1107 185)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (32 9)  (1122 185)  (1122 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1124 185)  (1124 185)  routing T_21_11.lc_trk_g1_5 <X> T_21_11.input_2_4
 (36 9)  (1126 185)  (1126 185)  LC_4 Logic Functioning bit
 (39 9)  (1129 185)  (1129 185)  LC_4 Logic Functioning bit
 (41 9)  (1131 185)  (1131 185)  LC_4 Logic Functioning bit
 (42 9)  (1132 185)  (1132 185)  LC_4 Logic Functioning bit
 (21 10)  (1111 186)  (1111 186)  routing T_21_11.wire_logic_cluster/lc_7/out <X> T_21_11.lc_trk_g2_7
 (22 10)  (1112 186)  (1112 186)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (1117 186)  (1117 186)  routing T_21_11.lc_trk_g1_3 <X> T_21_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 186)  (1119 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 186)  (1122 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (1125 186)  (1125 186)  routing T_21_11.lc_trk_g1_4 <X> T_21_11.input_2_5
 (36 10)  (1126 186)  (1126 186)  LC_5 Logic Functioning bit
 (39 10)  (1129 186)  (1129 186)  LC_5 Logic Functioning bit
 (41 10)  (1131 186)  (1131 186)  LC_5 Logic Functioning bit
 (42 10)  (1132 186)  (1132 186)  LC_5 Logic Functioning bit
 (44 10)  (1134 186)  (1134 186)  LC_5 Logic Functioning bit
 (30 11)  (1120 187)  (1120 187)  routing T_21_11.lc_trk_g1_3 <X> T_21_11.wire_logic_cluster/lc_5/in_1
 (32 11)  (1122 187)  (1122 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (1124 187)  (1124 187)  routing T_21_11.lc_trk_g1_4 <X> T_21_11.input_2_5
 (36 11)  (1126 187)  (1126 187)  LC_5 Logic Functioning bit
 (39 11)  (1129 187)  (1129 187)  LC_5 Logic Functioning bit
 (41 11)  (1131 187)  (1131 187)  LC_5 Logic Functioning bit
 (42 11)  (1132 187)  (1132 187)  LC_5 Logic Functioning bit
 (17 12)  (1107 188)  (1107 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 188)  (1108 188)  routing T_21_11.wire_logic_cluster/lc_1/out <X> T_21_11.lc_trk_g3_1
 (21 12)  (1111 188)  (1111 188)  routing T_21_11.wire_logic_cluster/lc_3/out <X> T_21_11.lc_trk_g3_3
 (22 12)  (1112 188)  (1112 188)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (1115 188)  (1115 188)  routing T_21_11.bnl_op_2 <X> T_21_11.lc_trk_g3_2
 (29 12)  (1119 188)  (1119 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 188)  (1120 188)  routing T_21_11.lc_trk_g0_7 <X> T_21_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 188)  (1122 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 188)  (1126 188)  LC_6 Logic Functioning bit
 (39 12)  (1129 188)  (1129 188)  LC_6 Logic Functioning bit
 (41 12)  (1131 188)  (1131 188)  LC_6 Logic Functioning bit
 (42 12)  (1132 188)  (1132 188)  LC_6 Logic Functioning bit
 (44 12)  (1134 188)  (1134 188)  LC_6 Logic Functioning bit
 (22 13)  (1112 189)  (1112 189)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (1115 189)  (1115 189)  routing T_21_11.bnl_op_2 <X> T_21_11.lc_trk_g3_2
 (30 13)  (1120 189)  (1120 189)  routing T_21_11.lc_trk_g0_7 <X> T_21_11.wire_logic_cluster/lc_6/in_1
 (32 13)  (1122 189)  (1122 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (1125 189)  (1125 189)  routing T_21_11.lc_trk_g0_2 <X> T_21_11.input_2_6
 (36 13)  (1126 189)  (1126 189)  LC_6 Logic Functioning bit
 (39 13)  (1129 189)  (1129 189)  LC_6 Logic Functioning bit
 (41 13)  (1131 189)  (1131 189)  LC_6 Logic Functioning bit
 (42 13)  (1132 189)  (1132 189)  LC_6 Logic Functioning bit
 (0 14)  (1090 190)  (1090 190)  routing T_21_11.glb_netwk_6 <X> T_21_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 190)  (1091 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (1116 190)  (1116 190)  routing T_21_11.lc_trk_g2_7 <X> T_21_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (1117 190)  (1117 190)  routing T_21_11.lc_trk_g1_7 <X> T_21_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 190)  (1119 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 190)  (1120 190)  routing T_21_11.lc_trk_g1_7 <X> T_21_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 190)  (1122 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 190)  (1126 190)  LC_7 Logic Functioning bit
 (37 14)  (1127 190)  (1127 190)  LC_7 Logic Functioning bit
 (39 14)  (1129 190)  (1129 190)  LC_7 Logic Functioning bit
 (41 14)  (1131 190)  (1131 190)  LC_7 Logic Functioning bit
 (45 14)  (1135 190)  (1135 190)  LC_7 Logic Functioning bit
 (0 15)  (1090 191)  (1090 191)  routing T_21_11.glb_netwk_6 <X> T_21_11.wire_logic_cluster/lc_7/s_r
 (26 15)  (1116 191)  (1116 191)  routing T_21_11.lc_trk_g2_7 <X> T_21_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 191)  (1118 191)  routing T_21_11.lc_trk_g2_7 <X> T_21_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 191)  (1119 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 191)  (1120 191)  routing T_21_11.lc_trk_g1_7 <X> T_21_11.wire_logic_cluster/lc_7/in_1
 (32 15)  (1122 191)  (1122 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (1123 191)  (1123 191)  routing T_21_11.lc_trk_g3_2 <X> T_21_11.input_2_7
 (34 15)  (1124 191)  (1124 191)  routing T_21_11.lc_trk_g3_2 <X> T_21_11.input_2_7
 (35 15)  (1125 191)  (1125 191)  routing T_21_11.lc_trk_g3_2 <X> T_21_11.input_2_7
 (38 15)  (1128 191)  (1128 191)  LC_7 Logic Functioning bit
 (40 15)  (1130 191)  (1130 191)  LC_7 Logic Functioning bit
 (42 15)  (1132 191)  (1132 191)  LC_7 Logic Functioning bit
 (43 15)  (1133 191)  (1133 191)  LC_7 Logic Functioning bit
 (51 15)  (1141 191)  (1141 191)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_22_11

 (32 0)  (1176 176)  (1176 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 176)  (1178 176)  routing T_22_11.lc_trk_g1_2 <X> T_22_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 176)  (1180 176)  LC_0 Logic Functioning bit
 (37 0)  (1181 176)  (1181 176)  LC_0 Logic Functioning bit
 (38 0)  (1182 176)  (1182 176)  LC_0 Logic Functioning bit
 (39 0)  (1183 176)  (1183 176)  LC_0 Logic Functioning bit
 (45 0)  (1189 176)  (1189 176)  LC_0 Logic Functioning bit
 (52 0)  (1196 176)  (1196 176)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (31 1)  (1175 177)  (1175 177)  routing T_22_11.lc_trk_g1_2 <X> T_22_11.wire_logic_cluster/lc_0/in_3
 (36 1)  (1180 177)  (1180 177)  LC_0 Logic Functioning bit
 (37 1)  (1181 177)  (1181 177)  LC_0 Logic Functioning bit
 (38 1)  (1182 177)  (1182 177)  LC_0 Logic Functioning bit
 (39 1)  (1183 177)  (1183 177)  LC_0 Logic Functioning bit
 (51 1)  (1195 177)  (1195 177)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1144 178)  (1144 178)  routing T_22_11.glb_netwk_3 <X> T_22_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 178)  (1146 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (1159 178)  (1159 178)  routing T_22_11.lft_op_5 <X> T_22_11.lc_trk_g0_5
 (17 2)  (1161 178)  (1161 178)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1162 178)  (1162 178)  routing T_22_11.lft_op_5 <X> T_22_11.lc_trk_g0_5
 (25 2)  (1169 178)  (1169 178)  routing T_22_11.lft_op_6 <X> T_22_11.lc_trk_g0_6
 (31 2)  (1175 178)  (1175 178)  routing T_22_11.lc_trk_g0_6 <X> T_22_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 178)  (1176 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 178)  (1180 178)  LC_1 Logic Functioning bit
 (37 2)  (1181 178)  (1181 178)  LC_1 Logic Functioning bit
 (38 2)  (1182 178)  (1182 178)  LC_1 Logic Functioning bit
 (39 2)  (1183 178)  (1183 178)  LC_1 Logic Functioning bit
 (45 2)  (1189 178)  (1189 178)  LC_1 Logic Functioning bit
 (0 3)  (1144 179)  (1144 179)  routing T_22_11.glb_netwk_3 <X> T_22_11.wire_logic_cluster/lc_7/clk
 (22 3)  (1166 179)  (1166 179)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1168 179)  (1168 179)  routing T_22_11.lft_op_6 <X> T_22_11.lc_trk_g0_6
 (31 3)  (1175 179)  (1175 179)  routing T_22_11.lc_trk_g0_6 <X> T_22_11.wire_logic_cluster/lc_1/in_3
 (36 3)  (1180 179)  (1180 179)  LC_1 Logic Functioning bit
 (37 3)  (1181 179)  (1181 179)  LC_1 Logic Functioning bit
 (38 3)  (1182 179)  (1182 179)  LC_1 Logic Functioning bit
 (39 3)  (1183 179)  (1183 179)  LC_1 Logic Functioning bit
 (51 3)  (1195 179)  (1195 179)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (2 4)  (1146 180)  (1146 180)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (4 4)  (1148 180)  (1148 180)  routing T_22_11.sp4_h_l_44 <X> T_22_11.sp4_v_b_3
 (6 4)  (1150 180)  (1150 180)  routing T_22_11.sp4_h_l_44 <X> T_22_11.sp4_v_b_3
 (21 4)  (1165 180)  (1165 180)  routing T_22_11.wire_logic_cluster/lc_3/out <X> T_22_11.lc_trk_g1_3
 (22 4)  (1166 180)  (1166 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1169 180)  (1169 180)  routing T_22_11.lft_op_2 <X> T_22_11.lc_trk_g1_2
 (31 4)  (1175 180)  (1175 180)  routing T_22_11.lc_trk_g1_4 <X> T_22_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 180)  (1176 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 180)  (1178 180)  routing T_22_11.lc_trk_g1_4 <X> T_22_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 180)  (1180 180)  LC_2 Logic Functioning bit
 (37 4)  (1181 180)  (1181 180)  LC_2 Logic Functioning bit
 (38 4)  (1182 180)  (1182 180)  LC_2 Logic Functioning bit
 (39 4)  (1183 180)  (1183 180)  LC_2 Logic Functioning bit
 (45 4)  (1189 180)  (1189 180)  LC_2 Logic Functioning bit
 (46 4)  (1190 180)  (1190 180)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (5 5)  (1149 181)  (1149 181)  routing T_22_11.sp4_h_l_44 <X> T_22_11.sp4_v_b_3
 (22 5)  (1166 181)  (1166 181)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1168 181)  (1168 181)  routing T_22_11.lft_op_2 <X> T_22_11.lc_trk_g1_2
 (36 5)  (1180 181)  (1180 181)  LC_2 Logic Functioning bit
 (37 5)  (1181 181)  (1181 181)  LC_2 Logic Functioning bit
 (38 5)  (1182 181)  (1182 181)  LC_2 Logic Functioning bit
 (39 5)  (1183 181)  (1183 181)  LC_2 Logic Functioning bit
 (14 6)  (1158 182)  (1158 182)  routing T_22_11.lft_op_4 <X> T_22_11.lc_trk_g1_4
 (27 6)  (1171 182)  (1171 182)  routing T_22_11.lc_trk_g1_3 <X> T_22_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 182)  (1173 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 182)  (1176 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 182)  (1177 182)  routing T_22_11.lc_trk_g3_1 <X> T_22_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 182)  (1178 182)  routing T_22_11.lc_trk_g3_1 <X> T_22_11.wire_logic_cluster/lc_3/in_3
 (40 6)  (1184 182)  (1184 182)  LC_3 Logic Functioning bit
 (42 6)  (1186 182)  (1186 182)  LC_3 Logic Functioning bit
 (45 6)  (1189 182)  (1189 182)  LC_3 Logic Functioning bit
 (48 6)  (1192 182)  (1192 182)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (15 7)  (1159 183)  (1159 183)  routing T_22_11.lft_op_4 <X> T_22_11.lc_trk_g1_4
 (17 7)  (1161 183)  (1161 183)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (30 7)  (1174 183)  (1174 183)  routing T_22_11.lc_trk_g1_3 <X> T_22_11.wire_logic_cluster/lc_3/in_1
 (40 7)  (1184 183)  (1184 183)  LC_3 Logic Functioning bit
 (42 7)  (1186 183)  (1186 183)  LC_3 Logic Functioning bit
 (44 7)  (1188 183)  (1188 183)  LC_3 Logic Functioning bit
 (31 8)  (1175 184)  (1175 184)  routing T_22_11.lc_trk_g0_5 <X> T_22_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 184)  (1176 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 184)  (1180 184)  LC_4 Logic Functioning bit
 (37 8)  (1181 184)  (1181 184)  LC_4 Logic Functioning bit
 (38 8)  (1182 184)  (1182 184)  LC_4 Logic Functioning bit
 (39 8)  (1183 184)  (1183 184)  LC_4 Logic Functioning bit
 (45 8)  (1189 184)  (1189 184)  LC_4 Logic Functioning bit
 (36 9)  (1180 185)  (1180 185)  LC_4 Logic Functioning bit
 (37 9)  (1181 185)  (1181 185)  LC_4 Logic Functioning bit
 (38 9)  (1182 185)  (1182 185)  LC_4 Logic Functioning bit
 (39 9)  (1183 185)  (1183 185)  LC_4 Logic Functioning bit
 (44 9)  (1188 185)  (1188 185)  LC_4 Logic Functioning bit
 (51 9)  (1195 185)  (1195 185)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (36 10)  (1180 186)  (1180 186)  LC_5 Logic Functioning bit
 (38 10)  (1182 186)  (1182 186)  LC_5 Logic Functioning bit
 (41 10)  (1185 186)  (1185 186)  LC_5 Logic Functioning bit
 (43 10)  (1187 186)  (1187 186)  LC_5 Logic Functioning bit
 (45 10)  (1189 186)  (1189 186)  LC_5 Logic Functioning bit
 (26 11)  (1170 187)  (1170 187)  routing T_22_11.lc_trk_g1_2 <X> T_22_11.wire_logic_cluster/lc_5/in_0
 (27 11)  (1171 187)  (1171 187)  routing T_22_11.lc_trk_g1_2 <X> T_22_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 187)  (1173 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (1181 187)  (1181 187)  LC_5 Logic Functioning bit
 (39 11)  (1183 187)  (1183 187)  LC_5 Logic Functioning bit
 (40 11)  (1184 187)  (1184 187)  LC_5 Logic Functioning bit
 (42 11)  (1186 187)  (1186 187)  LC_5 Logic Functioning bit
 (47 11)  (1191 187)  (1191 187)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (16 12)  (1160 188)  (1160 188)  routing T_22_11.sp4_v_t_12 <X> T_22_11.lc_trk_g3_1
 (17 12)  (1161 188)  (1161 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1162 188)  (1162 188)  routing T_22_11.sp4_v_t_12 <X> T_22_11.lc_trk_g3_1
 (0 14)  (1144 190)  (1144 190)  routing T_22_11.glb_netwk_6 <X> T_22_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 190)  (1145 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (11 14)  (1155 190)  (1155 190)  routing T_22_11.sp4_v_b_8 <X> T_22_11.sp4_v_t_46
 (0 15)  (1144 191)  (1144 191)  routing T_22_11.glb_netwk_6 <X> T_22_11.wire_logic_cluster/lc_7/s_r
 (12 15)  (1156 191)  (1156 191)  routing T_22_11.sp4_v_b_8 <X> T_22_11.sp4_v_t_46


LogicTile_23_11

 (26 0)  (1224 176)  (1224 176)  routing T_23_11.lc_trk_g0_4 <X> T_23_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (1225 176)  (1225 176)  routing T_23_11.lc_trk_g3_0 <X> T_23_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (1226 176)  (1226 176)  routing T_23_11.lc_trk_g3_0 <X> T_23_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 176)  (1227 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 176)  (1230 176)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (1235 176)  (1235 176)  LC_0 Logic Functioning bit
 (39 0)  (1237 176)  (1237 176)  LC_0 Logic Functioning bit
 (44 0)  (1242 176)  (1242 176)  LC_0 Logic Functioning bit
 (45 0)  (1243 176)  (1243 176)  LC_0 Logic Functioning bit
 (8 1)  (1206 177)  (1206 177)  routing T_23_11.sp4_h_l_42 <X> T_23_11.sp4_v_b_1
 (9 1)  (1207 177)  (1207 177)  routing T_23_11.sp4_h_l_42 <X> T_23_11.sp4_v_b_1
 (10 1)  (1208 177)  (1208 177)  routing T_23_11.sp4_h_l_42 <X> T_23_11.sp4_v_b_1
 (29 1)  (1227 177)  (1227 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (41 1)  (1239 177)  (1239 177)  LC_0 Logic Functioning bit
 (43 1)  (1241 177)  (1241 177)  LC_0 Logic Functioning bit
 (48 1)  (1246 177)  (1246 177)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (1247 177)  (1247 177)  Carry_In_Mux bit 

 (0 2)  (1198 178)  (1198 178)  routing T_23_11.glb_netwk_3 <X> T_23_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 178)  (1200 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (1224 178)  (1224 178)  routing T_23_11.lc_trk_g1_4 <X> T_23_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (1225 178)  (1225 178)  routing T_23_11.lc_trk_g3_1 <X> T_23_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (1226 178)  (1226 178)  routing T_23_11.lc_trk_g3_1 <X> T_23_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 178)  (1227 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 178)  (1230 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (1235 178)  (1235 178)  LC_1 Logic Functioning bit
 (39 2)  (1237 178)  (1237 178)  LC_1 Logic Functioning bit
 (44 2)  (1242 178)  (1242 178)  LC_1 Logic Functioning bit
 (45 2)  (1243 178)  (1243 178)  LC_1 Logic Functioning bit
 (0 3)  (1198 179)  (1198 179)  routing T_23_11.glb_netwk_3 <X> T_23_11.wire_logic_cluster/lc_7/clk
 (15 3)  (1213 179)  (1213 179)  routing T_23_11.sp4_v_t_9 <X> T_23_11.lc_trk_g0_4
 (16 3)  (1214 179)  (1214 179)  routing T_23_11.sp4_v_t_9 <X> T_23_11.lc_trk_g0_4
 (17 3)  (1215 179)  (1215 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (27 3)  (1225 179)  (1225 179)  routing T_23_11.lc_trk_g1_4 <X> T_23_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 179)  (1227 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (41 3)  (1239 179)  (1239 179)  LC_1 Logic Functioning bit
 (43 3)  (1241 179)  (1241 179)  LC_1 Logic Functioning bit
 (48 3)  (1246 179)  (1246 179)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (1219 180)  (1219 180)  routing T_23_11.wire_logic_cluster/lc_3/out <X> T_23_11.lc_trk_g1_3
 (22 4)  (1220 180)  (1220 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1223 180)  (1223 180)  routing T_23_11.wire_logic_cluster/lc_2/out <X> T_23_11.lc_trk_g1_2
 (26 4)  (1224 180)  (1224 180)  routing T_23_11.lc_trk_g0_4 <X> T_23_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (1225 180)  (1225 180)  routing T_23_11.lc_trk_g1_2 <X> T_23_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 180)  (1227 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 180)  (1230 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (1235 180)  (1235 180)  LC_2 Logic Functioning bit
 (39 4)  (1237 180)  (1237 180)  LC_2 Logic Functioning bit
 (44 4)  (1242 180)  (1242 180)  LC_2 Logic Functioning bit
 (45 4)  (1243 180)  (1243 180)  LC_2 Logic Functioning bit
 (48 4)  (1246 180)  (1246 180)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (22 5)  (1220 181)  (1220 181)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (1227 181)  (1227 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 181)  (1228 181)  routing T_23_11.lc_trk_g1_2 <X> T_23_11.wire_logic_cluster/lc_2/in_1
 (41 5)  (1239 181)  (1239 181)  LC_2 Logic Functioning bit
 (43 5)  (1241 181)  (1241 181)  LC_2 Logic Functioning bit
 (26 6)  (1224 182)  (1224 182)  routing T_23_11.lc_trk_g1_4 <X> T_23_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (1225 182)  (1225 182)  routing T_23_11.lc_trk_g1_3 <X> T_23_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 182)  (1227 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 182)  (1230 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (1235 182)  (1235 182)  LC_3 Logic Functioning bit
 (39 6)  (1237 182)  (1237 182)  LC_3 Logic Functioning bit
 (44 6)  (1242 182)  (1242 182)  LC_3 Logic Functioning bit
 (45 6)  (1243 182)  (1243 182)  LC_3 Logic Functioning bit
 (15 7)  (1213 183)  (1213 183)  routing T_23_11.sp4_v_t_9 <X> T_23_11.lc_trk_g1_4
 (16 7)  (1214 183)  (1214 183)  routing T_23_11.sp4_v_t_9 <X> T_23_11.lc_trk_g1_4
 (17 7)  (1215 183)  (1215 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (27 7)  (1225 183)  (1225 183)  routing T_23_11.lc_trk_g1_4 <X> T_23_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 183)  (1227 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1228 183)  (1228 183)  routing T_23_11.lc_trk_g1_3 <X> T_23_11.wire_logic_cluster/lc_3/in_1
 (41 7)  (1239 183)  (1239 183)  LC_3 Logic Functioning bit
 (43 7)  (1241 183)  (1241 183)  LC_3 Logic Functioning bit
 (48 7)  (1246 183)  (1246 183)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (26 8)  (1224 184)  (1224 184)  routing T_23_11.lc_trk_g0_4 <X> T_23_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (1225 184)  (1225 184)  routing T_23_11.lc_trk_g3_4 <X> T_23_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (1226 184)  (1226 184)  routing T_23_11.lc_trk_g3_4 <X> T_23_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 184)  (1227 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 184)  (1228 184)  routing T_23_11.lc_trk_g3_4 <X> T_23_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 184)  (1230 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (1235 184)  (1235 184)  LC_4 Logic Functioning bit
 (39 8)  (1237 184)  (1237 184)  LC_4 Logic Functioning bit
 (44 8)  (1242 184)  (1242 184)  LC_4 Logic Functioning bit
 (45 8)  (1243 184)  (1243 184)  LC_4 Logic Functioning bit
 (29 9)  (1227 185)  (1227 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (41 9)  (1239 185)  (1239 185)  LC_4 Logic Functioning bit
 (43 9)  (1241 185)  (1241 185)  LC_4 Logic Functioning bit
 (48 9)  (1246 185)  (1246 185)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (26 10)  (1224 186)  (1224 186)  routing T_23_11.lc_trk_g1_4 <X> T_23_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (1225 186)  (1225 186)  routing T_23_11.lc_trk_g3_5 <X> T_23_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (1226 186)  (1226 186)  routing T_23_11.lc_trk_g3_5 <X> T_23_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 186)  (1227 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 186)  (1228 186)  routing T_23_11.lc_trk_g3_5 <X> T_23_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 186)  (1230 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (1235 186)  (1235 186)  LC_5 Logic Functioning bit
 (39 10)  (1237 186)  (1237 186)  LC_5 Logic Functioning bit
 (45 10)  (1243 186)  (1243 186)  LC_5 Logic Functioning bit
 (27 11)  (1225 187)  (1225 187)  routing T_23_11.lc_trk_g1_4 <X> T_23_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 187)  (1227 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (41 11)  (1239 187)  (1239 187)  LC_5 Logic Functioning bit
 (43 11)  (1241 187)  (1241 187)  LC_5 Logic Functioning bit
 (51 11)  (1249 187)  (1249 187)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (1212 188)  (1212 188)  routing T_23_11.wire_logic_cluster/lc_0/out <X> T_23_11.lc_trk_g3_0
 (17 12)  (1215 188)  (1215 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1216 188)  (1216 188)  routing T_23_11.wire_logic_cluster/lc_1/out <X> T_23_11.lc_trk_g3_1
 (17 13)  (1215 189)  (1215 189)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (1198 190)  (1198 190)  routing T_23_11.glb_netwk_6 <X> T_23_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 190)  (1199 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (1212 190)  (1212 190)  routing T_23_11.wire_logic_cluster/lc_4/out <X> T_23_11.lc_trk_g3_4
 (17 14)  (1215 190)  (1215 190)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1216 190)  (1216 190)  routing T_23_11.wire_logic_cluster/lc_5/out <X> T_23_11.lc_trk_g3_5
 (0 15)  (1198 191)  (1198 191)  routing T_23_11.glb_netwk_6 <X> T_23_11.wire_logic_cluster/lc_7/s_r
 (17 15)  (1215 191)  (1215 191)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_24_11

 (11 4)  (1263 180)  (1263 180)  routing T_24_11.sp4_h_l_46 <X> T_24_11.sp4_v_b_5
 (13 4)  (1265 180)  (1265 180)  routing T_24_11.sp4_h_l_46 <X> T_24_11.sp4_v_b_5
 (12 5)  (1264 181)  (1264 181)  routing T_24_11.sp4_h_l_46 <X> T_24_11.sp4_v_b_5


RAM_Tile_25_11

 (4 12)  (1310 188)  (1310 188)  routing T_25_11.sp4_h_l_44 <X> T_25_11.sp4_v_b_9
 (5 13)  (1311 189)  (1311 189)  routing T_25_11.sp4_h_l_44 <X> T_25_11.sp4_v_b_9


LogicTile_28_11

 (3 2)  (1459 178)  (1459 178)  routing T_28_11.sp12_v_t_23 <X> T_28_11.sp12_h_l_23


LogicTile_18_10

 (3 6)  (931 166)  (931 166)  routing T_18_10.sp12_h_r_0 <X> T_18_10.sp12_v_t_23
 (3 7)  (931 167)  (931 167)  routing T_18_10.sp12_h_r_0 <X> T_18_10.sp12_v_t_23


LogicTile_19_10

 (36 0)  (1018 160)  (1018 160)  LC_0 Logic Functioning bit
 (38 0)  (1020 160)  (1020 160)  LC_0 Logic Functioning bit
 (41 0)  (1023 160)  (1023 160)  LC_0 Logic Functioning bit
 (43 0)  (1025 160)  (1025 160)  LC_0 Logic Functioning bit
 (45 0)  (1027 160)  (1027 160)  LC_0 Logic Functioning bit
 (22 1)  (1004 161)  (1004 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1005 161)  (1005 161)  routing T_19_10.sp4_v_b_18 <X> T_19_10.lc_trk_g0_2
 (24 1)  (1006 161)  (1006 161)  routing T_19_10.sp4_v_b_18 <X> T_19_10.lc_trk_g0_2
 (26 1)  (1008 161)  (1008 161)  routing T_19_10.lc_trk_g0_2 <X> T_19_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 161)  (1011 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (37 1)  (1019 161)  (1019 161)  LC_0 Logic Functioning bit
 (39 1)  (1021 161)  (1021 161)  LC_0 Logic Functioning bit
 (40 1)  (1022 161)  (1022 161)  LC_0 Logic Functioning bit
 (42 1)  (1024 161)  (1024 161)  LC_0 Logic Functioning bit
 (0 2)  (982 162)  (982 162)  routing T_19_10.glb_netwk_3 <X> T_19_10.wire_logic_cluster/lc_7/clk
 (2 2)  (984 162)  (984 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (982 163)  (982 163)  routing T_19_10.glb_netwk_3 <X> T_19_10.wire_logic_cluster/lc_7/clk
 (1 4)  (983 164)  (983 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1004 164)  (1004 164)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1005 164)  (1005 164)  routing T_19_10.sp12_h_r_11 <X> T_19_10.lc_trk_g1_3
 (0 5)  (982 165)  (982 165)  routing T_19_10.lc_trk_g1_3 <X> T_19_10.wire_logic_cluster/lc_7/cen
 (1 5)  (983 165)  (983 165)  routing T_19_10.lc_trk_g1_3 <X> T_19_10.wire_logic_cluster/lc_7/cen
 (4 6)  (986 166)  (986 166)  routing T_19_10.sp4_h_r_9 <X> T_19_10.sp4_v_t_38
 (6 6)  (988 166)  (988 166)  routing T_19_10.sp4_h_r_9 <X> T_19_10.sp4_v_t_38
 (5 7)  (987 167)  (987 167)  routing T_19_10.sp4_h_r_9 <X> T_19_10.sp4_v_t_38
 (6 8)  (988 168)  (988 168)  routing T_19_10.sp4_v_t_38 <X> T_19_10.sp4_v_b_6
 (5 9)  (987 169)  (987 169)  routing T_19_10.sp4_v_t_38 <X> T_19_10.sp4_v_b_6
 (4 10)  (986 170)  (986 170)  routing T_19_10.sp4_v_b_6 <X> T_19_10.sp4_v_t_43


LogicTile_20_10

 (32 0)  (1068 160)  (1068 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 160)  (1070 160)  routing T_20_10.lc_trk_g1_0 <X> T_20_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 160)  (1072 160)  LC_0 Logic Functioning bit
 (37 0)  (1073 160)  (1073 160)  LC_0 Logic Functioning bit
 (38 0)  (1074 160)  (1074 160)  LC_0 Logic Functioning bit
 (39 0)  (1075 160)  (1075 160)  LC_0 Logic Functioning bit
 (45 0)  (1081 160)  (1081 160)  LC_0 Logic Functioning bit
 (36 1)  (1072 161)  (1072 161)  LC_0 Logic Functioning bit
 (37 1)  (1073 161)  (1073 161)  LC_0 Logic Functioning bit
 (38 1)  (1074 161)  (1074 161)  LC_0 Logic Functioning bit
 (39 1)  (1075 161)  (1075 161)  LC_0 Logic Functioning bit
 (0 2)  (1036 162)  (1036 162)  routing T_20_10.glb_netwk_3 <X> T_20_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 162)  (1038 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 163)  (1036 163)  routing T_20_10.glb_netwk_3 <X> T_20_10.wire_logic_cluster/lc_7/clk
 (14 4)  (1050 164)  (1050 164)  routing T_20_10.lft_op_0 <X> T_20_10.lc_trk_g1_0
 (27 4)  (1063 164)  (1063 164)  routing T_20_10.lc_trk_g3_0 <X> T_20_10.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 164)  (1064 164)  routing T_20_10.lc_trk_g3_0 <X> T_20_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 164)  (1065 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 164)  (1068 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 164)  (1070 164)  routing T_20_10.lc_trk_g1_0 <X> T_20_10.wire_logic_cluster/lc_2/in_3
 (41 4)  (1077 164)  (1077 164)  LC_2 Logic Functioning bit
 (43 4)  (1079 164)  (1079 164)  LC_2 Logic Functioning bit
 (15 5)  (1051 165)  (1051 165)  routing T_20_10.lft_op_0 <X> T_20_10.lc_trk_g1_0
 (17 5)  (1053 165)  (1053 165)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (41 5)  (1077 165)  (1077 165)  LC_2 Logic Functioning bit
 (43 5)  (1079 165)  (1079 165)  LC_2 Logic Functioning bit
 (53 5)  (1089 165)  (1089 165)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (5 8)  (1041 168)  (1041 168)  routing T_20_10.sp4_v_b_6 <X> T_20_10.sp4_h_r_6
 (6 9)  (1042 169)  (1042 169)  routing T_20_10.sp4_v_b_6 <X> T_20_10.sp4_h_r_6
 (14 12)  (1050 172)  (1050 172)  routing T_20_10.wire_logic_cluster/lc_0/out <X> T_20_10.lc_trk_g3_0
 (17 13)  (1053 173)  (1053 173)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0


LogicTile_21_10

 (28 0)  (1118 160)  (1118 160)  routing T_21_10.lc_trk_g2_1 <X> T_21_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 160)  (1119 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 160)  (1122 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 160)  (1124 160)  routing T_21_10.lc_trk_g1_2 <X> T_21_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 160)  (1126 160)  LC_0 Logic Functioning bit
 (38 0)  (1128 160)  (1128 160)  LC_0 Logic Functioning bit
 (31 1)  (1121 161)  (1121 161)  routing T_21_10.lc_trk_g1_2 <X> T_21_10.wire_logic_cluster/lc_0/in_3
 (36 1)  (1126 161)  (1126 161)  LC_0 Logic Functioning bit
 (38 1)  (1128 161)  (1128 161)  LC_0 Logic Functioning bit
 (0 2)  (1090 162)  (1090 162)  routing T_21_10.glb_netwk_3 <X> T_21_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 162)  (1092 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (1104 162)  (1104 162)  routing T_21_10.wire_logic_cluster/lc_4/out <X> T_21_10.lc_trk_g0_4
 (16 2)  (1106 162)  (1106 162)  routing T_21_10.sp4_v_b_13 <X> T_21_10.lc_trk_g0_5
 (17 2)  (1107 162)  (1107 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1108 162)  (1108 162)  routing T_21_10.sp4_v_b_13 <X> T_21_10.lc_trk_g0_5
 (26 2)  (1116 162)  (1116 162)  routing T_21_10.lc_trk_g0_5 <X> T_21_10.wire_logic_cluster/lc_1/in_0
 (29 2)  (1119 162)  (1119 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 162)  (1120 162)  routing T_21_10.lc_trk_g0_4 <X> T_21_10.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 162)  (1122 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 162)  (1124 162)  routing T_21_10.lc_trk_g1_1 <X> T_21_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 162)  (1126 162)  LC_1 Logic Functioning bit
 (37 2)  (1127 162)  (1127 162)  LC_1 Logic Functioning bit
 (38 2)  (1128 162)  (1128 162)  LC_1 Logic Functioning bit
 (39 2)  (1129 162)  (1129 162)  LC_1 Logic Functioning bit
 (40 2)  (1130 162)  (1130 162)  LC_1 Logic Functioning bit
 (42 2)  (1132 162)  (1132 162)  LC_1 Logic Functioning bit
 (0 3)  (1090 163)  (1090 163)  routing T_21_10.glb_netwk_3 <X> T_21_10.wire_logic_cluster/lc_7/clk
 (17 3)  (1107 163)  (1107 163)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (1108 163)  (1108 163)  routing T_21_10.sp4_v_b_13 <X> T_21_10.lc_trk_g0_5
 (29 3)  (1119 163)  (1119 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (1126 163)  (1126 163)  LC_1 Logic Functioning bit
 (37 3)  (1127 163)  (1127 163)  LC_1 Logic Functioning bit
 (38 3)  (1128 163)  (1128 163)  LC_1 Logic Functioning bit
 (39 3)  (1129 163)  (1129 163)  LC_1 Logic Functioning bit
 (40 3)  (1130 163)  (1130 163)  LC_1 Logic Functioning bit
 (41 3)  (1131 163)  (1131 163)  LC_1 Logic Functioning bit
 (42 3)  (1132 163)  (1132 163)  LC_1 Logic Functioning bit
 (43 3)  (1133 163)  (1133 163)  LC_1 Logic Functioning bit
 (51 3)  (1141 163)  (1141 163)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (16 4)  (1106 164)  (1106 164)  routing T_21_10.sp12_h_r_9 <X> T_21_10.lc_trk_g1_1
 (17 4)  (1107 164)  (1107 164)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (25 4)  (1115 164)  (1115 164)  routing T_21_10.lft_op_2 <X> T_21_10.lc_trk_g1_2
 (32 4)  (1122 164)  (1122 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 164)  (1124 164)  routing T_21_10.lc_trk_g1_2 <X> T_21_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 164)  (1126 164)  LC_2 Logic Functioning bit
 (37 4)  (1127 164)  (1127 164)  LC_2 Logic Functioning bit
 (38 4)  (1128 164)  (1128 164)  LC_2 Logic Functioning bit
 (39 4)  (1129 164)  (1129 164)  LC_2 Logic Functioning bit
 (40 4)  (1130 164)  (1130 164)  LC_2 Logic Functioning bit
 (41 4)  (1131 164)  (1131 164)  LC_2 Logic Functioning bit
 (50 4)  (1140 164)  (1140 164)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (1112 165)  (1112 165)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1114 165)  (1114 165)  routing T_21_10.lft_op_2 <X> T_21_10.lc_trk_g1_2
 (26 5)  (1116 165)  (1116 165)  routing T_21_10.lc_trk_g2_2 <X> T_21_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 165)  (1118 165)  routing T_21_10.lc_trk_g2_2 <X> T_21_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 165)  (1119 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (1121 165)  (1121 165)  routing T_21_10.lc_trk_g1_2 <X> T_21_10.wire_logic_cluster/lc_2/in_3
 (36 5)  (1126 165)  (1126 165)  LC_2 Logic Functioning bit
 (37 5)  (1127 165)  (1127 165)  LC_2 Logic Functioning bit
 (38 5)  (1128 165)  (1128 165)  LC_2 Logic Functioning bit
 (39 5)  (1129 165)  (1129 165)  LC_2 Logic Functioning bit
 (40 5)  (1130 165)  (1130 165)  LC_2 Logic Functioning bit
 (41 5)  (1131 165)  (1131 165)  LC_2 Logic Functioning bit
 (36 6)  (1126 166)  (1126 166)  LC_3 Logic Functioning bit
 (43 6)  (1133 166)  (1133 166)  LC_3 Logic Functioning bit
 (26 7)  (1116 167)  (1116 167)  routing T_21_10.lc_trk_g1_2 <X> T_21_10.wire_logic_cluster/lc_3/in_0
 (27 7)  (1117 167)  (1117 167)  routing T_21_10.lc_trk_g1_2 <X> T_21_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 167)  (1119 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (1122 167)  (1122 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (1123 167)  (1123 167)  routing T_21_10.lc_trk_g2_1 <X> T_21_10.input_2_3
 (37 7)  (1127 167)  (1127 167)  LC_3 Logic Functioning bit
 (42 7)  (1132 167)  (1132 167)  LC_3 Logic Functioning bit
 (17 8)  (1107 168)  (1107 168)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1108 168)  (1108 168)  routing T_21_10.wire_logic_cluster/lc_1/out <X> T_21_10.lc_trk_g2_1
 (36 8)  (1126 168)  (1126 168)  LC_4 Logic Functioning bit
 (38 8)  (1128 168)  (1128 168)  LC_4 Logic Functioning bit
 (41 8)  (1131 168)  (1131 168)  LC_4 Logic Functioning bit
 (43 8)  (1133 168)  (1133 168)  LC_4 Logic Functioning bit
 (45 8)  (1135 168)  (1135 168)  LC_4 Logic Functioning bit
 (22 9)  (1112 169)  (1112 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1113 169)  (1113 169)  routing T_21_10.sp4_v_b_42 <X> T_21_10.lc_trk_g2_2
 (24 9)  (1114 169)  (1114 169)  routing T_21_10.sp4_v_b_42 <X> T_21_10.lc_trk_g2_2
 (27 9)  (1117 169)  (1117 169)  routing T_21_10.lc_trk_g1_1 <X> T_21_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 169)  (1119 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (1127 169)  (1127 169)  LC_4 Logic Functioning bit
 (39 9)  (1129 169)  (1129 169)  LC_4 Logic Functioning bit
 (40 9)  (1130 169)  (1130 169)  LC_4 Logic Functioning bit
 (42 9)  (1132 169)  (1132 169)  LC_4 Logic Functioning bit
 (36 10)  (1126 170)  (1126 170)  LC_5 Logic Functioning bit
 (43 10)  (1133 170)  (1133 170)  LC_5 Logic Functioning bit
 (26 11)  (1116 171)  (1116 171)  routing T_21_10.lc_trk_g1_2 <X> T_21_10.wire_logic_cluster/lc_5/in_0
 (27 11)  (1117 171)  (1117 171)  routing T_21_10.lc_trk_g1_2 <X> T_21_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 171)  (1119 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (1122 171)  (1122 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (1123 171)  (1123 171)  routing T_21_10.lc_trk_g2_1 <X> T_21_10.input_2_5
 (37 11)  (1127 171)  (1127 171)  LC_5 Logic Functioning bit
 (42 11)  (1132 171)  (1132 171)  LC_5 Logic Functioning bit
 (28 12)  (1118 172)  (1118 172)  routing T_21_10.lc_trk_g2_1 <X> T_21_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 172)  (1119 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 172)  (1122 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 172)  (1124 172)  routing T_21_10.lc_trk_g1_2 <X> T_21_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 172)  (1126 172)  LC_6 Logic Functioning bit
 (38 12)  (1128 172)  (1128 172)  LC_6 Logic Functioning bit
 (31 13)  (1121 173)  (1121 173)  routing T_21_10.lc_trk_g1_2 <X> T_21_10.wire_logic_cluster/lc_6/in_3
 (36 13)  (1126 173)  (1126 173)  LC_6 Logic Functioning bit
 (38 13)  (1128 173)  (1128 173)  LC_6 Logic Functioning bit
 (36 14)  (1126 174)  (1126 174)  LC_7 Logic Functioning bit
 (43 14)  (1133 174)  (1133 174)  LC_7 Logic Functioning bit
 (26 15)  (1116 175)  (1116 175)  routing T_21_10.lc_trk_g1_2 <X> T_21_10.wire_logic_cluster/lc_7/in_0
 (27 15)  (1117 175)  (1117 175)  routing T_21_10.lc_trk_g1_2 <X> T_21_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 175)  (1119 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (1122 175)  (1122 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (1123 175)  (1123 175)  routing T_21_10.lc_trk_g2_1 <X> T_21_10.input_2_7
 (37 15)  (1127 175)  (1127 175)  LC_7 Logic Functioning bit
 (42 15)  (1132 175)  (1132 175)  LC_7 Logic Functioning bit


LogicTile_22_10

 (22 0)  (1166 160)  (1166 160)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1168 160)  (1168 160)  routing T_22_10.top_op_3 <X> T_22_10.lc_trk_g0_3
 (21 1)  (1165 161)  (1165 161)  routing T_22_10.top_op_3 <X> T_22_10.lc_trk_g0_3
 (22 1)  (1166 161)  (1166 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1167 161)  (1167 161)  routing T_22_10.sp4_v_b_18 <X> T_22_10.lc_trk_g0_2
 (24 1)  (1168 161)  (1168 161)  routing T_22_10.sp4_v_b_18 <X> T_22_10.lc_trk_g0_2
 (0 2)  (1144 162)  (1144 162)  routing T_22_10.glb_netwk_3 <X> T_22_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 162)  (1146 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (1166 162)  (1166 162)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1168 162)  (1168 162)  routing T_22_10.bot_op_7 <X> T_22_10.lc_trk_g0_7
 (0 3)  (1144 163)  (1144 163)  routing T_22_10.glb_netwk_3 <X> T_22_10.wire_logic_cluster/lc_7/clk
 (22 3)  (1166 163)  (1166 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1167 163)  (1167 163)  routing T_22_10.sp4_v_b_22 <X> T_22_10.lc_trk_g0_6
 (24 3)  (1168 163)  (1168 163)  routing T_22_10.sp4_v_b_22 <X> T_22_10.lc_trk_g0_6
 (28 4)  (1172 164)  (1172 164)  routing T_22_10.lc_trk_g2_1 <X> T_22_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 164)  (1173 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 164)  (1176 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 164)  (1180 164)  LC_2 Logic Functioning bit
 (38 4)  (1182 164)  (1182 164)  LC_2 Logic Functioning bit
 (15 5)  (1159 165)  (1159 165)  routing T_22_10.bot_op_0 <X> T_22_10.lc_trk_g1_0
 (17 5)  (1161 165)  (1161 165)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (1170 165)  (1170 165)  routing T_22_10.lc_trk_g2_2 <X> T_22_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 165)  (1172 165)  routing T_22_10.lc_trk_g2_2 <X> T_22_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 165)  (1173 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (1175 165)  (1175 165)  routing T_22_10.lc_trk_g0_3 <X> T_22_10.wire_logic_cluster/lc_2/in_3
 (17 6)  (1161 166)  (1161 166)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1162 166)  (1162 166)  routing T_22_10.wire_logic_cluster/lc_5/out <X> T_22_10.lc_trk_g1_5
 (25 6)  (1169 166)  (1169 166)  routing T_22_10.sp4_v_t_3 <X> T_22_10.lc_trk_g1_6
 (22 7)  (1166 167)  (1166 167)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (1167 167)  (1167 167)  routing T_22_10.sp4_v_t_3 <X> T_22_10.lc_trk_g1_6
 (25 7)  (1169 167)  (1169 167)  routing T_22_10.sp4_v_t_3 <X> T_22_10.lc_trk_g1_6
 (15 8)  (1159 168)  (1159 168)  routing T_22_10.rgt_op_1 <X> T_22_10.lc_trk_g2_1
 (17 8)  (1161 168)  (1161 168)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1162 168)  (1162 168)  routing T_22_10.rgt_op_1 <X> T_22_10.lc_trk_g2_1
 (25 8)  (1169 168)  (1169 168)  routing T_22_10.rgt_op_2 <X> T_22_10.lc_trk_g2_2
 (26 8)  (1170 168)  (1170 168)  routing T_22_10.lc_trk_g0_6 <X> T_22_10.wire_logic_cluster/lc_4/in_0
 (29 8)  (1173 168)  (1173 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 168)  (1174 168)  routing T_22_10.lc_trk_g0_7 <X> T_22_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 168)  (1176 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 168)  (1178 168)  routing T_22_10.lc_trk_g1_0 <X> T_22_10.wire_logic_cluster/lc_4/in_3
 (46 8)  (1190 168)  (1190 168)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (1192 168)  (1192 168)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (22 9)  (1166 169)  (1166 169)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1168 169)  (1168 169)  routing T_22_10.rgt_op_2 <X> T_22_10.lc_trk_g2_2
 (26 9)  (1170 169)  (1170 169)  routing T_22_10.lc_trk_g0_6 <X> T_22_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 169)  (1173 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 169)  (1174 169)  routing T_22_10.lc_trk_g0_7 <X> T_22_10.wire_logic_cluster/lc_4/in_1
 (32 9)  (1176 169)  (1176 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (1179 169)  (1179 169)  routing T_22_10.lc_trk_g0_2 <X> T_22_10.input_2_4
 (38 9)  (1182 169)  (1182 169)  LC_4 Logic Functioning bit
 (26 10)  (1170 170)  (1170 170)  routing T_22_10.lc_trk_g1_6 <X> T_22_10.wire_logic_cluster/lc_5/in_0
 (28 10)  (1172 170)  (1172 170)  routing T_22_10.lc_trk_g2_6 <X> T_22_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 170)  (1173 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 170)  (1174 170)  routing T_22_10.lc_trk_g2_6 <X> T_22_10.wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 170)  (1175 170)  routing T_22_10.lc_trk_g1_5 <X> T_22_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 170)  (1176 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 170)  (1178 170)  routing T_22_10.lc_trk_g1_5 <X> T_22_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 170)  (1180 170)  LC_5 Logic Functioning bit
 (38 10)  (1182 170)  (1182 170)  LC_5 Logic Functioning bit
 (39 10)  (1183 170)  (1183 170)  LC_5 Logic Functioning bit
 (43 10)  (1187 170)  (1187 170)  LC_5 Logic Functioning bit
 (45 10)  (1189 170)  (1189 170)  LC_5 Logic Functioning bit
 (47 10)  (1191 170)  (1191 170)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (1194 170)  (1194 170)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (1196 170)  (1196 170)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (1166 171)  (1166 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1167 171)  (1167 171)  routing T_22_10.sp4_h_r_30 <X> T_22_10.lc_trk_g2_6
 (24 11)  (1168 171)  (1168 171)  routing T_22_10.sp4_h_r_30 <X> T_22_10.lc_trk_g2_6
 (25 11)  (1169 171)  (1169 171)  routing T_22_10.sp4_h_r_30 <X> T_22_10.lc_trk_g2_6
 (26 11)  (1170 171)  (1170 171)  routing T_22_10.lc_trk_g1_6 <X> T_22_10.wire_logic_cluster/lc_5/in_0
 (27 11)  (1171 171)  (1171 171)  routing T_22_10.lc_trk_g1_6 <X> T_22_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 171)  (1173 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 171)  (1174 171)  routing T_22_10.lc_trk_g2_6 <X> T_22_10.wire_logic_cluster/lc_5/in_1
 (38 11)  (1182 171)  (1182 171)  LC_5 Logic Functioning bit
 (39 11)  (1183 171)  (1183 171)  LC_5 Logic Functioning bit


LogicTile_23_10

 (28 0)  (1226 160)  (1226 160)  routing T_23_10.lc_trk_g2_3 <X> T_23_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 160)  (1227 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (35 0)  (1233 160)  (1233 160)  routing T_23_10.lc_trk_g2_6 <X> T_23_10.input_2_0
 (44 0)  (1242 160)  (1242 160)  LC_0 Logic Functioning bit
 (30 1)  (1228 161)  (1228 161)  routing T_23_10.lc_trk_g2_3 <X> T_23_10.wire_logic_cluster/lc_0/in_1
 (32 1)  (1230 161)  (1230 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1231 161)  (1231 161)  routing T_23_10.lc_trk_g2_6 <X> T_23_10.input_2_0
 (35 1)  (1233 161)  (1233 161)  routing T_23_10.lc_trk_g2_6 <X> T_23_10.input_2_0
 (0 2)  (1198 162)  (1198 162)  routing T_23_10.glb_netwk_3 <X> T_23_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 162)  (1200 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1225 162)  (1225 162)  routing T_23_10.lc_trk_g3_1 <X> T_23_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (1226 162)  (1226 162)  routing T_23_10.lc_trk_g3_1 <X> T_23_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 162)  (1227 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 162)  (1230 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (1235 162)  (1235 162)  LC_1 Logic Functioning bit
 (39 2)  (1237 162)  (1237 162)  LC_1 Logic Functioning bit
 (44 2)  (1242 162)  (1242 162)  LC_1 Logic Functioning bit
 (45 2)  (1243 162)  (1243 162)  LC_1 Logic Functioning bit
 (0 3)  (1198 163)  (1198 163)  routing T_23_10.glb_netwk_3 <X> T_23_10.wire_logic_cluster/lc_7/clk
 (22 3)  (1220 163)  (1220 163)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1222 163)  (1222 163)  routing T_23_10.bot_op_6 <X> T_23_10.lc_trk_g0_6
 (28 3)  (1226 163)  (1226 163)  routing T_23_10.lc_trk_g2_1 <X> T_23_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 163)  (1227 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (41 3)  (1239 163)  (1239 163)  LC_1 Logic Functioning bit
 (43 3)  (1241 163)  (1241 163)  LC_1 Logic Functioning bit
 (21 4)  (1219 164)  (1219 164)  routing T_23_10.wire_logic_cluster/lc_3/out <X> T_23_10.lc_trk_g1_3
 (22 4)  (1220 164)  (1220 164)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1223 164)  (1223 164)  routing T_23_10.wire_logic_cluster/lc_2/out <X> T_23_10.lc_trk_g1_2
 (26 4)  (1224 164)  (1224 164)  routing T_23_10.lc_trk_g0_6 <X> T_23_10.wire_logic_cluster/lc_2/in_0
 (27 4)  (1225 164)  (1225 164)  routing T_23_10.lc_trk_g1_2 <X> T_23_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 164)  (1227 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 164)  (1230 164)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (1235 164)  (1235 164)  LC_2 Logic Functioning bit
 (39 4)  (1237 164)  (1237 164)  LC_2 Logic Functioning bit
 (44 4)  (1242 164)  (1242 164)  LC_2 Logic Functioning bit
 (45 4)  (1243 164)  (1243 164)  LC_2 Logic Functioning bit
 (22 5)  (1220 165)  (1220 165)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (1224 165)  (1224 165)  routing T_23_10.lc_trk_g0_6 <X> T_23_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 165)  (1227 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 165)  (1228 165)  routing T_23_10.lc_trk_g1_2 <X> T_23_10.wire_logic_cluster/lc_2/in_1
 (41 5)  (1239 165)  (1239 165)  LC_2 Logic Functioning bit
 (43 5)  (1241 165)  (1241 165)  LC_2 Logic Functioning bit
 (17 6)  (1215 166)  (1215 166)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1216 166)  (1216 166)  routing T_23_10.wire_logic_cluster/lc_5/out <X> T_23_10.lc_trk_g1_5
 (25 6)  (1223 166)  (1223 166)  routing T_23_10.wire_logic_cluster/lc_6/out <X> T_23_10.lc_trk_g1_6
 (27 6)  (1225 166)  (1225 166)  routing T_23_10.lc_trk_g1_3 <X> T_23_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 166)  (1227 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 166)  (1230 166)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (1235 166)  (1235 166)  LC_3 Logic Functioning bit
 (39 6)  (1237 166)  (1237 166)  LC_3 Logic Functioning bit
 (44 6)  (1242 166)  (1242 166)  LC_3 Logic Functioning bit
 (45 6)  (1243 166)  (1243 166)  LC_3 Logic Functioning bit
 (22 7)  (1220 167)  (1220 167)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (1226 167)  (1226 167)  routing T_23_10.lc_trk_g2_1 <X> T_23_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 167)  (1227 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1228 167)  (1228 167)  routing T_23_10.lc_trk_g1_3 <X> T_23_10.wire_logic_cluster/lc_3/in_1
 (41 7)  (1239 167)  (1239 167)  LC_3 Logic Functioning bit
 (43 7)  (1241 167)  (1241 167)  LC_3 Logic Functioning bit
 (44 7)  (1242 167)  (1242 167)  LC_3 Logic Functioning bit
 (16 8)  (1214 168)  (1214 168)  routing T_23_10.sp4_v_b_33 <X> T_23_10.lc_trk_g2_1
 (17 8)  (1215 168)  (1215 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1216 168)  (1216 168)  routing T_23_10.sp4_v_b_33 <X> T_23_10.lc_trk_g2_1
 (22 8)  (1220 168)  (1220 168)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (1222 168)  (1222 168)  routing T_23_10.tnl_op_3 <X> T_23_10.lc_trk_g2_3
 (26 8)  (1224 168)  (1224 168)  routing T_23_10.lc_trk_g0_6 <X> T_23_10.wire_logic_cluster/lc_4/in_0
 (27 8)  (1225 168)  (1225 168)  routing T_23_10.lc_trk_g3_4 <X> T_23_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (1226 168)  (1226 168)  routing T_23_10.lc_trk_g3_4 <X> T_23_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 168)  (1227 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 168)  (1228 168)  routing T_23_10.lc_trk_g3_4 <X> T_23_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 168)  (1230 168)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (1235 168)  (1235 168)  LC_4 Logic Functioning bit
 (39 8)  (1237 168)  (1237 168)  LC_4 Logic Functioning bit
 (44 8)  (1242 168)  (1242 168)  LC_4 Logic Functioning bit
 (45 8)  (1243 168)  (1243 168)  LC_4 Logic Functioning bit
 (18 9)  (1216 169)  (1216 169)  routing T_23_10.sp4_v_b_33 <X> T_23_10.lc_trk_g2_1
 (21 9)  (1219 169)  (1219 169)  routing T_23_10.tnl_op_3 <X> T_23_10.lc_trk_g2_3
 (26 9)  (1224 169)  (1224 169)  routing T_23_10.lc_trk_g0_6 <X> T_23_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 169)  (1227 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (41 9)  (1239 169)  (1239 169)  LC_4 Logic Functioning bit
 (43 9)  (1241 169)  (1241 169)  LC_4 Logic Functioning bit
 (27 10)  (1225 170)  (1225 170)  routing T_23_10.lc_trk_g1_5 <X> T_23_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 170)  (1227 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 170)  (1228 170)  routing T_23_10.lc_trk_g1_5 <X> T_23_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 170)  (1230 170)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (1235 170)  (1235 170)  LC_5 Logic Functioning bit
 (39 10)  (1237 170)  (1237 170)  LC_5 Logic Functioning bit
 (44 10)  (1242 170)  (1242 170)  LC_5 Logic Functioning bit
 (45 10)  (1243 170)  (1243 170)  LC_5 Logic Functioning bit
 (22 11)  (1220 171)  (1220 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1223 171)  (1223 171)  routing T_23_10.sp4_r_v_b_38 <X> T_23_10.lc_trk_g2_6
 (28 11)  (1226 171)  (1226 171)  routing T_23_10.lc_trk_g2_1 <X> T_23_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 171)  (1227 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (41 11)  (1239 171)  (1239 171)  LC_5 Logic Functioning bit
 (43 11)  (1241 171)  (1241 171)  LC_5 Logic Functioning bit
 (17 12)  (1215 172)  (1215 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1216 172)  (1216 172)  routing T_23_10.wire_logic_cluster/lc_1/out <X> T_23_10.lc_trk_g3_1
 (26 12)  (1224 172)  (1224 172)  routing T_23_10.lc_trk_g0_6 <X> T_23_10.wire_logic_cluster/lc_6/in_0
 (27 12)  (1225 172)  (1225 172)  routing T_23_10.lc_trk_g1_6 <X> T_23_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 172)  (1227 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 172)  (1228 172)  routing T_23_10.lc_trk_g1_6 <X> T_23_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 172)  (1230 172)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (1235 172)  (1235 172)  LC_6 Logic Functioning bit
 (39 12)  (1237 172)  (1237 172)  LC_6 Logic Functioning bit
 (44 12)  (1242 172)  (1242 172)  LC_6 Logic Functioning bit
 (45 12)  (1243 172)  (1243 172)  LC_6 Logic Functioning bit
 (26 13)  (1224 173)  (1224 173)  routing T_23_10.lc_trk_g0_6 <X> T_23_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 173)  (1227 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 173)  (1228 173)  routing T_23_10.lc_trk_g1_6 <X> T_23_10.wire_logic_cluster/lc_6/in_1
 (41 13)  (1239 173)  (1239 173)  LC_6 Logic Functioning bit
 (43 13)  (1241 173)  (1241 173)  LC_6 Logic Functioning bit
 (0 14)  (1198 174)  (1198 174)  routing T_23_10.glb_netwk_6 <X> T_23_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 174)  (1199 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (1212 174)  (1212 174)  routing T_23_10.wire_logic_cluster/lc_4/out <X> T_23_10.lc_trk_g3_4
 (21 14)  (1219 174)  (1219 174)  routing T_23_10.wire_logic_cluster/lc_7/out <X> T_23_10.lc_trk_g3_7
 (22 14)  (1220 174)  (1220 174)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1225 174)  (1225 174)  routing T_23_10.lc_trk_g3_7 <X> T_23_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (1226 174)  (1226 174)  routing T_23_10.lc_trk_g3_7 <X> T_23_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 174)  (1227 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 174)  (1228 174)  routing T_23_10.lc_trk_g3_7 <X> T_23_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 174)  (1230 174)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (1235 174)  (1235 174)  LC_7 Logic Functioning bit
 (39 14)  (1237 174)  (1237 174)  LC_7 Logic Functioning bit
 (44 14)  (1242 174)  (1242 174)  LC_7 Logic Functioning bit
 (45 14)  (1243 174)  (1243 174)  LC_7 Logic Functioning bit
 (0 15)  (1198 175)  (1198 175)  routing T_23_10.glb_netwk_6 <X> T_23_10.wire_logic_cluster/lc_7/s_r
 (4 15)  (1202 175)  (1202 175)  routing T_23_10.sp4_v_b_4 <X> T_23_10.sp4_h_l_44
 (17 15)  (1215 175)  (1215 175)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (28 15)  (1226 175)  (1226 175)  routing T_23_10.lc_trk_g2_1 <X> T_23_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 175)  (1227 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1228 175)  (1228 175)  routing T_23_10.lc_trk_g3_7 <X> T_23_10.wire_logic_cluster/lc_7/in_1
 (41 15)  (1239 175)  (1239 175)  LC_7 Logic Functioning bit
 (43 15)  (1241 175)  (1241 175)  LC_7 Logic Functioning bit


LogicTile_24_10

 (5 4)  (1257 164)  (1257 164)  routing T_24_10.sp4_h_l_37 <X> T_24_10.sp4_h_r_3
 (4 5)  (1256 165)  (1256 165)  routing T_24_10.sp4_h_l_37 <X> T_24_10.sp4_h_r_3


LogicTile_26_10

 (0 2)  (1348 162)  (1348 162)  routing T_26_10.glb_netwk_3 <X> T_26_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 162)  (1350 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1348 163)  (1348 163)  routing T_26_10.glb_netwk_3 <X> T_26_10.wire_logic_cluster/lc_7/clk
 (1 3)  (1349 163)  (1349 163)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (0 4)  (1348 164)  (1348 164)  routing T_26_10.lc_trk_g3_3 <X> T_26_10.wire_logic_cluster/lc_7/cen
 (1 4)  (1349 164)  (1349 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1348 165)  (1348 165)  routing T_26_10.lc_trk_g3_3 <X> T_26_10.wire_logic_cluster/lc_7/cen
 (1 5)  (1349 165)  (1349 165)  routing T_26_10.lc_trk_g3_3 <X> T_26_10.wire_logic_cluster/lc_7/cen
 (9 8)  (1357 168)  (1357 168)  routing T_26_10.sp4_v_t_42 <X> T_26_10.sp4_h_r_7
 (31 10)  (1379 170)  (1379 170)  routing T_26_10.lc_trk_g3_7 <X> T_26_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (1380 170)  (1380 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1381 170)  (1381 170)  routing T_26_10.lc_trk_g3_7 <X> T_26_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (1382 170)  (1382 170)  routing T_26_10.lc_trk_g3_7 <X> T_26_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (1384 170)  (1384 170)  LC_5 Logic Functioning bit
 (37 10)  (1385 170)  (1385 170)  LC_5 Logic Functioning bit
 (38 10)  (1386 170)  (1386 170)  LC_5 Logic Functioning bit
 (39 10)  (1387 170)  (1387 170)  LC_5 Logic Functioning bit
 (45 10)  (1393 170)  (1393 170)  LC_5 Logic Functioning bit
 (48 10)  (1396 170)  (1396 170)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (31 11)  (1379 171)  (1379 171)  routing T_26_10.lc_trk_g3_7 <X> T_26_10.wire_logic_cluster/lc_5/in_3
 (36 11)  (1384 171)  (1384 171)  LC_5 Logic Functioning bit
 (37 11)  (1385 171)  (1385 171)  LC_5 Logic Functioning bit
 (38 11)  (1386 171)  (1386 171)  LC_5 Logic Functioning bit
 (39 11)  (1387 171)  (1387 171)  LC_5 Logic Functioning bit
 (22 12)  (1370 172)  (1370 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1371 172)  (1371 172)  routing T_26_10.sp4_h_r_27 <X> T_26_10.lc_trk_g3_3
 (24 12)  (1372 172)  (1372 172)  routing T_26_10.sp4_h_r_27 <X> T_26_10.lc_trk_g3_3
 (21 13)  (1369 173)  (1369 173)  routing T_26_10.sp4_h_r_27 <X> T_26_10.lc_trk_g3_3
 (22 14)  (1370 174)  (1370 174)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (1371 174)  (1371 174)  routing T_26_10.sp12_v_b_23 <X> T_26_10.lc_trk_g3_7
 (21 15)  (1369 175)  (1369 175)  routing T_26_10.sp12_v_b_23 <X> T_26_10.lc_trk_g3_7


LogicTile_29_10

 (8 13)  (1518 173)  (1518 173)  routing T_29_10.sp4_h_l_41 <X> T_29_10.sp4_v_b_10
 (9 13)  (1519 173)  (1519 173)  routing T_29_10.sp4_h_l_41 <X> T_29_10.sp4_v_b_10
 (10 13)  (1520 173)  (1520 173)  routing T_29_10.sp4_h_l_41 <X> T_29_10.sp4_v_b_10


LogicTile_30_10

 (3 2)  (1567 162)  (1567 162)  routing T_30_10.sp12_h_r_0 <X> T_30_10.sp12_h_l_23
 (3 3)  (1567 163)  (1567 163)  routing T_30_10.sp12_h_r_0 <X> T_30_10.sp12_h_l_23
 (8 8)  (1572 168)  (1572 168)  routing T_30_10.sp4_h_l_42 <X> T_30_10.sp4_h_r_7


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 162)  (1731 162)  routing T_33_10.span4_vert_b_11 <X> T_33_10.lc_trk_g0_3
 (7 2)  (1733 162)  (1733 162)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 162)  (1734 162)  routing T_33_10.span4_vert_b_11 <X> T_33_10.lc_trk_g0_3
 (13 3)  (1739 163)  (1739 163)  routing T_33_10.span4_horz_31 <X> T_33_10.span4_vert_b_1
 (5 5)  (1731 165)  (1731 165)  routing T_33_10.logic_op_bnl_4 <X> T_33_10.lc_trk_g0_4
 (7 5)  (1733 165)  (1733 165)  Enable bit of Mux _local_links/g0_mux_4 => logic_op_bnl_4 lc_trk_g0_4
 (3 6)  (1729 166)  (1729 166)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 169)  (1742 169)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (10 10)  (1736 170)  (1736 170)  routing T_33_10.lc_trk_g1_7 <X> T_33_10.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 170)  (1737 170)  routing T_33_10.lc_trk_g1_7 <X> T_33_10.wire_io_cluster/io_1/OUT_ENB
 (10 11)  (1736 171)  (1736 171)  routing T_33_10.lc_trk_g1_7 <X> T_33_10.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 171)  (1737 171)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 171)  (1738 171)  routing T_33_10.lc_trk_g0_3 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (5 14)  (1731 174)  (1731 174)  routing T_33_10.span4_horz_31 <X> T_33_10.lc_trk_g1_7
 (6 14)  (1732 174)  (1732 174)  routing T_33_10.span4_horz_31 <X> T_33_10.lc_trk_g1_7
 (7 14)  (1733 174)  (1733 174)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_31 lc_trk_g1_7
 (10 14)  (1736 174)  (1736 174)  routing T_33_10.lc_trk_g0_4 <X> T_33_10.wire_io_cluster/io_1/D_OUT_1
 (17 14)  (1743 174)  (1743 174)  IOB_1 IO Functioning bit
 (8 15)  (1734 175)  (1734 175)  routing T_33_10.span4_horz_31 <X> T_33_10.lc_trk_g1_7
 (11 15)  (1737 175)  (1737 175)  Enable bit of Mux _io_cluster/in_mux1_2 => lc_trk_g0_4 wire_io_cluster/io_1/D_OUT_1
 (12 15)  (1738 175)  (1738 175)  routing T_33_10.glb_netwk_1 <X> T_33_10.wire_io_cluster/io_1/outclk
 (15 15)  (1741 175)  (1741 175)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_1 wire_io_cluster/io_1/outclk


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9

 (7 10)  (989 154)  (989 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_20_9

 (8 5)  (1044 149)  (1044 149)  routing T_20_9.sp4_h_r_4 <X> T_20_9.sp4_v_b_4
 (19 6)  (1055 150)  (1055 150)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (7 10)  (1043 154)  (1043 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_21_9

 (0 2)  (1090 146)  (1090 146)  routing T_21_9.glb_netwk_3 <X> T_21_9.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 146)  (1092 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1117 146)  (1117 146)  routing T_21_9.lc_trk_g1_1 <X> T_21_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 146)  (1119 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 146)  (1122 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 146)  (1123 146)  routing T_21_9.lc_trk_g2_2 <X> T_21_9.wire_logic_cluster/lc_1/in_3
 (37 2)  (1127 146)  (1127 146)  LC_1 Logic Functioning bit
 (39 2)  (1129 146)  (1129 146)  LC_1 Logic Functioning bit
 (40 2)  (1130 146)  (1130 146)  LC_1 Logic Functioning bit
 (41 2)  (1131 146)  (1131 146)  LC_1 Logic Functioning bit
 (42 2)  (1132 146)  (1132 146)  LC_1 Logic Functioning bit
 (43 2)  (1133 146)  (1133 146)  LC_1 Logic Functioning bit
 (45 2)  (1135 146)  (1135 146)  LC_1 Logic Functioning bit
 (0 3)  (1090 147)  (1090 147)  routing T_21_9.glb_netwk_3 <X> T_21_9.wire_logic_cluster/lc_7/clk
 (22 3)  (1112 147)  (1112 147)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1115 147)  (1115 147)  routing T_21_9.sp4_r_v_b_30 <X> T_21_9.lc_trk_g0_6
 (28 3)  (1118 147)  (1118 147)  routing T_21_9.lc_trk_g2_1 <X> T_21_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 147)  (1119 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1121 147)  (1121 147)  routing T_21_9.lc_trk_g2_2 <X> T_21_9.wire_logic_cluster/lc_1/in_3
 (36 3)  (1126 147)  (1126 147)  LC_1 Logic Functioning bit
 (38 3)  (1128 147)  (1128 147)  LC_1 Logic Functioning bit
 (47 3)  (1137 147)  (1137 147)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (15 4)  (1105 148)  (1105 148)  routing T_21_9.top_op_1 <X> T_21_9.lc_trk_g1_1
 (17 4)  (1107 148)  (1107 148)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (1108 149)  (1108 149)  routing T_21_9.top_op_1 <X> T_21_9.lc_trk_g1_1
 (5 8)  (1095 152)  (1095 152)  routing T_21_9.sp4_v_t_43 <X> T_21_9.sp4_h_r_6
 (16 8)  (1106 152)  (1106 152)  routing T_21_9.sp12_v_t_6 <X> T_21_9.lc_trk_g2_1
 (17 8)  (1107 152)  (1107 152)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (22 9)  (1112 153)  (1112 153)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (1114 153)  (1114 153)  routing T_21_9.tnl_op_2 <X> T_21_9.lc_trk_g2_2
 (25 9)  (1115 153)  (1115 153)  routing T_21_9.tnl_op_2 <X> T_21_9.lc_trk_g2_2
 (7 10)  (1097 154)  (1097 154)  Column buffer control bit: LH_colbuf_cntl_3

 (21 10)  (1111 154)  (1111 154)  routing T_21_9.wire_logic_cluster/lc_7/out <X> T_21_9.lc_trk_g2_7
 (22 10)  (1112 154)  (1112 154)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (15 12)  (1105 156)  (1105 156)  routing T_21_9.sp4_h_r_41 <X> T_21_9.lc_trk_g3_1
 (16 12)  (1106 156)  (1106 156)  routing T_21_9.sp4_h_r_41 <X> T_21_9.lc_trk_g3_1
 (17 12)  (1107 156)  (1107 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1108 156)  (1108 156)  routing T_21_9.sp4_h_r_41 <X> T_21_9.lc_trk_g3_1
 (18 13)  (1108 157)  (1108 157)  routing T_21_9.sp4_h_r_41 <X> T_21_9.lc_trk_g3_1
 (0 14)  (1090 158)  (1090 158)  routing T_21_9.glb_netwk_6 <X> T_21_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 158)  (1091 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (1116 158)  (1116 158)  routing T_21_9.lc_trk_g2_7 <X> T_21_9.wire_logic_cluster/lc_7/in_0
 (29 14)  (1119 158)  (1119 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 158)  (1120 158)  routing T_21_9.lc_trk_g0_6 <X> T_21_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 158)  (1122 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 158)  (1123 158)  routing T_21_9.lc_trk_g3_1 <X> T_21_9.wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 158)  (1124 158)  routing T_21_9.lc_trk_g3_1 <X> T_21_9.wire_logic_cluster/lc_7/in_3
 (45 14)  (1135 158)  (1135 158)  LC_7 Logic Functioning bit
 (0 15)  (1090 159)  (1090 159)  routing T_21_9.glb_netwk_6 <X> T_21_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (1097 159)  (1097 159)  Column buffer control bit: LH_colbuf_cntl_6

 (26 15)  (1116 159)  (1116 159)  routing T_21_9.lc_trk_g2_7 <X> T_21_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 159)  (1118 159)  routing T_21_9.lc_trk_g2_7 <X> T_21_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 159)  (1119 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 159)  (1120 159)  routing T_21_9.lc_trk_g0_6 <X> T_21_9.wire_logic_cluster/lc_7/in_1
 (40 15)  (1130 159)  (1130 159)  LC_7 Logic Functioning bit
 (41 15)  (1131 159)  (1131 159)  LC_7 Logic Functioning bit
 (42 15)  (1132 159)  (1132 159)  LC_7 Logic Functioning bit
 (43 15)  (1133 159)  (1133 159)  LC_7 Logic Functioning bit
 (44 15)  (1134 159)  (1134 159)  LC_7 Logic Functioning bit
 (46 15)  (1136 159)  (1136 159)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_22_9

 (5 0)  (1149 144)  (1149 144)  routing T_22_9.sp4_v_t_37 <X> T_22_9.sp4_h_r_0
 (17 0)  (1161 144)  (1161 144)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1162 144)  (1162 144)  routing T_22_9.wire_logic_cluster/lc_1/out <X> T_22_9.lc_trk_g0_1
 (22 0)  (1166 144)  (1166 144)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (1168 144)  (1168 144)  routing T_22_9.bot_op_3 <X> T_22_9.lc_trk_g0_3
 (25 0)  (1169 144)  (1169 144)  routing T_22_9.wire_logic_cluster/lc_2/out <X> T_22_9.lc_trk_g0_2
 (26 0)  (1170 144)  (1170 144)  routing T_22_9.lc_trk_g2_4 <X> T_22_9.wire_logic_cluster/lc_0/in_0
 (28 0)  (1172 144)  (1172 144)  routing T_22_9.lc_trk_g2_5 <X> T_22_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 144)  (1173 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 144)  (1174 144)  routing T_22_9.lc_trk_g2_5 <X> T_22_9.wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 144)  (1175 144)  routing T_22_9.lc_trk_g3_6 <X> T_22_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 144)  (1176 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 144)  (1177 144)  routing T_22_9.lc_trk_g3_6 <X> T_22_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 144)  (1178 144)  routing T_22_9.lc_trk_g3_6 <X> T_22_9.wire_logic_cluster/lc_0/in_3
 (52 0)  (1196 144)  (1196 144)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (53 0)  (1197 144)  (1197 144)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (1166 145)  (1166 145)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (1172 145)  (1172 145)  routing T_22_9.lc_trk_g2_4 <X> T_22_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 145)  (1173 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 145)  (1175 145)  routing T_22_9.lc_trk_g3_6 <X> T_22_9.wire_logic_cluster/lc_0/in_3
 (37 1)  (1181 145)  (1181 145)  LC_0 Logic Functioning bit
 (39 1)  (1183 145)  (1183 145)  LC_0 Logic Functioning bit
 (51 1)  (1195 145)  (1195 145)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1144 146)  (1144 146)  routing T_22_9.glb_netwk_3 <X> T_22_9.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 146)  (1146 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (1158 146)  (1158 146)  routing T_22_9.wire_logic_cluster/lc_4/out <X> T_22_9.lc_trk_g0_4
 (27 2)  (1171 146)  (1171 146)  routing T_22_9.lc_trk_g1_5 <X> T_22_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 146)  (1173 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 146)  (1174 146)  routing T_22_9.lc_trk_g1_5 <X> T_22_9.wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 146)  (1175 146)  routing T_22_9.lc_trk_g1_7 <X> T_22_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 146)  (1176 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 146)  (1178 146)  routing T_22_9.lc_trk_g1_7 <X> T_22_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 146)  (1180 146)  LC_1 Logic Functioning bit
 (43 2)  (1187 146)  (1187 146)  LC_1 Logic Functioning bit
 (50 2)  (1194 146)  (1194 146)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (1144 147)  (1144 147)  routing T_22_9.glb_netwk_3 <X> T_22_9.wire_logic_cluster/lc_7/clk
 (8 3)  (1152 147)  (1152 147)  routing T_22_9.sp4_h_r_1 <X> T_22_9.sp4_v_t_36
 (9 3)  (1153 147)  (1153 147)  routing T_22_9.sp4_h_r_1 <X> T_22_9.sp4_v_t_36
 (17 3)  (1161 147)  (1161 147)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (1170 147)  (1170 147)  routing T_22_9.lc_trk_g0_3 <X> T_22_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 147)  (1173 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (1175 147)  (1175 147)  routing T_22_9.lc_trk_g1_7 <X> T_22_9.wire_logic_cluster/lc_1/in_3
 (37 3)  (1181 147)  (1181 147)  LC_1 Logic Functioning bit
 (10 4)  (1154 148)  (1154 148)  routing T_22_9.sp4_v_t_46 <X> T_22_9.sp4_h_r_4
 (14 4)  (1158 148)  (1158 148)  routing T_22_9.wire_logic_cluster/lc_0/out <X> T_22_9.lc_trk_g1_0
 (32 4)  (1176 148)  (1176 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 148)  (1178 148)  routing T_22_9.lc_trk_g1_0 <X> T_22_9.wire_logic_cluster/lc_2/in_3
 (39 4)  (1183 148)  (1183 148)  LC_2 Logic Functioning bit
 (41 4)  (1185 148)  (1185 148)  LC_2 Logic Functioning bit
 (45 4)  (1189 148)  (1189 148)  LC_2 Logic Functioning bit
 (50 4)  (1194 148)  (1194 148)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (1161 149)  (1161 149)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (1170 149)  (1170 149)  routing T_22_9.lc_trk_g0_2 <X> T_22_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 149)  (1173 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (38 5)  (1182 149)  (1182 149)  LC_2 Logic Functioning bit
 (40 5)  (1184 149)  (1184 149)  LC_2 Logic Functioning bit
 (9 6)  (1153 150)  (1153 150)  routing T_22_9.sp4_h_r_1 <X> T_22_9.sp4_h_l_41
 (10 6)  (1154 150)  (1154 150)  routing T_22_9.sp4_h_r_1 <X> T_22_9.sp4_h_l_41
 (15 6)  (1159 150)  (1159 150)  routing T_22_9.bot_op_5 <X> T_22_9.lc_trk_g1_5
 (17 6)  (1161 150)  (1161 150)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (1166 150)  (1166 150)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1168 150)  (1168 150)  routing T_22_9.bot_op_7 <X> T_22_9.lc_trk_g1_7
 (26 8)  (1170 152)  (1170 152)  routing T_22_9.lc_trk_g0_4 <X> T_22_9.wire_logic_cluster/lc_4/in_0
 (29 8)  (1173 152)  (1173 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 152)  (1176 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 152)  (1178 152)  routing T_22_9.lc_trk_g1_0 <X> T_22_9.wire_logic_cluster/lc_4/in_3
 (37 8)  (1181 152)  (1181 152)  LC_4 Logic Functioning bit
 (45 8)  (1189 152)  (1189 152)  LC_4 Logic Functioning bit
 (29 9)  (1173 153)  (1173 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (1176 153)  (1176 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (1179 153)  (1179 153)  routing T_22_9.lc_trk_g0_2 <X> T_22_9.input_2_4
 (39 9)  (1183 153)  (1183 153)  LC_4 Logic Functioning bit
 (40 9)  (1184 153)  (1184 153)  LC_4 Logic Functioning bit
 (42 9)  (1186 153)  (1186 153)  LC_4 Logic Functioning bit
 (7 10)  (1151 154)  (1151 154)  Column buffer control bit: LH_colbuf_cntl_3

 (17 10)  (1161 154)  (1161 154)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1162 154)  (1162 154)  routing T_22_9.wire_logic_cluster/lc_5/out <X> T_22_9.lc_trk_g2_5
 (26 10)  (1170 154)  (1170 154)  routing T_22_9.lc_trk_g3_6 <X> T_22_9.wire_logic_cluster/lc_5/in_0
 (31 10)  (1175 154)  (1175 154)  routing T_22_9.lc_trk_g2_4 <X> T_22_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 154)  (1176 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 154)  (1177 154)  routing T_22_9.lc_trk_g2_4 <X> T_22_9.wire_logic_cluster/lc_5/in_3
 (35 10)  (1179 154)  (1179 154)  routing T_22_9.lc_trk_g2_5 <X> T_22_9.input_2_5
 (37 10)  (1181 154)  (1181 154)  LC_5 Logic Functioning bit
 (38 10)  (1182 154)  (1182 154)  LC_5 Logic Functioning bit
 (45 10)  (1189 154)  (1189 154)  LC_5 Logic Functioning bit
 (51 10)  (1195 154)  (1195 154)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (1158 155)  (1158 155)  routing T_22_9.sp4_h_l_17 <X> T_22_9.lc_trk_g2_4
 (15 11)  (1159 155)  (1159 155)  routing T_22_9.sp4_h_l_17 <X> T_22_9.lc_trk_g2_4
 (16 11)  (1160 155)  (1160 155)  routing T_22_9.sp4_h_l_17 <X> T_22_9.lc_trk_g2_4
 (17 11)  (1161 155)  (1161 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (26 11)  (1170 155)  (1170 155)  routing T_22_9.lc_trk_g3_6 <X> T_22_9.wire_logic_cluster/lc_5/in_0
 (27 11)  (1171 155)  (1171 155)  routing T_22_9.lc_trk_g3_6 <X> T_22_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 155)  (1172 155)  routing T_22_9.lc_trk_g3_6 <X> T_22_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 155)  (1173 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (1176 155)  (1176 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (1177 155)  (1177 155)  routing T_22_9.lc_trk_g2_5 <X> T_22_9.input_2_5
 (36 11)  (1180 155)  (1180 155)  LC_5 Logic Functioning bit
 (39 11)  (1183 155)  (1183 155)  LC_5 Logic Functioning bit
 (9 12)  (1153 156)  (1153 156)  routing T_22_9.sp4_v_t_47 <X> T_22_9.sp4_h_r_10
 (25 14)  (1169 158)  (1169 158)  routing T_22_9.rgt_op_6 <X> T_22_9.lc_trk_g3_6
 (29 14)  (1173 158)  (1173 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 158)  (1174 158)  routing T_22_9.lc_trk_g0_4 <X> T_22_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 158)  (1176 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (40 14)  (1184 158)  (1184 158)  LC_7 Logic Functioning bit
 (42 14)  (1186 158)  (1186 158)  LC_7 Logic Functioning bit
 (7 15)  (1151 159)  (1151 159)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (1166 159)  (1166 159)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (1168 159)  (1168 159)  routing T_22_9.rgt_op_6 <X> T_22_9.lc_trk_g3_6
 (26 15)  (1170 159)  (1170 159)  routing T_22_9.lc_trk_g0_3 <X> T_22_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 159)  (1173 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (1175 159)  (1175 159)  routing T_22_9.lc_trk_g0_2 <X> T_22_9.wire_logic_cluster/lc_7/in_3


LogicTile_23_9

 (12 0)  (1210 144)  (1210 144)  routing T_23_9.sp4_v_t_39 <X> T_23_9.sp4_h_r_2
 (22 2)  (1220 146)  (1220 146)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1222 146)  (1222 146)  routing T_23_9.top_op_7 <X> T_23_9.lc_trk_g0_7
 (14 3)  (1212 147)  (1212 147)  routing T_23_9.top_op_4 <X> T_23_9.lc_trk_g0_4
 (15 3)  (1213 147)  (1213 147)  routing T_23_9.top_op_4 <X> T_23_9.lc_trk_g0_4
 (17 3)  (1215 147)  (1215 147)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (1219 147)  (1219 147)  routing T_23_9.top_op_7 <X> T_23_9.lc_trk_g0_7
 (22 4)  (1220 148)  (1220 148)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1222 148)  (1222 148)  routing T_23_9.top_op_3 <X> T_23_9.lc_trk_g1_3
 (21 5)  (1219 149)  (1219 149)  routing T_23_9.top_op_3 <X> T_23_9.lc_trk_g1_3
 (22 5)  (1220 149)  (1220 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1221 149)  (1221 149)  routing T_23_9.sp4_h_r_2 <X> T_23_9.lc_trk_g1_2
 (24 5)  (1222 149)  (1222 149)  routing T_23_9.sp4_h_r_2 <X> T_23_9.lc_trk_g1_2
 (25 5)  (1223 149)  (1223 149)  routing T_23_9.sp4_h_r_2 <X> T_23_9.lc_trk_g1_2
 (15 6)  (1213 150)  (1213 150)  routing T_23_9.top_op_5 <X> T_23_9.lc_trk_g1_5
 (17 6)  (1215 150)  (1215 150)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (1224 150)  (1224 150)  routing T_23_9.lc_trk_g1_6 <X> T_23_9.wire_logic_cluster/lc_3/in_0
 (27 6)  (1225 150)  (1225 150)  routing T_23_9.lc_trk_g1_5 <X> T_23_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 150)  (1227 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 150)  (1228 150)  routing T_23_9.lc_trk_g1_5 <X> T_23_9.wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 150)  (1229 150)  routing T_23_9.lc_trk_g0_4 <X> T_23_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 150)  (1230 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (1233 150)  (1233 150)  routing T_23_9.lc_trk_g0_7 <X> T_23_9.input_2_3
 (40 6)  (1238 150)  (1238 150)  LC_3 Logic Functioning bit
 (18 7)  (1216 151)  (1216 151)  routing T_23_9.top_op_5 <X> T_23_9.lc_trk_g1_5
 (22 7)  (1220 151)  (1220 151)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1222 151)  (1222 151)  routing T_23_9.top_op_6 <X> T_23_9.lc_trk_g1_6
 (25 7)  (1223 151)  (1223 151)  routing T_23_9.top_op_6 <X> T_23_9.lc_trk_g1_6
 (26 7)  (1224 151)  (1224 151)  routing T_23_9.lc_trk_g1_6 <X> T_23_9.wire_logic_cluster/lc_3/in_0
 (27 7)  (1225 151)  (1225 151)  routing T_23_9.lc_trk_g1_6 <X> T_23_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 151)  (1227 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (1230 151)  (1230 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (1233 151)  (1233 151)  routing T_23_9.lc_trk_g0_7 <X> T_23_9.input_2_3
 (27 8)  (1225 152)  (1225 152)  routing T_23_9.lc_trk_g3_6 <X> T_23_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (1226 152)  (1226 152)  routing T_23_9.lc_trk_g3_6 <X> T_23_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 152)  (1227 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 152)  (1228 152)  routing T_23_9.lc_trk_g3_6 <X> T_23_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 152)  (1230 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 152)  (1231 152)  routing T_23_9.lc_trk_g3_2 <X> T_23_9.wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 152)  (1232 152)  routing T_23_9.lc_trk_g3_2 <X> T_23_9.wire_logic_cluster/lc_4/in_3
 (37 8)  (1235 152)  (1235 152)  LC_4 Logic Functioning bit
 (42 8)  (1240 152)  (1240 152)  LC_4 Logic Functioning bit
 (43 8)  (1241 152)  (1241 152)  LC_4 Logic Functioning bit
 (50 8)  (1248 152)  (1248 152)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (1213 153)  (1213 153)  routing T_23_9.sp4_v_t_29 <X> T_23_9.lc_trk_g2_0
 (16 9)  (1214 153)  (1214 153)  routing T_23_9.sp4_v_t_29 <X> T_23_9.lc_trk_g2_0
 (17 9)  (1215 153)  (1215 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (1220 153)  (1220 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1221 153)  (1221 153)  routing T_23_9.sp4_v_b_42 <X> T_23_9.lc_trk_g2_2
 (24 9)  (1222 153)  (1222 153)  routing T_23_9.sp4_v_b_42 <X> T_23_9.lc_trk_g2_2
 (26 9)  (1224 153)  (1224 153)  routing T_23_9.lc_trk_g1_3 <X> T_23_9.wire_logic_cluster/lc_4/in_0
 (27 9)  (1225 153)  (1225 153)  routing T_23_9.lc_trk_g1_3 <X> T_23_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 153)  (1227 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1228 153)  (1228 153)  routing T_23_9.lc_trk_g3_6 <X> T_23_9.wire_logic_cluster/lc_4/in_1
 (31 9)  (1229 153)  (1229 153)  routing T_23_9.lc_trk_g3_2 <X> T_23_9.wire_logic_cluster/lc_4/in_3
 (36 9)  (1234 153)  (1234 153)  LC_4 Logic Functioning bit
 (37 9)  (1235 153)  (1235 153)  LC_4 Logic Functioning bit
 (42 9)  (1240 153)  (1240 153)  LC_4 Logic Functioning bit
 (43 9)  (1241 153)  (1241 153)  LC_4 Logic Functioning bit
 (7 10)  (1205 154)  (1205 154)  Column buffer control bit: LH_colbuf_cntl_3

 (26 10)  (1224 154)  (1224 154)  routing T_23_9.lc_trk_g3_4 <X> T_23_9.wire_logic_cluster/lc_5/in_0
 (28 10)  (1226 154)  (1226 154)  routing T_23_9.lc_trk_g2_2 <X> T_23_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 154)  (1227 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 154)  (1230 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 154)  (1231 154)  routing T_23_9.lc_trk_g2_0 <X> T_23_9.wire_logic_cluster/lc_5/in_3
 (38 10)  (1236 154)  (1236 154)  LC_5 Logic Functioning bit
 (50 10)  (1248 154)  (1248 154)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (1220 155)  (1220 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1221 155)  (1221 155)  routing T_23_9.sp4_v_b_46 <X> T_23_9.lc_trk_g2_6
 (24 11)  (1222 155)  (1222 155)  routing T_23_9.sp4_v_b_46 <X> T_23_9.lc_trk_g2_6
 (27 11)  (1225 155)  (1225 155)  routing T_23_9.lc_trk_g3_4 <X> T_23_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (1226 155)  (1226 155)  routing T_23_9.lc_trk_g3_4 <X> T_23_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 155)  (1227 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1228 155)  (1228 155)  routing T_23_9.lc_trk_g2_2 <X> T_23_9.wire_logic_cluster/lc_5/in_1
 (14 12)  (1212 156)  (1212 156)  routing T_23_9.sp4_v_t_21 <X> T_23_9.lc_trk_g3_0
 (26 12)  (1224 156)  (1224 156)  routing T_23_9.lc_trk_g2_6 <X> T_23_9.wire_logic_cluster/lc_6/in_0
 (27 12)  (1225 156)  (1225 156)  routing T_23_9.lc_trk_g1_2 <X> T_23_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 156)  (1227 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 156)  (1230 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 156)  (1231 156)  routing T_23_9.lc_trk_g3_0 <X> T_23_9.wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 156)  (1232 156)  routing T_23_9.lc_trk_g3_0 <X> T_23_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 156)  (1234 156)  LC_6 Logic Functioning bit
 (38 12)  (1236 156)  (1236 156)  LC_6 Logic Functioning bit
 (41 12)  (1239 156)  (1239 156)  LC_6 Logic Functioning bit
 (43 12)  (1241 156)  (1241 156)  LC_6 Logic Functioning bit
 (50 12)  (1248 156)  (1248 156)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (1249 156)  (1249 156)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (8 13)  (1206 157)  (1206 157)  routing T_23_9.sp4_h_l_47 <X> T_23_9.sp4_v_b_10
 (9 13)  (1207 157)  (1207 157)  routing T_23_9.sp4_h_l_47 <X> T_23_9.sp4_v_b_10
 (14 13)  (1212 157)  (1212 157)  routing T_23_9.sp4_v_t_21 <X> T_23_9.lc_trk_g3_0
 (16 13)  (1214 157)  (1214 157)  routing T_23_9.sp4_v_t_21 <X> T_23_9.lc_trk_g3_0
 (17 13)  (1215 157)  (1215 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (1220 157)  (1220 157)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (1222 157)  (1222 157)  routing T_23_9.tnl_op_2 <X> T_23_9.lc_trk_g3_2
 (25 13)  (1223 157)  (1223 157)  routing T_23_9.tnl_op_2 <X> T_23_9.lc_trk_g3_2
 (26 13)  (1224 157)  (1224 157)  routing T_23_9.lc_trk_g2_6 <X> T_23_9.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 157)  (1226 157)  routing T_23_9.lc_trk_g2_6 <X> T_23_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 157)  (1227 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 157)  (1228 157)  routing T_23_9.lc_trk_g1_2 <X> T_23_9.wire_logic_cluster/lc_6/in_1
 (36 13)  (1234 157)  (1234 157)  LC_6 Logic Functioning bit
 (38 13)  (1236 157)  (1236 157)  LC_6 Logic Functioning bit
 (43 13)  (1241 157)  (1241 157)  LC_6 Logic Functioning bit
 (46 13)  (1244 157)  (1244 157)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (1212 158)  (1212 158)  routing T_23_9.sp4_v_t_17 <X> T_23_9.lc_trk_g3_4
 (25 14)  (1223 158)  (1223 158)  routing T_23_9.sp4_h_r_38 <X> T_23_9.lc_trk_g3_6
 (7 15)  (1205 159)  (1205 159)  Column buffer control bit: LH_colbuf_cntl_6

 (16 15)  (1214 159)  (1214 159)  routing T_23_9.sp4_v_t_17 <X> T_23_9.lc_trk_g3_4
 (17 15)  (1215 159)  (1215 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (1220 159)  (1220 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1221 159)  (1221 159)  routing T_23_9.sp4_h_r_38 <X> T_23_9.lc_trk_g3_6
 (24 15)  (1222 159)  (1222 159)  routing T_23_9.sp4_h_r_38 <X> T_23_9.lc_trk_g3_6


LogicTile_24_9

 (15 0)  (1267 144)  (1267 144)  routing T_24_9.bot_op_1 <X> T_24_9.lc_trk_g0_1
 (17 0)  (1269 144)  (1269 144)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (15 2)  (1267 146)  (1267 146)  routing T_24_9.bot_op_5 <X> T_24_9.lc_trk_g0_5
 (17 2)  (1269 146)  (1269 146)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (1274 146)  (1274 146)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1276 146)  (1276 146)  routing T_24_9.bot_op_7 <X> T_24_9.lc_trk_g0_7
 (22 3)  (1274 147)  (1274 147)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1276 147)  (1276 147)  routing T_24_9.bot_op_6 <X> T_24_9.lc_trk_g0_6
 (22 4)  (1274 148)  (1274 148)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1276 148)  (1276 148)  routing T_24_9.bot_op_3 <X> T_24_9.lc_trk_g1_3
 (8 6)  (1260 150)  (1260 150)  routing T_24_9.sp4_v_t_41 <X> T_24_9.sp4_h_l_41
 (9 6)  (1261 150)  (1261 150)  routing T_24_9.sp4_v_t_41 <X> T_24_9.sp4_h_l_41
 (5 7)  (1257 151)  (1257 151)  routing T_24_9.sp4_h_l_38 <X> T_24_9.sp4_v_t_38
 (15 7)  (1267 151)  (1267 151)  routing T_24_9.bot_op_4 <X> T_24_9.lc_trk_g1_4
 (17 7)  (1269 151)  (1269 151)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (17 8)  (1269 152)  (1269 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (1277 152)  (1277 152)  routing T_24_9.sp4_h_r_34 <X> T_24_9.lc_trk_g2_2
 (29 8)  (1281 152)  (1281 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 152)  (1283 152)  routing T_24_9.lc_trk_g0_7 <X> T_24_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 152)  (1284 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (1287 152)  (1287 152)  routing T_24_9.lc_trk_g2_4 <X> T_24_9.input_2_4
 (36 8)  (1288 152)  (1288 152)  LC_4 Logic Functioning bit
 (40 8)  (1292 152)  (1292 152)  LC_4 Logic Functioning bit
 (18 9)  (1270 153)  (1270 153)  routing T_24_9.sp4_r_v_b_33 <X> T_24_9.lc_trk_g2_1
 (22 9)  (1274 153)  (1274 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1275 153)  (1275 153)  routing T_24_9.sp4_h_r_34 <X> T_24_9.lc_trk_g2_2
 (24 9)  (1276 153)  (1276 153)  routing T_24_9.sp4_h_r_34 <X> T_24_9.lc_trk_g2_2
 (26 9)  (1278 153)  (1278 153)  routing T_24_9.lc_trk_g3_3 <X> T_24_9.wire_logic_cluster/lc_4/in_0
 (27 9)  (1279 153)  (1279 153)  routing T_24_9.lc_trk_g3_3 <X> T_24_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 153)  (1280 153)  routing T_24_9.lc_trk_g3_3 <X> T_24_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 153)  (1281 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (1283 153)  (1283 153)  routing T_24_9.lc_trk_g0_7 <X> T_24_9.wire_logic_cluster/lc_4/in_3
 (32 9)  (1284 153)  (1284 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1285 153)  (1285 153)  routing T_24_9.lc_trk_g2_4 <X> T_24_9.input_2_4
 (39 9)  (1291 153)  (1291 153)  LC_4 Logic Functioning bit
 (43 9)  (1295 153)  (1295 153)  LC_4 Logic Functioning bit
 (14 11)  (1266 155)  (1266 155)  routing T_24_9.sp4_h_l_17 <X> T_24_9.lc_trk_g2_4
 (15 11)  (1267 155)  (1267 155)  routing T_24_9.sp4_h_l_17 <X> T_24_9.lc_trk_g2_4
 (16 11)  (1268 155)  (1268 155)  routing T_24_9.sp4_h_l_17 <X> T_24_9.lc_trk_g2_4
 (17 11)  (1269 155)  (1269 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 12)  (1273 156)  (1273 156)  routing T_24_9.sp4_h_r_43 <X> T_24_9.lc_trk_g3_3
 (22 12)  (1274 156)  (1274 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1275 156)  (1275 156)  routing T_24_9.sp4_h_r_43 <X> T_24_9.lc_trk_g3_3
 (24 12)  (1276 156)  (1276 156)  routing T_24_9.sp4_h_r_43 <X> T_24_9.lc_trk_g3_3
 (27 12)  (1279 156)  (1279 156)  routing T_24_9.lc_trk_g3_0 <X> T_24_9.wire_logic_cluster/lc_6/in_1
 (28 12)  (1280 156)  (1280 156)  routing T_24_9.lc_trk_g3_0 <X> T_24_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 156)  (1281 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 156)  (1283 156)  routing T_24_9.lc_trk_g0_5 <X> T_24_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 156)  (1284 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (1287 156)  (1287 156)  routing T_24_9.lc_trk_g0_6 <X> T_24_9.input_2_6
 (36 12)  (1288 156)  (1288 156)  LC_6 Logic Functioning bit
 (40 12)  (1292 156)  (1292 156)  LC_6 Logic Functioning bit
 (14 13)  (1266 157)  (1266 157)  routing T_24_9.sp4_h_r_24 <X> T_24_9.lc_trk_g3_0
 (15 13)  (1267 157)  (1267 157)  routing T_24_9.sp4_h_r_24 <X> T_24_9.lc_trk_g3_0
 (16 13)  (1268 157)  (1268 157)  routing T_24_9.sp4_h_r_24 <X> T_24_9.lc_trk_g3_0
 (17 13)  (1269 157)  (1269 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (1273 157)  (1273 157)  routing T_24_9.sp4_h_r_43 <X> T_24_9.lc_trk_g3_3
 (26 13)  (1278 157)  (1278 157)  routing T_24_9.lc_trk_g2_2 <X> T_24_9.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 157)  (1280 157)  routing T_24_9.lc_trk_g2_2 <X> T_24_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 157)  (1281 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (1284 157)  (1284 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1287 157)  (1287 157)  routing T_24_9.lc_trk_g0_6 <X> T_24_9.input_2_6
 (38 13)  (1290 157)  (1290 157)  LC_6 Logic Functioning bit
 (42 13)  (1294 157)  (1294 157)  LC_6 Logic Functioning bit
 (16 14)  (1268 158)  (1268 158)  routing T_24_9.sp4_v_t_16 <X> T_24_9.lc_trk_g3_5
 (17 14)  (1269 158)  (1269 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1270 158)  (1270 158)  routing T_24_9.sp4_v_t_16 <X> T_24_9.lc_trk_g3_5
 (27 14)  (1279 158)  (1279 158)  routing T_24_9.lc_trk_g3_5 <X> T_24_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (1280 158)  (1280 158)  routing T_24_9.lc_trk_g3_5 <X> T_24_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 158)  (1281 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 158)  (1282 158)  routing T_24_9.lc_trk_g3_5 <X> T_24_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 158)  (1284 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 158)  (1286 158)  routing T_24_9.lc_trk_g1_3 <X> T_24_9.wire_logic_cluster/lc_7/in_3
 (35 14)  (1287 158)  (1287 158)  routing T_24_9.lc_trk_g1_4 <X> T_24_9.input_2_7
 (36 14)  (1288 158)  (1288 158)  LC_7 Logic Functioning bit
 (40 14)  (1292 158)  (1292 158)  LC_7 Logic Functioning bit
 (28 15)  (1280 159)  (1280 159)  routing T_24_9.lc_trk_g2_1 <X> T_24_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 159)  (1281 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1283 159)  (1283 159)  routing T_24_9.lc_trk_g1_3 <X> T_24_9.wire_logic_cluster/lc_7/in_3
 (32 15)  (1284 159)  (1284 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (1286 159)  (1286 159)  routing T_24_9.lc_trk_g1_4 <X> T_24_9.input_2_7
 (38 15)  (1290 159)  (1290 159)  LC_7 Logic Functioning bit
 (42 15)  (1294 159)  (1294 159)  LC_7 Logic Functioning bit


RAM_Tile_25_9



LogicTile_26_9

 (7 10)  (1355 154)  (1355 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_27_9

 (8 12)  (1410 156)  (1410 156)  routing T_27_9.sp4_v_b_4 <X> T_27_9.sp4_h_r_10
 (9 12)  (1411 156)  (1411 156)  routing T_27_9.sp4_v_b_4 <X> T_27_9.sp4_h_r_10
 (10 12)  (1412 156)  (1412 156)  routing T_27_9.sp4_v_b_4 <X> T_27_9.sp4_h_r_10


LogicTile_28_9

 (12 0)  (1468 144)  (1468 144)  routing T_28_9.sp4_v_b_2 <X> T_28_9.sp4_h_r_2
 (11 1)  (1467 145)  (1467 145)  routing T_28_9.sp4_v_b_2 <X> T_28_9.sp4_h_r_2


LogicTile_29_9



LogicTile_30_9



LogicTile_31_9

 (4 9)  (1622 153)  (1622 153)  routing T_31_9.sp4_h_l_47 <X> T_31_9.sp4_h_r_6
 (6 9)  (1624 153)  (1624 153)  routing T_31_9.sp4_h_l_47 <X> T_31_9.sp4_h_r_6


LogicTile_32_9

 (21 0)  (1693 144)  (1693 144)  routing T_32_9.sp4_h_r_19 <X> T_32_9.lc_trk_g0_3
 (22 0)  (1694 144)  (1694 144)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1695 144)  (1695 144)  routing T_32_9.sp4_h_r_19 <X> T_32_9.lc_trk_g0_3
 (24 0)  (1696 144)  (1696 144)  routing T_32_9.sp4_h_r_19 <X> T_32_9.lc_trk_g0_3
 (11 1)  (1683 145)  (1683 145)  routing T_32_9.sp4_h_l_39 <X> T_32_9.sp4_h_r_2
 (21 1)  (1693 145)  (1693 145)  routing T_32_9.sp4_h_r_19 <X> T_32_9.lc_trk_g0_3
 (22 1)  (1694 145)  (1694 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1695 145)  (1695 145)  routing T_32_9.sp4_h_r_2 <X> T_32_9.lc_trk_g0_2
 (24 1)  (1696 145)  (1696 145)  routing T_32_9.sp4_h_r_2 <X> T_32_9.lc_trk_g0_2
 (25 1)  (1697 145)  (1697 145)  routing T_32_9.sp4_h_r_2 <X> T_32_9.lc_trk_g0_2
 (2 2)  (1674 146)  (1674 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (1686 146)  (1686 146)  routing T_32_9.wire_logic_cluster/lc_4/out <X> T_32_9.lc_trk_g0_4
 (0 3)  (1672 147)  (1672 147)  routing T_32_9.glb_netwk_1 <X> T_32_9.wire_logic_cluster/lc_7/clk
 (17 3)  (1689 147)  (1689 147)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (7 8)  (1679 152)  (1679 152)  Column buffer control bit: LH_colbuf_cntl_1

 (26 8)  (1698 152)  (1698 152)  routing T_32_9.lc_trk_g0_4 <X> T_32_9.wire_logic_cluster/lc_4/in_0
 (29 8)  (1701 152)  (1701 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1703 152)  (1703 152)  routing T_32_9.lc_trk_g2_7 <X> T_32_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (1704 152)  (1704 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1705 152)  (1705 152)  routing T_32_9.lc_trk_g2_7 <X> T_32_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (1708 152)  (1708 152)  LC_4 Logic Functioning bit
 (37 8)  (1709 152)  (1709 152)  LC_4 Logic Functioning bit
 (38 8)  (1710 152)  (1710 152)  LC_4 Logic Functioning bit
 (41 8)  (1713 152)  (1713 152)  LC_4 Logic Functioning bit
 (43 8)  (1715 152)  (1715 152)  LC_4 Logic Functioning bit
 (45 8)  (1717 152)  (1717 152)  LC_4 Logic Functioning bit
 (29 9)  (1701 153)  (1701 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1702 153)  (1702 153)  routing T_32_9.lc_trk_g0_3 <X> T_32_9.wire_logic_cluster/lc_4/in_1
 (31 9)  (1703 153)  (1703 153)  routing T_32_9.lc_trk_g2_7 <X> T_32_9.wire_logic_cluster/lc_4/in_3
 (32 9)  (1704 153)  (1704 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (1707 153)  (1707 153)  routing T_32_9.lc_trk_g0_2 <X> T_32_9.input_2_4
 (37 9)  (1709 153)  (1709 153)  LC_4 Logic Functioning bit
 (38 9)  (1710 153)  (1710 153)  LC_4 Logic Functioning bit
 (41 9)  (1713 153)  (1713 153)  LC_4 Logic Functioning bit
 (43 9)  (1715 153)  (1715 153)  LC_4 Logic Functioning bit
 (22 10)  (1694 154)  (1694 154)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (1695 154)  (1695 154)  routing T_32_9.sp12_v_b_23 <X> T_32_9.lc_trk_g2_7
 (21 11)  (1693 155)  (1693 155)  routing T_32_9.sp12_v_b_23 <X> T_32_9.lc_trk_g2_7


IO_Tile_33_9

 (9 0)  (1735 144)  (1735 144)  Column buffer control bit: IORIGHT_half_column_clock_enable_1



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8

 (7 10)  (823 138)  (823 138)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8

 (15 0)  (1159 128)  (1159 128)  routing T_22_8.top_op_1 <X> T_22_8.lc_trk_g0_1
 (17 0)  (1161 128)  (1161 128)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (1165 128)  (1165 128)  routing T_22_8.wire_logic_cluster/lc_3/out <X> T_22_8.lc_trk_g0_3
 (22 0)  (1166 128)  (1166 128)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (1171 128)  (1171 128)  routing T_22_8.lc_trk_g1_2 <X> T_22_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 128)  (1173 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (35 0)  (1179 128)  (1179 128)  routing T_22_8.lc_trk_g0_4 <X> T_22_8.input_2_0
 (44 0)  (1188 128)  (1188 128)  LC_0 Logic Functioning bit
 (14 1)  (1158 129)  (1158 129)  routing T_22_8.top_op_0 <X> T_22_8.lc_trk_g0_0
 (15 1)  (1159 129)  (1159 129)  routing T_22_8.top_op_0 <X> T_22_8.lc_trk_g0_0
 (17 1)  (1161 129)  (1161 129)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (1162 129)  (1162 129)  routing T_22_8.top_op_1 <X> T_22_8.lc_trk_g0_1
 (30 1)  (1174 129)  (1174 129)  routing T_22_8.lc_trk_g1_2 <X> T_22_8.wire_logic_cluster/lc_0/in_1
 (32 1)  (1176 129)  (1176 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (0 2)  (1144 130)  (1144 130)  routing T_22_8.glb_netwk_3 <X> T_22_8.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 130)  (1146 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (1161 130)  (1161 130)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1162 130)  (1162 130)  routing T_22_8.wire_logic_cluster/lc_5/out <X> T_22_8.lc_trk_g0_5
 (27 2)  (1171 130)  (1171 130)  routing T_22_8.lc_trk_g3_7 <X> T_22_8.wire_logic_cluster/lc_1/in_1
 (28 2)  (1172 130)  (1172 130)  routing T_22_8.lc_trk_g3_7 <X> T_22_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 130)  (1173 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 130)  (1174 130)  routing T_22_8.lc_trk_g3_7 <X> T_22_8.wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 130)  (1176 130)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 130)  (1180 130)  LC_1 Logic Functioning bit
 (37 2)  (1181 130)  (1181 130)  LC_1 Logic Functioning bit
 (38 2)  (1182 130)  (1182 130)  LC_1 Logic Functioning bit
 (39 2)  (1183 130)  (1183 130)  LC_1 Logic Functioning bit
 (44 2)  (1188 130)  (1188 130)  LC_1 Logic Functioning bit
 (0 3)  (1144 131)  (1144 131)  routing T_22_8.glb_netwk_3 <X> T_22_8.wire_logic_cluster/lc_7/clk
 (14 3)  (1158 131)  (1158 131)  routing T_22_8.top_op_4 <X> T_22_8.lc_trk_g0_4
 (15 3)  (1159 131)  (1159 131)  routing T_22_8.top_op_4 <X> T_22_8.lc_trk_g0_4
 (17 3)  (1161 131)  (1161 131)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (30 3)  (1174 131)  (1174 131)  routing T_22_8.lc_trk_g3_7 <X> T_22_8.wire_logic_cluster/lc_1/in_1
 (36 3)  (1180 131)  (1180 131)  LC_1 Logic Functioning bit
 (37 3)  (1181 131)  (1181 131)  LC_1 Logic Functioning bit
 (38 3)  (1182 131)  (1182 131)  LC_1 Logic Functioning bit
 (39 3)  (1183 131)  (1183 131)  LC_1 Logic Functioning bit
 (15 4)  (1159 132)  (1159 132)  routing T_22_8.top_op_1 <X> T_22_8.lc_trk_g1_1
 (17 4)  (1161 132)  (1161 132)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (29 4)  (1173 132)  (1173 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 132)  (1174 132)  routing T_22_8.lc_trk_g0_5 <X> T_22_8.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 132)  (1176 132)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 132)  (1180 132)  LC_2 Logic Functioning bit
 (37 4)  (1181 132)  (1181 132)  LC_2 Logic Functioning bit
 (38 4)  (1182 132)  (1182 132)  LC_2 Logic Functioning bit
 (39 4)  (1183 132)  (1183 132)  LC_2 Logic Functioning bit
 (44 4)  (1188 132)  (1188 132)  LC_2 Logic Functioning bit
 (18 5)  (1162 133)  (1162 133)  routing T_22_8.top_op_1 <X> T_22_8.lc_trk_g1_1
 (22 5)  (1166 133)  (1166 133)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1168 133)  (1168 133)  routing T_22_8.top_op_2 <X> T_22_8.lc_trk_g1_2
 (25 5)  (1169 133)  (1169 133)  routing T_22_8.top_op_2 <X> T_22_8.lc_trk_g1_2
 (36 5)  (1180 133)  (1180 133)  LC_2 Logic Functioning bit
 (37 5)  (1181 133)  (1181 133)  LC_2 Logic Functioning bit
 (38 5)  (1182 133)  (1182 133)  LC_2 Logic Functioning bit
 (39 5)  (1183 133)  (1183 133)  LC_2 Logic Functioning bit
 (29 6)  (1173 134)  (1173 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 134)  (1176 134)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (41 6)  (1185 134)  (1185 134)  LC_3 Logic Functioning bit
 (45 6)  (1189 134)  (1189 134)  LC_3 Logic Functioning bit
 (26 7)  (1170 135)  (1170 135)  routing T_22_8.lc_trk_g0_3 <X> T_22_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 135)  (1173 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (1176 135)  (1176 135)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (38 7)  (1182 135)  (1182 135)  LC_3 Logic Functioning bit
 (39 7)  (1183 135)  (1183 135)  LC_3 Logic Functioning bit
 (40 7)  (1184 135)  (1184 135)  LC_3 Logic Functioning bit
 (17 8)  (1161 136)  (1161 136)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1162 136)  (1162 136)  routing T_22_8.wire_logic_cluster/lc_1/out <X> T_22_8.lc_trk_g2_1
 (7 10)  (1151 138)  (1151 138)  Column buffer control bit: LH_colbuf_cntl_3

 (29 10)  (1173 138)  (1173 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 138)  (1176 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 138)  (1178 138)  routing T_22_8.lc_trk_g1_1 <X> T_22_8.wire_logic_cluster/lc_5/in_3
 (35 10)  (1179 138)  (1179 138)  routing T_22_8.lc_trk_g0_5 <X> T_22_8.input_2_5
 (41 10)  (1185 138)  (1185 138)  LC_5 Logic Functioning bit
 (42 10)  (1186 138)  (1186 138)  LC_5 Logic Functioning bit
 (45 10)  (1189 138)  (1189 138)  LC_5 Logic Functioning bit
 (51 10)  (1195 138)  (1195 138)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (1170 139)  (1170 139)  routing T_22_8.lc_trk_g3_2 <X> T_22_8.wire_logic_cluster/lc_5/in_0
 (27 11)  (1171 139)  (1171 139)  routing T_22_8.lc_trk_g3_2 <X> T_22_8.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 139)  (1172 139)  routing T_22_8.lc_trk_g3_2 <X> T_22_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 139)  (1173 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (1176 139)  (1176 139)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (42 11)  (1186 139)  (1186 139)  LC_5 Logic Functioning bit
 (43 11)  (1187 139)  (1187 139)  LC_5 Logic Functioning bit
 (25 12)  (1169 140)  (1169 140)  routing T_22_8.wire_logic_cluster/lc_2/out <X> T_22_8.lc_trk_g3_2
 (22 13)  (1166 141)  (1166 141)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (21 14)  (1165 142)  (1165 142)  routing T_22_8.wire_logic_cluster/lc_7/out <X> T_22_8.lc_trk_g3_7
 (22 14)  (1166 142)  (1166 142)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (29 14)  (1173 142)  (1173 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 142)  (1175 142)  routing T_22_8.lc_trk_g3_7 <X> T_22_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 142)  (1176 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 142)  (1177 142)  routing T_22_8.lc_trk_g3_7 <X> T_22_8.wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 142)  (1178 142)  routing T_22_8.lc_trk_g3_7 <X> T_22_8.wire_logic_cluster/lc_7/in_3
 (39 14)  (1183 142)  (1183 142)  LC_7 Logic Functioning bit
 (41 14)  (1185 142)  (1185 142)  LC_7 Logic Functioning bit
 (45 14)  (1189 142)  (1189 142)  LC_7 Logic Functioning bit
 (51 14)  (1195 142)  (1195 142)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (28 15)  (1172 143)  (1172 143)  routing T_22_8.lc_trk_g2_1 <X> T_22_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 143)  (1173 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1175 143)  (1175 143)  routing T_22_8.lc_trk_g3_7 <X> T_22_8.wire_logic_cluster/lc_7/in_3
 (32 15)  (1176 143)  (1176 143)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (38 15)  (1182 143)  (1182 143)  LC_7 Logic Functioning bit
 (39 15)  (1183 143)  (1183 143)  LC_7 Logic Functioning bit


LogicTile_23_8

 (0 0)  (1198 128)  (1198 128)  Negative Clock bit

 (8 1)  (1206 129)  (1206 129)  routing T_23_8.sp4_h_r_1 <X> T_23_8.sp4_v_b_1
 (2 2)  (1200 130)  (1200 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (26 2)  (1224 130)  (1224 130)  routing T_23_8.lc_trk_g3_4 <X> T_23_8.wire_logic_cluster/lc_1/in_0
 (27 2)  (1225 130)  (1225 130)  routing T_23_8.lc_trk_g1_7 <X> T_23_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 130)  (1227 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 130)  (1228 130)  routing T_23_8.lc_trk_g1_7 <X> T_23_8.wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 130)  (1230 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 130)  (1231 130)  routing T_23_8.lc_trk_g2_2 <X> T_23_8.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 130)  (1234 130)  LC_1 Logic Functioning bit
 (40 2)  (1238 130)  (1238 130)  LC_1 Logic Functioning bit
 (0 3)  (1198 131)  (1198 131)  routing T_23_8.glb_netwk_1 <X> T_23_8.wire_logic_cluster/lc_7/clk
 (14 3)  (1212 131)  (1212 131)  routing T_23_8.sp4_h_r_4 <X> T_23_8.lc_trk_g0_4
 (15 3)  (1213 131)  (1213 131)  routing T_23_8.sp4_h_r_4 <X> T_23_8.lc_trk_g0_4
 (16 3)  (1214 131)  (1214 131)  routing T_23_8.sp4_h_r_4 <X> T_23_8.lc_trk_g0_4
 (17 3)  (1215 131)  (1215 131)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (27 3)  (1225 131)  (1225 131)  routing T_23_8.lc_trk_g3_4 <X> T_23_8.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 131)  (1226 131)  routing T_23_8.lc_trk_g3_4 <X> T_23_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 131)  (1227 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1228 131)  (1228 131)  routing T_23_8.lc_trk_g1_7 <X> T_23_8.wire_logic_cluster/lc_1/in_1
 (31 3)  (1229 131)  (1229 131)  routing T_23_8.lc_trk_g2_2 <X> T_23_8.wire_logic_cluster/lc_1/in_3
 (32 3)  (1230 131)  (1230 131)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1231 131)  (1231 131)  routing T_23_8.lc_trk_g3_0 <X> T_23_8.input_2_1
 (34 3)  (1232 131)  (1232 131)  routing T_23_8.lc_trk_g3_0 <X> T_23_8.input_2_1
 (39 3)  (1237 131)  (1237 131)  LC_1 Logic Functioning bit
 (43 3)  (1241 131)  (1241 131)  LC_1 Logic Functioning bit
 (28 4)  (1226 132)  (1226 132)  routing T_23_8.lc_trk_g2_7 <X> T_23_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 132)  (1227 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 132)  (1228 132)  routing T_23_8.lc_trk_g2_7 <X> T_23_8.wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 132)  (1229 132)  routing T_23_8.lc_trk_g3_6 <X> T_23_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 132)  (1230 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 132)  (1231 132)  routing T_23_8.lc_trk_g3_6 <X> T_23_8.wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 132)  (1232 132)  routing T_23_8.lc_trk_g3_6 <X> T_23_8.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 132)  (1234 132)  LC_2 Logic Functioning bit
 (50 4)  (1248 132)  (1248 132)  Cascade bit: LH_LC02_inmux02_5

 (30 5)  (1228 133)  (1228 133)  routing T_23_8.lc_trk_g2_7 <X> T_23_8.wire_logic_cluster/lc_2/in_1
 (31 5)  (1229 133)  (1229 133)  routing T_23_8.lc_trk_g3_6 <X> T_23_8.wire_logic_cluster/lc_2/in_3
 (36 5)  (1234 133)  (1234 133)  LC_2 Logic Functioning bit
 (14 6)  (1212 134)  (1212 134)  routing T_23_8.wire_logic_cluster/lc_4/out <X> T_23_8.lc_trk_g1_4
 (17 6)  (1215 134)  (1215 134)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (1216 134)  (1216 134)  routing T_23_8.bnr_op_5 <X> T_23_8.lc_trk_g1_5
 (22 6)  (1220 134)  (1220 134)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1221 134)  (1221 134)  routing T_23_8.sp4_v_b_23 <X> T_23_8.lc_trk_g1_7
 (24 6)  (1222 134)  (1222 134)  routing T_23_8.sp4_v_b_23 <X> T_23_8.lc_trk_g1_7
 (26 6)  (1224 134)  (1224 134)  routing T_23_8.lc_trk_g2_5 <X> T_23_8.wire_logic_cluster/lc_3/in_0
 (28 6)  (1226 134)  (1226 134)  routing T_23_8.lc_trk_g2_4 <X> T_23_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 134)  (1227 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 134)  (1228 134)  routing T_23_8.lc_trk_g2_4 <X> T_23_8.wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 134)  (1229 134)  routing T_23_8.lc_trk_g1_5 <X> T_23_8.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 134)  (1230 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 134)  (1232 134)  routing T_23_8.lc_trk_g1_5 <X> T_23_8.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 134)  (1234 134)  LC_3 Logic Functioning bit
 (50 6)  (1248 134)  (1248 134)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (1215 135)  (1215 135)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (1216 135)  (1216 135)  routing T_23_8.bnr_op_5 <X> T_23_8.lc_trk_g1_5
 (28 7)  (1226 135)  (1226 135)  routing T_23_8.lc_trk_g2_5 <X> T_23_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 135)  (1227 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (7 8)  (1205 136)  (1205 136)  Column buffer control bit: LH_colbuf_cntl_1

 (25 8)  (1223 136)  (1223 136)  routing T_23_8.rgt_op_2 <X> T_23_8.lc_trk_g2_2
 (31 8)  (1229 136)  (1229 136)  routing T_23_8.lc_trk_g1_4 <X> T_23_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 136)  (1230 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 136)  (1232 136)  routing T_23_8.lc_trk_g1_4 <X> T_23_8.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 136)  (1234 136)  LC_4 Logic Functioning bit
 (37 8)  (1235 136)  (1235 136)  LC_4 Logic Functioning bit
 (38 8)  (1236 136)  (1236 136)  LC_4 Logic Functioning bit
 (39 8)  (1237 136)  (1237 136)  LC_4 Logic Functioning bit
 (42 8)  (1240 136)  (1240 136)  LC_4 Logic Functioning bit
 (43 8)  (1241 136)  (1241 136)  LC_4 Logic Functioning bit
 (45 8)  (1243 136)  (1243 136)  LC_4 Logic Functioning bit
 (50 8)  (1248 136)  (1248 136)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (1220 137)  (1220 137)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1222 137)  (1222 137)  routing T_23_8.rgt_op_2 <X> T_23_8.lc_trk_g2_2
 (36 9)  (1234 137)  (1234 137)  LC_4 Logic Functioning bit
 (37 9)  (1235 137)  (1235 137)  LC_4 Logic Functioning bit
 (38 9)  (1236 137)  (1236 137)  LC_4 Logic Functioning bit
 (39 9)  (1237 137)  (1237 137)  LC_4 Logic Functioning bit
 (42 9)  (1240 137)  (1240 137)  LC_4 Logic Functioning bit
 (43 9)  (1241 137)  (1241 137)  LC_4 Logic Functioning bit
 (52 9)  (1250 137)  (1250 137)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (17 10)  (1215 138)  (1215 138)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (1220 138)  (1220 138)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (1222 138)  (1222 138)  routing T_23_8.tnr_op_7 <X> T_23_8.lc_trk_g2_7
 (15 11)  (1213 139)  (1213 139)  routing T_23_8.tnr_op_4 <X> T_23_8.lc_trk_g2_4
 (17 11)  (1215 139)  (1215 139)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (1216 139)  (1216 139)  routing T_23_8.sp4_r_v_b_37 <X> T_23_8.lc_trk_g2_5
 (14 12)  (1212 140)  (1212 140)  routing T_23_8.rgt_op_0 <X> T_23_8.lc_trk_g3_0
 (15 13)  (1213 141)  (1213 141)  routing T_23_8.rgt_op_0 <X> T_23_8.lc_trk_g3_0
 (17 13)  (1215 141)  (1215 141)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (1 14)  (1199 142)  (1199 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1212 142)  (1212 142)  routing T_23_8.sp4_v_b_36 <X> T_23_8.lc_trk_g3_4
 (1 15)  (1199 143)  (1199 143)  routing T_23_8.lc_trk_g0_4 <X> T_23_8.wire_logic_cluster/lc_7/s_r
 (14 15)  (1212 143)  (1212 143)  routing T_23_8.sp4_v_b_36 <X> T_23_8.lc_trk_g3_4
 (16 15)  (1214 143)  (1214 143)  routing T_23_8.sp4_v_b_36 <X> T_23_8.lc_trk_g3_4
 (17 15)  (1215 143)  (1215 143)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (1220 143)  (1220 143)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (1222 143)  (1222 143)  routing T_23_8.tnr_op_6 <X> T_23_8.lc_trk_g3_6


LogicTile_24_8

 (0 0)  (1252 128)  (1252 128)  Negative Clock bit

 (27 0)  (1279 128)  (1279 128)  routing T_24_8.lc_trk_g1_0 <X> T_24_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 128)  (1281 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 128)  (1283 128)  routing T_24_8.lc_trk_g2_7 <X> T_24_8.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 128)  (1284 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 128)  (1285 128)  routing T_24_8.lc_trk_g2_7 <X> T_24_8.wire_logic_cluster/lc_0/in_3
 (35 0)  (1287 128)  (1287 128)  routing T_24_8.lc_trk_g3_7 <X> T_24_8.input_2_0
 (36 0)  (1288 128)  (1288 128)  LC_0 Logic Functioning bit
 (37 0)  (1289 128)  (1289 128)  LC_0 Logic Functioning bit
 (38 0)  (1290 128)  (1290 128)  LC_0 Logic Functioning bit
 (39 0)  (1291 128)  (1291 128)  LC_0 Logic Functioning bit
 (44 0)  (1296 128)  (1296 128)  LC_0 Logic Functioning bit
 (45 0)  (1297 128)  (1297 128)  LC_0 Logic Functioning bit
 (31 1)  (1283 129)  (1283 129)  routing T_24_8.lc_trk_g2_7 <X> T_24_8.wire_logic_cluster/lc_0/in_3
 (32 1)  (1284 129)  (1284 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1285 129)  (1285 129)  routing T_24_8.lc_trk_g3_7 <X> T_24_8.input_2_0
 (34 1)  (1286 129)  (1286 129)  routing T_24_8.lc_trk_g3_7 <X> T_24_8.input_2_0
 (35 1)  (1287 129)  (1287 129)  routing T_24_8.lc_trk_g3_7 <X> T_24_8.input_2_0
 (40 1)  (1292 129)  (1292 129)  LC_0 Logic Functioning bit
 (41 1)  (1293 129)  (1293 129)  LC_0 Logic Functioning bit
 (42 1)  (1294 129)  (1294 129)  LC_0 Logic Functioning bit
 (43 1)  (1295 129)  (1295 129)  LC_0 Logic Functioning bit
 (2 2)  (1254 130)  (1254 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (1266 130)  (1266 130)  routing T_24_8.sp4_h_l_1 <X> T_24_8.lc_trk_g0_4
 (27 2)  (1279 130)  (1279 130)  routing T_24_8.lc_trk_g3_1 <X> T_24_8.wire_logic_cluster/lc_1/in_1
 (28 2)  (1280 130)  (1280 130)  routing T_24_8.lc_trk_g3_1 <X> T_24_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 130)  (1281 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 130)  (1284 130)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 130)  (1288 130)  LC_1 Logic Functioning bit
 (37 2)  (1289 130)  (1289 130)  LC_1 Logic Functioning bit
 (38 2)  (1290 130)  (1290 130)  LC_1 Logic Functioning bit
 (39 2)  (1291 130)  (1291 130)  LC_1 Logic Functioning bit
 (44 2)  (1296 130)  (1296 130)  LC_1 Logic Functioning bit
 (45 2)  (1297 130)  (1297 130)  LC_1 Logic Functioning bit
 (0 3)  (1252 131)  (1252 131)  routing T_24_8.glb_netwk_1 <X> T_24_8.wire_logic_cluster/lc_7/clk
 (15 3)  (1267 131)  (1267 131)  routing T_24_8.sp4_h_l_1 <X> T_24_8.lc_trk_g0_4
 (16 3)  (1268 131)  (1268 131)  routing T_24_8.sp4_h_l_1 <X> T_24_8.lc_trk_g0_4
 (17 3)  (1269 131)  (1269 131)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (40 3)  (1292 131)  (1292 131)  LC_1 Logic Functioning bit
 (41 3)  (1293 131)  (1293 131)  LC_1 Logic Functioning bit
 (42 3)  (1294 131)  (1294 131)  LC_1 Logic Functioning bit
 (43 3)  (1295 131)  (1295 131)  LC_1 Logic Functioning bit
 (14 4)  (1266 132)  (1266 132)  routing T_24_8.wire_logic_cluster/lc_0/out <X> T_24_8.lc_trk_g1_0
 (21 4)  (1273 132)  (1273 132)  routing T_24_8.wire_logic_cluster/lc_3/out <X> T_24_8.lc_trk_g1_3
 (22 4)  (1274 132)  (1274 132)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1277 132)  (1277 132)  routing T_24_8.wire_logic_cluster/lc_2/out <X> T_24_8.lc_trk_g1_2
 (27 4)  (1279 132)  (1279 132)  routing T_24_8.lc_trk_g1_2 <X> T_24_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 132)  (1281 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 132)  (1284 132)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 132)  (1288 132)  LC_2 Logic Functioning bit
 (37 4)  (1289 132)  (1289 132)  LC_2 Logic Functioning bit
 (38 4)  (1290 132)  (1290 132)  LC_2 Logic Functioning bit
 (39 4)  (1291 132)  (1291 132)  LC_2 Logic Functioning bit
 (44 4)  (1296 132)  (1296 132)  LC_2 Logic Functioning bit
 (45 4)  (1297 132)  (1297 132)  LC_2 Logic Functioning bit
 (17 5)  (1269 133)  (1269 133)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (1274 133)  (1274 133)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1282 133)  (1282 133)  routing T_24_8.lc_trk_g1_2 <X> T_24_8.wire_logic_cluster/lc_2/in_1
 (40 5)  (1292 133)  (1292 133)  LC_2 Logic Functioning bit
 (41 5)  (1293 133)  (1293 133)  LC_2 Logic Functioning bit
 (42 5)  (1294 133)  (1294 133)  LC_2 Logic Functioning bit
 (43 5)  (1295 133)  (1295 133)  LC_2 Logic Functioning bit
 (17 6)  (1269 134)  (1269 134)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1270 134)  (1270 134)  routing T_24_8.wire_logic_cluster/lc_5/out <X> T_24_8.lc_trk_g1_5
 (21 6)  (1273 134)  (1273 134)  routing T_24_8.wire_logic_cluster/lc_7/out <X> T_24_8.lc_trk_g1_7
 (22 6)  (1274 134)  (1274 134)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1277 134)  (1277 134)  routing T_24_8.wire_logic_cluster/lc_6/out <X> T_24_8.lc_trk_g1_6
 (27 6)  (1279 134)  (1279 134)  routing T_24_8.lc_trk_g1_3 <X> T_24_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 134)  (1281 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 134)  (1284 134)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 134)  (1288 134)  LC_3 Logic Functioning bit
 (37 6)  (1289 134)  (1289 134)  LC_3 Logic Functioning bit
 (38 6)  (1290 134)  (1290 134)  LC_3 Logic Functioning bit
 (39 6)  (1291 134)  (1291 134)  LC_3 Logic Functioning bit
 (44 6)  (1296 134)  (1296 134)  LC_3 Logic Functioning bit
 (45 6)  (1297 134)  (1297 134)  LC_3 Logic Functioning bit
 (22 7)  (1274 135)  (1274 135)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1282 135)  (1282 135)  routing T_24_8.lc_trk_g1_3 <X> T_24_8.wire_logic_cluster/lc_3/in_1
 (40 7)  (1292 135)  (1292 135)  LC_3 Logic Functioning bit
 (41 7)  (1293 135)  (1293 135)  LC_3 Logic Functioning bit
 (42 7)  (1294 135)  (1294 135)  LC_3 Logic Functioning bit
 (43 7)  (1295 135)  (1295 135)  LC_3 Logic Functioning bit
 (7 8)  (1259 136)  (1259 136)  Column buffer control bit: LH_colbuf_cntl_1

 (27 8)  (1279 136)  (1279 136)  routing T_24_8.lc_trk_g3_4 <X> T_24_8.wire_logic_cluster/lc_4/in_1
 (28 8)  (1280 136)  (1280 136)  routing T_24_8.lc_trk_g3_4 <X> T_24_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 136)  (1281 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1282 136)  (1282 136)  routing T_24_8.lc_trk_g3_4 <X> T_24_8.wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 136)  (1284 136)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 136)  (1288 136)  LC_4 Logic Functioning bit
 (37 8)  (1289 136)  (1289 136)  LC_4 Logic Functioning bit
 (38 8)  (1290 136)  (1290 136)  LC_4 Logic Functioning bit
 (39 8)  (1291 136)  (1291 136)  LC_4 Logic Functioning bit
 (44 8)  (1296 136)  (1296 136)  LC_4 Logic Functioning bit
 (45 8)  (1297 136)  (1297 136)  LC_4 Logic Functioning bit
 (40 9)  (1292 137)  (1292 137)  LC_4 Logic Functioning bit
 (41 9)  (1293 137)  (1293 137)  LC_4 Logic Functioning bit
 (42 9)  (1294 137)  (1294 137)  LC_4 Logic Functioning bit
 (43 9)  (1295 137)  (1295 137)  LC_4 Logic Functioning bit
 (22 10)  (1274 138)  (1274 138)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1275 138)  (1275 138)  routing T_24_8.sp4_v_b_47 <X> T_24_8.lc_trk_g2_7
 (24 10)  (1276 138)  (1276 138)  routing T_24_8.sp4_v_b_47 <X> T_24_8.lc_trk_g2_7
 (27 10)  (1279 138)  (1279 138)  routing T_24_8.lc_trk_g1_5 <X> T_24_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 138)  (1281 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 138)  (1282 138)  routing T_24_8.lc_trk_g1_5 <X> T_24_8.wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 138)  (1284 138)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 138)  (1288 138)  LC_5 Logic Functioning bit
 (37 10)  (1289 138)  (1289 138)  LC_5 Logic Functioning bit
 (38 10)  (1290 138)  (1290 138)  LC_5 Logic Functioning bit
 (39 10)  (1291 138)  (1291 138)  LC_5 Logic Functioning bit
 (44 10)  (1296 138)  (1296 138)  LC_5 Logic Functioning bit
 (45 10)  (1297 138)  (1297 138)  LC_5 Logic Functioning bit
 (40 11)  (1292 139)  (1292 139)  LC_5 Logic Functioning bit
 (41 11)  (1293 139)  (1293 139)  LC_5 Logic Functioning bit
 (42 11)  (1294 139)  (1294 139)  LC_5 Logic Functioning bit
 (43 11)  (1295 139)  (1295 139)  LC_5 Logic Functioning bit
 (17 12)  (1269 140)  (1269 140)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1270 140)  (1270 140)  routing T_24_8.wire_logic_cluster/lc_1/out <X> T_24_8.lc_trk_g3_1
 (27 12)  (1279 140)  (1279 140)  routing T_24_8.lc_trk_g1_6 <X> T_24_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 140)  (1281 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 140)  (1282 140)  routing T_24_8.lc_trk_g1_6 <X> T_24_8.wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 140)  (1284 140)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 140)  (1288 140)  LC_6 Logic Functioning bit
 (37 12)  (1289 140)  (1289 140)  LC_6 Logic Functioning bit
 (38 12)  (1290 140)  (1290 140)  LC_6 Logic Functioning bit
 (39 12)  (1291 140)  (1291 140)  LC_6 Logic Functioning bit
 (44 12)  (1296 140)  (1296 140)  LC_6 Logic Functioning bit
 (45 12)  (1297 140)  (1297 140)  LC_6 Logic Functioning bit
 (30 13)  (1282 141)  (1282 141)  routing T_24_8.lc_trk_g1_6 <X> T_24_8.wire_logic_cluster/lc_6/in_1
 (40 13)  (1292 141)  (1292 141)  LC_6 Logic Functioning bit
 (41 13)  (1293 141)  (1293 141)  LC_6 Logic Functioning bit
 (42 13)  (1294 141)  (1294 141)  LC_6 Logic Functioning bit
 (43 13)  (1295 141)  (1295 141)  LC_6 Logic Functioning bit
 (1 14)  (1253 142)  (1253 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1266 142)  (1266 142)  routing T_24_8.wire_logic_cluster/lc_4/out <X> T_24_8.lc_trk_g3_4
 (22 14)  (1274 142)  (1274 142)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1275 142)  (1275 142)  routing T_24_8.sp4_v_b_47 <X> T_24_8.lc_trk_g3_7
 (24 14)  (1276 142)  (1276 142)  routing T_24_8.sp4_v_b_47 <X> T_24_8.lc_trk_g3_7
 (27 14)  (1279 142)  (1279 142)  routing T_24_8.lc_trk_g1_7 <X> T_24_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 142)  (1281 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 142)  (1282 142)  routing T_24_8.lc_trk_g1_7 <X> T_24_8.wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 142)  (1284 142)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (1289 142)  (1289 142)  LC_7 Logic Functioning bit
 (39 14)  (1291 142)  (1291 142)  LC_7 Logic Functioning bit
 (41 14)  (1293 142)  (1293 142)  LC_7 Logic Functioning bit
 (43 14)  (1295 142)  (1295 142)  LC_7 Logic Functioning bit
 (45 14)  (1297 142)  (1297 142)  LC_7 Logic Functioning bit
 (1 15)  (1253 143)  (1253 143)  routing T_24_8.lc_trk_g0_4 <X> T_24_8.wire_logic_cluster/lc_7/s_r
 (17 15)  (1269 143)  (1269 143)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1282 143)  (1282 143)  routing T_24_8.lc_trk_g1_7 <X> T_24_8.wire_logic_cluster/lc_7/in_1
 (37 15)  (1289 143)  (1289 143)  LC_7 Logic Functioning bit
 (39 15)  (1291 143)  (1291 143)  LC_7 Logic Functioning bit
 (41 15)  (1293 143)  (1293 143)  LC_7 Logic Functioning bit
 (43 15)  (1295 143)  (1295 143)  LC_7 Logic Functioning bit


RAM_Tile_25_8



LogicTile_26_8

 (25 0)  (1373 128)  (1373 128)  routing T_26_8.wire_logic_cluster/lc_2/out <X> T_26_8.lc_trk_g0_2
 (27 0)  (1375 128)  (1375 128)  routing T_26_8.lc_trk_g1_6 <X> T_26_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (1377 128)  (1377 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1378 128)  (1378 128)  routing T_26_8.lc_trk_g1_6 <X> T_26_8.wire_logic_cluster/lc_0/in_1
 (32 0)  (1380 128)  (1380 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1381 128)  (1381 128)  routing T_26_8.lc_trk_g3_0 <X> T_26_8.wire_logic_cluster/lc_0/in_3
 (34 0)  (1382 128)  (1382 128)  routing T_26_8.lc_trk_g3_0 <X> T_26_8.wire_logic_cluster/lc_0/in_3
 (36 0)  (1384 128)  (1384 128)  LC_0 Logic Functioning bit
 (37 0)  (1385 128)  (1385 128)  LC_0 Logic Functioning bit
 (38 0)  (1386 128)  (1386 128)  LC_0 Logic Functioning bit
 (39 0)  (1387 128)  (1387 128)  LC_0 Logic Functioning bit
 (43 0)  (1391 128)  (1391 128)  LC_0 Logic Functioning bit
 (45 0)  (1393 128)  (1393 128)  LC_0 Logic Functioning bit
 (53 0)  (1401 128)  (1401 128)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (1370 129)  (1370 129)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1374 129)  (1374 129)  routing T_26_8.lc_trk_g0_2 <X> T_26_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (1377 129)  (1377 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1378 129)  (1378 129)  routing T_26_8.lc_trk_g1_6 <X> T_26_8.wire_logic_cluster/lc_0/in_1
 (32 1)  (1380 129)  (1380 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1382 129)  (1382 129)  routing T_26_8.lc_trk_g1_3 <X> T_26_8.input_2_0
 (35 1)  (1383 129)  (1383 129)  routing T_26_8.lc_trk_g1_3 <X> T_26_8.input_2_0
 (38 1)  (1386 129)  (1386 129)  LC_0 Logic Functioning bit
 (39 1)  (1387 129)  (1387 129)  LC_0 Logic Functioning bit
 (42 1)  (1390 129)  (1390 129)  LC_0 Logic Functioning bit
 (2 2)  (1350 130)  (1350 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1348 131)  (1348 131)  routing T_26_8.glb_netwk_1 <X> T_26_8.wire_logic_cluster/lc_7/clk
 (21 4)  (1369 132)  (1369 132)  routing T_26_8.wire_logic_cluster/lc_3/out <X> T_26_8.lc_trk_g1_3
 (22 4)  (1370 132)  (1370 132)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (1375 132)  (1375 132)  routing T_26_8.lc_trk_g1_6 <X> T_26_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (1377 132)  (1377 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1378 132)  (1378 132)  routing T_26_8.lc_trk_g1_6 <X> T_26_8.wire_logic_cluster/lc_2/in_1
 (32 4)  (1380 132)  (1380 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1381 132)  (1381 132)  routing T_26_8.lc_trk_g3_0 <X> T_26_8.wire_logic_cluster/lc_2/in_3
 (34 4)  (1382 132)  (1382 132)  routing T_26_8.lc_trk_g3_0 <X> T_26_8.wire_logic_cluster/lc_2/in_3
 (36 4)  (1384 132)  (1384 132)  LC_2 Logic Functioning bit
 (37 4)  (1385 132)  (1385 132)  LC_2 Logic Functioning bit
 (39 4)  (1387 132)  (1387 132)  LC_2 Logic Functioning bit
 (40 4)  (1388 132)  (1388 132)  LC_2 Logic Functioning bit
 (42 4)  (1390 132)  (1390 132)  LC_2 Logic Functioning bit
 (45 4)  (1393 132)  (1393 132)  LC_2 Logic Functioning bit
 (47 4)  (1395 132)  (1395 132)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (1374 133)  (1374 133)  routing T_26_8.lc_trk_g0_2 <X> T_26_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (1377 133)  (1377 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1378 133)  (1378 133)  routing T_26_8.lc_trk_g1_6 <X> T_26_8.wire_logic_cluster/lc_2/in_1
 (32 5)  (1380 133)  (1380 133)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (1382 133)  (1382 133)  routing T_26_8.lc_trk_g1_3 <X> T_26_8.input_2_2
 (35 5)  (1383 133)  (1383 133)  routing T_26_8.lc_trk_g1_3 <X> T_26_8.input_2_2
 (38 5)  (1386 133)  (1386 133)  LC_2 Logic Functioning bit
 (41 5)  (1389 133)  (1389 133)  LC_2 Logic Functioning bit
 (43 5)  (1391 133)  (1391 133)  LC_2 Logic Functioning bit
 (27 6)  (1375 134)  (1375 134)  routing T_26_8.lc_trk_g1_3 <X> T_26_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (1377 134)  (1377 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1380 134)  (1380 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (1383 134)  (1383 134)  routing T_26_8.lc_trk_g1_6 <X> T_26_8.input_2_3
 (36 6)  (1384 134)  (1384 134)  LC_3 Logic Functioning bit
 (37 6)  (1385 134)  (1385 134)  LC_3 Logic Functioning bit
 (39 6)  (1387 134)  (1387 134)  LC_3 Logic Functioning bit
 (41 6)  (1389 134)  (1389 134)  LC_3 Logic Functioning bit
 (45 6)  (1393 134)  (1393 134)  LC_3 Logic Functioning bit
 (22 7)  (1370 135)  (1370 135)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1372 135)  (1372 135)  routing T_26_8.bot_op_6 <X> T_26_8.lc_trk_g1_6
 (27 7)  (1375 135)  (1375 135)  routing T_26_8.lc_trk_g3_0 <X> T_26_8.wire_logic_cluster/lc_3/in_0
 (28 7)  (1376 135)  (1376 135)  routing T_26_8.lc_trk_g3_0 <X> T_26_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (1377 135)  (1377 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1378 135)  (1378 135)  routing T_26_8.lc_trk_g1_3 <X> T_26_8.wire_logic_cluster/lc_3/in_1
 (31 7)  (1379 135)  (1379 135)  routing T_26_8.lc_trk_g0_2 <X> T_26_8.wire_logic_cluster/lc_3/in_3
 (32 7)  (1380 135)  (1380 135)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (1382 135)  (1382 135)  routing T_26_8.lc_trk_g1_6 <X> T_26_8.input_2_3
 (35 7)  (1383 135)  (1383 135)  routing T_26_8.lc_trk_g1_6 <X> T_26_8.input_2_3
 (37 7)  (1385 135)  (1385 135)  LC_3 Logic Functioning bit
 (39 7)  (1387 135)  (1387 135)  LC_3 Logic Functioning bit
 (41 7)  (1389 135)  (1389 135)  LC_3 Logic Functioning bit
 (43 7)  (1391 135)  (1391 135)  LC_3 Logic Functioning bit
 (7 8)  (1355 136)  (1355 136)  Column buffer control bit: LH_colbuf_cntl_1

 (27 10)  (1375 138)  (1375 138)  routing T_26_8.lc_trk_g1_3 <X> T_26_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (1377 138)  (1377 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1380 138)  (1380 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (1383 138)  (1383 138)  routing T_26_8.lc_trk_g1_6 <X> T_26_8.input_2_5
 (38 10)  (1386 138)  (1386 138)  LC_5 Logic Functioning bit
 (43 10)  (1391 138)  (1391 138)  LC_5 Logic Functioning bit
 (27 11)  (1375 139)  (1375 139)  routing T_26_8.lc_trk_g3_0 <X> T_26_8.wire_logic_cluster/lc_5/in_0
 (28 11)  (1376 139)  (1376 139)  routing T_26_8.lc_trk_g3_0 <X> T_26_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (1377 139)  (1377 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1378 139)  (1378 139)  routing T_26_8.lc_trk_g1_3 <X> T_26_8.wire_logic_cluster/lc_5/in_1
 (31 11)  (1379 139)  (1379 139)  routing T_26_8.lc_trk_g0_2 <X> T_26_8.wire_logic_cluster/lc_5/in_3
 (32 11)  (1380 139)  (1380 139)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (1382 139)  (1382 139)  routing T_26_8.lc_trk_g1_6 <X> T_26_8.input_2_5
 (35 11)  (1383 139)  (1383 139)  routing T_26_8.lc_trk_g1_6 <X> T_26_8.input_2_5
 (53 11)  (1401 139)  (1401 139)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (1362 140)  (1362 140)  routing T_26_8.wire_logic_cluster/lc_0/out <X> T_26_8.lc_trk_g3_0
 (17 13)  (1365 141)  (1365 141)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0


LogicTile_27_8

 (0 0)  (1402 128)  (1402 128)  Negative Clock bit

 (25 0)  (1427 128)  (1427 128)  routing T_27_8.lft_op_2 <X> T_27_8.lc_trk_g0_2
 (22 1)  (1424 129)  (1424 129)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1426 129)  (1426 129)  routing T_27_8.lft_op_2 <X> T_27_8.lc_trk_g0_2
 (2 2)  (1404 130)  (1404 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (9 2)  (1411 130)  (1411 130)  routing T_27_8.sp4_h_r_10 <X> T_27_8.sp4_h_l_36
 (10 2)  (1412 130)  (1412 130)  routing T_27_8.sp4_h_r_10 <X> T_27_8.sp4_h_l_36
 (0 3)  (1402 131)  (1402 131)  routing T_27_8.glb_netwk_1 <X> T_27_8.wire_logic_cluster/lc_7/clk
 (14 4)  (1416 132)  (1416 132)  routing T_27_8.lft_op_0 <X> T_27_8.lc_trk_g1_0
 (21 4)  (1423 132)  (1423 132)  routing T_27_8.lft_op_3 <X> T_27_8.lc_trk_g1_3
 (22 4)  (1424 132)  (1424 132)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1426 132)  (1426 132)  routing T_27_8.lft_op_3 <X> T_27_8.lc_trk_g1_3
 (28 4)  (1430 132)  (1430 132)  routing T_27_8.lc_trk_g2_3 <X> T_27_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (1431 132)  (1431 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1434 132)  (1434 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1436 132)  (1436 132)  routing T_27_8.lc_trk_g1_0 <X> T_27_8.wire_logic_cluster/lc_2/in_3
 (36 4)  (1438 132)  (1438 132)  LC_2 Logic Functioning bit
 (37 4)  (1439 132)  (1439 132)  LC_2 Logic Functioning bit
 (38 4)  (1440 132)  (1440 132)  LC_2 Logic Functioning bit
 (39 4)  (1441 132)  (1441 132)  LC_2 Logic Functioning bit
 (15 5)  (1417 133)  (1417 133)  routing T_27_8.lft_op_0 <X> T_27_8.lc_trk_g1_0
 (17 5)  (1419 133)  (1419 133)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (1428 133)  (1428 133)  routing T_27_8.lc_trk_g0_2 <X> T_27_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (1431 133)  (1431 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1432 133)  (1432 133)  routing T_27_8.lc_trk_g2_3 <X> T_27_8.wire_logic_cluster/lc_2/in_1
 (32 5)  (1434 133)  (1434 133)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (1436 133)  (1436 133)  routing T_27_8.lc_trk_g1_3 <X> T_27_8.input_2_2
 (35 5)  (1437 133)  (1437 133)  routing T_27_8.lc_trk_g1_3 <X> T_27_8.input_2_2
 (36 5)  (1438 133)  (1438 133)  LC_2 Logic Functioning bit
 (38 5)  (1440 133)  (1440 133)  LC_2 Logic Functioning bit
 (39 5)  (1441 133)  (1441 133)  LC_2 Logic Functioning bit
 (8 6)  (1410 134)  (1410 134)  routing T_27_8.sp4_v_t_47 <X> T_27_8.sp4_h_l_41
 (9 6)  (1411 134)  (1411 134)  routing T_27_8.sp4_v_t_47 <X> T_27_8.sp4_h_l_41
 (10 6)  (1412 134)  (1412 134)  routing T_27_8.sp4_v_t_47 <X> T_27_8.sp4_h_l_41
 (31 6)  (1433 134)  (1433 134)  routing T_27_8.lc_trk_g2_6 <X> T_27_8.wire_logic_cluster/lc_3/in_3
 (32 6)  (1434 134)  (1434 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1435 134)  (1435 134)  routing T_27_8.lc_trk_g2_6 <X> T_27_8.wire_logic_cluster/lc_3/in_3
 (36 6)  (1438 134)  (1438 134)  LC_3 Logic Functioning bit
 (37 6)  (1439 134)  (1439 134)  LC_3 Logic Functioning bit
 (41 6)  (1443 134)  (1443 134)  LC_3 Logic Functioning bit
 (43 6)  (1445 134)  (1445 134)  LC_3 Logic Functioning bit
 (45 6)  (1447 134)  (1447 134)  LC_3 Logic Functioning bit
 (50 6)  (1452 134)  (1452 134)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (1429 135)  (1429 135)  routing T_27_8.lc_trk_g1_0 <X> T_27_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (1431 135)  (1431 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (1433 135)  (1433 135)  routing T_27_8.lc_trk_g2_6 <X> T_27_8.wire_logic_cluster/lc_3/in_3
 (36 7)  (1438 135)  (1438 135)  LC_3 Logic Functioning bit
 (37 7)  (1439 135)  (1439 135)  LC_3 Logic Functioning bit
 (40 7)  (1442 135)  (1442 135)  LC_3 Logic Functioning bit
 (42 7)  (1444 135)  (1444 135)  LC_3 Logic Functioning bit
 (46 7)  (1448 135)  (1448 135)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (7 8)  (1409 136)  (1409 136)  Column buffer control bit: LH_colbuf_cntl_1

 (21 8)  (1423 136)  (1423 136)  routing T_27_8.wire_logic_cluster/lc_3/out <X> T_27_8.lc_trk_g2_3
 (22 8)  (1424 136)  (1424 136)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 10)  (1427 138)  (1427 138)  routing T_27_8.bnl_op_6 <X> T_27_8.lc_trk_g2_6
 (22 11)  (1424 139)  (1424 139)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1427 139)  (1427 139)  routing T_27_8.bnl_op_6 <X> T_27_8.lc_trk_g2_6
 (27 14)  (1429 142)  (1429 142)  routing T_27_8.lc_trk_g1_3 <X> T_27_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (1431 142)  (1431 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1433 142)  (1433 142)  routing T_27_8.lc_trk_g2_6 <X> T_27_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (1434 142)  (1434 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1435 142)  (1435 142)  routing T_27_8.lc_trk_g2_6 <X> T_27_8.wire_logic_cluster/lc_7/in_3
 (36 14)  (1438 142)  (1438 142)  LC_7 Logic Functioning bit
 (38 14)  (1440 142)  (1440 142)  LC_7 Logic Functioning bit
 (8 15)  (1410 143)  (1410 143)  routing T_27_8.sp4_h_r_10 <X> T_27_8.sp4_v_t_47
 (9 15)  (1411 143)  (1411 143)  routing T_27_8.sp4_h_r_10 <X> T_27_8.sp4_v_t_47
 (30 15)  (1432 143)  (1432 143)  routing T_27_8.lc_trk_g1_3 <X> T_27_8.wire_logic_cluster/lc_7/in_1
 (31 15)  (1433 143)  (1433 143)  routing T_27_8.lc_trk_g2_6 <X> T_27_8.wire_logic_cluster/lc_7/in_3
 (36 15)  (1438 143)  (1438 143)  LC_7 Logic Functioning bit
 (38 15)  (1440 143)  (1440 143)  LC_7 Logic Functioning bit
 (52 15)  (1454 143)  (1454 143)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_28_8



LogicTile_29_8

 (32 2)  (1542 130)  (1542 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1543 130)  (1543 130)  routing T_29_8.lc_trk_g2_2 <X> T_29_8.wire_logic_cluster/lc_1/in_3
 (40 2)  (1550 130)  (1550 130)  LC_1 Logic Functioning bit
 (41 2)  (1551 130)  (1551 130)  LC_1 Logic Functioning bit
 (42 2)  (1552 130)  (1552 130)  LC_1 Logic Functioning bit
 (43 2)  (1553 130)  (1553 130)  LC_1 Logic Functioning bit
 (31 3)  (1541 131)  (1541 131)  routing T_29_8.lc_trk_g2_2 <X> T_29_8.wire_logic_cluster/lc_1/in_3
 (40 3)  (1550 131)  (1550 131)  LC_1 Logic Functioning bit
 (41 3)  (1551 131)  (1551 131)  LC_1 Logic Functioning bit
 (42 3)  (1552 131)  (1552 131)  LC_1 Logic Functioning bit
 (43 3)  (1553 131)  (1553 131)  LC_1 Logic Functioning bit
 (47 3)  (1557 131)  (1557 131)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (25 8)  (1535 136)  (1535 136)  routing T_29_8.sp4_v_t_23 <X> T_29_8.lc_trk_g2_2
 (22 9)  (1532 137)  (1532 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1533 137)  (1533 137)  routing T_29_8.sp4_v_t_23 <X> T_29_8.lc_trk_g2_2
 (25 9)  (1535 137)  (1535 137)  routing T_29_8.sp4_v_t_23 <X> T_29_8.lc_trk_g2_2


LogicTile_30_8

 (7 8)  (1571 136)  (1571 136)  Column buffer control bit: LH_colbuf_cntl_1



LogicTile_31_8

 (8 1)  (1626 129)  (1626 129)  routing T_31_8.sp4_v_t_47 <X> T_31_8.sp4_v_b_1
 (10 1)  (1628 129)  (1628 129)  routing T_31_8.sp4_v_t_47 <X> T_31_8.sp4_v_b_1
 (7 8)  (1625 136)  (1625 136)  Column buffer control bit: LH_colbuf_cntl_1

 (6 9)  (1624 137)  (1624 137)  routing T_31_8.sp4_h_l_43 <X> T_31_8.sp4_h_r_6
 (8 15)  (1626 143)  (1626 143)  routing T_31_8.sp4_h_l_47 <X> T_31_8.sp4_v_t_47


LogicTile_32_8

 (3 7)  (1675 135)  (1675 135)  routing T_32_8.sp12_h_l_23 <X> T_32_8.sp12_v_t_23
 (7 8)  (1679 136)  (1679 136)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (1679 141)  (1679 141)  Column buffer control bit: LH_colbuf_cntl_4



IO_Tile_33_8

 (9 0)  (1735 128)  (1735 128)  Column buffer control bit: IORIGHT_half_column_clock_enable_1

 (11 12)  (1737 140)  (1737 140)  routing T_33_8.span4_horz_19 <X> T_33_8.span4_vert_t_15
 (12 12)  (1738 140)  (1738 140)  routing T_33_8.span4_horz_19 <X> T_33_8.span4_vert_t_15


LogicTile_16_7

 (3 6)  (819 118)  (819 118)  routing T_16_7.sp12_v_b_0 <X> T_16_7.sp12_v_t_23


LogicTile_23_7

 (0 0)  (1198 112)  (1198 112)  Negative Clock bit

 (2 2)  (1200 114)  (1200 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (1212 114)  (1212 114)  routing T_23_7.sp4_v_t_1 <X> T_23_7.lc_trk_g0_4
 (0 3)  (1198 115)  (1198 115)  routing T_23_7.glb_netwk_1 <X> T_23_7.wire_logic_cluster/lc_7/clk
 (14 3)  (1212 115)  (1212 115)  routing T_23_7.sp4_v_t_1 <X> T_23_7.lc_trk_g0_4
 (16 3)  (1214 115)  (1214 115)  routing T_23_7.sp4_v_t_1 <X> T_23_7.lc_trk_g0_4
 (17 3)  (1215 115)  (1215 115)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 6)  (1219 118)  (1219 118)  routing T_23_7.wire_logic_cluster/lc_7/out <X> T_23_7.lc_trk_g1_7
 (22 6)  (1220 118)  (1220 118)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (17 7)  (1215 119)  (1215 119)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (15 12)  (1213 124)  (1213 124)  routing T_23_7.rgt_op_1 <X> T_23_7.lc_trk_g3_1
 (17 12)  (1215 124)  (1215 124)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1216 124)  (1216 124)  routing T_23_7.rgt_op_1 <X> T_23_7.lc_trk_g3_1
 (1 14)  (1199 126)  (1199 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (1224 126)  (1224 126)  routing T_23_7.lc_trk_g1_4 <X> T_23_7.wire_logic_cluster/lc_7/in_0
 (27 14)  (1225 126)  (1225 126)  routing T_23_7.lc_trk_g1_7 <X> T_23_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 126)  (1227 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 126)  (1228 126)  routing T_23_7.lc_trk_g1_7 <X> T_23_7.wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 126)  (1230 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 126)  (1231 126)  routing T_23_7.lc_trk_g3_1 <X> T_23_7.wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 126)  (1232 126)  routing T_23_7.lc_trk_g3_1 <X> T_23_7.wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 126)  (1234 126)  LC_7 Logic Functioning bit
 (38 14)  (1236 126)  (1236 126)  LC_7 Logic Functioning bit
 (41 14)  (1239 126)  (1239 126)  LC_7 Logic Functioning bit
 (43 14)  (1241 126)  (1241 126)  LC_7 Logic Functioning bit
 (45 14)  (1243 126)  (1243 126)  LC_7 Logic Functioning bit
 (47 14)  (1245 126)  (1245 126)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (1 15)  (1199 127)  (1199 127)  routing T_23_7.lc_trk_g0_4 <X> T_23_7.wire_logic_cluster/lc_7/s_r
 (27 15)  (1225 127)  (1225 127)  routing T_23_7.lc_trk_g1_4 <X> T_23_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 127)  (1227 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1228 127)  (1228 127)  routing T_23_7.lc_trk_g1_7 <X> T_23_7.wire_logic_cluster/lc_7/in_1
 (36 15)  (1234 127)  (1234 127)  LC_7 Logic Functioning bit
 (37 15)  (1235 127)  (1235 127)  LC_7 Logic Functioning bit
 (38 15)  (1236 127)  (1236 127)  LC_7 Logic Functioning bit
 (39 15)  (1237 127)  (1237 127)  LC_7 Logic Functioning bit
 (41 15)  (1239 127)  (1239 127)  LC_7 Logic Functioning bit
 (43 15)  (1241 127)  (1241 127)  LC_7 Logic Functioning bit


LogicTile_24_7

 (21 0)  (1273 112)  (1273 112)  routing T_24_7.wire_logic_cluster/lc_3/out <X> T_24_7.lc_trk_g0_3
 (22 0)  (1274 112)  (1274 112)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (14 1)  (1266 113)  (1266 113)  routing T_24_7.top_op_0 <X> T_24_7.lc_trk_g0_0
 (15 1)  (1267 113)  (1267 113)  routing T_24_7.top_op_0 <X> T_24_7.lc_trk_g0_0
 (17 1)  (1269 113)  (1269 113)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (1274 113)  (1274 113)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1276 113)  (1276 113)  routing T_24_7.top_op_2 <X> T_24_7.lc_trk_g0_2
 (25 1)  (1277 113)  (1277 113)  routing T_24_7.top_op_2 <X> T_24_7.lc_trk_g0_2
 (4 2)  (1256 114)  (1256 114)  routing T_24_7.sp4_v_b_4 <X> T_24_7.sp4_v_t_37
 (6 2)  (1258 114)  (1258 114)  routing T_24_7.sp4_v_b_4 <X> T_24_7.sp4_v_t_37
 (15 2)  (1267 114)  (1267 114)  routing T_24_7.top_op_5 <X> T_24_7.lc_trk_g0_5
 (17 2)  (1269 114)  (1269 114)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (1274 114)  (1274 114)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1276 114)  (1276 114)  routing T_24_7.top_op_7 <X> T_24_7.lc_trk_g0_7
 (29 2)  (1281 114)  (1281 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 114)  (1284 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 114)  (1286 114)  routing T_24_7.lc_trk_g1_3 <X> T_24_7.wire_logic_cluster/lc_1/in_3
 (35 2)  (1287 114)  (1287 114)  routing T_24_7.lc_trk_g1_6 <X> T_24_7.input_2_1
 (18 3)  (1270 115)  (1270 115)  routing T_24_7.top_op_5 <X> T_24_7.lc_trk_g0_5
 (21 3)  (1273 115)  (1273 115)  routing T_24_7.top_op_7 <X> T_24_7.lc_trk_g0_7
 (22 3)  (1274 115)  (1274 115)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1276 115)  (1276 115)  routing T_24_7.top_op_6 <X> T_24_7.lc_trk_g0_6
 (25 3)  (1277 115)  (1277 115)  routing T_24_7.top_op_6 <X> T_24_7.lc_trk_g0_6
 (26 3)  (1278 115)  (1278 115)  routing T_24_7.lc_trk_g0_3 <X> T_24_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 115)  (1281 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1282 115)  (1282 115)  routing T_24_7.lc_trk_g0_2 <X> T_24_7.wire_logic_cluster/lc_1/in_1
 (31 3)  (1283 115)  (1283 115)  routing T_24_7.lc_trk_g1_3 <X> T_24_7.wire_logic_cluster/lc_1/in_3
 (32 3)  (1284 115)  (1284 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (1286 115)  (1286 115)  routing T_24_7.lc_trk_g1_6 <X> T_24_7.input_2_1
 (35 3)  (1287 115)  (1287 115)  routing T_24_7.lc_trk_g1_6 <X> T_24_7.input_2_1
 (42 3)  (1294 115)  (1294 115)  LC_1 Logic Functioning bit
 (15 4)  (1267 116)  (1267 116)  routing T_24_7.top_op_1 <X> T_24_7.lc_trk_g1_1
 (17 4)  (1269 116)  (1269 116)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (1274 116)  (1274 116)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1276 116)  (1276 116)  routing T_24_7.top_op_3 <X> T_24_7.lc_trk_g1_3
 (8 5)  (1260 117)  (1260 117)  routing T_24_7.sp4_h_r_4 <X> T_24_7.sp4_v_b_4
 (18 5)  (1270 117)  (1270 117)  routing T_24_7.top_op_1 <X> T_24_7.lc_trk_g1_1
 (21 5)  (1273 117)  (1273 117)  routing T_24_7.top_op_3 <X> T_24_7.lc_trk_g1_3
 (22 6)  (1274 118)  (1274 118)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1276 118)  (1276 118)  routing T_24_7.top_op_7 <X> T_24_7.lc_trk_g1_7
 (25 6)  (1277 118)  (1277 118)  routing T_24_7.wire_logic_cluster/lc_6/out <X> T_24_7.lc_trk_g1_6
 (29 6)  (1281 118)  (1281 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 118)  (1284 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 118)  (1286 118)  routing T_24_7.lc_trk_g1_1 <X> T_24_7.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 118)  (1288 118)  LC_3 Logic Functioning bit
 (38 6)  (1290 118)  (1290 118)  LC_3 Logic Functioning bit
 (14 7)  (1266 119)  (1266 119)  routing T_24_7.top_op_4 <X> T_24_7.lc_trk_g1_4
 (15 7)  (1267 119)  (1267 119)  routing T_24_7.top_op_4 <X> T_24_7.lc_trk_g1_4
 (17 7)  (1269 119)  (1269 119)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (1273 119)  (1273 119)  routing T_24_7.top_op_7 <X> T_24_7.lc_trk_g1_7
 (22 7)  (1274 119)  (1274 119)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (36 7)  (1288 119)  (1288 119)  LC_3 Logic Functioning bit
 (38 7)  (1290 119)  (1290 119)  LC_3 Logic Functioning bit
 (27 8)  (1279 120)  (1279 120)  routing T_24_7.lc_trk_g1_4 <X> T_24_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 120)  (1281 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1282 120)  (1282 120)  routing T_24_7.lc_trk_g1_4 <X> T_24_7.wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 120)  (1283 120)  routing T_24_7.lc_trk_g0_5 <X> T_24_7.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 120)  (1284 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 120)  (1288 120)  LC_4 Logic Functioning bit
 (37 8)  (1289 120)  (1289 120)  LC_4 Logic Functioning bit
 (38 8)  (1290 120)  (1290 120)  LC_4 Logic Functioning bit
 (39 8)  (1291 120)  (1291 120)  LC_4 Logic Functioning bit
 (40 8)  (1292 120)  (1292 120)  LC_4 Logic Functioning bit
 (41 8)  (1293 120)  (1293 120)  LC_4 Logic Functioning bit
 (42 8)  (1294 120)  (1294 120)  LC_4 Logic Functioning bit
 (43 8)  (1295 120)  (1295 120)  LC_4 Logic Functioning bit
 (29 9)  (1281 121)  (1281 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (1284 121)  (1284 121)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (1286 121)  (1286 121)  routing T_24_7.lc_trk_g1_1 <X> T_24_7.input_2_4
 (36 9)  (1288 121)  (1288 121)  LC_4 Logic Functioning bit
 (37 9)  (1289 121)  (1289 121)  LC_4 Logic Functioning bit
 (38 9)  (1290 121)  (1290 121)  LC_4 Logic Functioning bit
 (39 9)  (1291 121)  (1291 121)  LC_4 Logic Functioning bit
 (40 9)  (1292 121)  (1292 121)  LC_4 Logic Functioning bit
 (41 9)  (1293 121)  (1293 121)  LC_4 Logic Functioning bit
 (43 9)  (1295 121)  (1295 121)  LC_4 Logic Functioning bit
 (26 10)  (1278 122)  (1278 122)  routing T_24_7.lc_trk_g0_7 <X> T_24_7.wire_logic_cluster/lc_5/in_0
 (29 10)  (1281 122)  (1281 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 122)  (1282 122)  routing T_24_7.lc_trk_g0_6 <X> T_24_7.wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 122)  (1284 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 122)  (1286 122)  routing T_24_7.lc_trk_g1_3 <X> T_24_7.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 122)  (1288 122)  LC_5 Logic Functioning bit
 (37 10)  (1289 122)  (1289 122)  LC_5 Logic Functioning bit
 (38 10)  (1290 122)  (1290 122)  LC_5 Logic Functioning bit
 (39 10)  (1291 122)  (1291 122)  LC_5 Logic Functioning bit
 (41 10)  (1293 122)  (1293 122)  LC_5 Logic Functioning bit
 (42 10)  (1294 122)  (1294 122)  LC_5 Logic Functioning bit
 (43 10)  (1295 122)  (1295 122)  LC_5 Logic Functioning bit
 (50 10)  (1302 122)  (1302 122)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (1278 123)  (1278 123)  routing T_24_7.lc_trk_g0_7 <X> T_24_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 123)  (1281 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1282 123)  (1282 123)  routing T_24_7.lc_trk_g0_6 <X> T_24_7.wire_logic_cluster/lc_5/in_1
 (31 11)  (1283 123)  (1283 123)  routing T_24_7.lc_trk_g1_3 <X> T_24_7.wire_logic_cluster/lc_5/in_3
 (36 11)  (1288 123)  (1288 123)  LC_5 Logic Functioning bit
 (37 11)  (1289 123)  (1289 123)  LC_5 Logic Functioning bit
 (38 11)  (1290 123)  (1290 123)  LC_5 Logic Functioning bit
 (39 11)  (1291 123)  (1291 123)  LC_5 Logic Functioning bit
 (40 11)  (1292 123)  (1292 123)  LC_5 Logic Functioning bit
 (41 11)  (1293 123)  (1293 123)  LC_5 Logic Functioning bit
 (42 11)  (1294 123)  (1294 123)  LC_5 Logic Functioning bit
 (43 11)  (1295 123)  (1295 123)  LC_5 Logic Functioning bit
 (26 12)  (1278 124)  (1278 124)  routing T_24_7.lc_trk_g0_6 <X> T_24_7.wire_logic_cluster/lc_6/in_0
 (27 12)  (1279 124)  (1279 124)  routing T_24_7.lc_trk_g1_4 <X> T_24_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 124)  (1281 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 124)  (1282 124)  routing T_24_7.lc_trk_g1_4 <X> T_24_7.wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 124)  (1283 124)  routing T_24_7.lc_trk_g0_5 <X> T_24_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 124)  (1284 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (1287 124)  (1287 124)  routing T_24_7.lc_trk_g1_7 <X> T_24_7.input_2_6
 (40 12)  (1292 124)  (1292 124)  LC_6 Logic Functioning bit
 (26 13)  (1278 125)  (1278 125)  routing T_24_7.lc_trk_g0_6 <X> T_24_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 125)  (1281 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (1284 125)  (1284 125)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (1286 125)  (1286 125)  routing T_24_7.lc_trk_g1_7 <X> T_24_7.input_2_6
 (35 13)  (1287 125)  (1287 125)  routing T_24_7.lc_trk_g1_7 <X> T_24_7.input_2_6
 (29 14)  (1281 126)  (1281 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 126)  (1284 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 126)  (1286 126)  routing T_24_7.lc_trk_g1_3 <X> T_24_7.wire_logic_cluster/lc_7/in_3
 (43 14)  (1295 126)  (1295 126)  LC_7 Logic Functioning bit
 (47 14)  (1299 126)  (1299 126)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (1302 126)  (1302 126)  Cascade bit: LH_LC07_inmux02_5

 (8 15)  (1260 127)  (1260 127)  routing T_24_7.sp4_h_r_4 <X> T_24_7.sp4_v_t_47
 (9 15)  (1261 127)  (1261 127)  routing T_24_7.sp4_h_r_4 <X> T_24_7.sp4_v_t_47
 (10 15)  (1262 127)  (1262 127)  routing T_24_7.sp4_h_r_4 <X> T_24_7.sp4_v_t_47
 (26 15)  (1278 127)  (1278 127)  routing T_24_7.lc_trk_g0_3 <X> T_24_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 127)  (1281 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1282 127)  (1282 127)  routing T_24_7.lc_trk_g0_2 <X> T_24_7.wire_logic_cluster/lc_7/in_1
 (31 15)  (1283 127)  (1283 127)  routing T_24_7.lc_trk_g1_3 <X> T_24_7.wire_logic_cluster/lc_7/in_3


LogicTile_26_7

 (2 2)  (1350 114)  (1350 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (16 2)  (1364 114)  (1364 114)  routing T_26_7.sp12_h_r_13 <X> T_26_7.lc_trk_g0_5
 (17 2)  (1365 114)  (1365 114)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (0 3)  (1348 115)  (1348 115)  routing T_26_7.glb_netwk_1 <X> T_26_7.wire_logic_cluster/lc_7/clk
 (0 4)  (1348 116)  (1348 116)  routing T_26_7.lc_trk_g3_3 <X> T_26_7.wire_logic_cluster/lc_7/cen
 (1 4)  (1349 116)  (1349 116)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1348 117)  (1348 117)  routing T_26_7.lc_trk_g3_3 <X> T_26_7.wire_logic_cluster/lc_7/cen
 (1 5)  (1349 117)  (1349 117)  routing T_26_7.lc_trk_g3_3 <X> T_26_7.wire_logic_cluster/lc_7/cen
 (21 12)  (1369 124)  (1369 124)  routing T_26_7.sp4_h_r_43 <X> T_26_7.lc_trk_g3_3
 (22 12)  (1370 124)  (1370 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1371 124)  (1371 124)  routing T_26_7.sp4_h_r_43 <X> T_26_7.lc_trk_g3_3
 (24 12)  (1372 124)  (1372 124)  routing T_26_7.sp4_h_r_43 <X> T_26_7.lc_trk_g3_3
 (31 12)  (1379 124)  (1379 124)  routing T_26_7.lc_trk_g0_5 <X> T_26_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (1380 124)  (1380 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (1384 124)  (1384 124)  LC_6 Logic Functioning bit
 (37 12)  (1385 124)  (1385 124)  LC_6 Logic Functioning bit
 (38 12)  (1386 124)  (1386 124)  LC_6 Logic Functioning bit
 (39 12)  (1387 124)  (1387 124)  LC_6 Logic Functioning bit
 (45 12)  (1393 124)  (1393 124)  LC_6 Logic Functioning bit
 (21 13)  (1369 125)  (1369 125)  routing T_26_7.sp4_h_r_43 <X> T_26_7.lc_trk_g3_3
 (36 13)  (1384 125)  (1384 125)  LC_6 Logic Functioning bit
 (37 13)  (1385 125)  (1385 125)  LC_6 Logic Functioning bit
 (38 13)  (1386 125)  (1386 125)  LC_6 Logic Functioning bit
 (39 13)  (1387 125)  (1387 125)  LC_6 Logic Functioning bit


LogicTile_27_7

 (5 10)  (1407 122)  (1407 122)  routing T_27_7.sp4_v_t_43 <X> T_27_7.sp4_h_l_43
 (6 11)  (1408 123)  (1408 123)  routing T_27_7.sp4_v_t_43 <X> T_27_7.sp4_h_l_43


LogicTile_28_7

 (8 6)  (1464 118)  (1464 118)  routing T_28_7.sp4_h_r_8 <X> T_28_7.sp4_h_l_41
 (10 6)  (1466 118)  (1466 118)  routing T_28_7.sp4_h_r_8 <X> T_28_7.sp4_h_l_41


LogicTile_30_7

 (0 0)  (1564 112)  (1564 112)  Negative Clock bit

 (2 2)  (1566 114)  (1566 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1564 115)  (1564 115)  routing T_30_7.glb_netwk_1 <X> T_30_7.wire_logic_cluster/lc_7/clk
 (22 5)  (1586 117)  (1586 117)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1587 117)  (1587 117)  routing T_30_7.sp12_h_l_17 <X> T_30_7.lc_trk_g1_2
 (25 5)  (1589 117)  (1589 117)  routing T_30_7.sp12_h_l_17 <X> T_30_7.lc_trk_g1_2
 (14 8)  (1578 120)  (1578 120)  routing T_30_7.sp4_h_l_21 <X> T_30_7.lc_trk_g2_0
 (15 9)  (1579 121)  (1579 121)  routing T_30_7.sp4_h_l_21 <X> T_30_7.lc_trk_g2_0
 (16 9)  (1580 121)  (1580 121)  routing T_30_7.sp4_h_l_21 <X> T_30_7.lc_trk_g2_0
 (17 9)  (1581 121)  (1581 121)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (17 11)  (1581 123)  (1581 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 12)  (1591 124)  (1591 124)  routing T_30_7.lc_trk_g3_6 <X> T_30_7.wire_logic_cluster/lc_6/in_1
 (28 12)  (1592 124)  (1592 124)  routing T_30_7.lc_trk_g3_6 <X> T_30_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (1593 124)  (1593 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1594 124)  (1594 124)  routing T_30_7.lc_trk_g3_6 <X> T_30_7.wire_logic_cluster/lc_6/in_1
 (32 12)  (1596 124)  (1596 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1598 124)  (1598 124)  routing T_30_7.lc_trk_g1_2 <X> T_30_7.wire_logic_cluster/lc_6/in_3
 (36 12)  (1600 124)  (1600 124)  LC_6 Logic Functioning bit
 (38 12)  (1602 124)  (1602 124)  LC_6 Logic Functioning bit
 (41 12)  (1605 124)  (1605 124)  LC_6 Logic Functioning bit
 (43 12)  (1607 124)  (1607 124)  LC_6 Logic Functioning bit
 (45 12)  (1609 124)  (1609 124)  LC_6 Logic Functioning bit
 (53 12)  (1617 124)  (1617 124)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (28 13)  (1592 125)  (1592 125)  routing T_30_7.lc_trk_g2_0 <X> T_30_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (1593 125)  (1593 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1594 125)  (1594 125)  routing T_30_7.lc_trk_g3_6 <X> T_30_7.wire_logic_cluster/lc_6/in_1
 (31 13)  (1595 125)  (1595 125)  routing T_30_7.lc_trk_g1_2 <X> T_30_7.wire_logic_cluster/lc_6/in_3
 (36 13)  (1600 125)  (1600 125)  LC_6 Logic Functioning bit
 (37 13)  (1601 125)  (1601 125)  LC_6 Logic Functioning bit
 (38 13)  (1602 125)  (1602 125)  LC_6 Logic Functioning bit
 (39 13)  (1603 125)  (1603 125)  LC_6 Logic Functioning bit
 (41 13)  (1605 125)  (1605 125)  LC_6 Logic Functioning bit
 (43 13)  (1607 125)  (1607 125)  LC_6 Logic Functioning bit
 (53 13)  (1617 125)  (1617 125)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (1564 126)  (1564 126)  routing T_30_7.lc_trk_g2_4 <X> T_30_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (1565 126)  (1565 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (1589 126)  (1589 126)  routing T_30_7.wire_logic_cluster/lc_6/out <X> T_30_7.lc_trk_g3_6
 (1 15)  (1565 127)  (1565 127)  routing T_30_7.lc_trk_g2_4 <X> T_30_7.wire_logic_cluster/lc_7/s_r
 (22 15)  (1586 127)  (1586 127)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_32_7

 (13 11)  (1685 123)  (1685 123)  routing T_32_7.sp4_v_b_3 <X> T_32_7.sp4_h_l_45


LogicTile_29_6

 (4 5)  (1514 101)  (1514 101)  routing T_29_6.sp4_v_t_47 <X> T_29_6.sp4_h_r_3


LogicTile_31_6

 (10 0)  (1628 96)  (1628 96)  routing T_31_6.sp4_v_t_45 <X> T_31_6.sp4_h_r_1
 (2 2)  (1620 98)  (1620 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (26 2)  (1644 98)  (1644 98)  routing T_31_6.lc_trk_g2_5 <X> T_31_6.wire_logic_cluster/lc_1/in_0
 (28 2)  (1646 98)  (1646 98)  routing T_31_6.lc_trk_g2_6 <X> T_31_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (1647 98)  (1647 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1648 98)  (1648 98)  routing T_31_6.lc_trk_g2_6 <X> T_31_6.wire_logic_cluster/lc_1/in_1
 (32 2)  (1650 98)  (1650 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1651 98)  (1651 98)  routing T_31_6.lc_trk_g3_1 <X> T_31_6.wire_logic_cluster/lc_1/in_3
 (34 2)  (1652 98)  (1652 98)  routing T_31_6.lc_trk_g3_1 <X> T_31_6.wire_logic_cluster/lc_1/in_3
 (35 2)  (1653 98)  (1653 98)  routing T_31_6.lc_trk_g3_6 <X> T_31_6.input_2_1
 (38 2)  (1656 98)  (1656 98)  LC_1 Logic Functioning bit
 (43 2)  (1661 98)  (1661 98)  LC_1 Logic Functioning bit
 (45 2)  (1663 98)  (1663 98)  LC_1 Logic Functioning bit
 (0 3)  (1618 99)  (1618 99)  routing T_31_6.glb_netwk_1 <X> T_31_6.wire_logic_cluster/lc_7/clk
 (28 3)  (1646 99)  (1646 99)  routing T_31_6.lc_trk_g2_5 <X> T_31_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (1647 99)  (1647 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1648 99)  (1648 99)  routing T_31_6.lc_trk_g2_6 <X> T_31_6.wire_logic_cluster/lc_1/in_1
 (32 3)  (1650 99)  (1650 99)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (1651 99)  (1651 99)  routing T_31_6.lc_trk_g3_6 <X> T_31_6.input_2_1
 (34 3)  (1652 99)  (1652 99)  routing T_31_6.lc_trk_g3_6 <X> T_31_6.input_2_1
 (35 3)  (1653 99)  (1653 99)  routing T_31_6.lc_trk_g3_6 <X> T_31_6.input_2_1
 (36 3)  (1654 99)  (1654 99)  LC_1 Logic Functioning bit
 (38 3)  (1656 99)  (1656 99)  LC_1 Logic Functioning bit
 (17 10)  (1635 106)  (1635 106)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1636 106)  (1636 106)  routing T_31_6.wire_logic_cluster/lc_5/out <X> T_31_6.lc_trk_g2_5
 (27 10)  (1645 106)  (1645 106)  routing T_31_6.lc_trk_g3_5 <X> T_31_6.wire_logic_cluster/lc_5/in_1
 (28 10)  (1646 106)  (1646 106)  routing T_31_6.lc_trk_g3_5 <X> T_31_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (1647 106)  (1647 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1648 106)  (1648 106)  routing T_31_6.lc_trk_g3_5 <X> T_31_6.wire_logic_cluster/lc_5/in_1
 (31 10)  (1649 106)  (1649 106)  routing T_31_6.lc_trk_g2_6 <X> T_31_6.wire_logic_cluster/lc_5/in_3
 (32 10)  (1650 106)  (1650 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1651 106)  (1651 106)  routing T_31_6.lc_trk_g2_6 <X> T_31_6.wire_logic_cluster/lc_5/in_3
 (37 10)  (1655 106)  (1655 106)  LC_5 Logic Functioning bit
 (39 10)  (1657 106)  (1657 106)  LC_5 Logic Functioning bit
 (45 10)  (1663 106)  (1663 106)  LC_5 Logic Functioning bit
 (22 11)  (1640 107)  (1640 107)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (1642 107)  (1642 107)  routing T_31_6.tnl_op_6 <X> T_31_6.lc_trk_g2_6
 (25 11)  (1643 107)  (1643 107)  routing T_31_6.tnl_op_6 <X> T_31_6.lc_trk_g2_6
 (31 11)  (1649 107)  (1649 107)  routing T_31_6.lc_trk_g2_6 <X> T_31_6.wire_logic_cluster/lc_5/in_3
 (37 11)  (1655 107)  (1655 107)  LC_5 Logic Functioning bit
 (39 11)  (1657 107)  (1657 107)  LC_5 Logic Functioning bit
 (17 12)  (1635 108)  (1635 108)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1636 108)  (1636 108)  routing T_31_6.wire_logic_cluster/lc_1/out <X> T_31_6.lc_trk_g3_1
 (26 12)  (1644 108)  (1644 108)  routing T_31_6.lc_trk_g2_6 <X> T_31_6.wire_logic_cluster/lc_6/in_0
 (31 12)  (1649 108)  (1649 108)  routing T_31_6.lc_trk_g3_6 <X> T_31_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (1650 108)  (1650 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1651 108)  (1651 108)  routing T_31_6.lc_trk_g3_6 <X> T_31_6.wire_logic_cluster/lc_6/in_3
 (34 12)  (1652 108)  (1652 108)  routing T_31_6.lc_trk_g3_6 <X> T_31_6.wire_logic_cluster/lc_6/in_3
 (35 12)  (1653 108)  (1653 108)  routing T_31_6.lc_trk_g3_5 <X> T_31_6.input_2_6
 (38 12)  (1656 108)  (1656 108)  LC_6 Logic Functioning bit
 (43 12)  (1661 108)  (1661 108)  LC_6 Logic Functioning bit
 (45 12)  (1663 108)  (1663 108)  LC_6 Logic Functioning bit
 (26 13)  (1644 109)  (1644 109)  routing T_31_6.lc_trk_g2_6 <X> T_31_6.wire_logic_cluster/lc_6/in_0
 (28 13)  (1646 109)  (1646 109)  routing T_31_6.lc_trk_g2_6 <X> T_31_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (1647 109)  (1647 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1649 109)  (1649 109)  routing T_31_6.lc_trk_g3_6 <X> T_31_6.wire_logic_cluster/lc_6/in_3
 (32 13)  (1650 109)  (1650 109)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (1651 109)  (1651 109)  routing T_31_6.lc_trk_g3_5 <X> T_31_6.input_2_6
 (34 13)  (1652 109)  (1652 109)  routing T_31_6.lc_trk_g3_5 <X> T_31_6.input_2_6
 (39 13)  (1657 109)  (1657 109)  LC_6 Logic Functioning bit
 (42 13)  (1660 109)  (1660 109)  LC_6 Logic Functioning bit
 (17 14)  (1635 110)  (1635 110)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1636 110)  (1636 110)  routing T_31_6.wire_logic_cluster/lc_5/out <X> T_31_6.lc_trk_g3_5
 (25 14)  (1643 110)  (1643 110)  routing T_31_6.wire_logic_cluster/lc_6/out <X> T_31_6.lc_trk_g3_6
 (22 15)  (1640 111)  (1640 111)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_32_6

 (0 0)  (1672 96)  (1672 96)  Negative Clock bit

 (2 2)  (1674 98)  (1674 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (1686 98)  (1686 98)  routing T_32_6.sp4_h_l_1 <X> T_32_6.lc_trk_g0_4
 (0 3)  (1672 99)  (1672 99)  routing T_32_6.glb_netwk_1 <X> T_32_6.wire_logic_cluster/lc_7/clk
 (15 3)  (1687 99)  (1687 99)  routing T_32_6.sp4_h_l_1 <X> T_32_6.lc_trk_g0_4
 (16 3)  (1688 99)  (1688 99)  routing T_32_6.sp4_h_l_1 <X> T_32_6.lc_trk_g0_4
 (17 3)  (1689 99)  (1689 99)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (15 4)  (1687 100)  (1687 100)  routing T_32_6.lft_op_1 <X> T_32_6.lc_trk_g1_1
 (17 4)  (1689 100)  (1689 100)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1690 100)  (1690 100)  routing T_32_6.lft_op_1 <X> T_32_6.lc_trk_g1_1
 (29 10)  (1701 106)  (1701 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1702 106)  (1702 106)  routing T_32_6.lc_trk_g0_4 <X> T_32_6.wire_logic_cluster/lc_5/in_1
 (32 10)  (1704 106)  (1704 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1706 106)  (1706 106)  routing T_32_6.lc_trk_g1_1 <X> T_32_6.wire_logic_cluster/lc_5/in_3
 (36 10)  (1708 106)  (1708 106)  LC_5 Logic Functioning bit
 (38 10)  (1710 106)  (1710 106)  LC_5 Logic Functioning bit
 (45 10)  (1717 106)  (1717 106)  LC_5 Logic Functioning bit
 (36 11)  (1708 107)  (1708 107)  LC_5 Logic Functioning bit
 (38 11)  (1710 107)  (1710 107)  LC_5 Logic Functioning bit
 (31 12)  (1703 108)  (1703 108)  routing T_32_6.lc_trk_g3_6 <X> T_32_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (1704 108)  (1704 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1705 108)  (1705 108)  routing T_32_6.lc_trk_g3_6 <X> T_32_6.wire_logic_cluster/lc_6/in_3
 (34 12)  (1706 108)  (1706 108)  routing T_32_6.lc_trk_g3_6 <X> T_32_6.wire_logic_cluster/lc_6/in_3
 (36 12)  (1708 108)  (1708 108)  LC_6 Logic Functioning bit
 (37 12)  (1709 108)  (1709 108)  LC_6 Logic Functioning bit
 (38 12)  (1710 108)  (1710 108)  LC_6 Logic Functioning bit
 (39 12)  (1711 108)  (1711 108)  LC_6 Logic Functioning bit
 (45 12)  (1717 108)  (1717 108)  LC_6 Logic Functioning bit
 (31 13)  (1703 109)  (1703 109)  routing T_32_6.lc_trk_g3_6 <X> T_32_6.wire_logic_cluster/lc_6/in_3
 (36 13)  (1708 109)  (1708 109)  LC_6 Logic Functioning bit
 (37 13)  (1709 109)  (1709 109)  LC_6 Logic Functioning bit
 (38 13)  (1710 109)  (1710 109)  LC_6 Logic Functioning bit
 (39 13)  (1711 109)  (1711 109)  LC_6 Logic Functioning bit
 (25 14)  (1697 110)  (1697 110)  routing T_32_6.sp4_h_r_38 <X> T_32_6.lc_trk_g3_6
 (22 15)  (1694 111)  (1694 111)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1695 111)  (1695 111)  routing T_32_6.sp4_h_r_38 <X> T_32_6.lc_trk_g3_6
 (24 15)  (1696 111)  (1696 111)  routing T_32_6.sp4_h_r_38 <X> T_32_6.lc_trk_g3_6


IO_Tile_33_6

 (14 3)  (1740 99)  (1740 99)  routing T_33_6.span4_vert_t_13 <X> T_33_6.span4_vert_b_1


LogicTile_20_5

 (8 9)  (1044 89)  (1044 89)  routing T_20_5.sp4_v_t_41 <X> T_20_5.sp4_v_b_7
 (10 9)  (1046 89)  (1046 89)  routing T_20_5.sp4_v_t_41 <X> T_20_5.sp4_v_b_7


LogicTile_31_5

 (10 12)  (1628 92)  (1628 92)  routing T_31_5.sp4_v_t_40 <X> T_31_5.sp4_h_r_10


LogicTile_32_5

 (26 0)  (1698 80)  (1698 80)  routing T_32_5.lc_trk_g3_5 <X> T_32_5.wire_logic_cluster/lc_0/in_0
 (29 0)  (1701 80)  (1701 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1702 80)  (1702 80)  routing T_32_5.lc_trk_g0_7 <X> T_32_5.wire_logic_cluster/lc_0/in_1
 (32 0)  (1704 80)  (1704 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1705 80)  (1705 80)  routing T_32_5.lc_trk_g2_1 <X> T_32_5.wire_logic_cluster/lc_0/in_3
 (35 0)  (1707 80)  (1707 80)  routing T_32_5.lc_trk_g2_6 <X> T_32_5.input_2_0
 (38 0)  (1710 80)  (1710 80)  LC_0 Logic Functioning bit
 (43 0)  (1715 80)  (1715 80)  LC_0 Logic Functioning bit
 (45 0)  (1717 80)  (1717 80)  LC_0 Logic Functioning bit
 (27 1)  (1699 81)  (1699 81)  routing T_32_5.lc_trk_g3_5 <X> T_32_5.wire_logic_cluster/lc_0/in_0
 (28 1)  (1700 81)  (1700 81)  routing T_32_5.lc_trk_g3_5 <X> T_32_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (1701 81)  (1701 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1702 81)  (1702 81)  routing T_32_5.lc_trk_g0_7 <X> T_32_5.wire_logic_cluster/lc_0/in_1
 (32 1)  (1704 81)  (1704 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1705 81)  (1705 81)  routing T_32_5.lc_trk_g2_6 <X> T_32_5.input_2_0
 (35 1)  (1707 81)  (1707 81)  routing T_32_5.lc_trk_g2_6 <X> T_32_5.input_2_0
 (36 1)  (1708 81)  (1708 81)  LC_0 Logic Functioning bit
 (38 1)  (1710 81)  (1710 81)  LC_0 Logic Functioning bit
 (2 2)  (1674 82)  (1674 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (21 2)  (1693 82)  (1693 82)  routing T_32_5.sp4_h_l_10 <X> T_32_5.lc_trk_g0_7
 (22 2)  (1694 82)  (1694 82)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1695 82)  (1695 82)  routing T_32_5.sp4_h_l_10 <X> T_32_5.lc_trk_g0_7
 (24 2)  (1696 82)  (1696 82)  routing T_32_5.sp4_h_l_10 <X> T_32_5.lc_trk_g0_7
 (0 3)  (1672 83)  (1672 83)  routing T_32_5.glb_netwk_1 <X> T_32_5.wire_logic_cluster/lc_7/clk
 (21 3)  (1693 83)  (1693 83)  routing T_32_5.sp4_h_l_10 <X> T_32_5.lc_trk_g0_7
 (15 8)  (1687 88)  (1687 88)  routing T_32_5.tnl_op_1 <X> T_32_5.lc_trk_g2_1
 (17 8)  (1689 88)  (1689 88)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (18 9)  (1690 89)  (1690 89)  routing T_32_5.tnl_op_1 <X> T_32_5.lc_trk_g2_1
 (22 11)  (1694 91)  (1694 91)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (1696 91)  (1696 91)  routing T_32_5.tnl_op_6 <X> T_32_5.lc_trk_g2_6
 (25 11)  (1697 91)  (1697 91)  routing T_32_5.tnl_op_6 <X> T_32_5.lc_trk_g2_6
 (15 14)  (1687 94)  (1687 94)  routing T_32_5.tnl_op_5 <X> T_32_5.lc_trk_g3_5
 (17 14)  (1689 94)  (1689 94)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (18 15)  (1690 95)  (1690 95)  routing T_32_5.tnl_op_5 <X> T_32_5.lc_trk_g3_5


IO_Tile_33_5

 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (5 4)  (1731 84)  (1731 84)  routing T_33_5.span4_vert_b_5 <X> T_33_5.lc_trk_g0_5
 (7 4)  (1733 84)  (1733 84)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (10 4)  (1736 84)  (1736 84)  routing T_33_5.lc_trk_g0_5 <X> T_33_5.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_5 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g1_5 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 84)  (1743 84)  IOB_0 IO Functioning bit
 (8 5)  (1734 85)  (1734 85)  routing T_33_5.span4_vert_b_5 <X> T_33_5.lc_trk_g0_5
 (11 5)  (1737 85)  (1737 85)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (4 8)  (1730 88)  (1730 88)  routing T_33_5.logic_op_lft_0 <X> T_33_5.lc_trk_g1_0
 (11 8)  (1737 88)  (1737 88)  routing T_33_5.lc_trk_g1_0 <X> T_33_5.wire_io_cluster/io_0/D_OUT_1
 (4 9)  (1730 89)  (1730 89)  routing T_33_5.logic_op_lft_0 <X> T_33_5.lc_trk_g1_0
 (7 9)  (1733 89)  (1733 89)  Enable bit of Mux _local_links/g1_mux_0 => logic_op_lft_0 lc_trk_g1_0
 (11 9)  (1737 89)  (1737 89)  Enable bit of Mux _io_cluster/in_mux0_2 => lc_trk_g1_0 wire_io_cluster/io_0/D_OUT_1
 (12 10)  (1738 90)  (1738 90)  routing T_33_5.lc_trk_g1_6 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g1_6 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (17 10)  (1743 90)  (1743 90)  IOB_1 IO Functioning bit
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g1_6 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (7 12)  (1733 92)  (1733 92)  Enable bit of Mux _local_links/g1_mux_5 => logic_op_tnl_5 lc_trk_g1_5
 (8 12)  (1734 92)  (1734 92)  routing T_33_5.logic_op_tnl_5 <X> T_33_5.lc_trk_g1_5
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (4 14)  (1730 94)  (1730 94)  routing T_33_5.logic_op_tnl_6 <X> T_33_5.lc_trk_g1_6
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit
 (7 15)  (1733 95)  (1733 95)  Enable bit of Mux _local_links/g1_mux_6 => logic_op_tnl_6 lc_trk_g1_6
 (12 15)  (1738 95)  (1738 95)  routing T_33_5.glb_netwk_1 <X> T_33_5.wire_io_cluster/io_1/outclk
 (15 15)  (1741 95)  (1741 95)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_1 wire_io_cluster/io_1/outclk


IO_Tile_0_4

 (17 2)  (0 66)  (0 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0



RAM_Tile_8_4

 (3 5)  (399 69)  (399 69)  routing T_8_4.sp12_h_l_23 <X> T_8_4.sp12_h_r_0


LogicTile_20_4

 (3 7)  (1039 71)  (1039 71)  routing T_20_4.sp12_h_l_23 <X> T_20_4.sp12_v_t_23


LogicTile_24_4

 (5 12)  (1257 76)  (1257 76)  routing T_24_4.sp4_v_t_44 <X> T_24_4.sp4_h_r_9


LogicTile_28_4

 (5 0)  (1461 64)  (1461 64)  routing T_28_4.sp4_h_l_44 <X> T_28_4.sp4_h_r_0
 (4 1)  (1460 65)  (1460 65)  routing T_28_4.sp4_h_l_44 <X> T_28_4.sp4_h_r_0


LogicTile_32_4

 (0 0)  (1672 64)  (1672 64)  Negative Clock bit

 (1 2)  (1673 66)  (1673 66)  routing T_32_4.glb_netwk_4 <X> T_32_4.wire_logic_cluster/lc_7/clk
 (2 2)  (1674 66)  (1674 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (5 4)  (1677 68)  (1677 68)  routing T_32_4.sp4_h_l_37 <X> T_32_4.sp4_h_r_3
 (21 4)  (1693 68)  (1693 68)  routing T_32_4.wire_logic_cluster/lc_3/out <X> T_32_4.lc_trk_g1_3
 (22 4)  (1694 68)  (1694 68)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (4 5)  (1676 69)  (1676 69)  routing T_32_4.sp4_h_l_37 <X> T_32_4.sp4_h_r_3
 (26 6)  (1698 70)  (1698 70)  routing T_32_4.lc_trk_g3_4 <X> T_32_4.wire_logic_cluster/lc_3/in_0
 (27 6)  (1699 70)  (1699 70)  routing T_32_4.lc_trk_g1_3 <X> T_32_4.wire_logic_cluster/lc_3/in_1
 (29 6)  (1701 70)  (1701 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1703 70)  (1703 70)  routing T_32_4.lc_trk_g2_6 <X> T_32_4.wire_logic_cluster/lc_3/in_3
 (32 6)  (1704 70)  (1704 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1705 70)  (1705 70)  routing T_32_4.lc_trk_g2_6 <X> T_32_4.wire_logic_cluster/lc_3/in_3
 (36 6)  (1708 70)  (1708 70)  LC_3 Logic Functioning bit
 (37 6)  (1709 70)  (1709 70)  LC_3 Logic Functioning bit
 (38 6)  (1710 70)  (1710 70)  LC_3 Logic Functioning bit
 (39 6)  (1711 70)  (1711 70)  LC_3 Logic Functioning bit
 (40 6)  (1712 70)  (1712 70)  LC_3 Logic Functioning bit
 (42 6)  (1714 70)  (1714 70)  LC_3 Logic Functioning bit
 (45 6)  (1717 70)  (1717 70)  LC_3 Logic Functioning bit
 (27 7)  (1699 71)  (1699 71)  routing T_32_4.lc_trk_g3_4 <X> T_32_4.wire_logic_cluster/lc_3/in_0
 (28 7)  (1700 71)  (1700 71)  routing T_32_4.lc_trk_g3_4 <X> T_32_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (1701 71)  (1701 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1702 71)  (1702 71)  routing T_32_4.lc_trk_g1_3 <X> T_32_4.wire_logic_cluster/lc_3/in_1
 (31 7)  (1703 71)  (1703 71)  routing T_32_4.lc_trk_g2_6 <X> T_32_4.wire_logic_cluster/lc_3/in_3
 (36 7)  (1708 71)  (1708 71)  LC_3 Logic Functioning bit
 (38 7)  (1710 71)  (1710 71)  LC_3 Logic Functioning bit
 (41 7)  (1713 71)  (1713 71)  LC_3 Logic Functioning bit
 (43 7)  (1715 71)  (1715 71)  LC_3 Logic Functioning bit
 (51 7)  (1723 71)  (1723 71)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 11)  (1694 75)  (1694 75)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1695 75)  (1695 75)  routing T_32_4.sp4_v_b_46 <X> T_32_4.lc_trk_g2_6
 (24 11)  (1696 75)  (1696 75)  routing T_32_4.sp4_v_b_46 <X> T_32_4.lc_trk_g2_6
 (14 15)  (1686 79)  (1686 79)  routing T_32_4.sp12_v_b_20 <X> T_32_4.lc_trk_g3_4
 (16 15)  (1688 79)  (1688 79)  routing T_32_4.sp12_v_b_20 <X> T_32_4.lc_trk_g3_4
 (17 15)  (1689 79)  (1689 79)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


IO_Tile_33_4

 (17 0)  (1743 64)  (1743 64)  IOB_0 IO Functioning bit
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_3 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g1_3 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (6 10)  (1732 74)  (1732 74)  routing T_33_4.span4_horz_3 <X> T_33_4.lc_trk_g1_3
 (7 10)  (1733 74)  (1733 74)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_3 lc_trk_g1_3
 (8 10)  (1734 74)  (1734 74)  routing T_33_4.span4_horz_3 <X> T_33_4.lc_trk_g1_3
 (12 15)  (1738 79)  (1738 79)  routing T_33_4.glb_netwk_1 <X> T_33_4.wire_io_cluster/io_1/outclk
 (15 15)  (1741 79)  (1741 79)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_1 wire_io_cluster/io_1/outclk


LogicTile_22_3

 (3 12)  (1147 60)  (1147 60)  routing T_22_3.sp12_v_t_22 <X> T_22_3.sp12_h_r_1


LogicTile_29_3

 (2 6)  (1512 54)  (1512 54)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_32_3

 (11 14)  (1683 62)  (1683 62)  routing T_32_3.sp4_h_l_43 <X> T_32_3.sp4_v_t_46


LogicTile_32_2

 (3 6)  (1675 38)  (1675 38)  routing T_32_2.sp12_h_r_0 <X> T_32_2.sp12_v_t_23
 (3 7)  (1675 39)  (1675 39)  routing T_32_2.sp12_h_r_0 <X> T_32_2.sp12_v_t_23


IO_Tile_33_2

 (17 1)  (1743 33)  (1743 33)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (3 9)  (1729 41)  (1729 41)  IO control bit: BIORIGHT_IE_0



LogicTile_16_1

 (17 3)  (833 19)  (833 19)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 4)  (842 20)  (842 20)  routing T_16_1.lc_trk_g0_4 <X> T_16_1.wire_logic_cluster/lc_2/in_0
 (36 4)  (852 20)  (852 20)  LC_2 Logic Functioning bit
 (38 4)  (854 20)  (854 20)  LC_2 Logic Functioning bit
 (41 4)  (857 20)  (857 20)  LC_2 Logic Functioning bit
 (43 4)  (859 20)  (859 20)  LC_2 Logic Functioning bit
 (29 5)  (845 21)  (845 21)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (853 21)  (853 21)  LC_2 Logic Functioning bit
 (39 5)  (855 21)  (855 21)  LC_2 Logic Functioning bit
 (40 5)  (856 21)  (856 21)  LC_2 Logic Functioning bit
 (42 5)  (858 21)  (858 21)  LC_2 Logic Functioning bit
 (53 5)  (869 21)  (869 21)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (0 6)  (816 22)  (816 22)  routing T_16_1.glb_netwk_3 <X> T_16_1.glb2local_0
 (1 6)  (817 22)  (817 22)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_3 glb2local_0
 (0 7)  (816 23)  (816 23)  routing T_16_1.glb_netwk_3 <X> T_16_1.glb2local_0


LogicTile_20_1

 (8 13)  (1044 29)  (1044 29)  routing T_20_1.sp4_v_t_42 <X> T_20_1.sp4_v_b_10
 (10 13)  (1046 29)  (1046 29)  routing T_20_1.sp4_v_t_42 <X> T_20_1.sp4_v_b_10


GlobalNetwork_0_0

 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_13_0

 (14 4)  (690 11)  (690 11)  routing T_13_0.lc_trk_g1_2 <X> T_13_0.fabout
 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_2 <X> T_13_0.fabout
 (4 11)  (670 5)  (670 5)  routing T_13_0.span4_horz_r_2 <X> T_13_0.lc_trk_g1_2
 (5 11)  (671 5)  (671 5)  routing T_13_0.span4_horz_r_2 <X> T_13_0.lc_trk_g1_2
 (7 11)  (673 5)  (673 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_2 lc_trk_g1_2


IO_Tile_14_0

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 4)  (734 11)  (734 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_7

 (3 4)  (735 11)  (735 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_8

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6

 (3 7)  (735 9)  (735 9)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_9



IO_Tile_15_0

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7



IO_Tile_16_0

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 9)  (821 6)  (821 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (12 6)  (908 8)  (908 8)  routing T_17_0.span4_vert_37 <X> T_17_0.span4_horz_l_14
 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5



IO_Tile_20_0

 (14 4)  (1072 11)  (1072 11)  routing T_20_0.lc_trk_g1_2 <X> T_20_0.fabout
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 fabout
 (14 5)  (1072 10)  (1072 10)  routing T_20_0.lc_trk_g1_2 <X> T_20_0.fabout
 (4 10)  (1052 4)  (1052 4)  routing T_20_0.span4_vert_10 <X> T_20_0.lc_trk_g1_2
 (4 11)  (1052 5)  (1052 5)  routing T_20_0.span4_vert_10 <X> T_20_0.lc_trk_g1_2
 (6 11)  (1054 5)  (1054 5)  routing T_20_0.span4_vert_10 <X> T_20_0.lc_trk_g1_2
 (7 11)  (1055 5)  (1055 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_10 lc_trk_g1_2

