#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Nov 17 15:54:24 2016
# Process ID: 19295
# Current directory: /home/asautaux/yarr/pcie_lite_wb_2/pcie_lite_wb_2.runs/synth_1
# Command line: vivado -log xilinx_pcie_2_1_ep_7x.vds -mode batch -messageDb vivado.pb -notrace -source xilinx_pcie_2_1_ep_7x.tcl
# Log file: /home/asautaux/yarr/pcie_lite_wb_2/pcie_lite_wb_2.runs/synth_1/xilinx_pcie_2_1_ep_7x.vds
# Journal file: /home/asautaux/yarr/pcie_lite_wb_2/pcie_lite_wb_2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source xilinx_pcie_2_1_ep_7x.tcl -notrace
Command: synth_design -top xilinx_pcie_2_1_ep_7x -part xc7k160tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19300 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1129.277 ; gain = 154.137 ; free physical = 12218 ; free virtual = 21673
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'xilinx_pcie_2_1_ep_7x' [/home/asautaux/yarr/pcie_lite_wb_2/pcie_lite_wb_2.srcs/sources_1/imports/pcie_7x_0/example_design/xilinx_pcie_2_1_ep_7x.vhd:91]
	Parameter INIT_PATTERN_WIDTH bound to: 8 - type: integer 
	Parameter INIT_PATTERN1 bound to: 8'b00010010 
	Parameter INIT_PATTERN2 bound to: 8'b10011010 
	Parameter PCIE_EXT_CLK bound to: FALSE - type: string 
	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-113] binding component instance 'refclk_ibuf' to cell 'IBUFDS_GTE2' [/home/asautaux/yarr/pcie_lite_wb_2/pcie_lite_wb_2.srcs/sources_1/imports/pcie_7x_0/example_design/xilinx_pcie_2_1_ep_7x.vhd:313]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'sys_reset_n_ibuf' to cell 'IBUF' [/home/asautaux/yarr/pcie_lite_wb_2/pcie_lite_wb_2.srcs/sources_1/imports/pcie_7x_0/example_design/xilinx_pcie_2_1_ep_7x.vhd:321]
INFO: [Synth 8-3491] module 'pcie_7x_0' declared at '/home/asautaux/yarr/pcie_lite_wb_2/pcie_lite_wb_2.runs/synth_1/.Xil/Vivado-19295-spikepig.dhcp.lbl.gov/realtime/pcie_7x_0_stub.vhdl:5' bound to instance 'pcie_7x_0_i' of component 'pcie_7x_0' [/home/asautaux/yarr/pcie_lite_wb_2/pcie_lite_wb_2.srcs/sources_1/imports/pcie_7x_0/example_design/xilinx_pcie_2_1_ep_7x.vhd:335]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0' [/home/asautaux/yarr/pcie_lite_wb_2/pcie_lite_wb_2.runs/synth_1/.Xil/Vivado-19295-spikepig.dhcp.lbl.gov/realtime/pcie_7x_0_stub.vhdl:44]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TCQ bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'pcie_app_7x' declared at '/home/asautaux/yarr/pcie_lite_wb_2/pcie_lite_wb_2.srcs/sources_1/imports/pcie_7x_0/example_design/pcie_app_7x.vhd:63' bound to instance 'app' of component 'pcie_app_7x' [/home/asautaux/yarr/pcie_lite_wb_2/pcie_lite_wb_2.srcs/sources_1/imports/pcie_7x_0/example_design/xilinx_pcie_2_1_ep_7x.vhd:417]
INFO: [Synth 8-638] synthesizing module 'pcie_app_7x' [/home/asautaux/yarr/pcie_lite_wb_2/pcie_lite_wb_2.srcs/sources_1/imports/pcie_7x_0/example_design/pcie_app_7x.vhd:109]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TCQ bound to: 1000 - type: integer 
	Parameter axis_data_width_c bound to: 64 - type: integer 
	Parameter axis_rx_tkeep_width_c bound to: 8 - type: integer 
	Parameter axis_rx_tuser_width_c bound to: 22 - type: integer 
	Parameter wb_address_width_c bound to: 15 - type: integer 
	Parameter wb_data_width_c bound to: 32 - type: integer 
	Parameter axis_data_width_c bound to: 64 - type: integer 
	Parameter wb_address_width_c bound to: 15 - type: integer 
	Parameter wb_data_width_c bound to: 32 - type: integer 
	Parameter address_mask_c bound to: 32'b00000000000000000000000011111111 
INFO: [Synth 8-3491] module 'axis_rx' declared at '/home/asautaux/yarr/pcie_lite_wb_2/pcie_lite_wb_2.srcs/sources_1/imports/Downloads/axis_rx.vhd:5' bound to instance 'u1' of component 'axis_rx' [/home/asautaux/yarr/pcie_lite_wb_2/pcie_lite_wb_2.srcs/sources_1/imports/pcie_7x_0/example_design/pcie_app_7x.vhd:251]
INFO: [Synth 8-638] synthesizing module 'axis_rx' [/home/asautaux/yarr/pcie_lite_wb_2/pcie_lite_wb_2.srcs/sources_1/imports/Downloads/axis_rx.vhd:42]
	Parameter axis_data_width_c bound to: 64 - type: integer 
	Parameter wb_address_width_c bound to: 15 - type: integer 
	Parameter wb_data_width_c bound to: 32 - type: integer 
	Parameter address_mask_c bound to: 255 - type: integer 
WARNING: [Synth 8-614] signal 'wb_we_s' is read in the process but is not in the sensitivity list [/home/asautaux/yarr/pcie_lite_wb_2/pcie_lite_wb_2.srcs/sources_1/imports/Downloads/axis_rx.vhd:268]
WARNING: [Synth 8-614] signal 'data_s' is read in the process but is not in the sensitivity list [/home/asautaux/yarr/pcie_lite_wb_2/pcie_lite_wb_2.srcs/sources_1/imports/Downloads/axis_rx.vhd:268]
WARNING: [Synth 8-614] signal 'address_s' is read in the process but is not in the sensitivity list [/home/asautaux/yarr/pcie_lite_wb_2/pcie_lite_wb_2.srcs/sources_1/imports/Downloads/axis_rx.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'axis_rx' (1#1) [/home/asautaux/yarr/pcie_lite_wb_2/pcie_lite_wb_2.srcs/sources_1/imports/Downloads/axis_rx.vhd:42]
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'bram_wbs' declared at '/home/asautaux/yarr/pcie_lite_wb_2/pcie_lite_wb_2.srcs/sources_1/imports/Downloads/bcf_bram_wbs.vhd:27' bound to instance 'u2' of component 'bram_wbs' [/home/asautaux/yarr/pcie_lite_wb_2/pcie_lite_wb_2.srcs/sources_1/imports/pcie_7x_0/example_design/pcie_app_7x.vhd:280]
INFO: [Synth 8-638] synthesizing module 'bram_wbs' [/home/asautaux/yarr/pcie_lite_wb_2/pcie_lite_wb_2.srcs/sources_1/imports/Downloads/bcf_bram_wbs.vhd:51]
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
