/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* Vo */
.set Vo__0__DM__MASK, 0xE00000
.set Vo__0__DM__SHIFT, 21
.set Vo__0__DR, CYREG_PRT3_DR
.set Vo__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Vo__0__HSIOM_MASK, 0xF0000000
.set Vo__0__HSIOM_SHIFT, 28
.set Vo__0__INTCFG, CYREG_PRT3_INTCFG
.set Vo__0__INTSTAT, CYREG_PRT3_INTSTAT
.set Vo__0__MASK, 0x80
.set Vo__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set Vo__0__OUT_SEL_SHIFT, 14
.set Vo__0__OUT_SEL_VAL, 3
.set Vo__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Vo__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Vo__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Vo__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Vo__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Vo__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Vo__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Vo__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Vo__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Vo__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Vo__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Vo__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Vo__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Vo__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Vo__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Vo__0__PC, CYREG_PRT3_PC
.set Vo__0__PC2, CYREG_PRT3_PC2
.set Vo__0__PORT, 3
.set Vo__0__PS, CYREG_PRT3_PS
.set Vo__0__SHIFT, 7
.set Vo__DR, CYREG_PRT3_DR
.set Vo__INTCFG, CYREG_PRT3_INTCFG
.set Vo__INTSTAT, CYREG_PRT3_INTSTAT
.set Vo__MASK, 0x80
.set Vo__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Vo__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Vo__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Vo__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Vo__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Vo__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Vo__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Vo__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Vo__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Vo__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Vo__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Vo__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Vo__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Vo__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Vo__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Vo__PC, CYREG_PRT3_PC
.set Vo__PC2, CYREG_PRT3_PC2
.set Vo__PORT, 3
.set Vo__PS, CYREG_PRT3_PS
.set Vo__SHIFT, 7

/* LCD */
.set LCD_LCDPort__0__DM__MASK, 0x07
.set LCD_LCDPort__0__DM__SHIFT, 0
.set LCD_LCDPort__0__DR, CYREG_PRT0_DR
.set LCD_LCDPort__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LCD_LCDPort__0__HSIOM_MASK, 0x0000000F
.set LCD_LCDPort__0__HSIOM_SHIFT, 0
.set LCD_LCDPort__0__INTCFG, CYREG_PRT0_INTCFG
.set LCD_LCDPort__0__INTSTAT, CYREG_PRT0_INTSTAT
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LCD_LCDPort__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LCD_LCDPort__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LCD_LCDPort__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LCD_LCDPort__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LCD_LCDPort__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LCD_LCDPort__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LCD_LCDPort__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LCD_LCDPort__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LCD_LCDPort__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LCD_LCDPort__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LCD_LCDPort__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LCD_LCDPort__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LCD_LCDPort__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LCD_LCDPort__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LCD_LCDPort__0__PC, CYREG_PRT0_PC
.set LCD_LCDPort__0__PC2, CYREG_PRT0_PC2
.set LCD_LCDPort__0__PORT, 0
.set LCD_LCDPort__0__PS, CYREG_PRT0_PS
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__DM__MASK, 0x38
.set LCD_LCDPort__1__DM__SHIFT, 3
.set LCD_LCDPort__1__DR, CYREG_PRT0_DR
.set LCD_LCDPort__1__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LCD_LCDPort__1__HSIOM_MASK, 0x000000F0
.set LCD_LCDPort__1__HSIOM_SHIFT, 4
.set LCD_LCDPort__1__INTCFG, CYREG_PRT0_INTCFG
.set LCD_LCDPort__1__INTSTAT, CYREG_PRT0_INTSTAT
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LCD_LCDPort__1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LCD_LCDPort__1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LCD_LCDPort__1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LCD_LCDPort__1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LCD_LCDPort__1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LCD_LCDPort__1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LCD_LCDPort__1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LCD_LCDPort__1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LCD_LCDPort__1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LCD_LCDPort__1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LCD_LCDPort__1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LCD_LCDPort__1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LCD_LCDPort__1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LCD_LCDPort__1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LCD_LCDPort__1__PC, CYREG_PRT0_PC
.set LCD_LCDPort__1__PC2, CYREG_PRT0_PC2
.set LCD_LCDPort__1__PORT, 0
.set LCD_LCDPort__1__PS, CYREG_PRT0_PS
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__DM__MASK, 0x1C0
.set LCD_LCDPort__2__DM__SHIFT, 6
.set LCD_LCDPort__2__DR, CYREG_PRT0_DR
.set LCD_LCDPort__2__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LCD_LCDPort__2__HSIOM_MASK, 0x00000F00
.set LCD_LCDPort__2__HSIOM_SHIFT, 8
.set LCD_LCDPort__2__INTCFG, CYREG_PRT0_INTCFG
.set LCD_LCDPort__2__INTSTAT, CYREG_PRT0_INTSTAT
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LCD_LCDPort__2__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LCD_LCDPort__2__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LCD_LCDPort__2__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LCD_LCDPort__2__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LCD_LCDPort__2__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LCD_LCDPort__2__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LCD_LCDPort__2__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LCD_LCDPort__2__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LCD_LCDPort__2__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LCD_LCDPort__2__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LCD_LCDPort__2__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LCD_LCDPort__2__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LCD_LCDPort__2__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LCD_LCDPort__2__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LCD_LCDPort__2__PC, CYREG_PRT0_PC
.set LCD_LCDPort__2__PC2, CYREG_PRT0_PC2
.set LCD_LCDPort__2__PORT, 0
.set LCD_LCDPort__2__PS, CYREG_PRT0_PS
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__DM__MASK, 0xE00
.set LCD_LCDPort__3__DM__SHIFT, 9
.set LCD_LCDPort__3__DR, CYREG_PRT0_DR
.set LCD_LCDPort__3__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LCD_LCDPort__3__HSIOM_MASK, 0x0000F000
.set LCD_LCDPort__3__HSIOM_SHIFT, 12
.set LCD_LCDPort__3__INTCFG, CYREG_PRT0_INTCFG
.set LCD_LCDPort__3__INTSTAT, CYREG_PRT0_INTSTAT
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LCD_LCDPort__3__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LCD_LCDPort__3__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LCD_LCDPort__3__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LCD_LCDPort__3__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LCD_LCDPort__3__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LCD_LCDPort__3__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LCD_LCDPort__3__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LCD_LCDPort__3__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LCD_LCDPort__3__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LCD_LCDPort__3__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LCD_LCDPort__3__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LCD_LCDPort__3__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LCD_LCDPort__3__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LCD_LCDPort__3__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LCD_LCDPort__3__PC, CYREG_PRT0_PC
.set LCD_LCDPort__3__PC2, CYREG_PRT0_PC2
.set LCD_LCDPort__3__PORT, 0
.set LCD_LCDPort__3__PS, CYREG_PRT0_PS
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__DM__MASK, 0x7000
.set LCD_LCDPort__4__DM__SHIFT, 12
.set LCD_LCDPort__4__DR, CYREG_PRT0_DR
.set LCD_LCDPort__4__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LCD_LCDPort__4__HSIOM_MASK, 0x000F0000
.set LCD_LCDPort__4__HSIOM_SHIFT, 16
.set LCD_LCDPort__4__INTCFG, CYREG_PRT0_INTCFG
.set LCD_LCDPort__4__INTSTAT, CYREG_PRT0_INTSTAT
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LCD_LCDPort__4__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LCD_LCDPort__4__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LCD_LCDPort__4__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LCD_LCDPort__4__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LCD_LCDPort__4__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LCD_LCDPort__4__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LCD_LCDPort__4__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LCD_LCDPort__4__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LCD_LCDPort__4__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LCD_LCDPort__4__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LCD_LCDPort__4__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LCD_LCDPort__4__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LCD_LCDPort__4__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LCD_LCDPort__4__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LCD_LCDPort__4__PC, CYREG_PRT0_PC
.set LCD_LCDPort__4__PC2, CYREG_PRT0_PC2
.set LCD_LCDPort__4__PORT, 0
.set LCD_LCDPort__4__PS, CYREG_PRT0_PS
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__DM__MASK, 0x38000
.set LCD_LCDPort__5__DM__SHIFT, 15
.set LCD_LCDPort__5__DR, CYREG_PRT0_DR
.set LCD_LCDPort__5__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LCD_LCDPort__5__HSIOM_MASK, 0x00F00000
.set LCD_LCDPort__5__HSIOM_SHIFT, 20
.set LCD_LCDPort__5__INTCFG, CYREG_PRT0_INTCFG
.set LCD_LCDPort__5__INTSTAT, CYREG_PRT0_INTSTAT
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LCD_LCDPort__5__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LCD_LCDPort__5__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LCD_LCDPort__5__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LCD_LCDPort__5__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LCD_LCDPort__5__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LCD_LCDPort__5__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LCD_LCDPort__5__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LCD_LCDPort__5__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LCD_LCDPort__5__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LCD_LCDPort__5__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LCD_LCDPort__5__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LCD_LCDPort__5__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LCD_LCDPort__5__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LCD_LCDPort__5__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LCD_LCDPort__5__PC, CYREG_PRT0_PC
.set LCD_LCDPort__5__PC2, CYREG_PRT0_PC2
.set LCD_LCDPort__5__PORT, 0
.set LCD_LCDPort__5__PS, CYREG_PRT0_PS
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__DM__MASK, 0x1C0000
.set LCD_LCDPort__6__DM__SHIFT, 18
.set LCD_LCDPort__6__DR, CYREG_PRT0_DR
.set LCD_LCDPort__6__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LCD_LCDPort__6__HSIOM_MASK, 0x0F000000
.set LCD_LCDPort__6__HSIOM_SHIFT, 24
.set LCD_LCDPort__6__INTCFG, CYREG_PRT0_INTCFG
.set LCD_LCDPort__6__INTSTAT, CYREG_PRT0_INTSTAT
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LCD_LCDPort__6__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LCD_LCDPort__6__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LCD_LCDPort__6__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LCD_LCDPort__6__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LCD_LCDPort__6__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LCD_LCDPort__6__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LCD_LCDPort__6__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LCD_LCDPort__6__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LCD_LCDPort__6__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LCD_LCDPort__6__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LCD_LCDPort__6__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LCD_LCDPort__6__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LCD_LCDPort__6__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LCD_LCDPort__6__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LCD_LCDPort__6__PC, CYREG_PRT0_PC
.set LCD_LCDPort__6__PC2, CYREG_PRT0_PC2
.set LCD_LCDPort__6__PORT, 0
.set LCD_LCDPort__6__PS, CYREG_PRT0_PS
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__DR, CYREG_PRT0_DR
.set LCD_LCDPort__INTCFG, CYREG_PRT0_INTCFG
.set LCD_LCDPort__INTSTAT, CYREG_PRT0_INTSTAT
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LCD_LCDPort__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LCD_LCDPort__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LCD_LCDPort__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LCD_LCDPort__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LCD_LCDPort__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LCD_LCDPort__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LCD_LCDPort__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LCD_LCDPort__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LCD_LCDPort__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LCD_LCDPort__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LCD_LCDPort__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LCD_LCDPort__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LCD_LCDPort__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LCD_LCDPort__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LCD_LCDPort__PC, CYREG_PRT0_PC
.set LCD_LCDPort__PC2, CYREG_PRT0_PC2
.set LCD_LCDPort__PORT, 0
.set LCD_LCDPort__PS, CYREG_PRT0_PS
.set LCD_LCDPort__SHIFT, 0

/* PWM */
.set PWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set PWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set PWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set PWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set PWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set PWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set PWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set PWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set PWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set PWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set PWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set PWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set PWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2
.set PWM_INT__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set PWM_INT__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set PWM_INT__INTC_MASK, 0x10000
.set PWM_INT__INTC_NUMBER, 16
.set PWM_INT__INTC_PRIOR_MASK, 0xC0
.set PWM_INT__INTC_PRIOR_NUM, 1
.set PWM_INT__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set PWM_INT__INTC_SET_EN_REG, CYREG_CM0_ISER
.set PWM_INT__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Comp_1 */
.set Comp_1_cy_psoc4_abuf__COMP_STAT, CYREG_CTBM_COMP_STAT
.set Comp_1_cy_psoc4_abuf__COMP_STAT_SHIFT, 0
.set Comp_1_cy_psoc4_abuf__CTBM_CTB_CTRL, CYREG_CTBM_CTB_CTRL
.set Comp_1_cy_psoc4_abuf__INTR, CYREG_CTBM_INTR
.set Comp_1_cy_psoc4_abuf__INTR_MASK, CYREG_CTBM_INTR_MASK
.set Comp_1_cy_psoc4_abuf__INTR_MASK_SHIFT, 0
.set Comp_1_cy_psoc4_abuf__INTR_MASKED, CYREG_CTBM_INTR_MASKED
.set Comp_1_cy_psoc4_abuf__INTR_MASKED_SHIFT, 0
.set Comp_1_cy_psoc4_abuf__INTR_SET, CYREG_CTBM_INTR_SET
.set Comp_1_cy_psoc4_abuf__INTR_SET_SHIFT, 0
.set Comp_1_cy_psoc4_abuf__INTR_SHIFT, 0
.set Comp_1_cy_psoc4_abuf__OA_COMP_TRIM, CYREG_CTBM_OA0_COMP_TRIM
.set Comp_1_cy_psoc4_abuf__OA_NUMBER, 0
.set Comp_1_cy_psoc4_abuf__OA_OFFSET_TRIM, CYREG_CTBM_OA0_OFFSET_TRIM
.set Comp_1_cy_psoc4_abuf__OA_RES_CTRL, CYREG_CTBM_OA_RES0_CTRL
.set Comp_1_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM, CYREG_CTBM_OA0_SLOPE_OFFSET_TRIM
.set Comp_1_cy_psoc4_abuf__OA_SW, CYREG_CTBM_OA0_SW
.set Comp_1_cy_psoc4_abuf__OA_SW_CLEAR, CYREG_CTBM_OA0_SW_CLEAR

/* IDAC_1 */
.set IDAC_1_cy_psoc4_idac__CONTROL, CYREG_CSD_CONFIG
.set IDAC_1_cy_psoc4_idac__CSD_IDAC, CYREG_CSD_IDAC
.set IDAC_1_cy_psoc4_idac__CSD_IDAC_SHIFT, 0
.set IDAC_1_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD_TRIM1
.set IDAC_1_cy_psoc4_idac__CSD_TRIM1_SHIFT, 0
.set IDAC_1_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD_TRIM2
.set IDAC_1_cy_psoc4_idac__CSD_TRIM2_SHIFT, 0
.set IDAC_1_cy_psoc4_idac__IDAC_NUMBER, 1
.set IDAC_1_cy_psoc4_idac__POLARITY, CYREG_CSD_CONFIG
.set IDAC_1_cy_psoc4_idac__POLARITY_SHIFT, 16

/* Vi_inv */
.set Vi_inv__0__DM__MASK, 0x38
.set Vi_inv__0__DM__SHIFT, 3
.set Vi_inv__0__DR, CYREG_PRT1_DR
.set Vi_inv__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Vi_inv__0__HSIOM_MASK, 0x000000F0
.set Vi_inv__0__HSIOM_SHIFT, 4
.set Vi_inv__0__INTCFG, CYREG_PRT1_INTCFG
.set Vi_inv__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Vi_inv__0__MASK, 0x02
.set Vi_inv__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Vi_inv__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Vi_inv__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Vi_inv__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Vi_inv__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Vi_inv__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Vi_inv__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Vi_inv__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Vi_inv__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Vi_inv__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Vi_inv__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Vi_inv__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Vi_inv__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Vi_inv__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Vi_inv__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Vi_inv__0__PC, CYREG_PRT1_PC
.set Vi_inv__0__PC2, CYREG_PRT1_PC2
.set Vi_inv__0__PORT, 1
.set Vi_inv__0__PS, CYREG_PRT1_PS
.set Vi_inv__0__SHIFT, 1
.set Vi_inv__DR, CYREG_PRT1_DR
.set Vi_inv__INTCFG, CYREG_PRT1_INTCFG
.set Vi_inv__INTSTAT, CYREG_PRT1_INTSTAT
.set Vi_inv__MASK, 0x02
.set Vi_inv__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Vi_inv__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Vi_inv__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Vi_inv__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Vi_inv__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Vi_inv__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Vi_inv__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Vi_inv__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Vi_inv__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Vi_inv__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Vi_inv__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Vi_inv__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Vi_inv__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Vi_inv__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Vi_inv__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Vi_inv__PC, CYREG_PRT1_PC
.set Vi_inv__PC2, CYREG_PRT1_PC2
.set Vi_inv__PORT, 1
.set Vi_inv__PS, CYREG_PRT1_PS
.set Vi_inv__SHIFT, 1

/* Clock_1 */
.set Clock_1__DIVIDER_MASK, 0x0000FFFF
.set Clock_1__ENABLE, CYREG_CLK_DIVIDER_A00
.set Clock_1__ENABLE_MASK, 0x80000000
.set Clock_1__MASK, 0x80000000
.set Clock_1__REGISTER, CYREG_CLK_DIVIDER_A00

/* DEC_INT */
.set DEC_INT__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set DEC_INT__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set DEC_INT__INTC_MASK, 0x08
.set DEC_INT__INTC_NUMBER, 3
.set DEC_INT__INTC_PRIOR_MASK, 0xC0000000
.set DEC_INT__INTC_PRIOR_NUM, 3
.set DEC_INT__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set DEC_INT__INTC_SET_EN_REG, CYREG_CM0_ISER
.set DEC_INT__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* INC_INT */
.set INC_INT__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set INC_INT__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set INC_INT__INTC_MASK, 0x04
.set INC_INT__INTC_NUMBER, 2
.set INC_INT__INTC_PRIOR_MASK, 0xC00000
.set INC_INT__INTC_PRIOR_NUM, 3
.set INC_INT__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set INC_INT__INTC_SET_EN_REG, CYREG_CM0_ISER
.set INC_INT__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* PIN_DEC */
.set PIN_DEC__0__DM__MASK, 0x07
.set PIN_DEC__0__DM__SHIFT, 0
.set PIN_DEC__0__DR, CYREG_PRT3_DR
.set PIN_DEC__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set PIN_DEC__0__HSIOM_MASK, 0x0000000F
.set PIN_DEC__0__HSIOM_SHIFT, 0
.set PIN_DEC__0__INTCFG, CYREG_PRT3_INTCFG
.set PIN_DEC__0__INTSTAT, CYREG_PRT3_INTSTAT
.set PIN_DEC__0__MASK, 0x01
.set PIN_DEC__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set PIN_DEC__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set PIN_DEC__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set PIN_DEC__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set PIN_DEC__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set PIN_DEC__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set PIN_DEC__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set PIN_DEC__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set PIN_DEC__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set PIN_DEC__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set PIN_DEC__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set PIN_DEC__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set PIN_DEC__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set PIN_DEC__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set PIN_DEC__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set PIN_DEC__0__PC, CYREG_PRT3_PC
.set PIN_DEC__0__PC2, CYREG_PRT3_PC2
.set PIN_DEC__0__PORT, 3
.set PIN_DEC__0__PS, CYREG_PRT3_PS
.set PIN_DEC__0__SHIFT, 0
.set PIN_DEC__DR, CYREG_PRT3_DR
.set PIN_DEC__INTCFG, CYREG_PRT3_INTCFG
.set PIN_DEC__INTSTAT, CYREG_PRT3_INTSTAT
.set PIN_DEC__MASK, 0x01
.set PIN_DEC__PA__CFG0, CYREG_UDB_PA3_CFG0
.set PIN_DEC__PA__CFG1, CYREG_UDB_PA3_CFG1
.set PIN_DEC__PA__CFG10, CYREG_UDB_PA3_CFG10
.set PIN_DEC__PA__CFG11, CYREG_UDB_PA3_CFG11
.set PIN_DEC__PA__CFG12, CYREG_UDB_PA3_CFG12
.set PIN_DEC__PA__CFG13, CYREG_UDB_PA3_CFG13
.set PIN_DEC__PA__CFG14, CYREG_UDB_PA3_CFG14
.set PIN_DEC__PA__CFG2, CYREG_UDB_PA3_CFG2
.set PIN_DEC__PA__CFG3, CYREG_UDB_PA3_CFG3
.set PIN_DEC__PA__CFG4, CYREG_UDB_PA3_CFG4
.set PIN_DEC__PA__CFG5, CYREG_UDB_PA3_CFG5
.set PIN_DEC__PA__CFG6, CYREG_UDB_PA3_CFG6
.set PIN_DEC__PA__CFG7, CYREG_UDB_PA3_CFG7
.set PIN_DEC__PA__CFG8, CYREG_UDB_PA3_CFG8
.set PIN_DEC__PA__CFG9, CYREG_UDB_PA3_CFG9
.set PIN_DEC__PC, CYREG_PRT3_PC
.set PIN_DEC__PC2, CYREG_PRT3_PC2
.set PIN_DEC__PORT, 3
.set PIN_DEC__PS, CYREG_PRT3_PS
.set PIN_DEC__SHIFT, 0
.set PIN_DEC__SNAP, CYREG_PRT3_INTSTAT

/* PIN_INC */
.set PIN_INC__0__DM__MASK, 0x07
.set PIN_INC__0__DM__SHIFT, 0
.set PIN_INC__0__DR, CYREG_PRT2_DR
.set PIN_INC__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set PIN_INC__0__HSIOM_MASK, 0x0000000F
.set PIN_INC__0__HSIOM_SHIFT, 0
.set PIN_INC__0__INTCFG, CYREG_PRT2_INTCFG
.set PIN_INC__0__INTSTAT, CYREG_PRT2_INTSTAT
.set PIN_INC__0__MASK, 0x01
.set PIN_INC__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set PIN_INC__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set PIN_INC__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set PIN_INC__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set PIN_INC__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set PIN_INC__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set PIN_INC__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set PIN_INC__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set PIN_INC__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set PIN_INC__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set PIN_INC__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set PIN_INC__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set PIN_INC__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set PIN_INC__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set PIN_INC__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set PIN_INC__0__PC, CYREG_PRT2_PC
.set PIN_INC__0__PC2, CYREG_PRT2_PC2
.set PIN_INC__0__PORT, 2
.set PIN_INC__0__PS, CYREG_PRT2_PS
.set PIN_INC__0__SHIFT, 0
.set PIN_INC__DR, CYREG_PRT2_DR
.set PIN_INC__INTCFG, CYREG_PRT2_INTCFG
.set PIN_INC__INTSTAT, CYREG_PRT2_INTSTAT
.set PIN_INC__MASK, 0x01
.set PIN_INC__PA__CFG0, CYREG_UDB_PA2_CFG0
.set PIN_INC__PA__CFG1, CYREG_UDB_PA2_CFG1
.set PIN_INC__PA__CFG10, CYREG_UDB_PA2_CFG10
.set PIN_INC__PA__CFG11, CYREG_UDB_PA2_CFG11
.set PIN_INC__PA__CFG12, CYREG_UDB_PA2_CFG12
.set PIN_INC__PA__CFG13, CYREG_UDB_PA2_CFG13
.set PIN_INC__PA__CFG14, CYREG_UDB_PA2_CFG14
.set PIN_INC__PA__CFG2, CYREG_UDB_PA2_CFG2
.set PIN_INC__PA__CFG3, CYREG_UDB_PA2_CFG3
.set PIN_INC__PA__CFG4, CYREG_UDB_PA2_CFG4
.set PIN_INC__PA__CFG5, CYREG_UDB_PA2_CFG5
.set PIN_INC__PA__CFG6, CYREG_UDB_PA2_CFG6
.set PIN_INC__PA__CFG7, CYREG_UDB_PA2_CFG7
.set PIN_INC__PA__CFG8, CYREG_UDB_PA2_CFG8
.set PIN_INC__PA__CFG9, CYREG_UDB_PA2_CFG9
.set PIN_INC__PC, CYREG_PRT2_PC
.set PIN_INC__PC2, CYREG_PRT2_PC2
.set PIN_INC__PORT, 2
.set PIN_INC__PS, CYREG_PRT2_PS
.set PIN_INC__SHIFT, 0
.set PIN_INC__SNAP, CYREG_PRT2_INTSTAT

/* Pin_PWM */
.set Pin_PWM__0__DM__MASK, 0x1C0000
.set Pin_PWM__0__DM__SHIFT, 18
.set Pin_PWM__0__DR, CYREG_PRT1_DR
.set Pin_PWM__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_PWM__0__HSIOM_MASK, 0x0F000000
.set Pin_PWM__0__HSIOM_SHIFT, 24
.set Pin_PWM__0__INTCFG, CYREG_PRT1_INTCFG
.set Pin_PWM__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_PWM__0__MASK, 0x40
.set Pin_PWM__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Pin_PWM__0__OUT_SEL_SHIFT, 12
.set Pin_PWM__0__OUT_SEL_VAL, 3
.set Pin_PWM__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_PWM__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_PWM__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_PWM__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_PWM__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_PWM__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_PWM__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_PWM__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_PWM__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_PWM__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_PWM__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_PWM__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_PWM__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_PWM__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_PWM__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_PWM__0__PC, CYREG_PRT1_PC
.set Pin_PWM__0__PC2, CYREG_PRT1_PC2
.set Pin_PWM__0__PORT, 1
.set Pin_PWM__0__PS, CYREG_PRT1_PS
.set Pin_PWM__0__SHIFT, 6
.set Pin_PWM__DR, CYREG_PRT1_DR
.set Pin_PWM__INTCFG, CYREG_PRT1_INTCFG
.set Pin_PWM__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_PWM__MASK, 0x40
.set Pin_PWM__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_PWM__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_PWM__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_PWM__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_PWM__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_PWM__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_PWM__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_PWM__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_PWM__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_PWM__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_PWM__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_PWM__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_PWM__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_PWM__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_PWM__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_PWM__PC, CYREG_PRT1_PC
.set Pin_PWM__PC2, CYREG_PRT1_PC2
.set Pin_PWM__PORT, 1
.set Pin_PWM__PS, CYREG_PRT1_PS
.set Pin_PWM__SHIFT, 6

/* Vi_ninv */
.set Vi_ninv__0__DM__MASK, 0x07
.set Vi_ninv__0__DM__SHIFT, 0
.set Vi_ninv__0__DR, CYREG_PRT1_DR
.set Vi_ninv__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Vi_ninv__0__HSIOM_MASK, 0x0000000F
.set Vi_ninv__0__HSIOM_SHIFT, 0
.set Vi_ninv__0__INTCFG, CYREG_PRT1_INTCFG
.set Vi_ninv__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Vi_ninv__0__MASK, 0x01
.set Vi_ninv__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Vi_ninv__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Vi_ninv__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Vi_ninv__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Vi_ninv__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Vi_ninv__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Vi_ninv__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Vi_ninv__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Vi_ninv__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Vi_ninv__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Vi_ninv__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Vi_ninv__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Vi_ninv__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Vi_ninv__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Vi_ninv__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Vi_ninv__0__PC, CYREG_PRT1_PC
.set Vi_ninv__0__PC2, CYREG_PRT1_PC2
.set Vi_ninv__0__PORT, 1
.set Vi_ninv__0__PS, CYREG_PRT1_PS
.set Vi_ninv__0__SHIFT, 0
.set Vi_ninv__DR, CYREG_PRT1_DR
.set Vi_ninv__INTCFG, CYREG_PRT1_INTCFG
.set Vi_ninv__INTSTAT, CYREG_PRT1_INTSTAT
.set Vi_ninv__MASK, 0x01
.set Vi_ninv__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Vi_ninv__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Vi_ninv__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Vi_ninv__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Vi_ninv__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Vi_ninv__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Vi_ninv__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Vi_ninv__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Vi_ninv__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Vi_ninv__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Vi_ninv__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Vi_ninv__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Vi_ninv__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Vi_ninv__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Vi_ninv__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Vi_ninv__PC, CYREG_PRT1_PC
.set Vi_ninv__PC2, CYREG_PRT1_PC2
.set Vi_ninv__PORT, 1
.set Vi_ninv__PS, CYREG_PRT1_PS
.set Vi_ninv__SHIFT, 0

/* ACEP_INT */
.set ACEP_INT__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ACEP_INT__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ACEP_INT__INTC_MASK, 0x02
.set ACEP_INT__INTC_NUMBER, 1
.set ACEP_INT__INTC_PRIOR_MASK, 0xC000
.set ACEP_INT__INTC_PRIOR_NUM, 2
.set ACEP_INT__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set ACEP_INT__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ACEP_INT__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* IDAC_Neg */
.set IDAC_Neg__0__DM__MASK, 0x1C0
.set IDAC_Neg__0__DM__SHIFT, 6
.set IDAC_Neg__0__DR, CYREG_PRT1_DR
.set IDAC_Neg__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set IDAC_Neg__0__HSIOM_MASK, 0x00000F00
.set IDAC_Neg__0__HSIOM_SHIFT, 8
.set IDAC_Neg__0__INTCFG, CYREG_PRT1_INTCFG
.set IDAC_Neg__0__INTSTAT, CYREG_PRT1_INTSTAT
.set IDAC_Neg__0__MASK, 0x04
.set IDAC_Neg__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set IDAC_Neg__0__OUT_SEL_SHIFT, 4
.set IDAC_Neg__0__OUT_SEL_VAL, 1
.set IDAC_Neg__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set IDAC_Neg__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set IDAC_Neg__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set IDAC_Neg__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set IDAC_Neg__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set IDAC_Neg__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set IDAC_Neg__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set IDAC_Neg__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set IDAC_Neg__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set IDAC_Neg__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set IDAC_Neg__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set IDAC_Neg__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set IDAC_Neg__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set IDAC_Neg__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set IDAC_Neg__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set IDAC_Neg__0__PC, CYREG_PRT1_PC
.set IDAC_Neg__0__PC2, CYREG_PRT1_PC2
.set IDAC_Neg__0__PORT, 1
.set IDAC_Neg__0__PS, CYREG_PRT1_PS
.set IDAC_Neg__0__SHIFT, 2
.set IDAC_Neg__DR, CYREG_PRT1_DR
.set IDAC_Neg__INTCFG, CYREG_PRT1_INTCFG
.set IDAC_Neg__INTSTAT, CYREG_PRT1_INTSTAT
.set IDAC_Neg__MASK, 0x04
.set IDAC_Neg__PA__CFG0, CYREG_UDB_PA1_CFG0
.set IDAC_Neg__PA__CFG1, CYREG_UDB_PA1_CFG1
.set IDAC_Neg__PA__CFG10, CYREG_UDB_PA1_CFG10
.set IDAC_Neg__PA__CFG11, CYREG_UDB_PA1_CFG11
.set IDAC_Neg__PA__CFG12, CYREG_UDB_PA1_CFG12
.set IDAC_Neg__PA__CFG13, CYREG_UDB_PA1_CFG13
.set IDAC_Neg__PA__CFG14, CYREG_UDB_PA1_CFG14
.set IDAC_Neg__PA__CFG2, CYREG_UDB_PA1_CFG2
.set IDAC_Neg__PA__CFG3, CYREG_UDB_PA1_CFG3
.set IDAC_Neg__PA__CFG4, CYREG_UDB_PA1_CFG4
.set IDAC_Neg__PA__CFG5, CYREG_UDB_PA1_CFG5
.set IDAC_Neg__PA__CFG6, CYREG_UDB_PA1_CFG6
.set IDAC_Neg__PA__CFG7, CYREG_UDB_PA1_CFG7
.set IDAC_Neg__PA__CFG8, CYREG_UDB_PA1_CFG8
.set IDAC_Neg__PA__CFG9, CYREG_UDB_PA1_CFG9
.set IDAC_Neg__PC, CYREG_PRT1_PC
.set IDAC_Neg__PC2, CYREG_PRT1_PC2
.set IDAC_Neg__PORT, 1
.set IDAC_Neg__PS, CYREG_PRT1_PS
.set IDAC_Neg__SHIFT, 2

/* IDAC_Pos */
.set IDAC_Pos__0__DM__MASK, 0x7000
.set IDAC_Pos__0__DM__SHIFT, 12
.set IDAC_Pos__0__DR, CYREG_PRT1_DR
.set IDAC_Pos__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set IDAC_Pos__0__HSIOM_MASK, 0x000F0000
.set IDAC_Pos__0__HSIOM_SHIFT, 16
.set IDAC_Pos__0__INTCFG, CYREG_PRT1_INTCFG
.set IDAC_Pos__0__INTSTAT, CYREG_PRT1_INTSTAT
.set IDAC_Pos__0__MASK, 0x10
.set IDAC_Pos__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set IDAC_Pos__0__OUT_SEL_SHIFT, 8
.set IDAC_Pos__0__OUT_SEL_VAL, 1
.set IDAC_Pos__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set IDAC_Pos__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set IDAC_Pos__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set IDAC_Pos__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set IDAC_Pos__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set IDAC_Pos__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set IDAC_Pos__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set IDAC_Pos__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set IDAC_Pos__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set IDAC_Pos__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set IDAC_Pos__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set IDAC_Pos__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set IDAC_Pos__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set IDAC_Pos__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set IDAC_Pos__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set IDAC_Pos__0__PC, CYREG_PRT1_PC
.set IDAC_Pos__0__PC2, CYREG_PRT1_PC2
.set IDAC_Pos__0__PORT, 1
.set IDAC_Pos__0__PS, CYREG_PRT1_PS
.set IDAC_Pos__0__SHIFT, 4
.set IDAC_Pos__DR, CYREG_PRT1_DR
.set IDAC_Pos__INTCFG, CYREG_PRT1_INTCFG
.set IDAC_Pos__INTSTAT, CYREG_PRT1_INTSTAT
.set IDAC_Pos__MASK, 0x10
.set IDAC_Pos__PA__CFG0, CYREG_UDB_PA1_CFG0
.set IDAC_Pos__PA__CFG1, CYREG_UDB_PA1_CFG1
.set IDAC_Pos__PA__CFG10, CYREG_UDB_PA1_CFG10
.set IDAC_Pos__PA__CFG11, CYREG_UDB_PA1_CFG11
.set IDAC_Pos__PA__CFG12, CYREG_UDB_PA1_CFG12
.set IDAC_Pos__PA__CFG13, CYREG_UDB_PA1_CFG13
.set IDAC_Pos__PA__CFG14, CYREG_UDB_PA1_CFG14
.set IDAC_Pos__PA__CFG2, CYREG_UDB_PA1_CFG2
.set IDAC_Pos__PA__CFG3, CYREG_UDB_PA1_CFG3
.set IDAC_Pos__PA__CFG4, CYREG_UDB_PA1_CFG4
.set IDAC_Pos__PA__CFG5, CYREG_UDB_PA1_CFG5
.set IDAC_Pos__PA__CFG6, CYREG_UDB_PA1_CFG6
.set IDAC_Pos__PA__CFG7, CYREG_UDB_PA1_CFG7
.set IDAC_Pos__PA__CFG8, CYREG_UDB_PA1_CFG8
.set IDAC_Pos__PA__CFG9, CYREG_UDB_PA1_CFG9
.set IDAC_Pos__PC, CYREG_PRT1_PC
.set IDAC_Pos__PC2, CYREG_PRT1_PC2
.set IDAC_Pos__PORT, 1
.set IDAC_Pos__PS, CYREG_PRT1_PS
.set IDAC_Pos__SHIFT, 4

/* PIN_ACEP */
.set PIN_ACEP__0__DM__MASK, 0xE00000
.set PIN_ACEP__0__DM__SHIFT, 21
.set PIN_ACEP__0__DR, CYREG_PRT1_DR
.set PIN_ACEP__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set PIN_ACEP__0__HSIOM_MASK, 0xF0000000
.set PIN_ACEP__0__HSIOM_SHIFT, 28
.set PIN_ACEP__0__INTCFG, CYREG_PRT1_INTCFG
.set PIN_ACEP__0__INTSTAT, CYREG_PRT1_INTSTAT
.set PIN_ACEP__0__MASK, 0x80
.set PIN_ACEP__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set PIN_ACEP__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set PIN_ACEP__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set PIN_ACEP__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set PIN_ACEP__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set PIN_ACEP__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set PIN_ACEP__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set PIN_ACEP__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set PIN_ACEP__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set PIN_ACEP__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set PIN_ACEP__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set PIN_ACEP__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set PIN_ACEP__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set PIN_ACEP__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set PIN_ACEP__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set PIN_ACEP__0__PC, CYREG_PRT1_PC
.set PIN_ACEP__0__PC2, CYREG_PRT1_PC2
.set PIN_ACEP__0__PORT, 1
.set PIN_ACEP__0__PS, CYREG_PRT1_PS
.set PIN_ACEP__0__SHIFT, 7
.set PIN_ACEP__DR, CYREG_PRT1_DR
.set PIN_ACEP__INTCFG, CYREG_PRT1_INTCFG
.set PIN_ACEP__INTSTAT, CYREG_PRT1_INTSTAT
.set PIN_ACEP__MASK, 0x80
.set PIN_ACEP__PA__CFG0, CYREG_UDB_PA1_CFG0
.set PIN_ACEP__PA__CFG1, CYREG_UDB_PA1_CFG1
.set PIN_ACEP__PA__CFG10, CYREG_UDB_PA1_CFG10
.set PIN_ACEP__PA__CFG11, CYREG_UDB_PA1_CFG11
.set PIN_ACEP__PA__CFG12, CYREG_UDB_PA1_CFG12
.set PIN_ACEP__PA__CFG13, CYREG_UDB_PA1_CFG13
.set PIN_ACEP__PA__CFG14, CYREG_UDB_PA1_CFG14
.set PIN_ACEP__PA__CFG2, CYREG_UDB_PA1_CFG2
.set PIN_ACEP__PA__CFG3, CYREG_UDB_PA1_CFG3
.set PIN_ACEP__PA__CFG4, CYREG_UDB_PA1_CFG4
.set PIN_ACEP__PA__CFG5, CYREG_UDB_PA1_CFG5
.set PIN_ACEP__PA__CFG6, CYREG_UDB_PA1_CFG6
.set PIN_ACEP__PA__CFG7, CYREG_UDB_PA1_CFG7
.set PIN_ACEP__PA__CFG8, CYREG_UDB_PA1_CFG8
.set PIN_ACEP__PA__CFG9, CYREG_UDB_PA1_CFG9
.set PIN_ACEP__PC, CYREG_PRT1_PC
.set PIN_ACEP__PC2, CYREG_PRT1_PC2
.set PIN_ACEP__PORT, 1
.set PIN_ACEP__PS, CYREG_PRT1_PS
.set PIN_ACEP__SHIFT, 7
.set PIN_ACEP__SNAP, CYREG_PRT1_INTSTAT

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_ENABLE, 0
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
