
- ID: Module or Part Name	Layers	Cell Details	Purpose	Hooks	Intermodule Output Source	Edges sans Circuits
- ID: BCLL
  Name: Basic Cortical Loop Layers
  Type: A reusuable set of layers
  Function: BCCL(input shapes, assoc shape, context shape, misc shapes)
    L1[TypeAShape] = (assoc shape + context shape + misc shape)*L1TypeAWeight
    L1[TypeBShape] = (assoc shape + context shape + misc shape)*L1TypeBWeight
    L1[TypeCShape] = (assoc shape + context shape + misc shape)*L1TypeAWeight*0.4+(assoc shape + context shape + misc shape)*L1TypeBWeight*0.6
    n	L1	Contextual Inhib	Input, Alternate	Circuits	I->L2&L3 | A->L1'

    L_[TypeAShape] = (assoc shape + context shape + misc shape)*L_TypeAWeight
    L_[TypeBShape] = (assoc shape + context shape + misc shape)*L_TypeBWeight
    L_[TypeCShape] = (assoc shape + context shape + misc shape)*L_TypeAWeight*0.4+(assoc shape + context shape + misc shape)*L_TypeBWeight*0.6
    n	L2	Work, Initial	Input, Primary	Circuits, Melds, Pipelines	A->L3 | I->L5

    L_[TypeAShape] = (assoc shape + context shape + misc shape)*L_TypeAWeight
    L_[TypeBShape] = (assoc shape + context shape + misc shape)*L_TypeBWeight
    L_[TypeCShape] = (assoc shape + context shape + misc shape)*L_TypeAWeight*0.4+(assoc shape + context shape + misc shape)*L_TypeBWeight*0.6
    n	L3	Work, Follow Up	Input, Backup	Circuits, Melds, Pipelines	A->L5&6 | I->L6
    
    L_[TypeAShape] = (assoc shape + context shape + misc shape)*L_TypeAWeight
    L_[TypeBShape] = (assoc shape + context shape + misc shape)*L_TypeBWeight
    L_[TypeCShape] = (assoc shape + context shape + misc shape)*L_TypeAWeight*0.4+(assoc shape + context shape + misc shape)*L_TypeBWeight*0.6
    n	L5	Output, Direct	Output, Direct	Circuits, Module	A->[Direct Outputs]

    L_[TypeAShape] = (assoc shape + context shape + misc shape)*L_TypeAWeight
    L_[TypeBShape] = (assoc shape + context shape + misc shape)*L_TypeBWeight
    L_[TypeCShape] = (assoc shape + context shape + misc shape)*L_TypeAWeight*0.4+(assoc shape + context shape + misc shape)*L_TypeBWeight*0.6
    n	L6	Output, Indirect (Gateways)	Output, Alternate	Circuits, Module	A->[Indirect Outputs] | I->L2
- ID: BCLL+
  Name: BCLL+
  Type: A reusuable set of layers
  Function: 
    L_[TypeAShape] = (assoc shape + context shape + misc shape)*L_TypeAWeight
    L_[TypeBShape] = (assoc shape + context shape + misc shape)*L_TypeBWeight
    L_[TypeCShape] = (assoc shape + context shape + misc shape)*L_TypeAWeight*0.4+(assoc shape + context shape + misc shape)*L_TypeBWeight*0.6
    n	L2	Work, Initial	(overwrite w/) Input, Backup	Circuits, Melds, Pipelines	A->L3 | I->L5

    L_[TypeAShape] = (assoc shape + context shape + misc shape)*L_TypeAWeight
    L_[TypeBShape] = (assoc shape + context shape + misc shape)*L_TypeBWeight
    L_[TypeCShape] = (assoc shape + context shape + misc shape)*L_TypeAWeight*0.4+(assoc shape + context shape + misc shape)*L_TypeBWeight*0.6
    n	L3	Work, Follow Up	(remove base hook)	Circuits, Melds, Pipelines	A->L5&6 | I->L6

    L_[TypeAShape] = (assoc shape + context shape + misc shape)*L_TypeAWeight
    L_[TypeBShape] = (assoc shape + context shape + misc shape)*L_TypeBWeight
    L_[TypeCShape] = (assoc shape + context shape + misc shape)*L_TypeAWeight*0.4+(assoc shape + context shape + misc shape)*L_TypeBWeight*0.6
    (Each unit is internally fully connected at the L4 layer as L4'. This can vary in different modules)	L4	Control	Input, Primary	Circuits, Module	A->L2&L4' | I->L3
    n	L5	Output, Direct	*	*	overwrite I rule w/ I-> L1
    
    L_[TypeAShape] = (assoc shape + context shape + misc shape)*L_TypeAWeight
    L_[TypeBShape] = (assoc shape + context shape + misc shape)*L_TypeBWeight
    L_[TypeCShape] = (assoc shape + context shape + misc shape)*L_TypeAWeight*0.4+(assoc shape + context shape + misc shape)*L_TypeBWeight*0.6
    n	L6	Output, Indirect (Gateways)	Output, Alternate	Circuits, Module	(overwrite I rule w/) I->L2