|DE2_NET
CLOCK_27 => CLOCK_27.IN1
CLOCK_50 => CLOCK_50.IN10
EXT_CLOCK => ~NO_FANOUT~
KEY[0] => KEY[0].IN3
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN1
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
SW[10] => SW[10].IN1
SW[11] => SW[11].IN1
SW[12] => SW[12].IN1
SW[13] => SW[13].IN1
SW[14] => SW[14].IN1
SW[15] => SW[15].IN1
SW[16] => SW[16].IN1
SW[17] => SW[17].IN1
HEX0[0] <= system_0:u0.oSEG0_from_the_SEG7_Display
HEX0[1] <= system_0:u0.oSEG0_from_the_SEG7_Display
HEX0[2] <= system_0:u0.oSEG0_from_the_SEG7_Display
HEX0[3] <= system_0:u0.oSEG0_from_the_SEG7_Display
HEX0[4] <= system_0:u0.oSEG0_from_the_SEG7_Display
HEX0[5] <= system_0:u0.oSEG0_from_the_SEG7_Display
HEX0[6] <= system_0:u0.oSEG0_from_the_SEG7_Display
HEX1[0] <= system_0:u0.oSEG1_from_the_SEG7_Display
HEX1[1] <= system_0:u0.oSEG1_from_the_SEG7_Display
HEX1[2] <= system_0:u0.oSEG1_from_the_SEG7_Display
HEX1[3] <= system_0:u0.oSEG1_from_the_SEG7_Display
HEX1[4] <= system_0:u0.oSEG1_from_the_SEG7_Display
HEX1[5] <= system_0:u0.oSEG1_from_the_SEG7_Display
HEX1[6] <= system_0:u0.oSEG1_from_the_SEG7_Display
HEX2[0] <= system_0:u0.oSEG2_from_the_SEG7_Display
HEX2[1] <= system_0:u0.oSEG2_from_the_SEG7_Display
HEX2[2] <= system_0:u0.oSEG2_from_the_SEG7_Display
HEX2[3] <= system_0:u0.oSEG2_from_the_SEG7_Display
HEX2[4] <= system_0:u0.oSEG2_from_the_SEG7_Display
HEX2[5] <= system_0:u0.oSEG2_from_the_SEG7_Display
HEX2[6] <= system_0:u0.oSEG2_from_the_SEG7_Display
HEX3[0] <= system_0:u0.oSEG3_from_the_SEG7_Display
HEX3[1] <= system_0:u0.oSEG3_from_the_SEG7_Display
HEX3[2] <= system_0:u0.oSEG3_from_the_SEG7_Display
HEX3[3] <= system_0:u0.oSEG3_from_the_SEG7_Display
HEX3[4] <= system_0:u0.oSEG3_from_the_SEG7_Display
HEX3[5] <= system_0:u0.oSEG3_from_the_SEG7_Display
HEX3[6] <= system_0:u0.oSEG3_from_the_SEG7_Display
HEX4[0] <= system_0:u0.oSEG4_from_the_SEG7_Display
HEX4[1] <= system_0:u0.oSEG4_from_the_SEG7_Display
HEX4[2] <= system_0:u0.oSEG4_from_the_SEG7_Display
HEX4[3] <= system_0:u0.oSEG4_from_the_SEG7_Display
HEX4[4] <= system_0:u0.oSEG4_from_the_SEG7_Display
HEX4[5] <= system_0:u0.oSEG4_from_the_SEG7_Display
HEX4[6] <= system_0:u0.oSEG4_from_the_SEG7_Display
HEX5[0] <= system_0:u0.oSEG5_from_the_SEG7_Display
HEX5[1] <= system_0:u0.oSEG5_from_the_SEG7_Display
HEX5[2] <= system_0:u0.oSEG5_from_the_SEG7_Display
HEX5[3] <= system_0:u0.oSEG5_from_the_SEG7_Display
HEX5[4] <= system_0:u0.oSEG5_from_the_SEG7_Display
HEX5[5] <= system_0:u0.oSEG5_from_the_SEG7_Display
HEX5[6] <= system_0:u0.oSEG5_from_the_SEG7_Display
HEX6[0] <= system_0:u0.oSEG6_from_the_SEG7_Display
HEX6[1] <= system_0:u0.oSEG6_from_the_SEG7_Display
HEX6[2] <= system_0:u0.oSEG6_from_the_SEG7_Display
HEX6[3] <= system_0:u0.oSEG6_from_the_SEG7_Display
HEX6[4] <= system_0:u0.oSEG6_from_the_SEG7_Display
HEX6[5] <= system_0:u0.oSEG6_from_the_SEG7_Display
HEX6[6] <= system_0:u0.oSEG6_from_the_SEG7_Display
HEX7[0] <= system_0:u0.oSEG7_from_the_SEG7_Display
HEX7[1] <= system_0:u0.oSEG7_from_the_SEG7_Display
HEX7[2] <= system_0:u0.oSEG7_from_the_SEG7_Display
HEX7[3] <= system_0:u0.oSEG7_from_the_SEG7_Display
HEX7[4] <= system_0:u0.oSEG7_from_the_SEG7_Display
HEX7[5] <= system_0:u0.oSEG7_from_the_SEG7_Display
HEX7[6] <= system_0:u0.oSEG7_from_the_SEG7_Display
LEDG[0] <= system_0:u0.out_port_from_the_led_green
LEDG[1] <= system_0:u0.out_port_from_the_led_green
LEDG[2] <= system_0:u0.out_port_from_the_led_green
LEDG[3] <= system_0:u0.out_port_from_the_led_green
LEDG[4] <= system_0:u0.out_port_from_the_led_green
LEDG[5] <= system_0:u0.out_port_from_the_led_green
LEDG[6] <= system_0:u0.out_port_from_the_led_green
LEDG[7] <= system_0:u0.out_port_from_the_led_green
LEDG[8] <= system_0:u0.out_port_from_the_led_green
LEDR[0] <= system_0:u0.out_port_from_the_led_red
LEDR[1] <= system_0:u0.out_port_from_the_led_red
LEDR[2] <= system_0:u0.out_port_from_the_led_red
LEDR[3] <= system_0:u0.out_port_from_the_led_red
LEDR[4] <= system_0:u0.out_port_from_the_led_red
LEDR[5] <= system_0:u0.out_port_from_the_led_red
LEDR[6] <= system_0:u0.out_port_from_the_led_red
LEDR[7] <= system_0:u0.out_port_from_the_led_red
LEDR[8] <= system_0:u0.out_port_from_the_led_red
LEDR[9] <= system_0:u0.out_port_from_the_led_red
LEDR[10] <= system_0:u0.out_port_from_the_led_red
LEDR[11] <= system_0:u0.out_port_from_the_led_red
LEDR[12] <= system_0:u0.out_port_from_the_led_red
LEDR[13] <= system_0:u0.out_port_from_the_led_red
LEDR[14] <= system_0:u0.out_port_from_the_led_red
LEDR[15] <= system_0:u0.out_port_from_the_led_red
LEDR[16] <= system_0:u0.out_port_from_the_led_red
LEDR[17] <= system_0:u0.out_port_from_the_led_red
UART_TXD <= system_0:u0.txd_from_the_uart_0
UART_RXD => UART_RXD.IN1
IRDA_TXD <= <GND>
IRDA_RXD => ~NO_FANOUT~
DRAM_DQ[0] <> system_0:u0.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[1] <> system_0:u0.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[2] <> system_0:u0.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[3] <> system_0:u0.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[4] <> system_0:u0.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[5] <> system_0:u0.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[6] <> system_0:u0.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[7] <> system_0:u0.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[8] <> system_0:u0.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[9] <> system_0:u0.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[10] <> system_0:u0.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[11] <> system_0:u0.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[12] <> system_0:u0.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[13] <> system_0:u0.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[14] <> system_0:u0.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[15] <> system_0:u0.zs_dq_to_and_from_the_sdram_0
DRAM_ADDR[0] <= system_0:u0.zs_addr_from_the_sdram_0
DRAM_ADDR[1] <= system_0:u0.zs_addr_from_the_sdram_0
DRAM_ADDR[2] <= system_0:u0.zs_addr_from_the_sdram_0
DRAM_ADDR[3] <= system_0:u0.zs_addr_from_the_sdram_0
DRAM_ADDR[4] <= system_0:u0.zs_addr_from_the_sdram_0
DRAM_ADDR[5] <= system_0:u0.zs_addr_from_the_sdram_0
DRAM_ADDR[6] <= system_0:u0.zs_addr_from_the_sdram_0
DRAM_ADDR[7] <= system_0:u0.zs_addr_from_the_sdram_0
DRAM_ADDR[8] <= system_0:u0.zs_addr_from_the_sdram_0
DRAM_ADDR[9] <= system_0:u0.zs_addr_from_the_sdram_0
DRAM_ADDR[10] <= system_0:u0.zs_addr_from_the_sdram_0
DRAM_ADDR[11] <= system_0:u0.zs_addr_from_the_sdram_0
DRAM_LDQM <= system_0:u0.zs_dqm_from_the_sdram_0
DRAM_UDQM <= system_0:u0.zs_dqm_from_the_sdram_0
DRAM_WE_N <= system_0:u0.zs_we_n_from_the_sdram_0
DRAM_CAS_N <= system_0:u0.zs_cas_n_from_the_sdram_0
DRAM_RAS_N <= system_0:u0.zs_ras_n_from_the_sdram_0
DRAM_CS_N <= system_0:u0.zs_cs_n_from_the_sdram_0
DRAM_BA_0 <= system_0:u0.zs_ba_from_the_sdram_0
DRAM_BA_1 <= system_0:u0.zs_ba_from_the_sdram_0
DRAM_CLK <= SDRAM_PLL:PLL1.c0
DRAM_CKE <= system_0:u0.zs_cke_from_the_sdram_0
FL_DQ[0] <> system_0:u0.tri_state_bridge_0_data
FL_DQ[1] <> system_0:u0.tri_state_bridge_0_data
FL_DQ[2] <> system_0:u0.tri_state_bridge_0_data
FL_DQ[3] <> system_0:u0.tri_state_bridge_0_data
FL_DQ[4] <> system_0:u0.tri_state_bridge_0_data
FL_DQ[5] <> system_0:u0.tri_state_bridge_0_data
FL_DQ[6] <> system_0:u0.tri_state_bridge_0_data
FL_DQ[7] <> system_0:u0.tri_state_bridge_0_data
FL_ADDR[0] <= system_0:u0.tri_state_bridge_0_address
FL_ADDR[1] <= system_0:u0.tri_state_bridge_0_address
FL_ADDR[2] <= system_0:u0.tri_state_bridge_0_address
FL_ADDR[3] <= system_0:u0.tri_state_bridge_0_address
FL_ADDR[4] <= system_0:u0.tri_state_bridge_0_address
FL_ADDR[5] <= system_0:u0.tri_state_bridge_0_address
FL_ADDR[6] <= system_0:u0.tri_state_bridge_0_address
FL_ADDR[7] <= system_0:u0.tri_state_bridge_0_address
FL_ADDR[8] <= system_0:u0.tri_state_bridge_0_address
FL_ADDR[9] <= system_0:u0.tri_state_bridge_0_address
FL_ADDR[10] <= system_0:u0.tri_state_bridge_0_address
FL_ADDR[11] <= system_0:u0.tri_state_bridge_0_address
FL_ADDR[12] <= system_0:u0.tri_state_bridge_0_address
FL_ADDR[13] <= system_0:u0.tri_state_bridge_0_address
FL_ADDR[14] <= system_0:u0.tri_state_bridge_0_address
FL_ADDR[15] <= system_0:u0.tri_state_bridge_0_address
FL_ADDR[16] <= system_0:u0.tri_state_bridge_0_address
FL_ADDR[17] <= system_0:u0.tri_state_bridge_0_address
FL_ADDR[18] <= system_0:u0.tri_state_bridge_0_address
FL_ADDR[19] <= system_0:u0.tri_state_bridge_0_address
FL_ADDR[20] <= system_0:u0.tri_state_bridge_0_address
FL_ADDR[21] <= system_0:u0.tri_state_bridge_0_address
FL_WE_N <= system_0:u0.write_n_to_the_cfi_flash_0
FL_RST_N <= <VCC>
FL_OE_N <= system_0:u0.tri_state_bridge_0_readn
FL_CE_N <= system_0:u0.select_n_to_the_cfi_flash_0
SRAM_DQ[0] <> system_0:u0.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[1] <> system_0:u0.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[2] <> system_0:u0.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[3] <> system_0:u0.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[4] <> system_0:u0.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[5] <> system_0:u0.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[6] <> system_0:u0.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[7] <> system_0:u0.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[8] <> system_0:u0.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[9] <> system_0:u0.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[10] <> system_0:u0.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[11] <> system_0:u0.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[12] <> system_0:u0.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[13] <> system_0:u0.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[14] <> system_0:u0.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[15] <> system_0:u0.SRAM_DQ_to_and_from_the_sram_0
SRAM_ADDR[0] <= system_0:u0.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[1] <= system_0:u0.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[2] <= system_0:u0.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[3] <= system_0:u0.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[4] <= system_0:u0.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[5] <= system_0:u0.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[6] <= system_0:u0.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[7] <= system_0:u0.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[8] <= system_0:u0.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[9] <= system_0:u0.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[10] <= system_0:u0.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[11] <= system_0:u0.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[12] <= system_0:u0.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[13] <= system_0:u0.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[14] <= system_0:u0.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[15] <= system_0:u0.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[16] <= system_0:u0.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[17] <= system_0:u0.SRAM_ADDR_from_the_sram_0
SRAM_UB_N <= system_0:u0.SRAM_UB_N_from_the_sram_0
SRAM_LB_N <= system_0:u0.SRAM_LB_N_from_the_sram_0
SRAM_WE_N <= system_0:u0.SRAM_WE_N_from_the_sram_0
SRAM_CE_N <= system_0:u0.SRAM_CE_N_from_the_sram_0
SRAM_OE_N <= system_0:u0.SRAM_OE_N_from_the_sram_0
OTG_DATA[0] <> system_0:u0.OTG_DATA_to_and_from_the_ISP1362
OTG_DATA[1] <> system_0:u0.OTG_DATA_to_and_from_the_ISP1362
OTG_DATA[2] <> system_0:u0.OTG_DATA_to_and_from_the_ISP1362
OTG_DATA[3] <> system_0:u0.OTG_DATA_to_and_from_the_ISP1362
OTG_DATA[4] <> system_0:u0.OTG_DATA_to_and_from_the_ISP1362
OTG_DATA[5] <> system_0:u0.OTG_DATA_to_and_from_the_ISP1362
OTG_DATA[6] <> system_0:u0.OTG_DATA_to_and_from_the_ISP1362
OTG_DATA[7] <> system_0:u0.OTG_DATA_to_and_from_the_ISP1362
OTG_DATA[8] <> system_0:u0.OTG_DATA_to_and_from_the_ISP1362
OTG_DATA[9] <> system_0:u0.OTG_DATA_to_and_from_the_ISP1362
OTG_DATA[10] <> system_0:u0.OTG_DATA_to_and_from_the_ISP1362
OTG_DATA[11] <> system_0:u0.OTG_DATA_to_and_from_the_ISP1362
OTG_DATA[12] <> system_0:u0.OTG_DATA_to_and_from_the_ISP1362
OTG_DATA[13] <> system_0:u0.OTG_DATA_to_and_from_the_ISP1362
OTG_DATA[14] <> system_0:u0.OTG_DATA_to_and_from_the_ISP1362
OTG_DATA[15] <> system_0:u0.OTG_DATA_to_and_from_the_ISP1362
OTG_ADDR[0] <= system_0:u0.OTG_ADDR_from_the_ISP1362
OTG_ADDR[1] <= system_0:u0.OTG_ADDR_from_the_ISP1362
OTG_CS_N <= system_0:u0.OTG_CS_N_from_the_ISP1362
OTG_RD_N <= system_0:u0.OTG_RD_N_from_the_ISP1362
OTG_WR_N <= system_0:u0.OTG_WR_N_from_the_ISP1362
OTG_RST_N <= system_0:u0.OTG_RST_N_from_the_ISP1362
OTG_FSPEED <= OTG_FSPEED.DB_MAX_OUTPUT_PORT_TYPE
OTG_LSPEED <= OTG_LSPEED.DB_MAX_OUTPUT_PORT_TYPE
OTG_INT0 => OTG_INT0.IN1
OTG_INT1 => OTG_INT1.IN1
OTG_DREQ0 => ~NO_FANOUT~
OTG_DREQ1 => ~NO_FANOUT~
OTG_DACK0_N <= <GND>
OTG_DACK1_N <= <GND>
LCD_ON <= <VCC>
LCD_BLON <= <VCC>
LCD_RW <= system_0:u0.LCD_RW_from_the_lcd_16207_0
LCD_EN <= system_0:u0.LCD_E_from_the_lcd_16207_0
LCD_RS <= system_0:u0.LCD_RS_from_the_lcd_16207_0
LCD_DATA[0] <> system_0:u0.LCD_data_to_and_from_the_lcd_16207_0
LCD_DATA[1] <> system_0:u0.LCD_data_to_and_from_the_lcd_16207_0
LCD_DATA[2] <> system_0:u0.LCD_data_to_and_from_the_lcd_16207_0
LCD_DATA[3] <> system_0:u0.LCD_data_to_and_from_the_lcd_16207_0
LCD_DATA[4] <> system_0:u0.LCD_data_to_and_from_the_lcd_16207_0
LCD_DATA[5] <> system_0:u0.LCD_data_to_and_from_the_lcd_16207_0
LCD_DATA[6] <> system_0:u0.LCD_data_to_and_from_the_lcd_16207_0
LCD_DATA[7] <> system_0:u0.LCD_data_to_and_from_the_lcd_16207_0
SD_DAT <> system_0:u0.bidir_port_to_and_from_the_SD_DAT
SD_DAT <> SD_DAT
SD_DAT3 <> <VCC>
SD_CMD <> system_0:u0.bidir_port_to_and_from_the_SD_CMD
SD_CLK <= system_0:u0.out_port_from_the_SD_CLK
TDI => ~NO_FANOUT~
TCK => ~NO_FANOUT~
TCS => ~NO_FANOUT~
TDO <= <GND>
I2C_SDAT <> I2C_AV_Config:u1.I2C_SDAT
I2C_SCLK <= I2C_AV_Config:u1.I2C_SCLK
PS2_DAT => ~NO_FANOUT~
PS2_CLK => ~NO_FANOUT~
VGA_CLK <= system_0:u0.VGA_CLK_from_the_VGA_0
VGA_HS <= system_0:u0.VGA_HS_from_the_VGA_0
VGA_VS <= system_0:u0.VGA_VS_from_the_VGA_0
VGA_BLANK <= system_0:u0.VGA_BLANK_from_the_VGA_0
VGA_SYNC <= system_0:u0.VGA_SYNC_from_the_VGA_0
VGA_R[0] <= system_0:u0.VGA_R_from_the_VGA_0
VGA_R[1] <= system_0:u0.VGA_R_from_the_VGA_0
VGA_R[2] <= system_0:u0.VGA_R_from_the_VGA_0
VGA_R[3] <= system_0:u0.VGA_R_from_the_VGA_0
VGA_R[4] <= system_0:u0.VGA_R_from_the_VGA_0
VGA_R[5] <= system_0:u0.VGA_R_from_the_VGA_0
VGA_R[6] <= system_0:u0.VGA_R_from_the_VGA_0
VGA_R[7] <= system_0:u0.VGA_R_from_the_VGA_0
VGA_R[8] <= system_0:u0.VGA_R_from_the_VGA_0
VGA_R[9] <= system_0:u0.VGA_R_from_the_VGA_0
VGA_G[0] <= system_0:u0.VGA_G_from_the_VGA_0
VGA_G[1] <= system_0:u0.VGA_G_from_the_VGA_0
VGA_G[2] <= system_0:u0.VGA_G_from_the_VGA_0
VGA_G[3] <= system_0:u0.VGA_G_from_the_VGA_0
VGA_G[4] <= system_0:u0.VGA_G_from_the_VGA_0
VGA_G[5] <= system_0:u0.VGA_G_from_the_VGA_0
VGA_G[6] <= system_0:u0.VGA_G_from_the_VGA_0
VGA_G[7] <= system_0:u0.VGA_G_from_the_VGA_0
VGA_G[8] <= system_0:u0.VGA_G_from_the_VGA_0
VGA_G[9] <= system_0:u0.VGA_G_from_the_VGA_0
VGA_B[0] <= system_0:u0.VGA_B_from_the_VGA_0
VGA_B[1] <= system_0:u0.VGA_B_from_the_VGA_0
VGA_B[2] <= system_0:u0.VGA_B_from_the_VGA_0
VGA_B[3] <= system_0:u0.VGA_B_from_the_VGA_0
VGA_B[4] <= system_0:u0.VGA_B_from_the_VGA_0
VGA_B[5] <= system_0:u0.VGA_B_from_the_VGA_0
VGA_B[6] <= system_0:u0.VGA_B_from_the_VGA_0
VGA_B[7] <= system_0:u0.VGA_B_from_the_VGA_0
VGA_B[8] <= system_0:u0.VGA_B_from_the_VGA_0
VGA_B[9] <= system_0:u0.VGA_B_from_the_VGA_0
ENET_DATA[0] <> system_0:u0.ENET_DATA_to_and_from_the_DM9000A
ENET_DATA[1] <> system_0:u0.ENET_DATA_to_and_from_the_DM9000A
ENET_DATA[2] <> system_0:u0.ENET_DATA_to_and_from_the_DM9000A
ENET_DATA[3] <> system_0:u0.ENET_DATA_to_and_from_the_DM9000A
ENET_DATA[4] <> system_0:u0.ENET_DATA_to_and_from_the_DM9000A
ENET_DATA[5] <> system_0:u0.ENET_DATA_to_and_from_the_DM9000A
ENET_DATA[6] <> system_0:u0.ENET_DATA_to_and_from_the_DM9000A
ENET_DATA[7] <> system_0:u0.ENET_DATA_to_and_from_the_DM9000A
ENET_DATA[8] <> system_0:u0.ENET_DATA_to_and_from_the_DM9000A
ENET_DATA[9] <> system_0:u0.ENET_DATA_to_and_from_the_DM9000A
ENET_DATA[10] <> system_0:u0.ENET_DATA_to_and_from_the_DM9000A
ENET_DATA[11] <> system_0:u0.ENET_DATA_to_and_from_the_DM9000A
ENET_DATA[12] <> system_0:u0.ENET_DATA_to_and_from_the_DM9000A
ENET_DATA[13] <> system_0:u0.ENET_DATA_to_and_from_the_DM9000A
ENET_DATA[14] <> system_0:u0.ENET_DATA_to_and_from_the_DM9000A
ENET_DATA[15] <> system_0:u0.ENET_DATA_to_and_from_the_DM9000A
ENET_CMD <= system_0:u0.ENET_CMD_from_the_DM9000A
ENET_CS_N <= system_0:u0.ENET_CS_N_from_the_DM9000A
ENET_WR_N <= system_0:u0.ENET_WR_N_from_the_DM9000A
ENET_RD_N <= system_0:u0.ENET_RD_N_from_the_DM9000A
ENET_RST_N <= system_0:u0.ENET_RST_N_from_the_DM9000A
ENET_INT => ENET_INT.IN1
ENET_CLK <= system_0:u0.ENET_CLK_from_the_DM9000A
AUD_ADCLRCK <> AUD_ADCLRCK
AUD_ADCDAT => ~NO_FANOUT~
AUD_DACLRCK <> system_0:u0.oAUD_LRCK_from_the_Audio_0
AUD_DACDAT <= system_0:u0.oAUD_DATA_from_the_Audio_0
AUD_BCLK <> system_0:u0.oAUD_BCK_from_the_Audio_0
AUD_XCK <= system_0:u0.oAUD_XCK_from_the_Audio_0
TD_DATA[0] => ~NO_FANOUT~
TD_DATA[1] => ~NO_FANOUT~
TD_DATA[2] => ~NO_FANOUT~
TD_DATA[3] => ~NO_FANOUT~
TD_DATA[4] => ~NO_FANOUT~
TD_DATA[5] => ~NO_FANOUT~
TD_DATA[6] => ~NO_FANOUT~
TD_DATA[7] => ~NO_FANOUT~
TD_HS => ~NO_FANOUT~
TD_VS => ~NO_FANOUT~
TD_RESET <= <VCC>
GPIO_0[0] <> GPIO_0[0]
GPIO_0[1] <> GPIO_0[1]
GPIO_0[2] <> GPIO_0[2]
GPIO_0[3] <> GPIO_0[3]
GPIO_0[4] <> GPIO_0[4]
GPIO_0[5] <> GPIO_0[5]
GPIO_0[6] <> GPIO_0[6]
GPIO_0[7] <> GPIO_0[7]
GPIO_0[8] <> GPIO_0[8]
GPIO_0[9] <> GPIO_0[9]
GPIO_0[10] <> GPIO_0[10]
GPIO_0[11] <> GPIO_0[11]
GPIO_0[12] <> GPIO_0[12]
GPIO_0[13] <> GPIO_0[13]
GPIO_0[14] <> GPIO_0[14]
GPIO_0[15] <> GPIO_0[15]
GPIO_0[16] <> GPIO_0[16]
GPIO_0[17] <> GPIO_0[17]
GPIO_0[18] <> GPIO_0[18]
GPIO_0[19] <> GPIO_0[19]
GPIO_0[20] <> GPIO_0[20]
GPIO_0[21] <> GPIO_0[21]
GPIO_0[22] <> GPIO_0[22]
GPIO_0[23] <> GPIO_0[23]
GPIO_0[24] <> GPIO_0[24]
GPIO_0[25] <> GPIO_0[25]
GPIO_0[26] <> GPIO_0[26]
GPIO_0[27] <> GPIO_0[27]
GPIO_0[28] <> GPIO_0[28]
GPIO_0[29] <> GPIO_0[29]
GPIO_0[30] <> GPIO_0[30]
GPIO_0[31] <> GPIO_0[31]
GPIO_0[32] <> GPIO_0[32]
GPIO_0[33] <> GPIO_0[33]
GPIO_0[34] <> GPIO_0[34]
GPIO_0[35] <> GPIO_0[35]
GPIO_1[0] <> GPIO_1[0]
GPIO_1[1] <> GPIO_1[1]
GPIO_1[2] <> GPIO_1[2]
GPIO_1[3] <> GPIO_1[3]
GPIO_1[4] <> GPIO_1[4]
GPIO_1[5] <> GPIO_1[5]
GPIO_1[6] <> GPIO_1[6]
GPIO_1[7] <> GPIO_1[7]
GPIO_1[8] <> GPIO_1[8]
GPIO_1[9] <> GPIO_1[9]
GPIO_1[10] <> GPIO_1[10]
GPIO_1[11] <> GPIO_1[11]
GPIO_1[12] <> GPIO_1[12]
GPIO_1[13] <> GPIO_1[13]
GPIO_1[14] <> GPIO_1[14]
GPIO_1[15] <> GPIO_1[15]
GPIO_1[16] <> GPIO_1[16]
GPIO_1[17] <> GPIO_1[17]
GPIO_1[18] <> GPIO_1[18]
GPIO_1[19] <> GPIO_1[19]
GPIO_1[20] <> GPIO_1[20]
GPIO_1[21] <> GPIO_1[21]
GPIO_1[22] <> GPIO_1[22]
GPIO_1[23] <> GPIO_1[23]
GPIO_1[24] <> GPIO_1[24]
GPIO_1[25] <> GPIO_1[25]
GPIO_1[26] <> GPIO_1[26]
GPIO_1[27] <> GPIO_1[27]
GPIO_1[28] <> GPIO_1[28]
GPIO_1[29] <> GPIO_1[29]
GPIO_1[30] <> GPIO_1[30]
GPIO_1[31] <> GPIO_1[31]
GPIO_1[32] <> GPIO_1[32]
GPIO_1[33] <> GPIO_1[33]
GPIO_1[34] <> GPIO_1[34]
GPIO_1[35] <> GPIO_1[35]


|DE2_NET|Reset_Delay:delay1
iRST => Cont[0].ACLR
iRST => Cont[1].ACLR
iRST => Cont[2].ACLR
iRST => Cont[3].ACLR
iRST => Cont[4].ACLR
iRST => Cont[5].ACLR
iRST => Cont[6].ACLR
iRST => Cont[7].ACLR
iRST => Cont[8].ACLR
iRST => Cont[9].ACLR
iRST => Cont[10].ACLR
iRST => Cont[11].ACLR
iRST => Cont[12].ACLR
iRST => Cont[13].ACLR
iRST => Cont[14].ACLR
iRST => Cont[15].ACLR
iRST => Cont[16].ACLR
iRST => Cont[17].ACLR
iRST => Cont[18].ACLR
iRST => Cont[19].ACLR
iRST => Cont[20].ACLR
iRST => Cont[21].ACLR
iRST => Cont[22].ACLR
iRST => Cont[23].ACLR
iRST => oRESET~reg0.ACLR
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
iCLK => Cont[20].CLK
iCLK => Cont[21].CLK
iCLK => Cont[22].CLK
iCLK => Cont[23].CLK
iCLK => oRESET~reg0.CLK
oRESET <= oRESET~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|SDRAM_PLL:PLL1
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk


|DE2_NET|SDRAM_PLL:PLL1|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE2_NET|Audio_PLL:PLL2
areset => areset.IN1
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|DE2_NET|Audio_PLL:PLL2|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE2_NET|RLE_FIFO_24_256:FIFO_recv
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdclk => rdclk.IN1
rdreq => always0.IN1
rdreq => trigger_rd.OUTPUTSELECT
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
wrfull <= dcfifo:dcfifo_component.wrfull
rdempty <= dcfifo:dcfifo_component.rdempty


|DE2_NET|RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component
data[0] => dcfifo_gek1:auto_generated.data[0]
data[1] => dcfifo_gek1:auto_generated.data[1]
data[2] => dcfifo_gek1:auto_generated.data[2]
data[3] => dcfifo_gek1:auto_generated.data[3]
data[4] => dcfifo_gek1:auto_generated.data[4]
data[5] => dcfifo_gek1:auto_generated.data[5]
data[6] => dcfifo_gek1:auto_generated.data[6]
data[7] => dcfifo_gek1:auto_generated.data[7]
data[8] => dcfifo_gek1:auto_generated.data[8]
data[9] => dcfifo_gek1:auto_generated.data[9]
data[10] => dcfifo_gek1:auto_generated.data[10]
data[11] => dcfifo_gek1:auto_generated.data[11]
data[12] => dcfifo_gek1:auto_generated.data[12]
data[13] => dcfifo_gek1:auto_generated.data[13]
data[14] => dcfifo_gek1:auto_generated.data[14]
data[15] => dcfifo_gek1:auto_generated.data[15]
data[16] => dcfifo_gek1:auto_generated.data[16]
data[17] => dcfifo_gek1:auto_generated.data[17]
data[18] => dcfifo_gek1:auto_generated.data[18]
data[19] => dcfifo_gek1:auto_generated.data[19]
data[20] => dcfifo_gek1:auto_generated.data[20]
data[21] => dcfifo_gek1:auto_generated.data[21]
data[22] => dcfifo_gek1:auto_generated.data[22]
data[23] => dcfifo_gek1:auto_generated.data[23]
q[0] <= dcfifo_gek1:auto_generated.q[0]
q[1] <= dcfifo_gek1:auto_generated.q[1]
q[2] <= dcfifo_gek1:auto_generated.q[2]
q[3] <= dcfifo_gek1:auto_generated.q[3]
q[4] <= dcfifo_gek1:auto_generated.q[4]
q[5] <= dcfifo_gek1:auto_generated.q[5]
q[6] <= dcfifo_gek1:auto_generated.q[6]
q[7] <= dcfifo_gek1:auto_generated.q[7]
q[8] <= dcfifo_gek1:auto_generated.q[8]
q[9] <= dcfifo_gek1:auto_generated.q[9]
q[10] <= dcfifo_gek1:auto_generated.q[10]
q[11] <= dcfifo_gek1:auto_generated.q[11]
q[12] <= dcfifo_gek1:auto_generated.q[12]
q[13] <= dcfifo_gek1:auto_generated.q[13]
q[14] <= dcfifo_gek1:auto_generated.q[14]
q[15] <= dcfifo_gek1:auto_generated.q[15]
q[16] <= dcfifo_gek1:auto_generated.q[16]
q[17] <= dcfifo_gek1:auto_generated.q[17]
q[18] <= dcfifo_gek1:auto_generated.q[18]
q[19] <= dcfifo_gek1:auto_generated.q[19]
q[20] <= dcfifo_gek1:auto_generated.q[20]
q[21] <= dcfifo_gek1:auto_generated.q[21]
q[22] <= dcfifo_gek1:auto_generated.q[22]
q[23] <= dcfifo_gek1:auto_generated.q[23]
rdclk => dcfifo_gek1:auto_generated.rdclk
rdreq => dcfifo_gek1:auto_generated.rdreq
wrclk => dcfifo_gek1:auto_generated.wrclk
wrreq => dcfifo_gek1:auto_generated.wrreq
aclr => dcfifo_gek1:auto_generated.aclr
rdempty <= dcfifo_gek1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_gek1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>


|DE2_NET|RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated
aclr => a_graycounter_6fc:wrptr_g1p.aclr
aclr => a_graycounter_5fc:wrptr_gp.aclr
aclr => altsyncram_rk81:fifo_ram.aclr1
aclr => delayed_wrptr_g[7].IN0
aclr => rdptr_g[7].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_rk81:fifo_ram.data_a[0]
data[1] => altsyncram_rk81:fifo_ram.data_a[1]
data[2] => altsyncram_rk81:fifo_ram.data_a[2]
data[3] => altsyncram_rk81:fifo_ram.data_a[3]
data[4] => altsyncram_rk81:fifo_ram.data_a[4]
data[5] => altsyncram_rk81:fifo_ram.data_a[5]
data[6] => altsyncram_rk81:fifo_ram.data_a[6]
data[7] => altsyncram_rk81:fifo_ram.data_a[7]
data[8] => altsyncram_rk81:fifo_ram.data_a[8]
data[9] => altsyncram_rk81:fifo_ram.data_a[9]
data[10] => altsyncram_rk81:fifo_ram.data_a[10]
data[11] => altsyncram_rk81:fifo_ram.data_a[11]
data[12] => altsyncram_rk81:fifo_ram.data_a[12]
data[13] => altsyncram_rk81:fifo_ram.data_a[13]
data[14] => altsyncram_rk81:fifo_ram.data_a[14]
data[15] => altsyncram_rk81:fifo_ram.data_a[15]
data[16] => altsyncram_rk81:fifo_ram.data_a[16]
data[17] => altsyncram_rk81:fifo_ram.data_a[17]
data[18] => altsyncram_rk81:fifo_ram.data_a[18]
data[19] => altsyncram_rk81:fifo_ram.data_a[19]
data[20] => altsyncram_rk81:fifo_ram.data_a[20]
data[21] => altsyncram_rk81:fifo_ram.data_a[21]
data[22] => altsyncram_rk81:fifo_ram.data_a[22]
data[23] => altsyncram_rk81:fifo_ram.data_a[23]
q[0] <= altsyncram_rk81:fifo_ram.q_b[0]
q[1] <= altsyncram_rk81:fifo_ram.q_b[1]
q[2] <= altsyncram_rk81:fifo_ram.q_b[2]
q[3] <= altsyncram_rk81:fifo_ram.q_b[3]
q[4] <= altsyncram_rk81:fifo_ram.q_b[4]
q[5] <= altsyncram_rk81:fifo_ram.q_b[5]
q[6] <= altsyncram_rk81:fifo_ram.q_b[6]
q[7] <= altsyncram_rk81:fifo_ram.q_b[7]
q[8] <= altsyncram_rk81:fifo_ram.q_b[8]
q[9] <= altsyncram_rk81:fifo_ram.q_b[9]
q[10] <= altsyncram_rk81:fifo_ram.q_b[10]
q[11] <= altsyncram_rk81:fifo_ram.q_b[11]
q[12] <= altsyncram_rk81:fifo_ram.q_b[12]
q[13] <= altsyncram_rk81:fifo_ram.q_b[13]
q[14] <= altsyncram_rk81:fifo_ram.q_b[14]
q[15] <= altsyncram_rk81:fifo_ram.q_b[15]
q[16] <= altsyncram_rk81:fifo_ram.q_b[16]
q[17] <= altsyncram_rk81:fifo_ram.q_b[17]
q[18] <= altsyncram_rk81:fifo_ram.q_b[18]
q[19] <= altsyncram_rk81:fifo_ram.q_b[19]
q[20] <= altsyncram_rk81:fifo_ram.q_b[20]
q[21] <= altsyncram_rk81:fifo_ram.q_b[21]
q[22] <= altsyncram_rk81:fifo_ram.q_b[22]
q[23] <= altsyncram_rk81:fifo_ram.q_b[23]
rdclk => a_graycounter_f86:rdptr_g1p.clock
rdclk => altsyncram_rk81:fifo_ram.clock1
rdclk => _.IN0
rdclk => alt_synch_pipe_icb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_6fc:wrptr_g1p.clock
wrclk => a_graycounter_5fc:wrptr_gp.clock
wrclk => altsyncram_rk81:fifo_ram.clock0
wrclk => alt_synch_pipe_mc8:ws_dgrp.clock
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|DE2_NET|RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_6fc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_5fc:wrptr_gp
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|altsyncram_rk81:fifo_ram
aclr1 => ram_block14a0.CLR1
aclr1 => ram_block14a1.CLR1
aclr1 => ram_block14a2.CLR1
aclr1 => ram_block14a3.CLR1
aclr1 => ram_block14a4.CLR1
aclr1 => ram_block14a5.CLR1
aclr1 => ram_block14a6.CLR1
aclr1 => ram_block14a7.CLR1
aclr1 => ram_block14a8.CLR1
aclr1 => ram_block14a9.CLR1
aclr1 => ram_block14a10.CLR1
aclr1 => ram_block14a11.CLR1
aclr1 => ram_block14a12.CLR1
aclr1 => ram_block14a13.CLR1
aclr1 => ram_block14a14.CLR1
aclr1 => ram_block14a15.CLR1
aclr1 => ram_block14a16.CLR1
aclr1 => ram_block14a17.CLR1
aclr1 => ram_block14a18.CLR1
aclr1 => ram_block14a19.CLR1
aclr1 => ram_block14a20.CLR1
aclr1 => ram_block14a21.CLR1
aclr1 => ram_block14a22.CLR1
aclr1 => ram_block14a23.CLR1
address_a[0] => ram_block14a0.PORTAADDR
address_a[0] => ram_block14a1.PORTAADDR
address_a[0] => ram_block14a2.PORTAADDR
address_a[0] => ram_block14a3.PORTAADDR
address_a[0] => ram_block14a4.PORTAADDR
address_a[0] => ram_block14a5.PORTAADDR
address_a[0] => ram_block14a6.PORTAADDR
address_a[0] => ram_block14a7.PORTAADDR
address_a[0] => ram_block14a8.PORTAADDR
address_a[0] => ram_block14a9.PORTAADDR
address_a[0] => ram_block14a10.PORTAADDR
address_a[0] => ram_block14a11.PORTAADDR
address_a[0] => ram_block14a12.PORTAADDR
address_a[0] => ram_block14a13.PORTAADDR
address_a[0] => ram_block14a14.PORTAADDR
address_a[0] => ram_block14a15.PORTAADDR
address_a[0] => ram_block14a16.PORTAADDR
address_a[0] => ram_block14a17.PORTAADDR
address_a[0] => ram_block14a18.PORTAADDR
address_a[0] => ram_block14a19.PORTAADDR
address_a[0] => ram_block14a20.PORTAADDR
address_a[0] => ram_block14a21.PORTAADDR
address_a[0] => ram_block14a22.PORTAADDR
address_a[0] => ram_block14a23.PORTAADDR
address_a[1] => ram_block14a0.PORTAADDR1
address_a[1] => ram_block14a1.PORTAADDR1
address_a[1] => ram_block14a2.PORTAADDR1
address_a[1] => ram_block14a3.PORTAADDR1
address_a[1] => ram_block14a4.PORTAADDR1
address_a[1] => ram_block14a5.PORTAADDR1
address_a[1] => ram_block14a6.PORTAADDR1
address_a[1] => ram_block14a7.PORTAADDR1
address_a[1] => ram_block14a8.PORTAADDR1
address_a[1] => ram_block14a9.PORTAADDR1
address_a[1] => ram_block14a10.PORTAADDR1
address_a[1] => ram_block14a11.PORTAADDR1
address_a[1] => ram_block14a12.PORTAADDR1
address_a[1] => ram_block14a13.PORTAADDR1
address_a[1] => ram_block14a14.PORTAADDR1
address_a[1] => ram_block14a15.PORTAADDR1
address_a[1] => ram_block14a16.PORTAADDR1
address_a[1] => ram_block14a17.PORTAADDR1
address_a[1] => ram_block14a18.PORTAADDR1
address_a[1] => ram_block14a19.PORTAADDR1
address_a[1] => ram_block14a20.PORTAADDR1
address_a[1] => ram_block14a21.PORTAADDR1
address_a[1] => ram_block14a22.PORTAADDR1
address_a[1] => ram_block14a23.PORTAADDR1
address_a[2] => ram_block14a0.PORTAADDR2
address_a[2] => ram_block14a1.PORTAADDR2
address_a[2] => ram_block14a2.PORTAADDR2
address_a[2] => ram_block14a3.PORTAADDR2
address_a[2] => ram_block14a4.PORTAADDR2
address_a[2] => ram_block14a5.PORTAADDR2
address_a[2] => ram_block14a6.PORTAADDR2
address_a[2] => ram_block14a7.PORTAADDR2
address_a[2] => ram_block14a8.PORTAADDR2
address_a[2] => ram_block14a9.PORTAADDR2
address_a[2] => ram_block14a10.PORTAADDR2
address_a[2] => ram_block14a11.PORTAADDR2
address_a[2] => ram_block14a12.PORTAADDR2
address_a[2] => ram_block14a13.PORTAADDR2
address_a[2] => ram_block14a14.PORTAADDR2
address_a[2] => ram_block14a15.PORTAADDR2
address_a[2] => ram_block14a16.PORTAADDR2
address_a[2] => ram_block14a17.PORTAADDR2
address_a[2] => ram_block14a18.PORTAADDR2
address_a[2] => ram_block14a19.PORTAADDR2
address_a[2] => ram_block14a20.PORTAADDR2
address_a[2] => ram_block14a21.PORTAADDR2
address_a[2] => ram_block14a22.PORTAADDR2
address_a[2] => ram_block14a23.PORTAADDR2
address_a[3] => ram_block14a0.PORTAADDR3
address_a[3] => ram_block14a1.PORTAADDR3
address_a[3] => ram_block14a2.PORTAADDR3
address_a[3] => ram_block14a3.PORTAADDR3
address_a[3] => ram_block14a4.PORTAADDR3
address_a[3] => ram_block14a5.PORTAADDR3
address_a[3] => ram_block14a6.PORTAADDR3
address_a[3] => ram_block14a7.PORTAADDR3
address_a[3] => ram_block14a8.PORTAADDR3
address_a[3] => ram_block14a9.PORTAADDR3
address_a[3] => ram_block14a10.PORTAADDR3
address_a[3] => ram_block14a11.PORTAADDR3
address_a[3] => ram_block14a12.PORTAADDR3
address_a[3] => ram_block14a13.PORTAADDR3
address_a[3] => ram_block14a14.PORTAADDR3
address_a[3] => ram_block14a15.PORTAADDR3
address_a[3] => ram_block14a16.PORTAADDR3
address_a[3] => ram_block14a17.PORTAADDR3
address_a[3] => ram_block14a18.PORTAADDR3
address_a[3] => ram_block14a19.PORTAADDR3
address_a[3] => ram_block14a20.PORTAADDR3
address_a[3] => ram_block14a21.PORTAADDR3
address_a[3] => ram_block14a22.PORTAADDR3
address_a[3] => ram_block14a23.PORTAADDR3
address_a[4] => ram_block14a0.PORTAADDR4
address_a[4] => ram_block14a1.PORTAADDR4
address_a[4] => ram_block14a2.PORTAADDR4
address_a[4] => ram_block14a3.PORTAADDR4
address_a[4] => ram_block14a4.PORTAADDR4
address_a[4] => ram_block14a5.PORTAADDR4
address_a[4] => ram_block14a6.PORTAADDR4
address_a[4] => ram_block14a7.PORTAADDR4
address_a[4] => ram_block14a8.PORTAADDR4
address_a[4] => ram_block14a9.PORTAADDR4
address_a[4] => ram_block14a10.PORTAADDR4
address_a[4] => ram_block14a11.PORTAADDR4
address_a[4] => ram_block14a12.PORTAADDR4
address_a[4] => ram_block14a13.PORTAADDR4
address_a[4] => ram_block14a14.PORTAADDR4
address_a[4] => ram_block14a15.PORTAADDR4
address_a[4] => ram_block14a16.PORTAADDR4
address_a[4] => ram_block14a17.PORTAADDR4
address_a[4] => ram_block14a18.PORTAADDR4
address_a[4] => ram_block14a19.PORTAADDR4
address_a[4] => ram_block14a20.PORTAADDR4
address_a[4] => ram_block14a21.PORTAADDR4
address_a[4] => ram_block14a22.PORTAADDR4
address_a[4] => ram_block14a23.PORTAADDR4
address_a[5] => ram_block14a0.PORTAADDR5
address_a[5] => ram_block14a1.PORTAADDR5
address_a[5] => ram_block14a2.PORTAADDR5
address_a[5] => ram_block14a3.PORTAADDR5
address_a[5] => ram_block14a4.PORTAADDR5
address_a[5] => ram_block14a5.PORTAADDR5
address_a[5] => ram_block14a6.PORTAADDR5
address_a[5] => ram_block14a7.PORTAADDR5
address_a[5] => ram_block14a8.PORTAADDR5
address_a[5] => ram_block14a9.PORTAADDR5
address_a[5] => ram_block14a10.PORTAADDR5
address_a[5] => ram_block14a11.PORTAADDR5
address_a[5] => ram_block14a12.PORTAADDR5
address_a[5] => ram_block14a13.PORTAADDR5
address_a[5] => ram_block14a14.PORTAADDR5
address_a[5] => ram_block14a15.PORTAADDR5
address_a[5] => ram_block14a16.PORTAADDR5
address_a[5] => ram_block14a17.PORTAADDR5
address_a[5] => ram_block14a18.PORTAADDR5
address_a[5] => ram_block14a19.PORTAADDR5
address_a[5] => ram_block14a20.PORTAADDR5
address_a[5] => ram_block14a21.PORTAADDR5
address_a[5] => ram_block14a22.PORTAADDR5
address_a[5] => ram_block14a23.PORTAADDR5
address_a[6] => ram_block14a0.PORTAADDR6
address_a[6] => ram_block14a1.PORTAADDR6
address_a[6] => ram_block14a2.PORTAADDR6
address_a[6] => ram_block14a3.PORTAADDR6
address_a[6] => ram_block14a4.PORTAADDR6
address_a[6] => ram_block14a5.PORTAADDR6
address_a[6] => ram_block14a6.PORTAADDR6
address_a[6] => ram_block14a7.PORTAADDR6
address_a[6] => ram_block14a8.PORTAADDR6
address_a[6] => ram_block14a9.PORTAADDR6
address_a[6] => ram_block14a10.PORTAADDR6
address_a[6] => ram_block14a11.PORTAADDR6
address_a[6] => ram_block14a12.PORTAADDR6
address_a[6] => ram_block14a13.PORTAADDR6
address_a[6] => ram_block14a14.PORTAADDR6
address_a[6] => ram_block14a15.PORTAADDR6
address_a[6] => ram_block14a16.PORTAADDR6
address_a[6] => ram_block14a17.PORTAADDR6
address_a[6] => ram_block14a18.PORTAADDR6
address_a[6] => ram_block14a19.PORTAADDR6
address_a[6] => ram_block14a20.PORTAADDR6
address_a[6] => ram_block14a21.PORTAADDR6
address_a[6] => ram_block14a22.PORTAADDR6
address_a[6] => ram_block14a23.PORTAADDR6
address_b[0] => ram_block14a0.PORTBADDR
address_b[0] => ram_block14a1.PORTBADDR
address_b[0] => ram_block14a2.PORTBADDR
address_b[0] => ram_block14a3.PORTBADDR
address_b[0] => ram_block14a4.PORTBADDR
address_b[0] => ram_block14a5.PORTBADDR
address_b[0] => ram_block14a6.PORTBADDR
address_b[0] => ram_block14a7.PORTBADDR
address_b[0] => ram_block14a8.PORTBADDR
address_b[0] => ram_block14a9.PORTBADDR
address_b[0] => ram_block14a10.PORTBADDR
address_b[0] => ram_block14a11.PORTBADDR
address_b[0] => ram_block14a12.PORTBADDR
address_b[0] => ram_block14a13.PORTBADDR
address_b[0] => ram_block14a14.PORTBADDR
address_b[0] => ram_block14a15.PORTBADDR
address_b[0] => ram_block14a16.PORTBADDR
address_b[0] => ram_block14a17.PORTBADDR
address_b[0] => ram_block14a18.PORTBADDR
address_b[0] => ram_block14a19.PORTBADDR
address_b[0] => ram_block14a20.PORTBADDR
address_b[0] => ram_block14a21.PORTBADDR
address_b[0] => ram_block14a22.PORTBADDR
address_b[0] => ram_block14a23.PORTBADDR
address_b[1] => ram_block14a0.PORTBADDR1
address_b[1] => ram_block14a1.PORTBADDR1
address_b[1] => ram_block14a2.PORTBADDR1
address_b[1] => ram_block14a3.PORTBADDR1
address_b[1] => ram_block14a4.PORTBADDR1
address_b[1] => ram_block14a5.PORTBADDR1
address_b[1] => ram_block14a6.PORTBADDR1
address_b[1] => ram_block14a7.PORTBADDR1
address_b[1] => ram_block14a8.PORTBADDR1
address_b[1] => ram_block14a9.PORTBADDR1
address_b[1] => ram_block14a10.PORTBADDR1
address_b[1] => ram_block14a11.PORTBADDR1
address_b[1] => ram_block14a12.PORTBADDR1
address_b[1] => ram_block14a13.PORTBADDR1
address_b[1] => ram_block14a14.PORTBADDR1
address_b[1] => ram_block14a15.PORTBADDR1
address_b[1] => ram_block14a16.PORTBADDR1
address_b[1] => ram_block14a17.PORTBADDR1
address_b[1] => ram_block14a18.PORTBADDR1
address_b[1] => ram_block14a19.PORTBADDR1
address_b[1] => ram_block14a20.PORTBADDR1
address_b[1] => ram_block14a21.PORTBADDR1
address_b[1] => ram_block14a22.PORTBADDR1
address_b[1] => ram_block14a23.PORTBADDR1
address_b[2] => ram_block14a0.PORTBADDR2
address_b[2] => ram_block14a1.PORTBADDR2
address_b[2] => ram_block14a2.PORTBADDR2
address_b[2] => ram_block14a3.PORTBADDR2
address_b[2] => ram_block14a4.PORTBADDR2
address_b[2] => ram_block14a5.PORTBADDR2
address_b[2] => ram_block14a6.PORTBADDR2
address_b[2] => ram_block14a7.PORTBADDR2
address_b[2] => ram_block14a8.PORTBADDR2
address_b[2] => ram_block14a9.PORTBADDR2
address_b[2] => ram_block14a10.PORTBADDR2
address_b[2] => ram_block14a11.PORTBADDR2
address_b[2] => ram_block14a12.PORTBADDR2
address_b[2] => ram_block14a13.PORTBADDR2
address_b[2] => ram_block14a14.PORTBADDR2
address_b[2] => ram_block14a15.PORTBADDR2
address_b[2] => ram_block14a16.PORTBADDR2
address_b[2] => ram_block14a17.PORTBADDR2
address_b[2] => ram_block14a18.PORTBADDR2
address_b[2] => ram_block14a19.PORTBADDR2
address_b[2] => ram_block14a20.PORTBADDR2
address_b[2] => ram_block14a21.PORTBADDR2
address_b[2] => ram_block14a22.PORTBADDR2
address_b[2] => ram_block14a23.PORTBADDR2
address_b[3] => ram_block14a0.PORTBADDR3
address_b[3] => ram_block14a1.PORTBADDR3
address_b[3] => ram_block14a2.PORTBADDR3
address_b[3] => ram_block14a3.PORTBADDR3
address_b[3] => ram_block14a4.PORTBADDR3
address_b[3] => ram_block14a5.PORTBADDR3
address_b[3] => ram_block14a6.PORTBADDR3
address_b[3] => ram_block14a7.PORTBADDR3
address_b[3] => ram_block14a8.PORTBADDR3
address_b[3] => ram_block14a9.PORTBADDR3
address_b[3] => ram_block14a10.PORTBADDR3
address_b[3] => ram_block14a11.PORTBADDR3
address_b[3] => ram_block14a12.PORTBADDR3
address_b[3] => ram_block14a13.PORTBADDR3
address_b[3] => ram_block14a14.PORTBADDR3
address_b[3] => ram_block14a15.PORTBADDR3
address_b[3] => ram_block14a16.PORTBADDR3
address_b[3] => ram_block14a17.PORTBADDR3
address_b[3] => ram_block14a18.PORTBADDR3
address_b[3] => ram_block14a19.PORTBADDR3
address_b[3] => ram_block14a20.PORTBADDR3
address_b[3] => ram_block14a21.PORTBADDR3
address_b[3] => ram_block14a22.PORTBADDR3
address_b[3] => ram_block14a23.PORTBADDR3
address_b[4] => ram_block14a0.PORTBADDR4
address_b[4] => ram_block14a1.PORTBADDR4
address_b[4] => ram_block14a2.PORTBADDR4
address_b[4] => ram_block14a3.PORTBADDR4
address_b[4] => ram_block14a4.PORTBADDR4
address_b[4] => ram_block14a5.PORTBADDR4
address_b[4] => ram_block14a6.PORTBADDR4
address_b[4] => ram_block14a7.PORTBADDR4
address_b[4] => ram_block14a8.PORTBADDR4
address_b[4] => ram_block14a9.PORTBADDR4
address_b[4] => ram_block14a10.PORTBADDR4
address_b[4] => ram_block14a11.PORTBADDR4
address_b[4] => ram_block14a12.PORTBADDR4
address_b[4] => ram_block14a13.PORTBADDR4
address_b[4] => ram_block14a14.PORTBADDR4
address_b[4] => ram_block14a15.PORTBADDR4
address_b[4] => ram_block14a16.PORTBADDR4
address_b[4] => ram_block14a17.PORTBADDR4
address_b[4] => ram_block14a18.PORTBADDR4
address_b[4] => ram_block14a19.PORTBADDR4
address_b[4] => ram_block14a20.PORTBADDR4
address_b[4] => ram_block14a21.PORTBADDR4
address_b[4] => ram_block14a22.PORTBADDR4
address_b[4] => ram_block14a23.PORTBADDR4
address_b[5] => ram_block14a0.PORTBADDR5
address_b[5] => ram_block14a1.PORTBADDR5
address_b[5] => ram_block14a2.PORTBADDR5
address_b[5] => ram_block14a3.PORTBADDR5
address_b[5] => ram_block14a4.PORTBADDR5
address_b[5] => ram_block14a5.PORTBADDR5
address_b[5] => ram_block14a6.PORTBADDR5
address_b[5] => ram_block14a7.PORTBADDR5
address_b[5] => ram_block14a8.PORTBADDR5
address_b[5] => ram_block14a9.PORTBADDR5
address_b[5] => ram_block14a10.PORTBADDR5
address_b[5] => ram_block14a11.PORTBADDR5
address_b[5] => ram_block14a12.PORTBADDR5
address_b[5] => ram_block14a13.PORTBADDR5
address_b[5] => ram_block14a14.PORTBADDR5
address_b[5] => ram_block14a15.PORTBADDR5
address_b[5] => ram_block14a16.PORTBADDR5
address_b[5] => ram_block14a17.PORTBADDR5
address_b[5] => ram_block14a18.PORTBADDR5
address_b[5] => ram_block14a19.PORTBADDR5
address_b[5] => ram_block14a20.PORTBADDR5
address_b[5] => ram_block14a21.PORTBADDR5
address_b[5] => ram_block14a22.PORTBADDR5
address_b[5] => ram_block14a23.PORTBADDR5
address_b[6] => ram_block14a0.PORTBADDR6
address_b[6] => ram_block14a1.PORTBADDR6
address_b[6] => ram_block14a2.PORTBADDR6
address_b[6] => ram_block14a3.PORTBADDR6
address_b[6] => ram_block14a4.PORTBADDR6
address_b[6] => ram_block14a5.PORTBADDR6
address_b[6] => ram_block14a6.PORTBADDR6
address_b[6] => ram_block14a7.PORTBADDR6
address_b[6] => ram_block14a8.PORTBADDR6
address_b[6] => ram_block14a9.PORTBADDR6
address_b[6] => ram_block14a10.PORTBADDR6
address_b[6] => ram_block14a11.PORTBADDR6
address_b[6] => ram_block14a12.PORTBADDR6
address_b[6] => ram_block14a13.PORTBADDR6
address_b[6] => ram_block14a14.PORTBADDR6
address_b[6] => ram_block14a15.PORTBADDR6
address_b[6] => ram_block14a16.PORTBADDR6
address_b[6] => ram_block14a17.PORTBADDR6
address_b[6] => ram_block14a18.PORTBADDR6
address_b[6] => ram_block14a19.PORTBADDR6
address_b[6] => ram_block14a20.PORTBADDR6
address_b[6] => ram_block14a21.PORTBADDR6
address_b[6] => ram_block14a22.PORTBADDR6
address_b[6] => ram_block14a23.PORTBADDR6
addressstall_b => ram_block14a0.PORTBADDRSTALL
addressstall_b => ram_block14a1.PORTBADDRSTALL
addressstall_b => ram_block14a2.PORTBADDRSTALL
addressstall_b => ram_block14a3.PORTBADDRSTALL
addressstall_b => ram_block14a4.PORTBADDRSTALL
addressstall_b => ram_block14a5.PORTBADDRSTALL
addressstall_b => ram_block14a6.PORTBADDRSTALL
addressstall_b => ram_block14a7.PORTBADDRSTALL
addressstall_b => ram_block14a8.PORTBADDRSTALL
addressstall_b => ram_block14a9.PORTBADDRSTALL
addressstall_b => ram_block14a10.PORTBADDRSTALL
addressstall_b => ram_block14a11.PORTBADDRSTALL
addressstall_b => ram_block14a12.PORTBADDRSTALL
addressstall_b => ram_block14a13.PORTBADDRSTALL
addressstall_b => ram_block14a14.PORTBADDRSTALL
addressstall_b => ram_block14a15.PORTBADDRSTALL
addressstall_b => ram_block14a16.PORTBADDRSTALL
addressstall_b => ram_block14a17.PORTBADDRSTALL
addressstall_b => ram_block14a18.PORTBADDRSTALL
addressstall_b => ram_block14a19.PORTBADDRSTALL
addressstall_b => ram_block14a20.PORTBADDRSTALL
addressstall_b => ram_block14a21.PORTBADDRSTALL
addressstall_b => ram_block14a22.PORTBADDRSTALL
addressstall_b => ram_block14a23.PORTBADDRSTALL
clock0 => ram_block14a0.CLK0
clock0 => ram_block14a1.CLK0
clock0 => ram_block14a2.CLK0
clock0 => ram_block14a3.CLK0
clock0 => ram_block14a4.CLK0
clock0 => ram_block14a5.CLK0
clock0 => ram_block14a6.CLK0
clock0 => ram_block14a7.CLK0
clock0 => ram_block14a8.CLK0
clock0 => ram_block14a9.CLK0
clock0 => ram_block14a10.CLK0
clock0 => ram_block14a11.CLK0
clock0 => ram_block14a12.CLK0
clock0 => ram_block14a13.CLK0
clock0 => ram_block14a14.CLK0
clock0 => ram_block14a15.CLK0
clock0 => ram_block14a16.CLK0
clock0 => ram_block14a17.CLK0
clock0 => ram_block14a18.CLK0
clock0 => ram_block14a19.CLK0
clock0 => ram_block14a20.CLK0
clock0 => ram_block14a21.CLK0
clock0 => ram_block14a22.CLK0
clock0 => ram_block14a23.CLK0
clock1 => ram_block14a0.CLK1
clock1 => ram_block14a1.CLK1
clock1 => ram_block14a2.CLK1
clock1 => ram_block14a3.CLK1
clock1 => ram_block14a4.CLK1
clock1 => ram_block14a5.CLK1
clock1 => ram_block14a6.CLK1
clock1 => ram_block14a7.CLK1
clock1 => ram_block14a8.CLK1
clock1 => ram_block14a9.CLK1
clock1 => ram_block14a10.CLK1
clock1 => ram_block14a11.CLK1
clock1 => ram_block14a12.CLK1
clock1 => ram_block14a13.CLK1
clock1 => ram_block14a14.CLK1
clock1 => ram_block14a15.CLK1
clock1 => ram_block14a16.CLK1
clock1 => ram_block14a17.CLK1
clock1 => ram_block14a18.CLK1
clock1 => ram_block14a19.CLK1
clock1 => ram_block14a20.CLK1
clock1 => ram_block14a21.CLK1
clock1 => ram_block14a22.CLK1
clock1 => ram_block14a23.CLK1
clocken1 => ram_block14a0.ENA1
clocken1 => ram_block14a1.ENA1
clocken1 => ram_block14a2.ENA1
clocken1 => ram_block14a3.ENA1
clocken1 => ram_block14a4.ENA1
clocken1 => ram_block14a5.ENA1
clocken1 => ram_block14a6.ENA1
clocken1 => ram_block14a7.ENA1
clocken1 => ram_block14a8.ENA1
clocken1 => ram_block14a9.ENA1
clocken1 => ram_block14a10.ENA1
clocken1 => ram_block14a11.ENA1
clocken1 => ram_block14a12.ENA1
clocken1 => ram_block14a13.ENA1
clocken1 => ram_block14a14.ENA1
clocken1 => ram_block14a15.ENA1
clocken1 => ram_block14a16.ENA1
clocken1 => ram_block14a17.ENA1
clocken1 => ram_block14a18.ENA1
clocken1 => ram_block14a19.ENA1
clocken1 => ram_block14a20.ENA1
clocken1 => ram_block14a21.ENA1
clocken1 => ram_block14a22.ENA1
clocken1 => ram_block14a23.ENA1
data_a[0] => ram_block14a0.PORTADATAIN
data_a[1] => ram_block14a1.PORTADATAIN
data_a[2] => ram_block14a2.PORTADATAIN
data_a[3] => ram_block14a3.PORTADATAIN
data_a[4] => ram_block14a4.PORTADATAIN
data_a[5] => ram_block14a5.PORTADATAIN
data_a[6] => ram_block14a6.PORTADATAIN
data_a[7] => ram_block14a7.PORTADATAIN
data_a[8] => ram_block14a8.PORTADATAIN
data_a[9] => ram_block14a9.PORTADATAIN
data_a[10] => ram_block14a10.PORTADATAIN
data_a[11] => ram_block14a11.PORTADATAIN
data_a[12] => ram_block14a12.PORTADATAIN
data_a[13] => ram_block14a13.PORTADATAIN
data_a[14] => ram_block14a14.PORTADATAIN
data_a[15] => ram_block14a15.PORTADATAIN
data_a[16] => ram_block14a16.PORTADATAIN
data_a[17] => ram_block14a17.PORTADATAIN
data_a[18] => ram_block14a18.PORTADATAIN
data_a[19] => ram_block14a19.PORTADATAIN
data_a[20] => ram_block14a20.PORTADATAIN
data_a[21] => ram_block14a21.PORTADATAIN
data_a[22] => ram_block14a22.PORTADATAIN
data_a[23] => ram_block14a23.PORTADATAIN
q_b[0] <= ram_block14a0.PORTBDATAOUT
q_b[1] <= ram_block14a1.PORTBDATAOUT
q_b[2] <= ram_block14a2.PORTBDATAOUT
q_b[3] <= ram_block14a3.PORTBDATAOUT
q_b[4] <= ram_block14a4.PORTBDATAOUT
q_b[5] <= ram_block14a5.PORTBDATAOUT
q_b[6] <= ram_block14a6.PORTBDATAOUT
q_b[7] <= ram_block14a7.PORTBDATAOUT
q_b[8] <= ram_block14a8.PORTBDATAOUT
q_b[9] <= ram_block14a9.PORTBDATAOUT
q_b[10] <= ram_block14a10.PORTBDATAOUT
q_b[11] <= ram_block14a11.PORTBDATAOUT
q_b[12] <= ram_block14a12.PORTBDATAOUT
q_b[13] <= ram_block14a13.PORTBDATAOUT
q_b[14] <= ram_block14a14.PORTBDATAOUT
q_b[15] <= ram_block14a15.PORTBDATAOUT
q_b[16] <= ram_block14a16.PORTBDATAOUT
q_b[17] <= ram_block14a17.PORTBDATAOUT
q_b[18] <= ram_block14a18.PORTBDATAOUT
q_b[19] <= ram_block14a19.PORTBDATAOUT
q_b[20] <= ram_block14a20.PORTBDATAOUT
q_b[21] <= ram_block14a21.PORTBDATAOUT
q_b[22] <= ram_block14a22.PORTBDATAOUT
q_b[23] <= ram_block14a23.PORTBDATAOUT
wren_a => ram_block14a0.PORTAWE
wren_a => ram_block14a0.ENA0
wren_a => ram_block14a1.PORTAWE
wren_a => ram_block14a1.ENA0
wren_a => ram_block14a2.PORTAWE
wren_a => ram_block14a2.ENA0
wren_a => ram_block14a3.PORTAWE
wren_a => ram_block14a3.ENA0
wren_a => ram_block14a4.PORTAWE
wren_a => ram_block14a4.ENA0
wren_a => ram_block14a5.PORTAWE
wren_a => ram_block14a5.ENA0
wren_a => ram_block14a6.PORTAWE
wren_a => ram_block14a6.ENA0
wren_a => ram_block14a7.PORTAWE
wren_a => ram_block14a7.ENA0
wren_a => ram_block14a8.PORTAWE
wren_a => ram_block14a8.ENA0
wren_a => ram_block14a9.PORTAWE
wren_a => ram_block14a9.ENA0
wren_a => ram_block14a10.PORTAWE
wren_a => ram_block14a10.ENA0
wren_a => ram_block14a11.PORTAWE
wren_a => ram_block14a11.ENA0
wren_a => ram_block14a12.PORTAWE
wren_a => ram_block14a12.ENA0
wren_a => ram_block14a13.PORTAWE
wren_a => ram_block14a13.ENA0
wren_a => ram_block14a14.PORTAWE
wren_a => ram_block14a14.ENA0
wren_a => ram_block14a15.PORTAWE
wren_a => ram_block14a15.ENA0
wren_a => ram_block14a16.PORTAWE
wren_a => ram_block14a16.ENA0
wren_a => ram_block14a17.PORTAWE
wren_a => ram_block14a17.ENA0
wren_a => ram_block14a18.PORTAWE
wren_a => ram_block14a18.ENA0
wren_a => ram_block14a19.PORTAWE
wren_a => ram_block14a19.ENA0
wren_a => ram_block14a20.PORTAWE
wren_a => ram_block14a20.ENA0
wren_a => ram_block14a21.PORTAWE
wren_a => ram_block14a21.ENA0
wren_a => ram_block14a22.PORTAWE
wren_a => ram_block14a22.ENA0
wren_a => ram_block14a23.PORTAWE
wren_a => ram_block14a23.ENA0


|DE2_NET|RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe15a[0].CLK
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_icb:rs_dgwp
clock => dffpipe_gd9:dffpipe16.clock
clrn => dffpipe_gd9:dffpipe16.clrn
d[0] => dffpipe_gd9:dffpipe16.d[0]
d[1] => dffpipe_gd9:dffpipe16.d[1]
d[2] => dffpipe_gd9:dffpipe16.d[2]
d[3] => dffpipe_gd9:dffpipe16.d[3]
d[4] => dffpipe_gd9:dffpipe16.d[4]
d[5] => dffpipe_gd9:dffpipe16.d[5]
d[6] => dffpipe_gd9:dffpipe16.d[6]
d[7] => dffpipe_gd9:dffpipe16.d[7]
q[0] <= dffpipe_gd9:dffpipe16.q[0]
q[1] <= dffpipe_gd9:dffpipe16.q[1]
q[2] <= dffpipe_gd9:dffpipe16.q[2]
q[3] <= dffpipe_gd9:dffpipe16.q[3]
q[4] <= dffpipe_gd9:dffpipe16.q[4]
q[5] <= dffpipe_gd9:dffpipe16.q[5]
q[6] <= dffpipe_gd9:dffpipe16.q[6]
q[7] <= dffpipe_gd9:dffpipe16.q[7]


|DE2_NET|RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_icb:rs_dgwp|dffpipe_gd9:dffpipe16
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_mc8:ws_dgrp
clock => dffpipe_hd9:dffpipe19.clock
clrn => dffpipe_hd9:dffpipe19.clrn
d[0] => dffpipe_hd9:dffpipe19.d[0]
d[1] => dffpipe_hd9:dffpipe19.d[1]
d[2] => dffpipe_hd9:dffpipe19.d[2]
d[3] => dffpipe_hd9:dffpipe19.d[3]
d[4] => dffpipe_hd9:dffpipe19.d[4]
d[5] => dffpipe_hd9:dffpipe19.d[5]
d[6] => dffpipe_hd9:dffpipe19.d[6]
d[7] => dffpipe_hd9:dffpipe19.d[7]
q[0] <= dffpipe_hd9:dffpipe19.q[0]
q[1] <= dffpipe_hd9:dffpipe19.q[1]
q[2] <= dffpipe_hd9:dffpipe19.q[2]
q[3] <= dffpipe_hd9:dffpipe19.q[3]
q[4] <= dffpipe_hd9:dffpipe19.q[4]
q[5] <= dffpipe_hd9:dffpipe19.q[5]
q[6] <= dffpipe_hd9:dffpipe19.q[6]
q[7] <= dffpipe_hd9:dffpipe19.q[7]


|DE2_NET|RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_hd9:dffpipe19
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe20a[0].IN0
d[1] => dffe20a[1].IN0
d[2] => dffe20a[2].IN0
d[3] => dffe20a[3].IN0
d[4] => dffe20a[4].IN0
d[5] => dffe20a[5].IN0
d[6] => dffe20a[6].IN0
d[7] => dffe20a[7].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|cmpr_s16:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|DE2_NET|RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|cmpr_s16:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|DE2_NET|RLE_FIFO_8_256:FIFO_send
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => always0.IN1
wrreq => trigger.OUTPUTSELECT
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
wrfull <= dcfifo:dcfifo_component.wrfull
rdempty <= dcfifo:dcfifo_component.rdempty


|DE2_NET|RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component
data[0] => dcfifo_kbk1:auto_generated.data[0]
data[1] => dcfifo_kbk1:auto_generated.data[1]
data[2] => dcfifo_kbk1:auto_generated.data[2]
data[3] => dcfifo_kbk1:auto_generated.data[3]
data[4] => dcfifo_kbk1:auto_generated.data[4]
data[5] => dcfifo_kbk1:auto_generated.data[5]
data[6] => dcfifo_kbk1:auto_generated.data[6]
data[7] => dcfifo_kbk1:auto_generated.data[7]
q[0] <= dcfifo_kbk1:auto_generated.q[0]
q[1] <= dcfifo_kbk1:auto_generated.q[1]
q[2] <= dcfifo_kbk1:auto_generated.q[2]
q[3] <= dcfifo_kbk1:auto_generated.q[3]
q[4] <= dcfifo_kbk1:auto_generated.q[4]
q[5] <= dcfifo_kbk1:auto_generated.q[5]
q[6] <= dcfifo_kbk1:auto_generated.q[6]
q[7] <= dcfifo_kbk1:auto_generated.q[7]
rdclk => dcfifo_kbk1:auto_generated.rdclk
rdreq => dcfifo_kbk1:auto_generated.rdreq
wrclk => dcfifo_kbk1:auto_generated.wrclk
wrreq => dcfifo_kbk1:auto_generated.wrreq
aclr => dcfifo_kbk1:auto_generated.aclr
rdempty <= dcfifo_kbk1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_kbk1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>


|DE2_NET|RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated
aclr => a_graycounter_6fc:wrptr_g1p.aclr
aclr => a_graycounter_5fc:wrptr_gp.aclr
aclr => altsyncram_vh81:fifo_ram.aclr1
aclr => delayed_wrptr_g[7].IN0
aclr => rdptr_g[7].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_vh81:fifo_ram.data_a[0]
data[1] => altsyncram_vh81:fifo_ram.data_a[1]
data[2] => altsyncram_vh81:fifo_ram.data_a[2]
data[3] => altsyncram_vh81:fifo_ram.data_a[3]
data[4] => altsyncram_vh81:fifo_ram.data_a[4]
data[5] => altsyncram_vh81:fifo_ram.data_a[5]
data[6] => altsyncram_vh81:fifo_ram.data_a[6]
data[7] => altsyncram_vh81:fifo_ram.data_a[7]
q[0] <= altsyncram_vh81:fifo_ram.q_b[0]
q[1] <= altsyncram_vh81:fifo_ram.q_b[1]
q[2] <= altsyncram_vh81:fifo_ram.q_b[2]
q[3] <= altsyncram_vh81:fifo_ram.q_b[3]
q[4] <= altsyncram_vh81:fifo_ram.q_b[4]
q[5] <= altsyncram_vh81:fifo_ram.q_b[5]
q[6] <= altsyncram_vh81:fifo_ram.q_b[6]
q[7] <= altsyncram_vh81:fifo_ram.q_b[7]
rdclk => a_graycounter_f86:rdptr_g1p.clock
rdclk => altsyncram_vh81:fifo_ram.clock1
rdclk => _.IN0
rdclk => alt_synch_pipe_jcb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_6fc:wrptr_g1p.clock
wrclk => a_graycounter_5fc:wrptr_gp.clock
wrclk => altsyncram_vh81:fifo_ram.clock0
wrclk => alt_synch_pipe_nc8:ws_dgrp.clock
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|DE2_NET|RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_6fc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_5fc:wrptr_gp
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|altsyncram_vh81:fifo_ram
aclr1 => ram_block5a0.CLR1
aclr1 => ram_block5a1.CLR1
aclr1 => ram_block5a2.CLR1
aclr1 => ram_block5a3.CLR1
aclr1 => ram_block5a4.CLR1
aclr1 => ram_block5a5.CLR1
aclr1 => ram_block5a6.CLR1
aclr1 => ram_block5a7.CLR1
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0


|DE2_NET|RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe15a[0].CLK
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_jcb:rs_dgwp
clock => dffpipe_id9:dffpipe6.clock
clrn => dffpipe_id9:dffpipe6.clrn
d[0] => dffpipe_id9:dffpipe6.d[0]
d[1] => dffpipe_id9:dffpipe6.d[1]
d[2] => dffpipe_id9:dffpipe6.d[2]
d[3] => dffpipe_id9:dffpipe6.d[3]
d[4] => dffpipe_id9:dffpipe6.d[4]
d[5] => dffpipe_id9:dffpipe6.d[5]
d[6] => dffpipe_id9:dffpipe6.d[6]
d[7] => dffpipe_id9:dffpipe6.d[7]
q[0] <= dffpipe_id9:dffpipe6.q[0]
q[1] <= dffpipe_id9:dffpipe6.q[1]
q[2] <= dffpipe_id9:dffpipe6.q[2]
q[3] <= dffpipe_id9:dffpipe6.q[3]
q[4] <= dffpipe_id9:dffpipe6.q[4]
q[5] <= dffpipe_id9:dffpipe6.q[5]
q[6] <= dffpipe_id9:dffpipe6.q[6]
q[7] <= dffpipe_id9:dffpipe6.q[7]


|DE2_NET|RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_id9:dffpipe6
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe7a[7].ACLR
clrn => dffe7a[6].ACLR
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_nc8:ws_dgrp
clock => dffpipe_jd9:dffpipe9.clock
clrn => dffpipe_jd9:dffpipe9.clrn
d[0] => dffpipe_jd9:dffpipe9.d[0]
d[1] => dffpipe_jd9:dffpipe9.d[1]
d[2] => dffpipe_jd9:dffpipe9.d[2]
d[3] => dffpipe_jd9:dffpipe9.d[3]
d[4] => dffpipe_jd9:dffpipe9.d[4]
d[5] => dffpipe_jd9:dffpipe9.d[5]
d[6] => dffpipe_jd9:dffpipe9.d[6]
d[7] => dffpipe_jd9:dffpipe9.d[7]
q[0] <= dffpipe_jd9:dffpipe9.q[0]
q[1] <= dffpipe_jd9:dffpipe9.q[1]
q[2] <= dffpipe_jd9:dffpipe9.q[2]
q[3] <= dffpipe_jd9:dffpipe9.q[3]
q[4] <= dffpipe_jd9:dffpipe9.q[4]
q[5] <= dffpipe_jd9:dffpipe9.q[5]
q[6] <= dffpipe_jd9:dffpipe9.q[6]
q[7] <= dffpipe_jd9:dffpipe9.q[7]


|DE2_NET|RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe9
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|cmpr_s16:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|DE2_NET|RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|cmpr_s16:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|DE2_NET|rle_enc:rle_machine
clk => value_type.CLK
clk => shift_count[0].CLK
clk => shift_count[1].CLK
clk => shift_count[2].CLK
clk => shift_count[3].CLK
clk => new_bitstream.CLK
clk => wr_reg.CLK
clk => rd_reg.CLK
clk => shift_buf[0].CLK
clk => shift_buf[1].CLK
clk => shift_buf[2].CLK
clk => shift_buf[3].CLK
clk => shift_buf[4].CLK
clk => shift_buf[5].CLK
clk => shift_buf[6].CLK
clk => shift_buf[7].CLK
clk => bit_count[0].CLK
clk => bit_count[1].CLK
clk => bit_count[2].CLK
clk => bit_count[3].CLK
clk => bit_count[4].CLK
clk => bit_count[5].CLK
clk => bit_count[6].CLK
clk => bit_count[7].CLK
clk => bit_count[8].CLK
clk => bit_count[9].CLK
clk => bit_count[10].CLK
clk => bit_count[11].CLK
clk => bit_count[12].CLK
clk => bit_count[13].CLK
clk => bit_count[14].CLK
clk => bit_count[15].CLK
clk => bit_count[16].CLK
clk => bit_count[17].CLK
clk => bit_count[18].CLK
clk => bit_count[19].CLK
clk => bit_count[20].CLK
clk => bit_count[21].CLK
clk => bit_count[22].CLK
clk => state~1.DATAIN
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rd_req <= rd_reg.DB_MAX_OUTPUT_PORT_TYPE
recv_ready => next_state.OUTPUTSELECT
recv_ready => next_state.OUTPUTSELECT
recv_ready => next_state.WAIT_INPUT.DATAB
send_ready => next_state.WAIT_OUTPUT.DATAB
send_ready => Selector2.IN2
in_data[0] => Selector33.IN3
in_data[1] => Selector32.IN3
in_data[2] => Selector31.IN3
in_data[3] => Selector30.IN3
in_data[4] => Selector29.IN3
in_data[5] => Selector28.IN3
in_data[6] => Selector27.IN3
in_data[7] => Selector26.IN3
out_data[0] <= bit_count[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= bit_count[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= bit_count[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= bit_count[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= bit_count[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= bit_count[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= bit_count[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= bit_count[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= bit_count[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= bit_count[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= bit_count[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= bit_count[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= bit_count[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= bit_count[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= bit_count[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= bit_count[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= bit_count[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= bit_count[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= bit_count[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= bit_count[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= bit_count[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= bit_count[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= bit_count[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= value_type.DB_MAX_OUTPUT_PORT_TYPE
end_of_stream => always0.IN1
end_of_stream => next_state.INIT.DATAB
end_of_stream => Selector1.IN3
wr_req <= wr_reg.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0
clk => clk.IN62
clk_50 => clk_50.IN7
reset_n => reset_n_sources.IN1
iCLK_18_4_to_the_Audio_0 => iCLK_18_4_to_the_Audio_0.IN1
oAUD_BCK_from_the_Audio_0 <= Audio_0:the_Audio_0.oAUD_BCK
oAUD_DATA_from_the_Audio_0 <= Audio_0:the_Audio_0.oAUD_DATA
oAUD_LRCK_from_the_Audio_0 <= Audio_0:the_Audio_0.oAUD_LRCK
oAUD_XCK_from_the_Audio_0 <= Audio_0:the_Audio_0.oAUD_XCK
ENET_CLK_from_the_DM9000A <= DM9000A:the_DM9000A.ENET_CLK
ENET_CMD_from_the_DM9000A <= DM9000A:the_DM9000A.ENET_CMD
ENET_CS_N_from_the_DM9000A <= DM9000A:the_DM9000A.ENET_CS_N
ENET_DATA_to_and_from_the_DM9000A[0] <> DM9000A:the_DM9000A.ENET_DATA
ENET_DATA_to_and_from_the_DM9000A[1] <> DM9000A:the_DM9000A.ENET_DATA
ENET_DATA_to_and_from_the_DM9000A[2] <> DM9000A:the_DM9000A.ENET_DATA
ENET_DATA_to_and_from_the_DM9000A[3] <> DM9000A:the_DM9000A.ENET_DATA
ENET_DATA_to_and_from_the_DM9000A[4] <> DM9000A:the_DM9000A.ENET_DATA
ENET_DATA_to_and_from_the_DM9000A[5] <> DM9000A:the_DM9000A.ENET_DATA
ENET_DATA_to_and_from_the_DM9000A[6] <> DM9000A:the_DM9000A.ENET_DATA
ENET_DATA_to_and_from_the_DM9000A[7] <> DM9000A:the_DM9000A.ENET_DATA
ENET_DATA_to_and_from_the_DM9000A[8] <> DM9000A:the_DM9000A.ENET_DATA
ENET_DATA_to_and_from_the_DM9000A[9] <> DM9000A:the_DM9000A.ENET_DATA
ENET_DATA_to_and_from_the_DM9000A[10] <> DM9000A:the_DM9000A.ENET_DATA
ENET_DATA_to_and_from_the_DM9000A[11] <> DM9000A:the_DM9000A.ENET_DATA
ENET_DATA_to_and_from_the_DM9000A[12] <> DM9000A:the_DM9000A.ENET_DATA
ENET_DATA_to_and_from_the_DM9000A[13] <> DM9000A:the_DM9000A.ENET_DATA
ENET_DATA_to_and_from_the_DM9000A[14] <> DM9000A:the_DM9000A.ENET_DATA
ENET_DATA_to_and_from_the_DM9000A[15] <> DM9000A:the_DM9000A.ENET_DATA
ENET_INT_to_the_DM9000A => ENET_INT_to_the_DM9000A.IN1
ENET_RD_N_from_the_DM9000A <= DM9000A:the_DM9000A.ENET_RD_N
ENET_RST_N_from_the_DM9000A <= DM9000A:the_DM9000A.ENET_RST_N
ENET_WR_N_from_the_DM9000A <= DM9000A:the_DM9000A.ENET_WR_N
iOSC_50_to_the_DM9000A => iOSC_50_to_the_DM9000A.IN1
in_port_to_the_FIFO_IN_FULL_PIO => in_port_to_the_FIFO_IN_FULL_PIO.IN1
out_port_from_the_FIFO_IN_WRITE_REQ_PIO <= FIFO_IN_WRITE_REQ_PIO:the_FIFO_IN_WRITE_REQ_PIO.out_port
out_port_from_the_FIFO_OUT_READ_REQ_PIO <= FIFO_OUT_READ_REQ_PIO:the_FIFO_OUT_READ_REQ_PIO.out_port
in_port_to_the_IDATA_PIO[0] => in_port_to_the_IDATA_PIO[0].IN1
in_port_to_the_IDATA_PIO[1] => in_port_to_the_IDATA_PIO[1].IN1
in_port_to_the_IDATA_PIO[2] => in_port_to_the_IDATA_PIO[2].IN1
in_port_to_the_IDATA_PIO[3] => in_port_to_the_IDATA_PIO[3].IN1
in_port_to_the_IDATA_PIO[4] => in_port_to_the_IDATA_PIO[4].IN1
in_port_to_the_IDATA_PIO[5] => in_port_to_the_IDATA_PIO[5].IN1
in_port_to_the_IDATA_PIO[6] => in_port_to_the_IDATA_PIO[6].IN1
in_port_to_the_IDATA_PIO[7] => in_port_to_the_IDATA_PIO[7].IN1
in_port_to_the_IDATA_PIO[8] => in_port_to_the_IDATA_PIO[8].IN1
in_port_to_the_IDATA_PIO[9] => in_port_to_the_IDATA_PIO[9].IN1
in_port_to_the_IDATA_PIO[10] => in_port_to_the_IDATA_PIO[10].IN1
in_port_to_the_IDATA_PIO[11] => in_port_to_the_IDATA_PIO[11].IN1
in_port_to_the_IDATA_PIO[12] => in_port_to_the_IDATA_PIO[12].IN1
in_port_to_the_IDATA_PIO[13] => in_port_to_the_IDATA_PIO[13].IN1
in_port_to_the_IDATA_PIO[14] => in_port_to_the_IDATA_PIO[14].IN1
in_port_to_the_IDATA_PIO[15] => in_port_to_the_IDATA_PIO[15].IN1
in_port_to_the_IDATA_PIO[16] => in_port_to_the_IDATA_PIO[16].IN1
in_port_to_the_IDATA_PIO[17] => in_port_to_the_IDATA_PIO[17].IN1
in_port_to_the_IDATA_PIO[18] => in_port_to_the_IDATA_PIO[18].IN1
in_port_to_the_IDATA_PIO[19] => in_port_to_the_IDATA_PIO[19].IN1
in_port_to_the_IDATA_PIO[20] => in_port_to_the_IDATA_PIO[20].IN1
in_port_to_the_IDATA_PIO[21] => in_port_to_the_IDATA_PIO[21].IN1
in_port_to_the_IDATA_PIO[22] => in_port_to_the_IDATA_PIO[22].IN1
in_port_to_the_IDATA_PIO[23] => in_port_to_the_IDATA_PIO[23].IN1
OTG_ADDR_from_the_ISP1362[0] <= ISP1362:the_ISP1362.OTG_ADDR
OTG_ADDR_from_the_ISP1362[1] <= ISP1362:the_ISP1362.OTG_ADDR
OTG_CS_N_from_the_ISP1362 <= ISP1362:the_ISP1362.OTG_CS_N
OTG_DATA_to_and_from_the_ISP1362[0] <> ISP1362:the_ISP1362.OTG_DATA
OTG_DATA_to_and_from_the_ISP1362[1] <> ISP1362:the_ISP1362.OTG_DATA
OTG_DATA_to_and_from_the_ISP1362[2] <> ISP1362:the_ISP1362.OTG_DATA
OTG_DATA_to_and_from_the_ISP1362[3] <> ISP1362:the_ISP1362.OTG_DATA
OTG_DATA_to_and_from_the_ISP1362[4] <> ISP1362:the_ISP1362.OTG_DATA
OTG_DATA_to_and_from_the_ISP1362[5] <> ISP1362:the_ISP1362.OTG_DATA
OTG_DATA_to_and_from_the_ISP1362[6] <> ISP1362:the_ISP1362.OTG_DATA
OTG_DATA_to_and_from_the_ISP1362[7] <> ISP1362:the_ISP1362.OTG_DATA
OTG_DATA_to_and_from_the_ISP1362[8] <> ISP1362:the_ISP1362.OTG_DATA
OTG_DATA_to_and_from_the_ISP1362[9] <> ISP1362:the_ISP1362.OTG_DATA
OTG_DATA_to_and_from_the_ISP1362[10] <> ISP1362:the_ISP1362.OTG_DATA
OTG_DATA_to_and_from_the_ISP1362[11] <> ISP1362:the_ISP1362.OTG_DATA
OTG_DATA_to_and_from_the_ISP1362[12] <> ISP1362:the_ISP1362.OTG_DATA
OTG_DATA_to_and_from_the_ISP1362[13] <> ISP1362:the_ISP1362.OTG_DATA
OTG_DATA_to_and_from_the_ISP1362[14] <> ISP1362:the_ISP1362.OTG_DATA
OTG_DATA_to_and_from_the_ISP1362[15] <> ISP1362:the_ISP1362.OTG_DATA
OTG_INT0_to_the_ISP1362 => OTG_INT0_to_the_ISP1362.IN1
OTG_INT1_to_the_ISP1362 => OTG_INT1_to_the_ISP1362.IN1
OTG_RD_N_from_the_ISP1362 <= ISP1362:the_ISP1362.OTG_RD_N
OTG_RST_N_from_the_ISP1362 <= ISP1362:the_ISP1362.OTG_RST_N
OTG_WR_N_from_the_ISP1362 <= ISP1362:the_ISP1362.OTG_WR_N
out_port_from_the_ODATA_PIO[0] <= ODATA_PIO:the_ODATA_PIO.out_port
out_port_from_the_ODATA_PIO[1] <= ODATA_PIO:the_ODATA_PIO.out_port
out_port_from_the_ODATA_PIO[2] <= ODATA_PIO:the_ODATA_PIO.out_port
out_port_from_the_ODATA_PIO[3] <= ODATA_PIO:the_ODATA_PIO.out_port
out_port_from_the_ODATA_PIO[4] <= ODATA_PIO:the_ODATA_PIO.out_port
out_port_from_the_ODATA_PIO[5] <= ODATA_PIO:the_ODATA_PIO.out_port
out_port_from_the_ODATA_PIO[6] <= ODATA_PIO:the_ODATA_PIO.out_port
out_port_from_the_ODATA_PIO[7] <= ODATA_PIO:the_ODATA_PIO.out_port
in_port_to_the_RESULT_READY_PIO => in_port_to_the_RESULT_READY_PIO.IN1
out_port_from_the_RLE_FLUSH_PIO <= RLE_FLUSH_PIO:the_RLE_FLUSH_PIO.out_port
out_port_from_the_SD_CLK <= SD_CLK:the_SD_CLK.out_port
bidir_port_to_and_from_the_SD_CMD <> SD_CMD:the_SD_CMD.bidir_port
bidir_port_to_and_from_the_SD_DAT <> SD_DAT:the_SD_DAT.bidir_port
oSEG0_from_the_SEG7_Display[0] <= SEG7_Display:the_SEG7_Display.oSEG0
oSEG0_from_the_SEG7_Display[1] <= SEG7_Display:the_SEG7_Display.oSEG0
oSEG0_from_the_SEG7_Display[2] <= SEG7_Display:the_SEG7_Display.oSEG0
oSEG0_from_the_SEG7_Display[3] <= SEG7_Display:the_SEG7_Display.oSEG0
oSEG0_from_the_SEG7_Display[4] <= SEG7_Display:the_SEG7_Display.oSEG0
oSEG0_from_the_SEG7_Display[5] <= SEG7_Display:the_SEG7_Display.oSEG0
oSEG0_from_the_SEG7_Display[6] <= SEG7_Display:the_SEG7_Display.oSEG0
oSEG1_from_the_SEG7_Display[0] <= SEG7_Display:the_SEG7_Display.oSEG1
oSEG1_from_the_SEG7_Display[1] <= SEG7_Display:the_SEG7_Display.oSEG1
oSEG1_from_the_SEG7_Display[2] <= SEG7_Display:the_SEG7_Display.oSEG1
oSEG1_from_the_SEG7_Display[3] <= SEG7_Display:the_SEG7_Display.oSEG1
oSEG1_from_the_SEG7_Display[4] <= SEG7_Display:the_SEG7_Display.oSEG1
oSEG1_from_the_SEG7_Display[5] <= SEG7_Display:the_SEG7_Display.oSEG1
oSEG1_from_the_SEG7_Display[6] <= SEG7_Display:the_SEG7_Display.oSEG1
oSEG2_from_the_SEG7_Display[0] <= SEG7_Display:the_SEG7_Display.oSEG2
oSEG2_from_the_SEG7_Display[1] <= SEG7_Display:the_SEG7_Display.oSEG2
oSEG2_from_the_SEG7_Display[2] <= SEG7_Display:the_SEG7_Display.oSEG2
oSEG2_from_the_SEG7_Display[3] <= SEG7_Display:the_SEG7_Display.oSEG2
oSEG2_from_the_SEG7_Display[4] <= SEG7_Display:the_SEG7_Display.oSEG2
oSEG2_from_the_SEG7_Display[5] <= SEG7_Display:the_SEG7_Display.oSEG2
oSEG2_from_the_SEG7_Display[6] <= SEG7_Display:the_SEG7_Display.oSEG2
oSEG3_from_the_SEG7_Display[0] <= SEG7_Display:the_SEG7_Display.oSEG3
oSEG3_from_the_SEG7_Display[1] <= SEG7_Display:the_SEG7_Display.oSEG3
oSEG3_from_the_SEG7_Display[2] <= SEG7_Display:the_SEG7_Display.oSEG3
oSEG3_from_the_SEG7_Display[3] <= SEG7_Display:the_SEG7_Display.oSEG3
oSEG3_from_the_SEG7_Display[4] <= SEG7_Display:the_SEG7_Display.oSEG3
oSEG3_from_the_SEG7_Display[5] <= SEG7_Display:the_SEG7_Display.oSEG3
oSEG3_from_the_SEG7_Display[6] <= SEG7_Display:the_SEG7_Display.oSEG3
oSEG4_from_the_SEG7_Display[0] <= SEG7_Display:the_SEG7_Display.oSEG4
oSEG4_from_the_SEG7_Display[1] <= SEG7_Display:the_SEG7_Display.oSEG4
oSEG4_from_the_SEG7_Display[2] <= SEG7_Display:the_SEG7_Display.oSEG4
oSEG4_from_the_SEG7_Display[3] <= SEG7_Display:the_SEG7_Display.oSEG4
oSEG4_from_the_SEG7_Display[4] <= SEG7_Display:the_SEG7_Display.oSEG4
oSEG4_from_the_SEG7_Display[5] <= SEG7_Display:the_SEG7_Display.oSEG4
oSEG4_from_the_SEG7_Display[6] <= SEG7_Display:the_SEG7_Display.oSEG4
oSEG5_from_the_SEG7_Display[0] <= SEG7_Display:the_SEG7_Display.oSEG5
oSEG5_from_the_SEG7_Display[1] <= SEG7_Display:the_SEG7_Display.oSEG5
oSEG5_from_the_SEG7_Display[2] <= SEG7_Display:the_SEG7_Display.oSEG5
oSEG5_from_the_SEG7_Display[3] <= SEG7_Display:the_SEG7_Display.oSEG5
oSEG5_from_the_SEG7_Display[4] <= SEG7_Display:the_SEG7_Display.oSEG5
oSEG5_from_the_SEG7_Display[5] <= SEG7_Display:the_SEG7_Display.oSEG5
oSEG5_from_the_SEG7_Display[6] <= SEG7_Display:the_SEG7_Display.oSEG5
oSEG6_from_the_SEG7_Display[0] <= SEG7_Display:the_SEG7_Display.oSEG6
oSEG6_from_the_SEG7_Display[1] <= SEG7_Display:the_SEG7_Display.oSEG6
oSEG6_from_the_SEG7_Display[2] <= SEG7_Display:the_SEG7_Display.oSEG6
oSEG6_from_the_SEG7_Display[3] <= SEG7_Display:the_SEG7_Display.oSEG6
oSEG6_from_the_SEG7_Display[4] <= SEG7_Display:the_SEG7_Display.oSEG6
oSEG6_from_the_SEG7_Display[5] <= SEG7_Display:the_SEG7_Display.oSEG6
oSEG6_from_the_SEG7_Display[6] <= SEG7_Display:the_SEG7_Display.oSEG6
oSEG7_from_the_SEG7_Display[0] <= SEG7_Display:the_SEG7_Display.oSEG7
oSEG7_from_the_SEG7_Display[1] <= SEG7_Display:the_SEG7_Display.oSEG7
oSEG7_from_the_SEG7_Display[2] <= SEG7_Display:the_SEG7_Display.oSEG7
oSEG7_from_the_SEG7_Display[3] <= SEG7_Display:the_SEG7_Display.oSEG7
oSEG7_from_the_SEG7_Display[4] <= SEG7_Display:the_SEG7_Display.oSEG7
oSEG7_from_the_SEG7_Display[5] <= SEG7_Display:the_SEG7_Display.oSEG7
oSEG7_from_the_SEG7_Display[6] <= SEG7_Display:the_SEG7_Display.oSEG7
VGA_BLANK_from_the_VGA_0 <= VGA_0:the_VGA_0.VGA_BLANK
VGA_B_from_the_VGA_0[0] <= VGA_0:the_VGA_0.VGA_B
VGA_B_from_the_VGA_0[1] <= VGA_0:the_VGA_0.VGA_B
VGA_B_from_the_VGA_0[2] <= VGA_0:the_VGA_0.VGA_B
VGA_B_from_the_VGA_0[3] <= VGA_0:the_VGA_0.VGA_B
VGA_B_from_the_VGA_0[4] <= VGA_0:the_VGA_0.VGA_B
VGA_B_from_the_VGA_0[5] <= VGA_0:the_VGA_0.VGA_B
VGA_B_from_the_VGA_0[6] <= VGA_0:the_VGA_0.VGA_B
VGA_B_from_the_VGA_0[7] <= VGA_0:the_VGA_0.VGA_B
VGA_B_from_the_VGA_0[8] <= VGA_0:the_VGA_0.VGA_B
VGA_B_from_the_VGA_0[9] <= VGA_0:the_VGA_0.VGA_B
VGA_CLK_from_the_VGA_0 <= VGA_0:the_VGA_0.VGA_CLK
VGA_G_from_the_VGA_0[0] <= VGA_0:the_VGA_0.VGA_G
VGA_G_from_the_VGA_0[1] <= VGA_0:the_VGA_0.VGA_G
VGA_G_from_the_VGA_0[2] <= VGA_0:the_VGA_0.VGA_G
VGA_G_from_the_VGA_0[3] <= VGA_0:the_VGA_0.VGA_G
VGA_G_from_the_VGA_0[4] <= VGA_0:the_VGA_0.VGA_G
VGA_G_from_the_VGA_0[5] <= VGA_0:the_VGA_0.VGA_G
VGA_G_from_the_VGA_0[6] <= VGA_0:the_VGA_0.VGA_G
VGA_G_from_the_VGA_0[7] <= VGA_0:the_VGA_0.VGA_G
VGA_G_from_the_VGA_0[8] <= VGA_0:the_VGA_0.VGA_G
VGA_G_from_the_VGA_0[9] <= VGA_0:the_VGA_0.VGA_G
VGA_HS_from_the_VGA_0 <= VGA_0:the_VGA_0.VGA_HS
VGA_R_from_the_VGA_0[0] <= VGA_0:the_VGA_0.VGA_R
VGA_R_from_the_VGA_0[1] <= VGA_0:the_VGA_0.VGA_R
VGA_R_from_the_VGA_0[2] <= VGA_0:the_VGA_0.VGA_R
VGA_R_from_the_VGA_0[3] <= VGA_0:the_VGA_0.VGA_R
VGA_R_from_the_VGA_0[4] <= VGA_0:the_VGA_0.VGA_R
VGA_R_from_the_VGA_0[5] <= VGA_0:the_VGA_0.VGA_R
VGA_R_from_the_VGA_0[6] <= VGA_0:the_VGA_0.VGA_R
VGA_R_from_the_VGA_0[7] <= VGA_0:the_VGA_0.VGA_R
VGA_R_from_the_VGA_0[8] <= VGA_0:the_VGA_0.VGA_R
VGA_R_from_the_VGA_0[9] <= VGA_0:the_VGA_0.VGA_R
VGA_SYNC_from_the_VGA_0 <= VGA_0:the_VGA_0.VGA_SYNC
VGA_VS_from_the_VGA_0 <= VGA_0:the_VGA_0.VGA_VS
iCLK_25_to_the_VGA_0 => iCLK_25_to_the_VGA_0.IN1
in_port_to_the_button_pio[0] => in_port_to_the_button_pio[0].IN1
in_port_to_the_button_pio[1] => in_port_to_the_button_pio[1].IN1
in_port_to_the_button_pio[2] => in_port_to_the_button_pio[2].IN1
in_port_to_the_button_pio[3] => in_port_to_the_button_pio[3].IN1
LCD_E_from_the_lcd_16207_0 <= lcd_16207_0:the_lcd_16207_0.LCD_E
LCD_RS_from_the_lcd_16207_0 <= lcd_16207_0:the_lcd_16207_0.LCD_RS
LCD_RW_from_the_lcd_16207_0 <= lcd_16207_0:the_lcd_16207_0.LCD_RW
LCD_data_to_and_from_the_lcd_16207_0[0] <> lcd_16207_0:the_lcd_16207_0.LCD_data
LCD_data_to_and_from_the_lcd_16207_0[1] <> lcd_16207_0:the_lcd_16207_0.LCD_data
LCD_data_to_and_from_the_lcd_16207_0[2] <> lcd_16207_0:the_lcd_16207_0.LCD_data
LCD_data_to_and_from_the_lcd_16207_0[3] <> lcd_16207_0:the_lcd_16207_0.LCD_data
LCD_data_to_and_from_the_lcd_16207_0[4] <> lcd_16207_0:the_lcd_16207_0.LCD_data
LCD_data_to_and_from_the_lcd_16207_0[5] <> lcd_16207_0:the_lcd_16207_0.LCD_data
LCD_data_to_and_from_the_lcd_16207_0[6] <> lcd_16207_0:the_lcd_16207_0.LCD_data
LCD_data_to_and_from_the_lcd_16207_0[7] <> lcd_16207_0:the_lcd_16207_0.LCD_data
out_port_from_the_led_green[0] <= led_green:the_led_green.out_port
out_port_from_the_led_green[1] <= led_green:the_led_green.out_port
out_port_from_the_led_green[2] <= led_green:the_led_green.out_port
out_port_from_the_led_green[3] <= led_green:the_led_green.out_port
out_port_from_the_led_green[4] <= led_green:the_led_green.out_port
out_port_from_the_led_green[5] <= led_green:the_led_green.out_port
out_port_from_the_led_green[6] <= led_green:the_led_green.out_port
out_port_from_the_led_green[7] <= led_green:the_led_green.out_port
out_port_from_the_led_green[8] <= led_green:the_led_green.out_port
out_port_from_the_led_red[0] <= led_red:the_led_red.out_port
out_port_from_the_led_red[1] <= led_red:the_led_red.out_port
out_port_from_the_led_red[2] <= led_red:the_led_red.out_port
out_port_from_the_led_red[3] <= led_red:the_led_red.out_port
out_port_from_the_led_red[4] <= led_red:the_led_red.out_port
out_port_from_the_led_red[5] <= led_red:the_led_red.out_port
out_port_from_the_led_red[6] <= led_red:the_led_red.out_port
out_port_from_the_led_red[7] <= led_red:the_led_red.out_port
out_port_from_the_led_red[8] <= led_red:the_led_red.out_port
out_port_from_the_led_red[9] <= led_red:the_led_red.out_port
out_port_from_the_led_red[10] <= led_red:the_led_red.out_port
out_port_from_the_led_red[11] <= led_red:the_led_red.out_port
out_port_from_the_led_red[12] <= led_red:the_led_red.out_port
out_port_from_the_led_red[13] <= led_red:the_led_red.out_port
out_port_from_the_led_red[14] <= led_red:the_led_red.out_port
out_port_from_the_led_red[15] <= led_red:the_led_red.out_port
out_port_from_the_led_red[16] <= led_red:the_led_red.out_port
out_port_from_the_led_red[17] <= led_red:the_led_red.out_port
zs_addr_from_the_sdram_0[0] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[1] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[2] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[3] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[4] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[5] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[6] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[7] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[8] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[9] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[10] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[11] <= sdram_0:the_sdram_0.zs_addr
zs_ba_from_the_sdram_0[0] <= sdram_0:the_sdram_0.zs_ba
zs_ba_from_the_sdram_0[1] <= sdram_0:the_sdram_0.zs_ba
zs_cas_n_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_cas_n
zs_cke_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_cke
zs_cs_n_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_cs_n
zs_dq_to_and_from_the_sdram_0[0] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[1] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[2] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[3] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[4] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[5] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[6] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[7] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[8] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[9] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[10] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[11] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[12] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[13] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[14] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[15] <> sdram_0:the_sdram_0.zs_dq
zs_dqm_from_the_sdram_0[0] <= sdram_0:the_sdram_0.zs_dqm
zs_dqm_from_the_sdram_0[1] <= sdram_0:the_sdram_0.zs_dqm
zs_ras_n_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_ras_n
zs_we_n_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_we_n
SRAM_ADDR_from_the_sram_0[0] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[1] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[2] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[3] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[4] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[5] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[6] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[7] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[8] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[9] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[10] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[11] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[12] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[13] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[14] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[15] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[16] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[17] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_CE_N_from_the_sram_0 <= sram_0:the_sram_0.SRAM_CE_N
SRAM_DQ_to_and_from_the_sram_0[0] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[1] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[2] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[3] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[4] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[5] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[6] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[7] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[8] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[9] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[10] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[11] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[12] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[13] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[14] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[15] <> sram_0:the_sram_0.SRAM_DQ
SRAM_LB_N_from_the_sram_0 <= sram_0:the_sram_0.SRAM_LB_N
SRAM_OE_N_from_the_sram_0 <= sram_0:the_sram_0.SRAM_OE_N
SRAM_UB_N_from_the_sram_0 <= sram_0:the_sram_0.SRAM_UB_N
SRAM_WE_N_from_the_sram_0 <= sram_0:the_sram_0.SRAM_WE_N
in_port_to_the_switch_pio[0] => in_port_to_the_switch_pio[0].IN1
in_port_to_the_switch_pio[1] => in_port_to_the_switch_pio[1].IN1
in_port_to_the_switch_pio[2] => in_port_to_the_switch_pio[2].IN1
in_port_to_the_switch_pio[3] => in_port_to_the_switch_pio[3].IN1
in_port_to_the_switch_pio[4] => in_port_to_the_switch_pio[4].IN1
in_port_to_the_switch_pio[5] => in_port_to_the_switch_pio[5].IN1
in_port_to_the_switch_pio[6] => in_port_to_the_switch_pio[6].IN1
in_port_to_the_switch_pio[7] => in_port_to_the_switch_pio[7].IN1
in_port_to_the_switch_pio[8] => in_port_to_the_switch_pio[8].IN1
in_port_to_the_switch_pio[9] => in_port_to_the_switch_pio[9].IN1
in_port_to_the_switch_pio[10] => in_port_to_the_switch_pio[10].IN1
in_port_to_the_switch_pio[11] => in_port_to_the_switch_pio[11].IN1
in_port_to_the_switch_pio[12] => in_port_to_the_switch_pio[12].IN1
in_port_to_the_switch_pio[13] => in_port_to_the_switch_pio[13].IN1
in_port_to_the_switch_pio[14] => in_port_to_the_switch_pio[14].IN1
in_port_to_the_switch_pio[15] => in_port_to_the_switch_pio[15].IN1
in_port_to_the_switch_pio[16] => in_port_to_the_switch_pio[16].IN1
in_port_to_the_switch_pio[17] => in_port_to_the_switch_pio[17].IN1
select_n_to_the_cfi_flash_0 <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.select_n_to_the_cfi_flash_0
tri_state_bridge_0_address[0] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.tri_state_bridge_0_address
tri_state_bridge_0_address[1] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.tri_state_bridge_0_address
tri_state_bridge_0_address[2] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.tri_state_bridge_0_address
tri_state_bridge_0_address[3] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.tri_state_bridge_0_address
tri_state_bridge_0_address[4] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.tri_state_bridge_0_address
tri_state_bridge_0_address[5] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.tri_state_bridge_0_address
tri_state_bridge_0_address[6] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.tri_state_bridge_0_address
tri_state_bridge_0_address[7] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.tri_state_bridge_0_address
tri_state_bridge_0_address[8] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.tri_state_bridge_0_address
tri_state_bridge_0_address[9] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.tri_state_bridge_0_address
tri_state_bridge_0_address[10] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.tri_state_bridge_0_address
tri_state_bridge_0_address[11] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.tri_state_bridge_0_address
tri_state_bridge_0_address[12] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.tri_state_bridge_0_address
tri_state_bridge_0_address[13] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.tri_state_bridge_0_address
tri_state_bridge_0_address[14] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.tri_state_bridge_0_address
tri_state_bridge_0_address[15] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.tri_state_bridge_0_address
tri_state_bridge_0_address[16] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.tri_state_bridge_0_address
tri_state_bridge_0_address[17] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.tri_state_bridge_0_address
tri_state_bridge_0_address[18] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.tri_state_bridge_0_address
tri_state_bridge_0_address[19] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.tri_state_bridge_0_address
tri_state_bridge_0_address[20] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.tri_state_bridge_0_address
tri_state_bridge_0_address[21] <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.tri_state_bridge_0_address
tri_state_bridge_0_data[0] <> tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.tri_state_bridge_0_data
tri_state_bridge_0_data[1] <> tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.tri_state_bridge_0_data
tri_state_bridge_0_data[2] <> tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.tri_state_bridge_0_data
tri_state_bridge_0_data[3] <> tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.tri_state_bridge_0_data
tri_state_bridge_0_data[4] <> tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.tri_state_bridge_0_data
tri_state_bridge_0_data[5] <> tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.tri_state_bridge_0_data
tri_state_bridge_0_data[6] <> tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.tri_state_bridge_0_data
tri_state_bridge_0_data[7] <> tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.tri_state_bridge_0_data
tri_state_bridge_0_readn <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.tri_state_bridge_0_readn
write_n_to_the_cfi_flash_0 <= tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.write_n_to_the_cfi_flash_0
rxd_to_the_uart_0 => rxd_to_the_uart_0.IN1
txd_from_the_uart_0 <= uart_0:the_uart_0.txd


|DE2_NET|system_0:u0|Audio_0_avalon_slave_0_arbitrator:the_Audio_0_avalon_slave_0
Audio_0_avalon_slave_0_readdata[0] => Audio_0_avalon_slave_0_readdata_from_sa[0].DATAIN
Audio_0_avalon_slave_0_readdata[1] => Audio_0_avalon_slave_0_readdata_from_sa[1].DATAIN
Audio_0_avalon_slave_0_readdata[2] => Audio_0_avalon_slave_0_readdata_from_sa[2].DATAIN
Audio_0_avalon_slave_0_readdata[3] => Audio_0_avalon_slave_0_readdata_from_sa[3].DATAIN
Audio_0_avalon_slave_0_readdata[4] => Audio_0_avalon_slave_0_readdata_from_sa[4].DATAIN
Audio_0_avalon_slave_0_readdata[5] => Audio_0_avalon_slave_0_readdata_from_sa[5].DATAIN
Audio_0_avalon_slave_0_readdata[6] => Audio_0_avalon_slave_0_readdata_from_sa[6].DATAIN
Audio_0_avalon_slave_0_readdata[7] => Audio_0_avalon_slave_0_readdata_from_sa[7].DATAIN
Audio_0_avalon_slave_0_readdata[8] => Audio_0_avalon_slave_0_readdata_from_sa[8].DATAIN
Audio_0_avalon_slave_0_readdata[9] => Audio_0_avalon_slave_0_readdata_from_sa[9].DATAIN
Audio_0_avalon_slave_0_readdata[10] => Audio_0_avalon_slave_0_readdata_from_sa[10].DATAIN
Audio_0_avalon_slave_0_readdata[11] => Audio_0_avalon_slave_0_readdata_from_sa[11].DATAIN
Audio_0_avalon_slave_0_readdata[12] => Audio_0_avalon_slave_0_readdata_from_sa[12].DATAIN
Audio_0_avalon_slave_0_readdata[13] => Audio_0_avalon_slave_0_readdata_from_sa[13].DATAIN
Audio_0_avalon_slave_0_readdata[14] => Audio_0_avalon_slave_0_readdata_from_sa[14].DATAIN
Audio_0_avalon_slave_0_readdata[15] => Audio_0_avalon_slave_0_readdata_from_sa[15].DATAIN
clk => d1_Audio_0_avalon_slave_0_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => Equal0.IN5
cpu_0_data_master_address_to_slave[3] => Equal0.IN21
cpu_0_data_master_address_to_slave[4] => Equal0.IN20
cpu_0_data_master_address_to_slave[5] => Equal0.IN19
cpu_0_data_master_address_to_slave[6] => Equal0.IN18
cpu_0_data_master_address_to_slave[7] => Equal0.IN17
cpu_0_data_master_address_to_slave[8] => Equal0.IN4
cpu_0_data_master_address_to_slave[9] => Equal0.IN16
cpu_0_data_master_address_to_slave[10] => Equal0.IN15
cpu_0_data_master_address_to_slave[11] => Equal0.IN14
cpu_0_data_master_address_to_slave[12] => Equal0.IN3
cpu_0_data_master_address_to_slave[13] => Equal0.IN13
cpu_0_data_master_address_to_slave[14] => Equal0.IN12
cpu_0_data_master_address_to_slave[15] => Equal0.IN11
cpu_0_data_master_address_to_slave[16] => Equal0.IN10
cpu_0_data_master_address_to_slave[17] => Equal0.IN9
cpu_0_data_master_address_to_slave[18] => Equal0.IN8
cpu_0_data_master_address_to_slave[19] => Equal0.IN2
cpu_0_data_master_address_to_slave[20] => Equal0.IN7
cpu_0_data_master_address_to_slave[21] => Equal0.IN1
cpu_0_data_master_address_to_slave[22] => Equal0.IN0
cpu_0_data_master_address_to_slave[23] => Equal0.IN6
cpu_0_data_master_read => cpu_0_data_master_requests_Audio_0_avalon_slave_0.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_Audio_0_avalon_slave_0.IN0
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_Audio_0_avalon_slave_0.IN0
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_Audio_0_avalon_slave_0.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_Audio_0_avalon_slave_0.IN1
cpu_0_data_master_write => cpu_0_data_master_qualified_request_Audio_0_avalon_slave_0.IN1
cpu_0_data_master_write => Audio_0_avalon_slave_0_write.IN1
cpu_0_data_master_writedata[0] => Audio_0_avalon_slave_0_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => Audio_0_avalon_slave_0_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => Audio_0_avalon_slave_0_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => Audio_0_avalon_slave_0_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => Audio_0_avalon_slave_0_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => Audio_0_avalon_slave_0_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => Audio_0_avalon_slave_0_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => Audio_0_avalon_slave_0_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => Audio_0_avalon_slave_0_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => Audio_0_avalon_slave_0_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => Audio_0_avalon_slave_0_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => Audio_0_avalon_slave_0_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => Audio_0_avalon_slave_0_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => Audio_0_avalon_slave_0_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => Audio_0_avalon_slave_0_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => Audio_0_avalon_slave_0_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
reset_n => Audio_0_avalon_slave_0_reset_n.DATAIN
reset_n => d1_Audio_0_avalon_slave_0_end_xfer~reg0.PRESET
Audio_0_avalon_slave_0_readdata_from_sa[0] <= Audio_0_avalon_slave_0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
Audio_0_avalon_slave_0_readdata_from_sa[1] <= Audio_0_avalon_slave_0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
Audio_0_avalon_slave_0_readdata_from_sa[2] <= Audio_0_avalon_slave_0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
Audio_0_avalon_slave_0_readdata_from_sa[3] <= Audio_0_avalon_slave_0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
Audio_0_avalon_slave_0_readdata_from_sa[4] <= Audio_0_avalon_slave_0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
Audio_0_avalon_slave_0_readdata_from_sa[5] <= Audio_0_avalon_slave_0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
Audio_0_avalon_slave_0_readdata_from_sa[6] <= Audio_0_avalon_slave_0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
Audio_0_avalon_slave_0_readdata_from_sa[7] <= Audio_0_avalon_slave_0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
Audio_0_avalon_slave_0_readdata_from_sa[8] <= Audio_0_avalon_slave_0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
Audio_0_avalon_slave_0_readdata_from_sa[9] <= Audio_0_avalon_slave_0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
Audio_0_avalon_slave_0_readdata_from_sa[10] <= Audio_0_avalon_slave_0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
Audio_0_avalon_slave_0_readdata_from_sa[11] <= Audio_0_avalon_slave_0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
Audio_0_avalon_slave_0_readdata_from_sa[12] <= Audio_0_avalon_slave_0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
Audio_0_avalon_slave_0_readdata_from_sa[13] <= Audio_0_avalon_slave_0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
Audio_0_avalon_slave_0_readdata_from_sa[14] <= Audio_0_avalon_slave_0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
Audio_0_avalon_slave_0_readdata_from_sa[15] <= Audio_0_avalon_slave_0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
Audio_0_avalon_slave_0_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
Audio_0_avalon_slave_0_write <= Audio_0_avalon_slave_0_write.DB_MAX_OUTPUT_PORT_TYPE
Audio_0_avalon_slave_0_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
Audio_0_avalon_slave_0_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
Audio_0_avalon_slave_0_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
Audio_0_avalon_slave_0_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
Audio_0_avalon_slave_0_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
Audio_0_avalon_slave_0_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
Audio_0_avalon_slave_0_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
Audio_0_avalon_slave_0_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
Audio_0_avalon_slave_0_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
Audio_0_avalon_slave_0_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
Audio_0_avalon_slave_0_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
Audio_0_avalon_slave_0_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
Audio_0_avalon_slave_0_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
Audio_0_avalon_slave_0_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
Audio_0_avalon_slave_0_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
Audio_0_avalon_slave_0_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_Audio_0_avalon_slave_0 <= cpu_0_data_master_qualified_request_Audio_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_Audio_0_avalon_slave_0 <= cpu_0_data_master_qualified_request_Audio_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_Audio_0_avalon_slave_0 <= <GND>
cpu_0_data_master_requests_Audio_0_avalon_slave_0 <= cpu_0_data_master_requests_Audio_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
d1_Audio_0_avalon_slave_0_end_xfer <= d1_Audio_0_avalon_slave_0_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|Audio_0:the_Audio_0
iCLK_18_4 => iCLK_18_4.IN1
iDATA[0] => iDATA[0].IN1
iDATA[1] => iDATA[1].IN1
iDATA[2] => iDATA[2].IN1
iDATA[3] => iDATA[3].IN1
iDATA[4] => iDATA[4].IN1
iDATA[5] => iDATA[5].IN1
iDATA[6] => iDATA[6].IN1
iDATA[7] => iDATA[7].IN1
iDATA[8] => iDATA[8].IN1
iDATA[9] => iDATA[9].IN1
iDATA[10] => iDATA[10].IN1
iDATA[11] => iDATA[11].IN1
iDATA[12] => iDATA[12].IN1
iDATA[13] => iDATA[13].IN1
iDATA[14] => iDATA[14].IN1
iDATA[15] => iDATA[15].IN1
iRST_N => iRST_N.IN1
iWR => iWR.IN1
iWR_CLK => iWR_CLK.IN1
oAUD_BCK <= AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO.oAUD_BCK
oAUD_DATA <= AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO.oAUD_DATA
oAUD_LRCK <= AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO.oAUD_LRCK
oAUD_XCK <= AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO.oAUD_XCK
oDATA[0] <= AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO.oDATA
oDATA[1] <= AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO.oDATA
oDATA[2] <= AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO.oDATA
oDATA[3] <= AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO.oDATA
oDATA[4] <= AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO.oDATA
oDATA[5] <= AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO.oDATA
oDATA[6] <= AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO.oDATA
oDATA[7] <= AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO.oDATA
oDATA[8] <= AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO.oDATA
oDATA[9] <= AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO.oDATA
oDATA[10] <= AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO.oDATA
oDATA[11] <= AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO.oDATA
oDATA[12] <= AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO.oDATA
oDATA[13] <= AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO.oDATA
oDATA[14] <= AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO.oDATA
oDATA[15] <= AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO.oDATA


|DE2_NET|system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO
iDATA[0] => iDATA[0].IN1
iDATA[1] => iDATA[1].IN1
iDATA[2] => iDATA[2].IN1
iDATA[3] => iDATA[3].IN1
iDATA[4] => iDATA[4].IN1
iDATA[5] => iDATA[5].IN1
iDATA[6] => iDATA[6].IN1
iDATA[7] => iDATA[7].IN1
iDATA[8] => iDATA[8].IN1
iDATA[9] => iDATA[9].IN1
iDATA[10] => iDATA[10].IN1
iDATA[11] => iDATA[11].IN1
iDATA[12] => iDATA[12].IN1
iDATA[13] => iDATA[13].IN1
iDATA[14] => iDATA[14].IN1
iDATA[15] => iDATA[15].IN1
iWR => iWR.IN1
iWR_CLK => iWR_CLK.IN1
oDATA[0] <= FIFO_16_256:u0.wrfull
oDATA[1] <= <GND>
oDATA[2] <= <GND>
oDATA[3] <= <GND>
oDATA[4] <= <GND>
oDATA[5] <= <GND>
oDATA[6] <= <GND>
oDATA[7] <= <GND>
oDATA[8] <= <GND>
oDATA[9] <= <GND>
oDATA[10] <= <GND>
oDATA[11] <= <GND>
oDATA[12] <= <GND>
oDATA[13] <= <GND>
oDATA[14] <= <GND>
oDATA[15] <= <GND>
oAUD_BCK <= oAUD_BCK~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAUD_DATA <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
oAUD_LRCK <= LRCK_1X.DB_MAX_OUTPUT_PORT_TYPE
oAUD_XCK <= iCLK_18_4.DB_MAX_OUTPUT_PORT_TYPE
iCLK_18_4 => iCLK_18_4.IN1
iRST_N => _.IN1
iRST_N => LRCK_1X.ACLR
iRST_N => LRCK_2X_DIV[0].ACLR
iRST_N => LRCK_2X_DIV[1].ACLR
iRST_N => LRCK_2X_DIV[2].ACLR
iRST_N => LRCK_2X_DIV[3].ACLR
iRST_N => LRCK_2X_DIV[4].ACLR
iRST_N => LRCK_2X_DIV[5].ACLR
iRST_N => LRCK_2X_DIV[6].ACLR
iRST_N => LRCK_2X_DIV[7].ACLR
iRST_N => LRCK_1X_DIV[0].ACLR
iRST_N => LRCK_1X_DIV[1].ACLR
iRST_N => LRCK_1X_DIV[2].ACLR
iRST_N => LRCK_1X_DIV[3].ACLR
iRST_N => LRCK_1X_DIV[4].ACLR
iRST_N => LRCK_1X_DIV[5].ACLR
iRST_N => LRCK_1X_DIV[6].ACLR
iRST_N => LRCK_1X_DIV[7].ACLR
iRST_N => LRCK_1X_DIV[8].ACLR
iRST_N => oAUD_BCK~reg0.ACLR
iRST_N => BCK_DIV[0].ACLR
iRST_N => BCK_DIV[1].ACLR
iRST_N => BCK_DIV[2].ACLR
iRST_N => BCK_DIV[3].ACLR
iRST_N => mDATA_RD.ACLR
iRST_N => DATA_Out_Tmp[0].ACLR
iRST_N => DATA_Out_Tmp[1].ACLR
iRST_N => DATA_Out_Tmp[2].ACLR
iRST_N => DATA_Out_Tmp[3].ACLR
iRST_N => DATA_Out_Tmp[4].ACLR
iRST_N => DATA_Out_Tmp[5].ACLR
iRST_N => DATA_Out_Tmp[6].ACLR
iRST_N => DATA_Out_Tmp[7].ACLR
iRST_N => DATA_Out_Tmp[8].ACLR
iRST_N => DATA_Out_Tmp[9].ACLR
iRST_N => DATA_Out_Tmp[10].ACLR
iRST_N => DATA_Out_Tmp[11].ACLR
iRST_N => DATA_Out_Tmp[12].ACLR
iRST_N => DATA_Out_Tmp[13].ACLR
iRST_N => DATA_Out_Tmp[14].ACLR
iRST_N => DATA_Out_Tmp[15].ACLR
iRST_N => SEL_Cont[0].ACLR
iRST_N => SEL_Cont[1].ACLR
iRST_N => SEL_Cont[2].ACLR
iRST_N => SEL_Cont[3].ACLR
iRST_N => DATA_Out[0].ACLR
iRST_N => DATA_Out[1].ACLR
iRST_N => DATA_Out[2].ACLR
iRST_N => DATA_Out[3].ACLR
iRST_N => DATA_Out[4].ACLR
iRST_N => DATA_Out[5].ACLR
iRST_N => DATA_Out[6].ACLR
iRST_N => DATA_Out[7].ACLR
iRST_N => DATA_Out[8].ACLR
iRST_N => DATA_Out[9].ACLR
iRST_N => DATA_Out[10].ACLR
iRST_N => DATA_Out[11].ACLR
iRST_N => DATA_Out[12].ACLR
iRST_N => DATA_Out[13].ACLR
iRST_N => DATA_Out[14].ACLR
iRST_N => DATA_Out[15].ACLR


|DE2_NET|system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
wrfull <= dcfifo:dcfifo_component.wrfull


|DE2_NET|system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component
data[0] => dcfifo_hlj1:auto_generated.data[0]
data[1] => dcfifo_hlj1:auto_generated.data[1]
data[2] => dcfifo_hlj1:auto_generated.data[2]
data[3] => dcfifo_hlj1:auto_generated.data[3]
data[4] => dcfifo_hlj1:auto_generated.data[4]
data[5] => dcfifo_hlj1:auto_generated.data[5]
data[6] => dcfifo_hlj1:auto_generated.data[6]
data[7] => dcfifo_hlj1:auto_generated.data[7]
data[8] => dcfifo_hlj1:auto_generated.data[8]
data[9] => dcfifo_hlj1:auto_generated.data[9]
data[10] => dcfifo_hlj1:auto_generated.data[10]
data[11] => dcfifo_hlj1:auto_generated.data[11]
data[12] => dcfifo_hlj1:auto_generated.data[12]
data[13] => dcfifo_hlj1:auto_generated.data[13]
data[14] => dcfifo_hlj1:auto_generated.data[14]
data[15] => dcfifo_hlj1:auto_generated.data[15]
q[0] <= dcfifo_hlj1:auto_generated.q[0]
q[1] <= dcfifo_hlj1:auto_generated.q[1]
q[2] <= dcfifo_hlj1:auto_generated.q[2]
q[3] <= dcfifo_hlj1:auto_generated.q[3]
q[4] <= dcfifo_hlj1:auto_generated.q[4]
q[5] <= dcfifo_hlj1:auto_generated.q[5]
q[6] <= dcfifo_hlj1:auto_generated.q[6]
q[7] <= dcfifo_hlj1:auto_generated.q[7]
q[8] <= dcfifo_hlj1:auto_generated.q[8]
q[9] <= dcfifo_hlj1:auto_generated.q[9]
q[10] <= dcfifo_hlj1:auto_generated.q[10]
q[11] <= dcfifo_hlj1:auto_generated.q[11]
q[12] <= dcfifo_hlj1:auto_generated.q[12]
q[13] <= dcfifo_hlj1:auto_generated.q[13]
q[14] <= dcfifo_hlj1:auto_generated.q[14]
q[15] <= dcfifo_hlj1:auto_generated.q[15]
rdclk => dcfifo_hlj1:auto_generated.rdclk
rdreq => dcfifo_hlj1:auto_generated.rdreq
wrclk => dcfifo_hlj1:auto_generated.wrclk
wrreq => dcfifo_hlj1:auto_generated.wrreq
aclr => dcfifo_hlj1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_hlj1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|DE2_NET|system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated
aclr => a_graycounter_7fc:wrptr_g1p.aclr
aclr => a_graycounter_8fc:wrptr_gp.aclr
aclr => altsyncram_vk81:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdptr_g[8].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_vk81:fifo_ram.data_a[0]
data[1] => altsyncram_vk81:fifo_ram.data_a[1]
data[2] => altsyncram_vk81:fifo_ram.data_a[2]
data[3] => altsyncram_vk81:fifo_ram.data_a[3]
data[4] => altsyncram_vk81:fifo_ram.data_a[4]
data[5] => altsyncram_vk81:fifo_ram.data_a[5]
data[6] => altsyncram_vk81:fifo_ram.data_a[6]
data[7] => altsyncram_vk81:fifo_ram.data_a[7]
data[8] => altsyncram_vk81:fifo_ram.data_a[8]
data[9] => altsyncram_vk81:fifo_ram.data_a[9]
data[10] => altsyncram_vk81:fifo_ram.data_a[10]
data[11] => altsyncram_vk81:fifo_ram.data_a[11]
data[12] => altsyncram_vk81:fifo_ram.data_a[12]
data[13] => altsyncram_vk81:fifo_ram.data_a[13]
data[14] => altsyncram_vk81:fifo_ram.data_a[14]
data[15] => altsyncram_vk81:fifo_ram.data_a[15]
q[0] <= altsyncram_vk81:fifo_ram.q_b[0]
q[1] <= altsyncram_vk81:fifo_ram.q_b[1]
q[2] <= altsyncram_vk81:fifo_ram.q_b[2]
q[3] <= altsyncram_vk81:fifo_ram.q_b[3]
q[4] <= altsyncram_vk81:fifo_ram.q_b[4]
q[5] <= altsyncram_vk81:fifo_ram.q_b[5]
q[6] <= altsyncram_vk81:fifo_ram.q_b[6]
q[7] <= altsyncram_vk81:fifo_ram.q_b[7]
q[8] <= altsyncram_vk81:fifo_ram.q_b[8]
q[9] <= altsyncram_vk81:fifo_ram.q_b[9]
q[10] <= altsyncram_vk81:fifo_ram.q_b[10]
q[11] <= altsyncram_vk81:fifo_ram.q_b[11]
q[12] <= altsyncram_vk81:fifo_ram.q_b[12]
q[13] <= altsyncram_vk81:fifo_ram.q_b[13]
q[14] <= altsyncram_vk81:fifo_ram.q_b[14]
q[15] <= altsyncram_vk81:fifo_ram.q_b[15]
rdclk => a_graycounter_g86:rdptr_g1p.clock
rdclk => altsyncram_vk81:fifo_ram.clock1
rdclk => _.IN0
rdclk => alt_synch_pipe_kcb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_7fc:wrptr_g1p.clock
wrclk => a_graycounter_8fc:wrptr_gp.clock
wrclk => altsyncram_vk81:fifo_ram.clock0
wrclk => alt_synch_pipe_oc8:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|DE2_NET|system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_7fc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_8fc:wrptr_gp
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram
aclr1 => altsyncram_brg1:altsyncram14.aclr1
address_a[0] => altsyncram_brg1:altsyncram14.address_b[0]
address_a[1] => altsyncram_brg1:altsyncram14.address_b[1]
address_a[2] => altsyncram_brg1:altsyncram14.address_b[2]
address_a[3] => altsyncram_brg1:altsyncram14.address_b[3]
address_a[4] => altsyncram_brg1:altsyncram14.address_b[4]
address_a[5] => altsyncram_brg1:altsyncram14.address_b[5]
address_a[6] => altsyncram_brg1:altsyncram14.address_b[6]
address_a[7] => altsyncram_brg1:altsyncram14.address_b[7]
address_b[0] => altsyncram_brg1:altsyncram14.address_a[0]
address_b[1] => altsyncram_brg1:altsyncram14.address_a[1]
address_b[2] => altsyncram_brg1:altsyncram14.address_a[2]
address_b[3] => altsyncram_brg1:altsyncram14.address_a[3]
address_b[4] => altsyncram_brg1:altsyncram14.address_a[4]
address_b[5] => altsyncram_brg1:altsyncram14.address_a[5]
address_b[6] => altsyncram_brg1:altsyncram14.address_a[6]
address_b[7] => altsyncram_brg1:altsyncram14.address_a[7]
addressstall_b => altsyncram_brg1:altsyncram14.addressstall_a
clock0 => altsyncram_brg1:altsyncram14.clock1
clock1 => altsyncram_brg1:altsyncram14.clock0
clocken1 => altsyncram_brg1:altsyncram14.clocken0
data_a[0] => altsyncram_brg1:altsyncram14.data_b[0]
data_a[1] => altsyncram_brg1:altsyncram14.data_b[1]
data_a[2] => altsyncram_brg1:altsyncram14.data_b[2]
data_a[3] => altsyncram_brg1:altsyncram14.data_b[3]
data_a[4] => altsyncram_brg1:altsyncram14.data_b[4]
data_a[5] => altsyncram_brg1:altsyncram14.data_b[5]
data_a[6] => altsyncram_brg1:altsyncram14.data_b[6]
data_a[7] => altsyncram_brg1:altsyncram14.data_b[7]
data_a[8] => altsyncram_brg1:altsyncram14.data_b[8]
data_a[9] => altsyncram_brg1:altsyncram14.data_b[9]
data_a[10] => altsyncram_brg1:altsyncram14.data_b[10]
data_a[11] => altsyncram_brg1:altsyncram14.data_b[11]
data_a[12] => altsyncram_brg1:altsyncram14.data_b[12]
data_a[13] => altsyncram_brg1:altsyncram14.data_b[13]
data_a[14] => altsyncram_brg1:altsyncram14.data_b[14]
data_a[15] => altsyncram_brg1:altsyncram14.data_b[15]
q_b[0] <= altsyncram_brg1:altsyncram14.q_a[0]
q_b[1] <= altsyncram_brg1:altsyncram14.q_a[1]
q_b[2] <= altsyncram_brg1:altsyncram14.q_a[2]
q_b[3] <= altsyncram_brg1:altsyncram14.q_a[3]
q_b[4] <= altsyncram_brg1:altsyncram14.q_a[4]
q_b[5] <= altsyncram_brg1:altsyncram14.q_a[5]
q_b[6] <= altsyncram_brg1:altsyncram14.q_a[6]
q_b[7] <= altsyncram_brg1:altsyncram14.q_a[7]
q_b[8] <= altsyncram_brg1:altsyncram14.q_a[8]
q_b[9] <= altsyncram_brg1:altsyncram14.q_a[9]
q_b[10] <= altsyncram_brg1:altsyncram14.q_a[10]
q_b[11] <= altsyncram_brg1:altsyncram14.q_a[11]
q_b[12] <= altsyncram_brg1:altsyncram14.q_a[12]
q_b[13] <= altsyncram_brg1:altsyncram14.q_a[13]
q_b[14] <= altsyncram_brg1:altsyncram14.q_a[14]
q_b[15] <= altsyncram_brg1:altsyncram14.q_a[15]
wren_a => altsyncram_brg1:altsyncram14.clocken1
wren_a => altsyncram_brg1:altsyncram14.wren_b


|DE2_NET|system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14
aclr1 => ram_block15a0.CLR1
aclr1 => ram_block15a1.CLR1
aclr1 => ram_block15a2.CLR1
aclr1 => ram_block15a3.CLR1
aclr1 => ram_block15a4.CLR1
aclr1 => ram_block15a5.CLR1
aclr1 => ram_block15a6.CLR1
aclr1 => ram_block15a7.CLR1
aclr1 => ram_block15a8.CLR1
aclr1 => ram_block15a9.CLR1
aclr1 => ram_block15a10.CLR1
aclr1 => ram_block15a11.CLR1
aclr1 => ram_block15a12.CLR1
aclr1 => ram_block15a13.CLR1
aclr1 => ram_block15a14.CLR1
aclr1 => ram_block15a15.CLR1
address_a[0] => ram_block15a0.PORTAADDR
address_a[0] => ram_block15a1.PORTAADDR
address_a[0] => ram_block15a2.PORTAADDR
address_a[0] => ram_block15a3.PORTAADDR
address_a[0] => ram_block15a4.PORTAADDR
address_a[0] => ram_block15a5.PORTAADDR
address_a[0] => ram_block15a6.PORTAADDR
address_a[0] => ram_block15a7.PORTAADDR
address_a[0] => ram_block15a8.PORTAADDR
address_a[0] => ram_block15a9.PORTAADDR
address_a[0] => ram_block15a10.PORTAADDR
address_a[0] => ram_block15a11.PORTAADDR
address_a[0] => ram_block15a12.PORTAADDR
address_a[0] => ram_block15a13.PORTAADDR
address_a[0] => ram_block15a14.PORTAADDR
address_a[0] => ram_block15a15.PORTAADDR
address_a[1] => ram_block15a0.PORTAADDR1
address_a[1] => ram_block15a1.PORTAADDR1
address_a[1] => ram_block15a2.PORTAADDR1
address_a[1] => ram_block15a3.PORTAADDR1
address_a[1] => ram_block15a4.PORTAADDR1
address_a[1] => ram_block15a5.PORTAADDR1
address_a[1] => ram_block15a6.PORTAADDR1
address_a[1] => ram_block15a7.PORTAADDR1
address_a[1] => ram_block15a8.PORTAADDR1
address_a[1] => ram_block15a9.PORTAADDR1
address_a[1] => ram_block15a10.PORTAADDR1
address_a[1] => ram_block15a11.PORTAADDR1
address_a[1] => ram_block15a12.PORTAADDR1
address_a[1] => ram_block15a13.PORTAADDR1
address_a[1] => ram_block15a14.PORTAADDR1
address_a[1] => ram_block15a15.PORTAADDR1
address_a[2] => ram_block15a0.PORTAADDR2
address_a[2] => ram_block15a1.PORTAADDR2
address_a[2] => ram_block15a2.PORTAADDR2
address_a[2] => ram_block15a3.PORTAADDR2
address_a[2] => ram_block15a4.PORTAADDR2
address_a[2] => ram_block15a5.PORTAADDR2
address_a[2] => ram_block15a6.PORTAADDR2
address_a[2] => ram_block15a7.PORTAADDR2
address_a[2] => ram_block15a8.PORTAADDR2
address_a[2] => ram_block15a9.PORTAADDR2
address_a[2] => ram_block15a10.PORTAADDR2
address_a[2] => ram_block15a11.PORTAADDR2
address_a[2] => ram_block15a12.PORTAADDR2
address_a[2] => ram_block15a13.PORTAADDR2
address_a[2] => ram_block15a14.PORTAADDR2
address_a[2] => ram_block15a15.PORTAADDR2
address_a[3] => ram_block15a0.PORTAADDR3
address_a[3] => ram_block15a1.PORTAADDR3
address_a[3] => ram_block15a2.PORTAADDR3
address_a[3] => ram_block15a3.PORTAADDR3
address_a[3] => ram_block15a4.PORTAADDR3
address_a[3] => ram_block15a5.PORTAADDR3
address_a[3] => ram_block15a6.PORTAADDR3
address_a[3] => ram_block15a7.PORTAADDR3
address_a[3] => ram_block15a8.PORTAADDR3
address_a[3] => ram_block15a9.PORTAADDR3
address_a[3] => ram_block15a10.PORTAADDR3
address_a[3] => ram_block15a11.PORTAADDR3
address_a[3] => ram_block15a12.PORTAADDR3
address_a[3] => ram_block15a13.PORTAADDR3
address_a[3] => ram_block15a14.PORTAADDR3
address_a[3] => ram_block15a15.PORTAADDR3
address_a[4] => ram_block15a0.PORTAADDR4
address_a[4] => ram_block15a1.PORTAADDR4
address_a[4] => ram_block15a2.PORTAADDR4
address_a[4] => ram_block15a3.PORTAADDR4
address_a[4] => ram_block15a4.PORTAADDR4
address_a[4] => ram_block15a5.PORTAADDR4
address_a[4] => ram_block15a6.PORTAADDR4
address_a[4] => ram_block15a7.PORTAADDR4
address_a[4] => ram_block15a8.PORTAADDR4
address_a[4] => ram_block15a9.PORTAADDR4
address_a[4] => ram_block15a10.PORTAADDR4
address_a[4] => ram_block15a11.PORTAADDR4
address_a[4] => ram_block15a12.PORTAADDR4
address_a[4] => ram_block15a13.PORTAADDR4
address_a[4] => ram_block15a14.PORTAADDR4
address_a[4] => ram_block15a15.PORTAADDR4
address_a[5] => ram_block15a0.PORTAADDR5
address_a[5] => ram_block15a1.PORTAADDR5
address_a[5] => ram_block15a2.PORTAADDR5
address_a[5] => ram_block15a3.PORTAADDR5
address_a[5] => ram_block15a4.PORTAADDR5
address_a[5] => ram_block15a5.PORTAADDR5
address_a[5] => ram_block15a6.PORTAADDR5
address_a[5] => ram_block15a7.PORTAADDR5
address_a[5] => ram_block15a8.PORTAADDR5
address_a[5] => ram_block15a9.PORTAADDR5
address_a[5] => ram_block15a10.PORTAADDR5
address_a[5] => ram_block15a11.PORTAADDR5
address_a[5] => ram_block15a12.PORTAADDR5
address_a[5] => ram_block15a13.PORTAADDR5
address_a[5] => ram_block15a14.PORTAADDR5
address_a[5] => ram_block15a15.PORTAADDR5
address_a[6] => ram_block15a0.PORTAADDR6
address_a[6] => ram_block15a1.PORTAADDR6
address_a[6] => ram_block15a2.PORTAADDR6
address_a[6] => ram_block15a3.PORTAADDR6
address_a[6] => ram_block15a4.PORTAADDR6
address_a[6] => ram_block15a5.PORTAADDR6
address_a[6] => ram_block15a6.PORTAADDR6
address_a[6] => ram_block15a7.PORTAADDR6
address_a[6] => ram_block15a8.PORTAADDR6
address_a[6] => ram_block15a9.PORTAADDR6
address_a[6] => ram_block15a10.PORTAADDR6
address_a[6] => ram_block15a11.PORTAADDR6
address_a[6] => ram_block15a12.PORTAADDR6
address_a[6] => ram_block15a13.PORTAADDR6
address_a[6] => ram_block15a14.PORTAADDR6
address_a[6] => ram_block15a15.PORTAADDR6
address_a[7] => ram_block15a0.PORTAADDR7
address_a[7] => ram_block15a1.PORTAADDR7
address_a[7] => ram_block15a2.PORTAADDR7
address_a[7] => ram_block15a3.PORTAADDR7
address_a[7] => ram_block15a4.PORTAADDR7
address_a[7] => ram_block15a5.PORTAADDR7
address_a[7] => ram_block15a6.PORTAADDR7
address_a[7] => ram_block15a7.PORTAADDR7
address_a[7] => ram_block15a8.PORTAADDR7
address_a[7] => ram_block15a9.PORTAADDR7
address_a[7] => ram_block15a10.PORTAADDR7
address_a[7] => ram_block15a11.PORTAADDR7
address_a[7] => ram_block15a12.PORTAADDR7
address_a[7] => ram_block15a13.PORTAADDR7
address_a[7] => ram_block15a14.PORTAADDR7
address_a[7] => ram_block15a15.PORTAADDR7
address_b[0] => ram_block15a0.PORTBADDR
address_b[0] => ram_block15a1.PORTBADDR
address_b[0] => ram_block15a2.PORTBADDR
address_b[0] => ram_block15a3.PORTBADDR
address_b[0] => ram_block15a4.PORTBADDR
address_b[0] => ram_block15a5.PORTBADDR
address_b[0] => ram_block15a6.PORTBADDR
address_b[0] => ram_block15a7.PORTBADDR
address_b[0] => ram_block15a8.PORTBADDR
address_b[0] => ram_block15a9.PORTBADDR
address_b[0] => ram_block15a10.PORTBADDR
address_b[0] => ram_block15a11.PORTBADDR
address_b[0] => ram_block15a12.PORTBADDR
address_b[0] => ram_block15a13.PORTBADDR
address_b[0] => ram_block15a14.PORTBADDR
address_b[0] => ram_block15a15.PORTBADDR
address_b[1] => ram_block15a0.PORTBADDR1
address_b[1] => ram_block15a1.PORTBADDR1
address_b[1] => ram_block15a2.PORTBADDR1
address_b[1] => ram_block15a3.PORTBADDR1
address_b[1] => ram_block15a4.PORTBADDR1
address_b[1] => ram_block15a5.PORTBADDR1
address_b[1] => ram_block15a6.PORTBADDR1
address_b[1] => ram_block15a7.PORTBADDR1
address_b[1] => ram_block15a8.PORTBADDR1
address_b[1] => ram_block15a9.PORTBADDR1
address_b[1] => ram_block15a10.PORTBADDR1
address_b[1] => ram_block15a11.PORTBADDR1
address_b[1] => ram_block15a12.PORTBADDR1
address_b[1] => ram_block15a13.PORTBADDR1
address_b[1] => ram_block15a14.PORTBADDR1
address_b[1] => ram_block15a15.PORTBADDR1
address_b[2] => ram_block15a0.PORTBADDR2
address_b[2] => ram_block15a1.PORTBADDR2
address_b[2] => ram_block15a2.PORTBADDR2
address_b[2] => ram_block15a3.PORTBADDR2
address_b[2] => ram_block15a4.PORTBADDR2
address_b[2] => ram_block15a5.PORTBADDR2
address_b[2] => ram_block15a6.PORTBADDR2
address_b[2] => ram_block15a7.PORTBADDR2
address_b[2] => ram_block15a8.PORTBADDR2
address_b[2] => ram_block15a9.PORTBADDR2
address_b[2] => ram_block15a10.PORTBADDR2
address_b[2] => ram_block15a11.PORTBADDR2
address_b[2] => ram_block15a12.PORTBADDR2
address_b[2] => ram_block15a13.PORTBADDR2
address_b[2] => ram_block15a14.PORTBADDR2
address_b[2] => ram_block15a15.PORTBADDR2
address_b[3] => ram_block15a0.PORTBADDR3
address_b[3] => ram_block15a1.PORTBADDR3
address_b[3] => ram_block15a2.PORTBADDR3
address_b[3] => ram_block15a3.PORTBADDR3
address_b[3] => ram_block15a4.PORTBADDR3
address_b[3] => ram_block15a5.PORTBADDR3
address_b[3] => ram_block15a6.PORTBADDR3
address_b[3] => ram_block15a7.PORTBADDR3
address_b[3] => ram_block15a8.PORTBADDR3
address_b[3] => ram_block15a9.PORTBADDR3
address_b[3] => ram_block15a10.PORTBADDR3
address_b[3] => ram_block15a11.PORTBADDR3
address_b[3] => ram_block15a12.PORTBADDR3
address_b[3] => ram_block15a13.PORTBADDR3
address_b[3] => ram_block15a14.PORTBADDR3
address_b[3] => ram_block15a15.PORTBADDR3
address_b[4] => ram_block15a0.PORTBADDR4
address_b[4] => ram_block15a1.PORTBADDR4
address_b[4] => ram_block15a2.PORTBADDR4
address_b[4] => ram_block15a3.PORTBADDR4
address_b[4] => ram_block15a4.PORTBADDR4
address_b[4] => ram_block15a5.PORTBADDR4
address_b[4] => ram_block15a6.PORTBADDR4
address_b[4] => ram_block15a7.PORTBADDR4
address_b[4] => ram_block15a8.PORTBADDR4
address_b[4] => ram_block15a9.PORTBADDR4
address_b[4] => ram_block15a10.PORTBADDR4
address_b[4] => ram_block15a11.PORTBADDR4
address_b[4] => ram_block15a12.PORTBADDR4
address_b[4] => ram_block15a13.PORTBADDR4
address_b[4] => ram_block15a14.PORTBADDR4
address_b[4] => ram_block15a15.PORTBADDR4
address_b[5] => ram_block15a0.PORTBADDR5
address_b[5] => ram_block15a1.PORTBADDR5
address_b[5] => ram_block15a2.PORTBADDR5
address_b[5] => ram_block15a3.PORTBADDR5
address_b[5] => ram_block15a4.PORTBADDR5
address_b[5] => ram_block15a5.PORTBADDR5
address_b[5] => ram_block15a6.PORTBADDR5
address_b[5] => ram_block15a7.PORTBADDR5
address_b[5] => ram_block15a8.PORTBADDR5
address_b[5] => ram_block15a9.PORTBADDR5
address_b[5] => ram_block15a10.PORTBADDR5
address_b[5] => ram_block15a11.PORTBADDR5
address_b[5] => ram_block15a12.PORTBADDR5
address_b[5] => ram_block15a13.PORTBADDR5
address_b[5] => ram_block15a14.PORTBADDR5
address_b[5] => ram_block15a15.PORTBADDR5
address_b[6] => ram_block15a0.PORTBADDR6
address_b[6] => ram_block15a1.PORTBADDR6
address_b[6] => ram_block15a2.PORTBADDR6
address_b[6] => ram_block15a3.PORTBADDR6
address_b[6] => ram_block15a4.PORTBADDR6
address_b[6] => ram_block15a5.PORTBADDR6
address_b[6] => ram_block15a6.PORTBADDR6
address_b[6] => ram_block15a7.PORTBADDR6
address_b[6] => ram_block15a8.PORTBADDR6
address_b[6] => ram_block15a9.PORTBADDR6
address_b[6] => ram_block15a10.PORTBADDR6
address_b[6] => ram_block15a11.PORTBADDR6
address_b[6] => ram_block15a12.PORTBADDR6
address_b[6] => ram_block15a13.PORTBADDR6
address_b[6] => ram_block15a14.PORTBADDR6
address_b[6] => ram_block15a15.PORTBADDR6
address_b[7] => ram_block15a0.PORTBADDR7
address_b[7] => ram_block15a1.PORTBADDR7
address_b[7] => ram_block15a2.PORTBADDR7
address_b[7] => ram_block15a3.PORTBADDR7
address_b[7] => ram_block15a4.PORTBADDR7
address_b[7] => ram_block15a5.PORTBADDR7
address_b[7] => ram_block15a6.PORTBADDR7
address_b[7] => ram_block15a7.PORTBADDR7
address_b[7] => ram_block15a8.PORTBADDR7
address_b[7] => ram_block15a9.PORTBADDR7
address_b[7] => ram_block15a10.PORTBADDR7
address_b[7] => ram_block15a11.PORTBADDR7
address_b[7] => ram_block15a12.PORTBADDR7
address_b[7] => ram_block15a13.PORTBADDR7
address_b[7] => ram_block15a14.PORTBADDR7
address_b[7] => ram_block15a15.PORTBADDR7
addressstall_a => ram_block15a0.PORTAADDRSTALL
addressstall_a => ram_block15a1.PORTAADDRSTALL
addressstall_a => ram_block15a2.PORTAADDRSTALL
addressstall_a => ram_block15a3.PORTAADDRSTALL
addressstall_a => ram_block15a4.PORTAADDRSTALL
addressstall_a => ram_block15a5.PORTAADDRSTALL
addressstall_a => ram_block15a6.PORTAADDRSTALL
addressstall_a => ram_block15a7.PORTAADDRSTALL
addressstall_a => ram_block15a8.PORTAADDRSTALL
addressstall_a => ram_block15a9.PORTAADDRSTALL
addressstall_a => ram_block15a10.PORTAADDRSTALL
addressstall_a => ram_block15a11.PORTAADDRSTALL
addressstall_a => ram_block15a12.PORTAADDRSTALL
addressstall_a => ram_block15a13.PORTAADDRSTALL
addressstall_a => ram_block15a14.PORTAADDRSTALL
addressstall_a => ram_block15a15.PORTAADDRSTALL
clock0 => ram_block15a0.CLK0
clock0 => ram_block15a1.CLK0
clock0 => ram_block15a2.CLK0
clock0 => ram_block15a3.CLK0
clock0 => ram_block15a4.CLK0
clock0 => ram_block15a5.CLK0
clock0 => ram_block15a6.CLK0
clock0 => ram_block15a7.CLK0
clock0 => ram_block15a8.CLK0
clock0 => ram_block15a9.CLK0
clock0 => ram_block15a10.CLK0
clock0 => ram_block15a11.CLK0
clock0 => ram_block15a12.CLK0
clock0 => ram_block15a13.CLK0
clock0 => ram_block15a14.CLK0
clock0 => ram_block15a15.CLK0
clock1 => ram_block15a0.CLK1
clock1 => ram_block15a1.CLK1
clock1 => ram_block15a2.CLK1
clock1 => ram_block15a3.CLK1
clock1 => ram_block15a4.CLK1
clock1 => ram_block15a5.CLK1
clock1 => ram_block15a6.CLK1
clock1 => ram_block15a7.CLK1
clock1 => ram_block15a8.CLK1
clock1 => ram_block15a9.CLK1
clock1 => ram_block15a10.CLK1
clock1 => ram_block15a11.CLK1
clock1 => ram_block15a12.CLK1
clock1 => ram_block15a13.CLK1
clock1 => ram_block15a14.CLK1
clock1 => ram_block15a15.CLK1
clocken0 => ram_block15a0.ENA0
clocken0 => ram_block15a1.ENA0
clocken0 => ram_block15a2.ENA0
clocken0 => ram_block15a3.ENA0
clocken0 => ram_block15a4.ENA0
clocken0 => ram_block15a5.ENA0
clocken0 => ram_block15a6.ENA0
clocken0 => ram_block15a7.ENA0
clocken0 => ram_block15a8.ENA0
clocken0 => ram_block15a9.ENA0
clocken0 => ram_block15a10.ENA0
clocken0 => ram_block15a11.ENA0
clocken0 => ram_block15a12.ENA0
clocken0 => ram_block15a13.ENA0
clocken0 => ram_block15a14.ENA0
clocken0 => ram_block15a15.ENA0
clocken1 => ram_block15a0.ENA1
clocken1 => ram_block15a1.ENA1
clocken1 => ram_block15a2.ENA1
clocken1 => ram_block15a3.ENA1
clocken1 => ram_block15a4.ENA1
clocken1 => ram_block15a5.ENA1
clocken1 => ram_block15a6.ENA1
clocken1 => ram_block15a7.ENA1
clocken1 => ram_block15a8.ENA1
clocken1 => ram_block15a9.ENA1
clocken1 => ram_block15a10.ENA1
clocken1 => ram_block15a11.ENA1
clocken1 => ram_block15a12.ENA1
clocken1 => ram_block15a13.ENA1
clocken1 => ram_block15a14.ENA1
clocken1 => ram_block15a15.ENA1
data_a[0] => ram_block15a0.PORTADATAIN
data_a[1] => ram_block15a1.PORTADATAIN
data_a[2] => ram_block15a2.PORTADATAIN
data_a[3] => ram_block15a3.PORTADATAIN
data_a[4] => ram_block15a4.PORTADATAIN
data_a[5] => ram_block15a5.PORTADATAIN
data_a[6] => ram_block15a6.PORTADATAIN
data_a[7] => ram_block15a7.PORTADATAIN
data_a[8] => ram_block15a8.PORTADATAIN
data_a[9] => ram_block15a9.PORTADATAIN
data_a[10] => ram_block15a10.PORTADATAIN
data_a[11] => ram_block15a11.PORTADATAIN
data_a[12] => ram_block15a12.PORTADATAIN
data_a[13] => ram_block15a13.PORTADATAIN
data_a[14] => ram_block15a14.PORTADATAIN
data_a[15] => ram_block15a15.PORTADATAIN
data_b[0] => ram_block15a0.PORTBDATAIN
data_b[1] => ram_block15a1.PORTBDATAIN
data_b[2] => ram_block15a2.PORTBDATAIN
data_b[3] => ram_block15a3.PORTBDATAIN
data_b[4] => ram_block15a4.PORTBDATAIN
data_b[5] => ram_block15a5.PORTBDATAIN
data_b[6] => ram_block15a6.PORTBDATAIN
data_b[7] => ram_block15a7.PORTBDATAIN
data_b[8] => ram_block15a8.PORTBDATAIN
data_b[9] => ram_block15a9.PORTBDATAIN
data_b[10] => ram_block15a10.PORTBDATAIN
data_b[11] => ram_block15a11.PORTBDATAIN
data_b[12] => ram_block15a12.PORTBDATAIN
data_b[13] => ram_block15a13.PORTBDATAIN
data_b[14] => ram_block15a14.PORTBDATAIN
data_b[15] => ram_block15a15.PORTBDATAIN
q_a[0] <= ram_block15a0.PORTADATAOUT
q_a[1] <= ram_block15a1.PORTADATAOUT
q_a[2] <= ram_block15a2.PORTADATAOUT
q_a[3] <= ram_block15a3.PORTADATAOUT
q_a[4] <= ram_block15a4.PORTADATAOUT
q_a[5] <= ram_block15a5.PORTADATAOUT
q_a[6] <= ram_block15a6.PORTADATAOUT
q_a[7] <= ram_block15a7.PORTADATAOUT
q_a[8] <= ram_block15a8.PORTADATAOUT
q_a[9] <= ram_block15a9.PORTADATAOUT
q_a[10] <= ram_block15a10.PORTADATAOUT
q_a[11] <= ram_block15a11.PORTADATAOUT
q_a[12] <= ram_block15a12.PORTADATAOUT
q_a[13] <= ram_block15a13.PORTADATAOUT
q_a[14] <= ram_block15a14.PORTADATAOUT
q_a[15] <= ram_block15a15.PORTADATAOUT
q_b[0] <= ram_block15a0.PORTBDATAOUT
q_b[1] <= ram_block15a1.PORTBDATAOUT
q_b[2] <= ram_block15a2.PORTBDATAOUT
q_b[3] <= ram_block15a3.PORTBDATAOUT
q_b[4] <= ram_block15a4.PORTBDATAOUT
q_b[5] <= ram_block15a5.PORTBDATAOUT
q_b[6] <= ram_block15a6.PORTBDATAOUT
q_b[7] <= ram_block15a7.PORTBDATAOUT
q_b[8] <= ram_block15a8.PORTBDATAOUT
q_b[9] <= ram_block15a9.PORTBDATAOUT
q_b[10] <= ram_block15a10.PORTBDATAOUT
q_b[11] <= ram_block15a11.PORTBDATAOUT
q_b[12] <= ram_block15a12.PORTBDATAOUT
q_b[13] <= ram_block15a13.PORTBDATAOUT
q_b[14] <= ram_block15a14.PORTBDATAOUT
q_b[15] <= ram_block15a15.PORTBDATAOUT
wren_a => ram_block15a0.PORTAWE
wren_a => ram_block15a1.PORTAWE
wren_a => ram_block15a2.PORTAWE
wren_a => ram_block15a3.PORTAWE
wren_a => ram_block15a4.PORTAWE
wren_a => ram_block15a5.PORTAWE
wren_a => ram_block15a6.PORTAWE
wren_a => ram_block15a7.PORTAWE
wren_a => ram_block15a8.PORTAWE
wren_a => ram_block15a9.PORTAWE
wren_a => ram_block15a10.PORTAWE
wren_a => ram_block15a11.PORTAWE
wren_a => ram_block15a12.PORTAWE
wren_a => ram_block15a13.PORTAWE
wren_a => ram_block15a14.PORTAWE
wren_a => ram_block15a15.PORTAWE
wren_b => ram_block15a0.PORTBRE
wren_b => ram_block15a1.PORTBRE
wren_b => ram_block15a2.PORTBRE
wren_b => ram_block15a3.PORTBRE
wren_b => ram_block15a4.PORTBRE
wren_b => ram_block15a5.PORTBRE
wren_b => ram_block15a6.PORTBRE
wren_b => ram_block15a7.PORTBRE
wren_b => ram_block15a8.PORTBRE
wren_b => ram_block15a9.PORTBRE
wren_b => ram_block15a10.PORTBRE
wren_b => ram_block15a11.PORTBRE
wren_b => ram_block15a12.PORTBRE
wren_b => ram_block15a13.PORTBRE
wren_b => ram_block15a14.PORTBRE
wren_b => ram_block15a15.PORTBRE


|DE2_NET|system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe15a[0].CLK
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp
clock => dffpipe_kd9:dffpipe16.clock
clrn => dffpipe_kd9:dffpipe16.clrn
d[0] => dffpipe_kd9:dffpipe16.d[0]
d[1] => dffpipe_kd9:dffpipe16.d[1]
d[2] => dffpipe_kd9:dffpipe16.d[2]
d[3] => dffpipe_kd9:dffpipe16.d[3]
d[4] => dffpipe_kd9:dffpipe16.d[4]
d[5] => dffpipe_kd9:dffpipe16.d[5]
d[6] => dffpipe_kd9:dffpipe16.d[6]
d[7] => dffpipe_kd9:dffpipe16.d[7]
d[8] => dffpipe_kd9:dffpipe16.d[8]
q[0] <= dffpipe_kd9:dffpipe16.q[0]
q[1] <= dffpipe_kd9:dffpipe16.q[1]
q[2] <= dffpipe_kd9:dffpipe16.q[2]
q[3] <= dffpipe_kd9:dffpipe16.q[3]
q[4] <= dffpipe_kd9:dffpipe16.q[4]
q[5] <= dffpipe_kd9:dffpipe16.q[5]
q[6] <= dffpipe_kd9:dffpipe16.q[6]
q[7] <= dffpipe_kd9:dffpipe16.q[7]
q[8] <= dffpipe_kd9:dffpipe16.q[8]


|DE2_NET|system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_oc8:ws_dgrp
clock => dffpipe_ld9:dffpipe19.clock
clrn => dffpipe_ld9:dffpipe19.clrn
d[0] => dffpipe_ld9:dffpipe19.d[0]
d[1] => dffpipe_ld9:dffpipe19.d[1]
d[2] => dffpipe_ld9:dffpipe19.d[2]
d[3] => dffpipe_ld9:dffpipe19.d[3]
d[4] => dffpipe_ld9:dffpipe19.d[4]
d[5] => dffpipe_ld9:dffpipe19.d[5]
d[6] => dffpipe_ld9:dffpipe19.d[6]
d[7] => dffpipe_ld9:dffpipe19.d[7]
d[8] => dffpipe_ld9:dffpipe19.d[8]
q[0] <= dffpipe_ld9:dffpipe19.q[0]
q[1] <= dffpipe_ld9:dffpipe19.q[1]
q[2] <= dffpipe_ld9:dffpipe19.q[2]
q[3] <= dffpipe_ld9:dffpipe19.q[3]
q[4] <= dffpipe_ld9:dffpipe19.q[4]
q[5] <= dffpipe_ld9:dffpipe19.q[5]
q[6] <= dffpipe_ld9:dffpipe19.q[6]
q[7] <= dffpipe_ld9:dffpipe19.q[7]
q[8] <= dffpipe_ld9:dffpipe19.q[8]


|DE2_NET|system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe19
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe20a[0].IN0
d[1] => dffe20a[1].IN0
d[2] => dffe20a[2].IN0
d[3] => dffe20a[3].IN0
d[4] => dffe20a[4].IN0
d[5] => dffe20a[5].IN0
d[6] => dffe20a[6].IN0
d[7] => dffe20a[7].IN0
d[8] => dffe20a[8].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|cmpr_t16:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|DE2_NET|system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|cmpr_t16:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|DE2_NET|system_0:u0|DM9000A_avalon_slave_0_arbitrator:the_DM9000A_avalon_slave_0
DM9000A_avalon_slave_0_irq => DM9000A_avalon_slave_0_irq_from_sa.DATAIN
DM9000A_avalon_slave_0_readdata[0] => DM9000A_avalon_slave_0_readdata_from_sa[0].DATAIN
DM9000A_avalon_slave_0_readdata[1] => DM9000A_avalon_slave_0_readdata_from_sa[1].DATAIN
DM9000A_avalon_slave_0_readdata[2] => DM9000A_avalon_slave_0_readdata_from_sa[2].DATAIN
DM9000A_avalon_slave_0_readdata[3] => DM9000A_avalon_slave_0_readdata_from_sa[3].DATAIN
DM9000A_avalon_slave_0_readdata[4] => DM9000A_avalon_slave_0_readdata_from_sa[4].DATAIN
DM9000A_avalon_slave_0_readdata[5] => DM9000A_avalon_slave_0_readdata_from_sa[5].DATAIN
DM9000A_avalon_slave_0_readdata[6] => DM9000A_avalon_slave_0_readdata_from_sa[6].DATAIN
DM9000A_avalon_slave_0_readdata[7] => DM9000A_avalon_slave_0_readdata_from_sa[7].DATAIN
DM9000A_avalon_slave_0_readdata[8] => DM9000A_avalon_slave_0_readdata_from_sa[8].DATAIN
DM9000A_avalon_slave_0_readdata[9] => DM9000A_avalon_slave_0_readdata_from_sa[9].DATAIN
DM9000A_avalon_slave_0_readdata[10] => DM9000A_avalon_slave_0_readdata_from_sa[10].DATAIN
DM9000A_avalon_slave_0_readdata[11] => DM9000A_avalon_slave_0_readdata_from_sa[11].DATAIN
DM9000A_avalon_slave_0_readdata[12] => DM9000A_avalon_slave_0_readdata_from_sa[12].DATAIN
DM9000A_avalon_slave_0_readdata[13] => DM9000A_avalon_slave_0_readdata_from_sa[13].DATAIN
DM9000A_avalon_slave_0_readdata[14] => DM9000A_avalon_slave_0_readdata_from_sa[14].DATAIN
DM9000A_avalon_slave_0_readdata[15] => DM9000A_avalon_slave_0_readdata_from_sa[15].DATAIN
clk => DM9000A_avalon_slave_0_wait_counter[0].CLK
clk => DM9000A_avalon_slave_0_wait_counter[1].CLK
clk => d1_DM9000A_avalon_slave_0_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => DM9000A_avalon_slave_0_address.DATAIN
cpu_0_data_master_address_to_slave[3] => Equal0.IN8
cpu_0_data_master_address_to_slave[4] => Equal0.IN7
cpu_0_data_master_address_to_slave[5] => Equal0.IN6
cpu_0_data_master_address_to_slave[6] => Equal0.IN5
cpu_0_data_master_address_to_slave[7] => Equal0.IN4
cpu_0_data_master_address_to_slave[8] => Equal0.IN20
cpu_0_data_master_address_to_slave[9] => Equal0.IN19
cpu_0_data_master_address_to_slave[10] => Equal0.IN18
cpu_0_data_master_address_to_slave[11] => Equal0.IN17
cpu_0_data_master_address_to_slave[12] => Equal0.IN3
cpu_0_data_master_address_to_slave[13] => Equal0.IN16
cpu_0_data_master_address_to_slave[14] => Equal0.IN15
cpu_0_data_master_address_to_slave[15] => Equal0.IN14
cpu_0_data_master_address_to_slave[16] => Equal0.IN13
cpu_0_data_master_address_to_slave[17] => Equal0.IN12
cpu_0_data_master_address_to_slave[18] => Equal0.IN11
cpu_0_data_master_address_to_slave[19] => Equal0.IN2
cpu_0_data_master_address_to_slave[20] => Equal0.IN10
cpu_0_data_master_address_to_slave[21] => Equal0.IN1
cpu_0_data_master_address_to_slave[22] => Equal0.IN0
cpu_0_data_master_address_to_slave[23] => Equal0.IN9
cpu_0_data_master_read => cpu_0_data_master_requests_DM9000A_avalon_slave_0.IN0
cpu_0_data_master_read => DM9000A_avalon_slave_0_in_a_read_cycle.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_DM9000A_avalon_slave_0.IN1
cpu_0_data_master_write => DM9000A_avalon_slave_0_in_a_write_cycle.IN1
cpu_0_data_master_writedata[0] => DM9000A_avalon_slave_0_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => DM9000A_avalon_slave_0_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => DM9000A_avalon_slave_0_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => DM9000A_avalon_slave_0_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => DM9000A_avalon_slave_0_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => DM9000A_avalon_slave_0_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => DM9000A_avalon_slave_0_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => DM9000A_avalon_slave_0_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => DM9000A_avalon_slave_0_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => DM9000A_avalon_slave_0_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => DM9000A_avalon_slave_0_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => DM9000A_avalon_slave_0_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => DM9000A_avalon_slave_0_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => DM9000A_avalon_slave_0_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => DM9000A_avalon_slave_0_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => DM9000A_avalon_slave_0_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
reset_n => DM9000A_avalon_slave_0_reset_n.DATAIN
reset_n => d1_DM9000A_avalon_slave_0_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => DM9000A_avalon_slave_0_wait_counter[0].ACLR
reset_n => DM9000A_avalon_slave_0_wait_counter[1].ACLR
DM9000A_avalon_slave_0_address <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_chipselect_n <= cpu_0_data_master_requests_DM9000A_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_irq_from_sa <= DM9000A_avalon_slave_0_irq.DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_read_n <= DM9000A_avalon_slave_0_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_readdata_from_sa[0] <= DM9000A_avalon_slave_0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_readdata_from_sa[1] <= DM9000A_avalon_slave_0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_readdata_from_sa[2] <= DM9000A_avalon_slave_0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_readdata_from_sa[3] <= DM9000A_avalon_slave_0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_readdata_from_sa[4] <= DM9000A_avalon_slave_0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_readdata_from_sa[5] <= DM9000A_avalon_slave_0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_readdata_from_sa[6] <= DM9000A_avalon_slave_0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_readdata_from_sa[7] <= DM9000A_avalon_slave_0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_readdata_from_sa[8] <= DM9000A_avalon_slave_0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_readdata_from_sa[9] <= DM9000A_avalon_slave_0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_readdata_from_sa[10] <= DM9000A_avalon_slave_0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_readdata_from_sa[11] <= DM9000A_avalon_slave_0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_readdata_from_sa[12] <= DM9000A_avalon_slave_0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_readdata_from_sa[13] <= DM9000A_avalon_slave_0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_readdata_from_sa[14] <= DM9000A_avalon_slave_0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_readdata_from_sa[15] <= DM9000A_avalon_slave_0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_wait_counter_eq_0 <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_wait_counter_eq_1 <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_write_n <= DM9000A_avalon_slave_0_in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
DM9000A_avalon_slave_0_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_DM9000A_avalon_slave_0 <= cpu_0_data_master_requests_DM9000A_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_DM9000A_avalon_slave_0 <= cpu_0_data_master_requests_DM9000A_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_DM9000A_avalon_slave_0 <= <GND>
cpu_0_data_master_requests_DM9000A_avalon_slave_0 <= cpu_0_data_master_requests_DM9000A_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
d1_DM9000A_avalon_slave_0_end_xfer <= d1_DM9000A_avalon_slave_0_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|DM9000A:the_DM9000A
ENET_INT => ENET_INT.IN1
iCLK => iCLK.IN1
iCMD => iCMD.IN1
iCS_N => iCS_N.IN1
iDATA[0] => iDATA[0].IN1
iDATA[1] => iDATA[1].IN1
iDATA[2] => iDATA[2].IN1
iDATA[3] => iDATA[3].IN1
iDATA[4] => iDATA[4].IN1
iDATA[5] => iDATA[5].IN1
iDATA[6] => iDATA[6].IN1
iDATA[7] => iDATA[7].IN1
iDATA[8] => iDATA[8].IN1
iDATA[9] => iDATA[9].IN1
iDATA[10] => iDATA[10].IN1
iDATA[11] => iDATA[11].IN1
iDATA[12] => iDATA[12].IN1
iDATA[13] => iDATA[13].IN1
iDATA[14] => iDATA[14].IN1
iDATA[15] => iDATA[15].IN1
iOSC_50 => iOSC_50.IN1
iRD_N => iRD_N.IN1
iRST_N => iRST_N.IN1
iWR_N => iWR_N.IN1
ENET_CLK <= DM9000A_IF:the_DM9000A_IF.ENET_CLK
ENET_CMD <= DM9000A_IF:the_DM9000A_IF.ENET_CMD
ENET_CS_N <= DM9000A_IF:the_DM9000A_IF.ENET_CS_N
ENET_DATA[0] <> DM9000A_IF:the_DM9000A_IF.ENET_DATA
ENET_DATA[1] <> DM9000A_IF:the_DM9000A_IF.ENET_DATA
ENET_DATA[2] <> DM9000A_IF:the_DM9000A_IF.ENET_DATA
ENET_DATA[3] <> DM9000A_IF:the_DM9000A_IF.ENET_DATA
ENET_DATA[4] <> DM9000A_IF:the_DM9000A_IF.ENET_DATA
ENET_DATA[5] <> DM9000A_IF:the_DM9000A_IF.ENET_DATA
ENET_DATA[6] <> DM9000A_IF:the_DM9000A_IF.ENET_DATA
ENET_DATA[7] <> DM9000A_IF:the_DM9000A_IF.ENET_DATA
ENET_DATA[8] <> DM9000A_IF:the_DM9000A_IF.ENET_DATA
ENET_DATA[9] <> DM9000A_IF:the_DM9000A_IF.ENET_DATA
ENET_DATA[10] <> DM9000A_IF:the_DM9000A_IF.ENET_DATA
ENET_DATA[11] <> DM9000A_IF:the_DM9000A_IF.ENET_DATA
ENET_DATA[12] <> DM9000A_IF:the_DM9000A_IF.ENET_DATA
ENET_DATA[13] <> DM9000A_IF:the_DM9000A_IF.ENET_DATA
ENET_DATA[14] <> DM9000A_IF:the_DM9000A_IF.ENET_DATA
ENET_DATA[15] <> DM9000A_IF:the_DM9000A_IF.ENET_DATA
ENET_RD_N <= DM9000A_IF:the_DM9000A_IF.ENET_RD_N
ENET_RST_N <= DM9000A_IF:the_DM9000A_IF.ENET_RST_N
ENET_WR_N <= DM9000A_IF:the_DM9000A_IF.ENET_WR_N
oDATA[0] <= DM9000A_IF:the_DM9000A_IF.oDATA
oDATA[1] <= DM9000A_IF:the_DM9000A_IF.oDATA
oDATA[2] <= DM9000A_IF:the_DM9000A_IF.oDATA
oDATA[3] <= DM9000A_IF:the_DM9000A_IF.oDATA
oDATA[4] <= DM9000A_IF:the_DM9000A_IF.oDATA
oDATA[5] <= DM9000A_IF:the_DM9000A_IF.oDATA
oDATA[6] <= DM9000A_IF:the_DM9000A_IF.oDATA
oDATA[7] <= DM9000A_IF:the_DM9000A_IF.oDATA
oDATA[8] <= DM9000A_IF:the_DM9000A_IF.oDATA
oDATA[9] <= DM9000A_IF:the_DM9000A_IF.oDATA
oDATA[10] <= DM9000A_IF:the_DM9000A_IF.oDATA
oDATA[11] <= DM9000A_IF:the_DM9000A_IF.oDATA
oDATA[12] <= DM9000A_IF:the_DM9000A_IF.oDATA
oDATA[13] <= DM9000A_IF:the_DM9000A_IF.oDATA
oDATA[14] <= DM9000A_IF:the_DM9000A_IF.oDATA
oDATA[15] <= DM9000A_IF:the_DM9000A_IF.oDATA
oINT <= DM9000A_IF:the_DM9000A_IF.oINT


|DE2_NET|system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF
iDATA[0] => TMP_DATA[0].DATAIN
iDATA[1] => TMP_DATA[1].DATAIN
iDATA[2] => TMP_DATA[2].DATAIN
iDATA[3] => TMP_DATA[3].DATAIN
iDATA[4] => TMP_DATA[4].DATAIN
iDATA[5] => TMP_DATA[5].DATAIN
iDATA[6] => TMP_DATA[6].DATAIN
iDATA[7] => TMP_DATA[7].DATAIN
iDATA[8] => TMP_DATA[8].DATAIN
iDATA[9] => TMP_DATA[9].DATAIN
iDATA[10] => TMP_DATA[10].DATAIN
iDATA[11] => TMP_DATA[11].DATAIN
iDATA[12] => TMP_DATA[12].DATAIN
iDATA[13] => TMP_DATA[13].DATAIN
iDATA[14] => TMP_DATA[14].DATAIN
iDATA[15] => TMP_DATA[15].DATAIN
oDATA[0] <= oDATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= oDATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= oDATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= oDATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= oDATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= oDATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= oDATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= oDATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[8] <= oDATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[9] <= oDATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[10] <= oDATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[11] <= oDATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[12] <= oDATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[13] <= oDATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[14] <= oDATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[15] <= oDATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iCMD => ENET_CMD~reg0.DATAIN
iRD_N => ENET_RD_N~reg0.DATAIN
iWR_N => ENET_WR_N~reg0.DATAIN
iCS_N => ENET_CS_N~reg0.DATAIN
iRST_N => ENET_RST_N.DATAIN
iRST_N => oINT~reg0.ACLR
iRST_N => oDATA[0]~reg0.ACLR
iRST_N => oDATA[1]~reg0.ACLR
iRST_N => oDATA[2]~reg0.ACLR
iRST_N => oDATA[3]~reg0.ACLR
iRST_N => oDATA[4]~reg0.ACLR
iRST_N => oDATA[5]~reg0.ACLR
iRST_N => oDATA[6]~reg0.ACLR
iRST_N => oDATA[7]~reg0.ACLR
iRST_N => oDATA[8]~reg0.ACLR
iRST_N => oDATA[9]~reg0.ACLR
iRST_N => oDATA[10]~reg0.ACLR
iRST_N => oDATA[11]~reg0.ACLR
iRST_N => oDATA[12]~reg0.ACLR
iRST_N => oDATA[13]~reg0.ACLR
iRST_N => oDATA[14]~reg0.ACLR
iRST_N => oDATA[15]~reg0.ACLR
iRST_N => ENET_CS_N~reg0.PRESET
iRST_N => ENET_WR_N~reg0.PRESET
iRST_N => ENET_RD_N~reg0.PRESET
iRST_N => ENET_CMD~reg0.ACLR
iRST_N => TMP_DATA[0].ACLR
iRST_N => TMP_DATA[1].ACLR
iRST_N => TMP_DATA[2].ACLR
iRST_N => TMP_DATA[3].ACLR
iRST_N => TMP_DATA[4].ACLR
iRST_N => TMP_DATA[5].ACLR
iRST_N => TMP_DATA[6].ACLR
iRST_N => TMP_DATA[7].ACLR
iRST_N => TMP_DATA[8].ACLR
iRST_N => TMP_DATA[9].ACLR
iRST_N => TMP_DATA[10].ACLR
iRST_N => TMP_DATA[11].ACLR
iRST_N => TMP_DATA[12].ACLR
iRST_N => TMP_DATA[13].ACLR
iRST_N => TMP_DATA[14].ACLR
iRST_N => TMP_DATA[15].ACLR
iCLK => oINT~reg0.CLK
iCLK => oDATA[0]~reg0.CLK
iCLK => oDATA[1]~reg0.CLK
iCLK => oDATA[2]~reg0.CLK
iCLK => oDATA[3]~reg0.CLK
iCLK => oDATA[4]~reg0.CLK
iCLK => oDATA[5]~reg0.CLK
iCLK => oDATA[6]~reg0.CLK
iCLK => oDATA[7]~reg0.CLK
iCLK => oDATA[8]~reg0.CLK
iCLK => oDATA[9]~reg0.CLK
iCLK => oDATA[10]~reg0.CLK
iCLK => oDATA[11]~reg0.CLK
iCLK => oDATA[12]~reg0.CLK
iCLK => oDATA[13]~reg0.CLK
iCLK => oDATA[14]~reg0.CLK
iCLK => oDATA[15]~reg0.CLK
iCLK => ENET_CS_N~reg0.CLK
iCLK => ENET_WR_N~reg0.CLK
iCLK => ENET_RD_N~reg0.CLK
iCLK => ENET_CMD~reg0.CLK
iCLK => TMP_DATA[0].CLK
iCLK => TMP_DATA[1].CLK
iCLK => TMP_DATA[2].CLK
iCLK => TMP_DATA[3].CLK
iCLK => TMP_DATA[4].CLK
iCLK => TMP_DATA[5].CLK
iCLK => TMP_DATA[6].CLK
iCLK => TMP_DATA[7].CLK
iCLK => TMP_DATA[8].CLK
iCLK => TMP_DATA[9].CLK
iCLK => TMP_DATA[10].CLK
iCLK => TMP_DATA[11].CLK
iCLK => TMP_DATA[12].CLK
iCLK => TMP_DATA[13].CLK
iCLK => TMP_DATA[14].CLK
iCLK => TMP_DATA[15].CLK
iOSC_50 => ENET_CLK~reg0.CLK
oINT <= oINT~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENET_DATA[0] <> ENET_DATA[0]
ENET_DATA[1] <> ENET_DATA[1]
ENET_DATA[2] <> ENET_DATA[2]
ENET_DATA[3] <> ENET_DATA[3]
ENET_DATA[4] <> ENET_DATA[4]
ENET_DATA[5] <> ENET_DATA[5]
ENET_DATA[6] <> ENET_DATA[6]
ENET_DATA[7] <> ENET_DATA[7]
ENET_DATA[8] <> ENET_DATA[8]
ENET_DATA[9] <> ENET_DATA[9]
ENET_DATA[10] <> ENET_DATA[10]
ENET_DATA[11] <> ENET_DATA[11]
ENET_DATA[12] <> ENET_DATA[12]
ENET_DATA[13] <> ENET_DATA[13]
ENET_DATA[14] <> ENET_DATA[14]
ENET_DATA[15] <> ENET_DATA[15]
ENET_CMD <= ENET_CMD~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENET_RD_N <= ENET_RD_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENET_WR_N <= ENET_WR_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENET_CS_N <= ENET_CS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENET_RST_N <= iRST_N.DB_MAX_OUTPUT_PORT_TYPE
ENET_INT => oINT~reg0.DATAIN
ENET_CLK <= ENET_CLK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|FIFO_IN_FULL_PIO_s1_arbitrator:the_FIFO_IN_FULL_PIO_s1
FIFO_IN_FULL_PIO_s1_readdata => FIFO_IN_FULL_PIO_s1_readdata_from_sa.DATAIN
clk => d1_FIFO_IN_FULL_PIO_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => FIFO_IN_FULL_PIO_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => FIFO_IN_FULL_PIO_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN6
cpu_0_data_master_address_to_slave[5] => Equal0.IN5
cpu_0_data_master_address_to_slave[6] => Equal0.IN19
cpu_0_data_master_address_to_slave[7] => Equal0.IN18
cpu_0_data_master_address_to_slave[8] => Equal0.IN4
cpu_0_data_master_address_to_slave[9] => Equal0.IN17
cpu_0_data_master_address_to_slave[10] => Equal0.IN16
cpu_0_data_master_address_to_slave[11] => Equal0.IN15
cpu_0_data_master_address_to_slave[12] => Equal0.IN3
cpu_0_data_master_address_to_slave[13] => Equal0.IN14
cpu_0_data_master_address_to_slave[14] => Equal0.IN13
cpu_0_data_master_address_to_slave[15] => Equal0.IN12
cpu_0_data_master_address_to_slave[16] => Equal0.IN11
cpu_0_data_master_address_to_slave[17] => Equal0.IN10
cpu_0_data_master_address_to_slave[18] => Equal0.IN9
cpu_0_data_master_address_to_slave[19] => Equal0.IN2
cpu_0_data_master_address_to_slave[20] => Equal0.IN8
cpu_0_data_master_address_to_slave[21] => Equal0.IN1
cpu_0_data_master_address_to_slave[22] => Equal0.IN0
cpu_0_data_master_address_to_slave[23] => Equal0.IN7
cpu_0_data_master_read => cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1.IN1
cpu_0_data_master_read => FIFO_IN_FULL_PIO_s1_in_a_read_cycle.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1.IN1
reset_n => FIFO_IN_FULL_PIO_s1_reset_n.DATAIN
reset_n => d1_FIFO_IN_FULL_PIO_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
FIFO_IN_FULL_PIO_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
FIFO_IN_FULL_PIO_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
FIFO_IN_FULL_PIO_s1_readdata_from_sa <= FIFO_IN_FULL_PIO_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
FIFO_IN_FULL_PIO_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_FIFO_IN_FULL_PIO_s1 <= cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_FIFO_IN_FULL_PIO_s1 <= cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_FIFO_IN_FULL_PIO_s1 <= <GND>
cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1 <= cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_FIFO_IN_FULL_PIO_s1_end_xfer <= d1_FIFO_IN_FULL_PIO_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|FIFO_IN_FULL_PIO:the_FIFO_IN_FULL_PIO
address[0] => Equal0.IN31
address[1] => Equal0.IN30
clk => readdata~reg0.CLK
in_port => read_mux_out.IN1
reset_n => readdata~reg0.ACLR
readdata <= readdata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|FIFO_IN_WRITE_REQ_PIO_s1_arbitrator:the_FIFO_IN_WRITE_REQ_PIO_s1
FIFO_IN_WRITE_REQ_PIO_s1_readdata => FIFO_IN_WRITE_REQ_PIO_s1_readdata_from_sa.DATAIN
clk => d1_FIFO_IN_WRITE_REQ_PIO_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => FIFO_IN_WRITE_REQ_PIO_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => FIFO_IN_WRITE_REQ_PIO_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN19
cpu_0_data_master_address_to_slave[5] => Equal0.IN5
cpu_0_data_master_address_to_slave[6] => Equal0.IN18
cpu_0_data_master_address_to_slave[7] => Equal0.IN17
cpu_0_data_master_address_to_slave[8] => Equal0.IN4
cpu_0_data_master_address_to_slave[9] => Equal0.IN16
cpu_0_data_master_address_to_slave[10] => Equal0.IN15
cpu_0_data_master_address_to_slave[11] => Equal0.IN14
cpu_0_data_master_address_to_slave[12] => Equal0.IN3
cpu_0_data_master_address_to_slave[13] => Equal0.IN13
cpu_0_data_master_address_to_slave[14] => Equal0.IN12
cpu_0_data_master_address_to_slave[15] => Equal0.IN11
cpu_0_data_master_address_to_slave[16] => Equal0.IN10
cpu_0_data_master_address_to_slave[17] => Equal0.IN9
cpu_0_data_master_address_to_slave[18] => Equal0.IN8
cpu_0_data_master_address_to_slave[19] => Equal0.IN2
cpu_0_data_master_address_to_slave[20] => Equal0.IN7
cpu_0_data_master_address_to_slave[21] => Equal0.IN1
cpu_0_data_master_address_to_slave[22] => Equal0.IN0
cpu_0_data_master_address_to_slave[23] => Equal0.IN6
cpu_0_data_master_read => cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1.IN0
cpu_0_data_master_read => FIFO_IN_WRITE_REQ_PIO_s1_in_a_read_cycle.IN1
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_FIFO_IN_WRITE_REQ_PIO_s1.IN0
cpu_0_data_master_write => cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_qualified_request_FIFO_IN_WRITE_REQ_PIO_s1.IN1
cpu_0_data_master_write => FIFO_IN_WRITE_REQ_PIO_s1_write_n.IN1
cpu_0_data_master_writedata[0] => FIFO_IN_WRITE_REQ_PIO_s1_writedata.DATAIN
cpu_0_data_master_writedata[1] => ~NO_FANOUT~
cpu_0_data_master_writedata[2] => ~NO_FANOUT~
cpu_0_data_master_writedata[3] => ~NO_FANOUT~
cpu_0_data_master_writedata[4] => ~NO_FANOUT~
cpu_0_data_master_writedata[5] => ~NO_FANOUT~
cpu_0_data_master_writedata[6] => ~NO_FANOUT~
cpu_0_data_master_writedata[7] => ~NO_FANOUT~
cpu_0_data_master_writedata[8] => ~NO_FANOUT~
cpu_0_data_master_writedata[9] => ~NO_FANOUT~
cpu_0_data_master_writedata[10] => ~NO_FANOUT~
cpu_0_data_master_writedata[11] => ~NO_FANOUT~
cpu_0_data_master_writedata[12] => ~NO_FANOUT~
cpu_0_data_master_writedata[13] => ~NO_FANOUT~
cpu_0_data_master_writedata[14] => ~NO_FANOUT~
cpu_0_data_master_writedata[15] => ~NO_FANOUT~
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
reset_n => FIFO_IN_WRITE_REQ_PIO_s1_reset_n.DATAIN
reset_n => d1_FIFO_IN_WRITE_REQ_PIO_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
FIFO_IN_WRITE_REQ_PIO_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
FIFO_IN_WRITE_REQ_PIO_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
FIFO_IN_WRITE_REQ_PIO_s1_chipselect <= cpu_0_data_master_qualified_request_FIFO_IN_WRITE_REQ_PIO_s1.DB_MAX_OUTPUT_PORT_TYPE
FIFO_IN_WRITE_REQ_PIO_s1_readdata_from_sa <= FIFO_IN_WRITE_REQ_PIO_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
FIFO_IN_WRITE_REQ_PIO_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
FIFO_IN_WRITE_REQ_PIO_s1_write_n <= FIFO_IN_WRITE_REQ_PIO_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
FIFO_IN_WRITE_REQ_PIO_s1_writedata <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_FIFO_IN_WRITE_REQ_PIO_s1 <= cpu_0_data_master_qualified_request_FIFO_IN_WRITE_REQ_PIO_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_FIFO_IN_WRITE_REQ_PIO_s1 <= cpu_0_data_master_qualified_request_FIFO_IN_WRITE_REQ_PIO_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_FIFO_IN_WRITE_REQ_PIO_s1 <= <GND>
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 <= cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_FIFO_IN_WRITE_REQ_PIO_s1_end_xfer <= d1_FIFO_IN_WRITE_REQ_PIO_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|FIFO_IN_WRITE_REQ_PIO:the_FIFO_IN_WRITE_REQ_PIO
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out.CLK
reset_n => data_out.ACLR
write_n => always0.IN1
writedata => data_out.DATAIN
out_port <= data_out.DB_MAX_OUTPUT_PORT_TYPE
readdata <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|FIFO_OUT_READ_REQ_PIO_s1_arbitrator:the_FIFO_OUT_READ_REQ_PIO_s1
FIFO_OUT_READ_REQ_PIO_s1_readdata => FIFO_OUT_READ_REQ_PIO_s1_readdata_from_sa.DATAIN
clk => d1_FIFO_OUT_READ_REQ_PIO_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => FIFO_OUT_READ_REQ_PIO_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => FIFO_OUT_READ_REQ_PIO_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN19
cpu_0_data_master_address_to_slave[5] => Equal0.IN6
cpu_0_data_master_address_to_slave[6] => Equal0.IN5
cpu_0_data_master_address_to_slave[7] => Equal0.IN18
cpu_0_data_master_address_to_slave[8] => Equal0.IN4
cpu_0_data_master_address_to_slave[9] => Equal0.IN17
cpu_0_data_master_address_to_slave[10] => Equal0.IN16
cpu_0_data_master_address_to_slave[11] => Equal0.IN15
cpu_0_data_master_address_to_slave[12] => Equal0.IN3
cpu_0_data_master_address_to_slave[13] => Equal0.IN14
cpu_0_data_master_address_to_slave[14] => Equal0.IN13
cpu_0_data_master_address_to_slave[15] => Equal0.IN12
cpu_0_data_master_address_to_slave[16] => Equal0.IN11
cpu_0_data_master_address_to_slave[17] => Equal0.IN10
cpu_0_data_master_address_to_slave[18] => Equal0.IN9
cpu_0_data_master_address_to_slave[19] => Equal0.IN2
cpu_0_data_master_address_to_slave[20] => Equal0.IN8
cpu_0_data_master_address_to_slave[21] => Equal0.IN1
cpu_0_data_master_address_to_slave[22] => Equal0.IN0
cpu_0_data_master_address_to_slave[23] => Equal0.IN7
cpu_0_data_master_read => cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1.IN0
cpu_0_data_master_read => FIFO_OUT_READ_REQ_PIO_s1_in_a_read_cycle.IN1
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_FIFO_OUT_READ_REQ_PIO_s1.IN0
cpu_0_data_master_write => cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_qualified_request_FIFO_OUT_READ_REQ_PIO_s1.IN1
cpu_0_data_master_write => FIFO_OUT_READ_REQ_PIO_s1_write_n.IN1
cpu_0_data_master_writedata[0] => FIFO_OUT_READ_REQ_PIO_s1_writedata.DATAIN
cpu_0_data_master_writedata[1] => ~NO_FANOUT~
cpu_0_data_master_writedata[2] => ~NO_FANOUT~
cpu_0_data_master_writedata[3] => ~NO_FANOUT~
cpu_0_data_master_writedata[4] => ~NO_FANOUT~
cpu_0_data_master_writedata[5] => ~NO_FANOUT~
cpu_0_data_master_writedata[6] => ~NO_FANOUT~
cpu_0_data_master_writedata[7] => ~NO_FANOUT~
cpu_0_data_master_writedata[8] => ~NO_FANOUT~
cpu_0_data_master_writedata[9] => ~NO_FANOUT~
cpu_0_data_master_writedata[10] => ~NO_FANOUT~
cpu_0_data_master_writedata[11] => ~NO_FANOUT~
cpu_0_data_master_writedata[12] => ~NO_FANOUT~
cpu_0_data_master_writedata[13] => ~NO_FANOUT~
cpu_0_data_master_writedata[14] => ~NO_FANOUT~
cpu_0_data_master_writedata[15] => ~NO_FANOUT~
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
reset_n => FIFO_OUT_READ_REQ_PIO_s1_reset_n.DATAIN
reset_n => d1_FIFO_OUT_READ_REQ_PIO_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
FIFO_OUT_READ_REQ_PIO_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
FIFO_OUT_READ_REQ_PIO_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
FIFO_OUT_READ_REQ_PIO_s1_chipselect <= cpu_0_data_master_qualified_request_FIFO_OUT_READ_REQ_PIO_s1.DB_MAX_OUTPUT_PORT_TYPE
FIFO_OUT_READ_REQ_PIO_s1_readdata_from_sa <= FIFO_OUT_READ_REQ_PIO_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
FIFO_OUT_READ_REQ_PIO_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
FIFO_OUT_READ_REQ_PIO_s1_write_n <= FIFO_OUT_READ_REQ_PIO_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
FIFO_OUT_READ_REQ_PIO_s1_writedata <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_FIFO_OUT_READ_REQ_PIO_s1 <= cpu_0_data_master_qualified_request_FIFO_OUT_READ_REQ_PIO_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_FIFO_OUT_READ_REQ_PIO_s1 <= cpu_0_data_master_qualified_request_FIFO_OUT_READ_REQ_PIO_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_FIFO_OUT_READ_REQ_PIO_s1 <= <GND>
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 <= cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_FIFO_OUT_READ_REQ_PIO_s1_end_xfer <= d1_FIFO_OUT_READ_REQ_PIO_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|FIFO_OUT_READ_REQ_PIO:the_FIFO_OUT_READ_REQ_PIO
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out.CLK
reset_n => data_out.ACLR
write_n => always0.IN1
writedata => data_out.DATAIN
out_port <= data_out.DB_MAX_OUTPUT_PORT_TYPE
readdata <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|IDATA_PIO_s1_arbitrator:the_IDATA_PIO_s1
IDATA_PIO_s1_readdata[0] => IDATA_PIO_s1_readdata_from_sa[0].DATAIN
IDATA_PIO_s1_readdata[1] => IDATA_PIO_s1_readdata_from_sa[1].DATAIN
IDATA_PIO_s1_readdata[2] => IDATA_PIO_s1_readdata_from_sa[2].DATAIN
IDATA_PIO_s1_readdata[3] => IDATA_PIO_s1_readdata_from_sa[3].DATAIN
IDATA_PIO_s1_readdata[4] => IDATA_PIO_s1_readdata_from_sa[4].DATAIN
IDATA_PIO_s1_readdata[5] => IDATA_PIO_s1_readdata_from_sa[5].DATAIN
IDATA_PIO_s1_readdata[6] => IDATA_PIO_s1_readdata_from_sa[6].DATAIN
IDATA_PIO_s1_readdata[7] => IDATA_PIO_s1_readdata_from_sa[7].DATAIN
IDATA_PIO_s1_readdata[8] => IDATA_PIO_s1_readdata_from_sa[8].DATAIN
IDATA_PIO_s1_readdata[9] => IDATA_PIO_s1_readdata_from_sa[9].DATAIN
IDATA_PIO_s1_readdata[10] => IDATA_PIO_s1_readdata_from_sa[10].DATAIN
IDATA_PIO_s1_readdata[11] => IDATA_PIO_s1_readdata_from_sa[11].DATAIN
IDATA_PIO_s1_readdata[12] => IDATA_PIO_s1_readdata_from_sa[12].DATAIN
IDATA_PIO_s1_readdata[13] => IDATA_PIO_s1_readdata_from_sa[13].DATAIN
IDATA_PIO_s1_readdata[14] => IDATA_PIO_s1_readdata_from_sa[14].DATAIN
IDATA_PIO_s1_readdata[15] => IDATA_PIO_s1_readdata_from_sa[15].DATAIN
IDATA_PIO_s1_readdata[16] => IDATA_PIO_s1_readdata_from_sa[16].DATAIN
IDATA_PIO_s1_readdata[17] => IDATA_PIO_s1_readdata_from_sa[17].DATAIN
IDATA_PIO_s1_readdata[18] => IDATA_PIO_s1_readdata_from_sa[18].DATAIN
IDATA_PIO_s1_readdata[19] => IDATA_PIO_s1_readdata_from_sa[19].DATAIN
IDATA_PIO_s1_readdata[20] => IDATA_PIO_s1_readdata_from_sa[20].DATAIN
IDATA_PIO_s1_readdata[21] => IDATA_PIO_s1_readdata_from_sa[21].DATAIN
IDATA_PIO_s1_readdata[22] => IDATA_PIO_s1_readdata_from_sa[22].DATAIN
IDATA_PIO_s1_readdata[23] => IDATA_PIO_s1_readdata_from_sa[23].DATAIN
clk => d1_IDATA_PIO_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => IDATA_PIO_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => IDATA_PIO_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN19
cpu_0_data_master_address_to_slave[5] => Equal0.IN18
cpu_0_data_master_address_to_slave[6] => Equal0.IN5
cpu_0_data_master_address_to_slave[7] => Equal0.IN17
cpu_0_data_master_address_to_slave[8] => Equal0.IN4
cpu_0_data_master_address_to_slave[9] => Equal0.IN16
cpu_0_data_master_address_to_slave[10] => Equal0.IN15
cpu_0_data_master_address_to_slave[11] => Equal0.IN14
cpu_0_data_master_address_to_slave[12] => Equal0.IN3
cpu_0_data_master_address_to_slave[13] => Equal0.IN13
cpu_0_data_master_address_to_slave[14] => Equal0.IN12
cpu_0_data_master_address_to_slave[15] => Equal0.IN11
cpu_0_data_master_address_to_slave[16] => Equal0.IN10
cpu_0_data_master_address_to_slave[17] => Equal0.IN9
cpu_0_data_master_address_to_slave[18] => Equal0.IN8
cpu_0_data_master_address_to_slave[19] => Equal0.IN2
cpu_0_data_master_address_to_slave[20] => Equal0.IN7
cpu_0_data_master_address_to_slave[21] => Equal0.IN1
cpu_0_data_master_address_to_slave[22] => Equal0.IN0
cpu_0_data_master_address_to_slave[23] => Equal0.IN6
cpu_0_data_master_read => cpu_0_data_master_requests_IDATA_PIO_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_IDATA_PIO_s1.IN1
cpu_0_data_master_read => IDATA_PIO_s1_in_a_read_cycle.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_IDATA_PIO_s1.IN1
reset_n => IDATA_PIO_s1_reset_n.DATAIN
reset_n => d1_IDATA_PIO_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
IDATA_PIO_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
IDATA_PIO_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
IDATA_PIO_s1_readdata_from_sa[0] <= IDATA_PIO_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
IDATA_PIO_s1_readdata_from_sa[1] <= IDATA_PIO_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
IDATA_PIO_s1_readdata_from_sa[2] <= IDATA_PIO_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
IDATA_PIO_s1_readdata_from_sa[3] <= IDATA_PIO_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
IDATA_PIO_s1_readdata_from_sa[4] <= IDATA_PIO_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
IDATA_PIO_s1_readdata_from_sa[5] <= IDATA_PIO_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
IDATA_PIO_s1_readdata_from_sa[6] <= IDATA_PIO_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
IDATA_PIO_s1_readdata_from_sa[7] <= IDATA_PIO_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
IDATA_PIO_s1_readdata_from_sa[8] <= IDATA_PIO_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
IDATA_PIO_s1_readdata_from_sa[9] <= IDATA_PIO_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
IDATA_PIO_s1_readdata_from_sa[10] <= IDATA_PIO_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
IDATA_PIO_s1_readdata_from_sa[11] <= IDATA_PIO_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
IDATA_PIO_s1_readdata_from_sa[12] <= IDATA_PIO_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
IDATA_PIO_s1_readdata_from_sa[13] <= IDATA_PIO_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
IDATA_PIO_s1_readdata_from_sa[14] <= IDATA_PIO_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
IDATA_PIO_s1_readdata_from_sa[15] <= IDATA_PIO_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
IDATA_PIO_s1_readdata_from_sa[16] <= IDATA_PIO_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
IDATA_PIO_s1_readdata_from_sa[17] <= IDATA_PIO_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
IDATA_PIO_s1_readdata_from_sa[18] <= IDATA_PIO_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
IDATA_PIO_s1_readdata_from_sa[19] <= IDATA_PIO_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
IDATA_PIO_s1_readdata_from_sa[20] <= IDATA_PIO_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
IDATA_PIO_s1_readdata_from_sa[21] <= IDATA_PIO_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
IDATA_PIO_s1_readdata_from_sa[22] <= IDATA_PIO_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
IDATA_PIO_s1_readdata_from_sa[23] <= IDATA_PIO_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
IDATA_PIO_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_IDATA_PIO_s1 <= cpu_0_data_master_requests_IDATA_PIO_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_IDATA_PIO_s1 <= cpu_0_data_master_requests_IDATA_PIO_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_IDATA_PIO_s1 <= <GND>
cpu_0_data_master_requests_IDATA_PIO_s1 <= cpu_0_data_master_requests_IDATA_PIO_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_IDATA_PIO_s1_end_xfer <= d1_IDATA_PIO_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|IDATA_PIO:the_IDATA_PIO
address[0] => Equal0.IN31
address[1] => Equal0.IN30
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
in_port[0] => read_mux_out[0].IN1
in_port[1] => read_mux_out[1].IN1
in_port[2] => read_mux_out[2].IN1
in_port[3] => read_mux_out[3].IN1
in_port[4] => read_mux_out[4].IN1
in_port[5] => read_mux_out[5].IN1
in_port[6] => read_mux_out[6].IN1
in_port[7] => read_mux_out[7].IN1
in_port[8] => read_mux_out[8].IN1
in_port[9] => read_mux_out[9].IN1
in_port[10] => read_mux_out[10].IN1
in_port[11] => read_mux_out[11].IN1
in_port[12] => read_mux_out[12].IN1
in_port[13] => read_mux_out[13].IN1
in_port[14] => read_mux_out[14].IN1
in_port[15] => read_mux_out[15].IN1
in_port[16] => read_mux_out[16].IN1
in_port[17] => read_mux_out[17].IN1
in_port[18] => read_mux_out[18].IN1
in_port[19] => read_mux_out[19].IN1
in_port[20] => read_mux_out[20].IN1
in_port[21] => read_mux_out[21].IN1
in_port[22] => read_mux_out[22].IN1
in_port[23] => read_mux_out[23].IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|ISP1362_avalon_slave_0_arbitrator:the_ISP1362_avalon_slave_0
ISP1362_avalon_slave_0_irq_n => ISP1362_avalon_slave_0_irq_n_from_sa.DATAIN
ISP1362_avalon_slave_0_readdata[0] => ISP1362_avalon_slave_0_readdata_from_sa[0].DATAIN
ISP1362_avalon_slave_0_readdata[1] => ISP1362_avalon_slave_0_readdata_from_sa[1].DATAIN
ISP1362_avalon_slave_0_readdata[2] => ISP1362_avalon_slave_0_readdata_from_sa[2].DATAIN
ISP1362_avalon_slave_0_readdata[3] => ISP1362_avalon_slave_0_readdata_from_sa[3].DATAIN
ISP1362_avalon_slave_0_readdata[4] => ISP1362_avalon_slave_0_readdata_from_sa[4].DATAIN
ISP1362_avalon_slave_0_readdata[5] => ISP1362_avalon_slave_0_readdata_from_sa[5].DATAIN
ISP1362_avalon_slave_0_readdata[6] => ISP1362_avalon_slave_0_readdata_from_sa[6].DATAIN
ISP1362_avalon_slave_0_readdata[7] => ISP1362_avalon_slave_0_readdata_from_sa[7].DATAIN
ISP1362_avalon_slave_0_readdata[8] => ISP1362_avalon_slave_0_readdata_from_sa[8].DATAIN
ISP1362_avalon_slave_0_readdata[9] => ISP1362_avalon_slave_0_readdata_from_sa[9].DATAIN
ISP1362_avalon_slave_0_readdata[10] => ISP1362_avalon_slave_0_readdata_from_sa[10].DATAIN
ISP1362_avalon_slave_0_readdata[11] => ISP1362_avalon_slave_0_readdata_from_sa[11].DATAIN
ISP1362_avalon_slave_0_readdata[12] => ISP1362_avalon_slave_0_readdata_from_sa[12].DATAIN
ISP1362_avalon_slave_0_readdata[13] => ISP1362_avalon_slave_0_readdata_from_sa[13].DATAIN
ISP1362_avalon_slave_0_readdata[14] => ISP1362_avalon_slave_0_readdata_from_sa[14].DATAIN
ISP1362_avalon_slave_0_readdata[15] => ISP1362_avalon_slave_0_readdata_from_sa[15].DATAIN
clk => ISP1362_avalon_slave_0_wait_counter[0].CLK
clk => ISP1362_avalon_slave_0_wait_counter[1].CLK
clk => ISP1362_avalon_slave_0_wait_counter[2].CLK
clk => ISP1362_avalon_slave_0_wait_counter[3].CLK
clk => ISP1362_avalon_slave_0_wait_counter[4].CLK
clk => d1_ISP1362_avalon_slave_0_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => ISP1362_avalon_slave_0_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => ISP1362_avalon_slave_0_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN6
cpu_0_data_master_address_to_slave[5] => Equal0.IN5
cpu_0_data_master_address_to_slave[6] => Equal0.IN19
cpu_0_data_master_address_to_slave[7] => Equal0.IN4
cpu_0_data_master_address_to_slave[8] => Equal0.IN18
cpu_0_data_master_address_to_slave[9] => Equal0.IN17
cpu_0_data_master_address_to_slave[10] => Equal0.IN16
cpu_0_data_master_address_to_slave[11] => Equal0.IN15
cpu_0_data_master_address_to_slave[12] => Equal0.IN3
cpu_0_data_master_address_to_slave[13] => Equal0.IN14
cpu_0_data_master_address_to_slave[14] => Equal0.IN13
cpu_0_data_master_address_to_slave[15] => Equal0.IN12
cpu_0_data_master_address_to_slave[16] => Equal0.IN11
cpu_0_data_master_address_to_slave[17] => Equal0.IN10
cpu_0_data_master_address_to_slave[18] => Equal0.IN9
cpu_0_data_master_address_to_slave[19] => Equal0.IN2
cpu_0_data_master_address_to_slave[20] => Equal0.IN8
cpu_0_data_master_address_to_slave[21] => Equal0.IN1
cpu_0_data_master_address_to_slave[22] => Equal0.IN0
cpu_0_data_master_address_to_slave[23] => Equal0.IN7
cpu_0_data_master_read => cpu_0_data_master_requests_ISP1362_avalon_slave_0.IN0
cpu_0_data_master_read => ISP1362_avalon_slave_0_in_a_read_cycle.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_ISP1362_avalon_slave_0.IN1
cpu_0_data_master_write => ISP1362_avalon_slave_0_in_a_write_cycle.IN1
cpu_0_data_master_writedata[0] => ISP1362_avalon_slave_0_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => ISP1362_avalon_slave_0_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => ISP1362_avalon_slave_0_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => ISP1362_avalon_slave_0_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => ISP1362_avalon_slave_0_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => ISP1362_avalon_slave_0_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => ISP1362_avalon_slave_0_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => ISP1362_avalon_slave_0_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => ISP1362_avalon_slave_0_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => ISP1362_avalon_slave_0_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => ISP1362_avalon_slave_0_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => ISP1362_avalon_slave_0_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => ISP1362_avalon_slave_0_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => ISP1362_avalon_slave_0_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => ISP1362_avalon_slave_0_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => ISP1362_avalon_slave_0_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
reset_n => ISP1362_avalon_slave_0_reset_n.DATAIN
reset_n => ISP1362_avalon_slave_0_wait_counter[0].ACLR
reset_n => ISP1362_avalon_slave_0_wait_counter[1].ACLR
reset_n => ISP1362_avalon_slave_0_wait_counter[2].ACLR
reset_n => ISP1362_avalon_slave_0_wait_counter[3].ACLR
reset_n => ISP1362_avalon_slave_0_wait_counter[4].ACLR
reset_n => d1_ISP1362_avalon_slave_0_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
ISP1362_avalon_slave_0_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_chipselect_n <= cpu_0_data_master_requests_ISP1362_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_irq_n_from_sa <= ISP1362_avalon_slave_0_irq_n.DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_read_n <= ISP1362_avalon_slave_0_read_n.DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_readdata_from_sa[0] <= ISP1362_avalon_slave_0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_readdata_from_sa[1] <= ISP1362_avalon_slave_0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_readdata_from_sa[2] <= ISP1362_avalon_slave_0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_readdata_from_sa[3] <= ISP1362_avalon_slave_0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_readdata_from_sa[4] <= ISP1362_avalon_slave_0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_readdata_from_sa[5] <= ISP1362_avalon_slave_0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_readdata_from_sa[6] <= ISP1362_avalon_slave_0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_readdata_from_sa[7] <= ISP1362_avalon_slave_0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_readdata_from_sa[8] <= ISP1362_avalon_slave_0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_readdata_from_sa[9] <= ISP1362_avalon_slave_0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_readdata_from_sa[10] <= ISP1362_avalon_slave_0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_readdata_from_sa[11] <= ISP1362_avalon_slave_0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_readdata_from_sa[12] <= ISP1362_avalon_slave_0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_readdata_from_sa[13] <= ISP1362_avalon_slave_0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_readdata_from_sa[14] <= ISP1362_avalon_slave_0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_readdata_from_sa[15] <= ISP1362_avalon_slave_0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_wait_counter_eq_0 <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_wait_counter_eq_1 <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_write_n <= ISP1362_avalon_slave_0_write_n.DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
ISP1362_avalon_slave_0_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_ISP1362_avalon_slave_0 <= cpu_0_data_master_requests_ISP1362_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_ISP1362_avalon_slave_0 <= cpu_0_data_master_requests_ISP1362_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_ISP1362_avalon_slave_0 <= <GND>
cpu_0_data_master_requests_ISP1362_avalon_slave_0 <= cpu_0_data_master_requests_ISP1362_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
d1_ISP1362_avalon_slave_0_end_xfer <= d1_ISP1362_avalon_slave_0_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|ISP1362_avalon_slave_1_arbitrator:the_ISP1362_avalon_slave_1
ISP1362_avalon_slave_1_irq_n => ISP1362_avalon_slave_1_irq_n_from_sa.DATAIN
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
ISP1362_avalon_slave_1_irq_n_from_sa <= ISP1362_avalon_slave_1_irq_n.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|ISP1362:the_ISP1362
OTG_INT0 => OTG_INT0.IN1
OTG_INT1 => OTG_INT1.IN1
iADDR[0] => iADDR[0].IN1
iADDR[1] => iADDR[1].IN1
iCLK => iCLK.IN1
iCS_N => iCS_N.IN1
iDATA[0] => iDATA[0].IN1
iDATA[1] => iDATA[1].IN1
iDATA[2] => iDATA[2].IN1
iDATA[3] => iDATA[3].IN1
iDATA[4] => iDATA[4].IN1
iDATA[5] => iDATA[5].IN1
iDATA[6] => iDATA[6].IN1
iDATA[7] => iDATA[7].IN1
iDATA[8] => iDATA[8].IN1
iDATA[9] => iDATA[9].IN1
iDATA[10] => iDATA[10].IN1
iDATA[11] => iDATA[11].IN1
iDATA[12] => iDATA[12].IN1
iDATA[13] => iDATA[13].IN1
iDATA[14] => iDATA[14].IN1
iDATA[15] => iDATA[15].IN1
iRD_N => iRD_N.IN1
iRST_N => iRST_N.IN1
iWR_N => iWR_N.IN1
OTG_ADDR[0] <= ISP1362_IF:the_ISP1362_IF.OTG_ADDR
OTG_ADDR[1] <= ISP1362_IF:the_ISP1362_IF.OTG_ADDR
OTG_CS_N <= ISP1362_IF:the_ISP1362_IF.OTG_CS_N
OTG_DATA[0] <> ISP1362_IF:the_ISP1362_IF.OTG_DATA
OTG_DATA[1] <> ISP1362_IF:the_ISP1362_IF.OTG_DATA
OTG_DATA[2] <> ISP1362_IF:the_ISP1362_IF.OTG_DATA
OTG_DATA[3] <> ISP1362_IF:the_ISP1362_IF.OTG_DATA
OTG_DATA[4] <> ISP1362_IF:the_ISP1362_IF.OTG_DATA
OTG_DATA[5] <> ISP1362_IF:the_ISP1362_IF.OTG_DATA
OTG_DATA[6] <> ISP1362_IF:the_ISP1362_IF.OTG_DATA
OTG_DATA[7] <> ISP1362_IF:the_ISP1362_IF.OTG_DATA
OTG_DATA[8] <> ISP1362_IF:the_ISP1362_IF.OTG_DATA
OTG_DATA[9] <> ISP1362_IF:the_ISP1362_IF.OTG_DATA
OTG_DATA[10] <> ISP1362_IF:the_ISP1362_IF.OTG_DATA
OTG_DATA[11] <> ISP1362_IF:the_ISP1362_IF.OTG_DATA
OTG_DATA[12] <> ISP1362_IF:the_ISP1362_IF.OTG_DATA
OTG_DATA[13] <> ISP1362_IF:the_ISP1362_IF.OTG_DATA
OTG_DATA[14] <> ISP1362_IF:the_ISP1362_IF.OTG_DATA
OTG_DATA[15] <> ISP1362_IF:the_ISP1362_IF.OTG_DATA
OTG_RD_N <= ISP1362_IF:the_ISP1362_IF.OTG_RD_N
OTG_RST_N <= ISP1362_IF:the_ISP1362_IF.OTG_RST_N
OTG_WR_N <= ISP1362_IF:the_ISP1362_IF.OTG_WR_N
oDATA[0] <= ISP1362_IF:the_ISP1362_IF.oDATA
oDATA[1] <= ISP1362_IF:the_ISP1362_IF.oDATA
oDATA[2] <= ISP1362_IF:the_ISP1362_IF.oDATA
oDATA[3] <= ISP1362_IF:the_ISP1362_IF.oDATA
oDATA[4] <= ISP1362_IF:the_ISP1362_IF.oDATA
oDATA[5] <= ISP1362_IF:the_ISP1362_IF.oDATA
oDATA[6] <= ISP1362_IF:the_ISP1362_IF.oDATA
oDATA[7] <= ISP1362_IF:the_ISP1362_IF.oDATA
oDATA[8] <= ISP1362_IF:the_ISP1362_IF.oDATA
oDATA[9] <= ISP1362_IF:the_ISP1362_IF.oDATA
oDATA[10] <= ISP1362_IF:the_ISP1362_IF.oDATA
oDATA[11] <= ISP1362_IF:the_ISP1362_IF.oDATA
oDATA[12] <= ISP1362_IF:the_ISP1362_IF.oDATA
oDATA[13] <= ISP1362_IF:the_ISP1362_IF.oDATA
oDATA[14] <= ISP1362_IF:the_ISP1362_IF.oDATA
oDATA[15] <= ISP1362_IF:the_ISP1362_IF.oDATA
oINT0_N <= ISP1362_IF:the_ISP1362_IF.oINT0_N
oINT1_N <= ISP1362_IF:the_ISP1362_IF.oINT1_N


|DE2_NET|system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF
iDATA[0] => TMP_DATA[0].DATAIN
iDATA[1] => TMP_DATA[1].DATAIN
iDATA[2] => TMP_DATA[2].DATAIN
iDATA[3] => TMP_DATA[3].DATAIN
iDATA[4] => TMP_DATA[4].DATAIN
iDATA[5] => TMP_DATA[5].DATAIN
iDATA[6] => TMP_DATA[6].DATAIN
iDATA[7] => TMP_DATA[7].DATAIN
iDATA[8] => TMP_DATA[8].DATAIN
iDATA[9] => TMP_DATA[9].DATAIN
iDATA[10] => TMP_DATA[10].DATAIN
iDATA[11] => TMP_DATA[11].DATAIN
iDATA[12] => TMP_DATA[12].DATAIN
iDATA[13] => TMP_DATA[13].DATAIN
iDATA[14] => TMP_DATA[14].DATAIN
iDATA[15] => TMP_DATA[15].DATAIN
oDATA[0] <= oDATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= oDATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= oDATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= oDATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= oDATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= oDATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= oDATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= oDATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[8] <= oDATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[9] <= oDATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[10] <= oDATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[11] <= oDATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[12] <= oDATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[13] <= oDATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[14] <= oDATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[15] <= oDATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iADDR[0] => OTG_ADDR[0]~reg0.DATAIN
iADDR[1] => OTG_ADDR[1]~reg0.DATAIN
iRD_N => OTG_RD_N~reg0.DATAIN
iWR_N => OTG_WR_N~reg0.DATAIN
iCS_N => OTG_CS_N~reg0.DATAIN
iRST_N => OTG_RST_N.DATAIN
iRST_N => oINT1_N~reg0.PRESET
iRST_N => oINT0_N~reg0.PRESET
iRST_N => oDATA[0]~reg0.ACLR
iRST_N => oDATA[1]~reg0.ACLR
iRST_N => oDATA[2]~reg0.ACLR
iRST_N => oDATA[3]~reg0.ACLR
iRST_N => oDATA[4]~reg0.ACLR
iRST_N => oDATA[5]~reg0.ACLR
iRST_N => oDATA[6]~reg0.ACLR
iRST_N => oDATA[7]~reg0.ACLR
iRST_N => oDATA[8]~reg0.ACLR
iRST_N => oDATA[9]~reg0.ACLR
iRST_N => oDATA[10]~reg0.ACLR
iRST_N => oDATA[11]~reg0.ACLR
iRST_N => oDATA[12]~reg0.ACLR
iRST_N => oDATA[13]~reg0.ACLR
iRST_N => oDATA[14]~reg0.ACLR
iRST_N => oDATA[15]~reg0.ACLR
iRST_N => OTG_CS_N~reg0.PRESET
iRST_N => OTG_WR_N~reg0.PRESET
iRST_N => OTG_RD_N~reg0.PRESET
iRST_N => OTG_ADDR[0]~reg0.ACLR
iRST_N => OTG_ADDR[1]~reg0.ACLR
iRST_N => TMP_DATA[0].ACLR
iRST_N => TMP_DATA[1].ACLR
iRST_N => TMP_DATA[2].ACLR
iRST_N => TMP_DATA[3].ACLR
iRST_N => TMP_DATA[4].ACLR
iRST_N => TMP_DATA[5].ACLR
iRST_N => TMP_DATA[6].ACLR
iRST_N => TMP_DATA[7].ACLR
iRST_N => TMP_DATA[8].ACLR
iRST_N => TMP_DATA[9].ACLR
iRST_N => TMP_DATA[10].ACLR
iRST_N => TMP_DATA[11].ACLR
iRST_N => TMP_DATA[12].ACLR
iRST_N => TMP_DATA[13].ACLR
iRST_N => TMP_DATA[14].ACLR
iRST_N => TMP_DATA[15].ACLR
iCLK => oINT1_N~reg0.CLK
iCLK => oINT0_N~reg0.CLK
iCLK => oDATA[0]~reg0.CLK
iCLK => oDATA[1]~reg0.CLK
iCLK => oDATA[2]~reg0.CLK
iCLK => oDATA[3]~reg0.CLK
iCLK => oDATA[4]~reg0.CLK
iCLK => oDATA[5]~reg0.CLK
iCLK => oDATA[6]~reg0.CLK
iCLK => oDATA[7]~reg0.CLK
iCLK => oDATA[8]~reg0.CLK
iCLK => oDATA[9]~reg0.CLK
iCLK => oDATA[10]~reg0.CLK
iCLK => oDATA[11]~reg0.CLK
iCLK => oDATA[12]~reg0.CLK
iCLK => oDATA[13]~reg0.CLK
iCLK => oDATA[14]~reg0.CLK
iCLK => oDATA[15]~reg0.CLK
iCLK => OTG_CS_N~reg0.CLK
iCLK => OTG_WR_N~reg0.CLK
iCLK => OTG_RD_N~reg0.CLK
iCLK => OTG_ADDR[0]~reg0.CLK
iCLK => OTG_ADDR[1]~reg0.CLK
iCLK => TMP_DATA[0].CLK
iCLK => TMP_DATA[1].CLK
iCLK => TMP_DATA[2].CLK
iCLK => TMP_DATA[3].CLK
iCLK => TMP_DATA[4].CLK
iCLK => TMP_DATA[5].CLK
iCLK => TMP_DATA[6].CLK
iCLK => TMP_DATA[7].CLK
iCLK => TMP_DATA[8].CLK
iCLK => TMP_DATA[9].CLK
iCLK => TMP_DATA[10].CLK
iCLK => TMP_DATA[11].CLK
iCLK => TMP_DATA[12].CLK
iCLK => TMP_DATA[13].CLK
iCLK => TMP_DATA[14].CLK
iCLK => TMP_DATA[15].CLK
oINT0_N <= oINT0_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
oINT1_N <= oINT1_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
OTG_DATA[0] <> OTG_DATA[0]
OTG_DATA[1] <> OTG_DATA[1]
OTG_DATA[2] <> OTG_DATA[2]
OTG_DATA[3] <> OTG_DATA[3]
OTG_DATA[4] <> OTG_DATA[4]
OTG_DATA[5] <> OTG_DATA[5]
OTG_DATA[6] <> OTG_DATA[6]
OTG_DATA[7] <> OTG_DATA[7]
OTG_DATA[8] <> OTG_DATA[8]
OTG_DATA[9] <> OTG_DATA[9]
OTG_DATA[10] <> OTG_DATA[10]
OTG_DATA[11] <> OTG_DATA[11]
OTG_DATA[12] <> OTG_DATA[12]
OTG_DATA[13] <> OTG_DATA[13]
OTG_DATA[14] <> OTG_DATA[14]
OTG_DATA[15] <> OTG_DATA[15]
OTG_ADDR[0] <= OTG_ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OTG_ADDR[1] <= OTG_ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OTG_RD_N <= OTG_RD_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
OTG_WR_N <= OTG_WR_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
OTG_CS_N <= OTG_CS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
OTG_RST_N <= iRST_N.DB_MAX_OUTPUT_PORT_TYPE
OTG_INT0 => oINT0_N~reg0.DATAIN
OTG_INT1 => oINT1_N~reg0.DATAIN


|DE2_NET|system_0:u0|ODATA_PIO_s1_arbitrator:the_ODATA_PIO_s1
ODATA_PIO_s1_readdata[0] => ODATA_PIO_s1_readdata_from_sa[0].DATAIN
ODATA_PIO_s1_readdata[1] => ODATA_PIO_s1_readdata_from_sa[1].DATAIN
ODATA_PIO_s1_readdata[2] => ODATA_PIO_s1_readdata_from_sa[2].DATAIN
ODATA_PIO_s1_readdata[3] => ODATA_PIO_s1_readdata_from_sa[3].DATAIN
ODATA_PIO_s1_readdata[4] => ODATA_PIO_s1_readdata_from_sa[4].DATAIN
ODATA_PIO_s1_readdata[5] => ODATA_PIO_s1_readdata_from_sa[5].DATAIN
ODATA_PIO_s1_readdata[6] => ODATA_PIO_s1_readdata_from_sa[6].DATAIN
ODATA_PIO_s1_readdata[7] => ODATA_PIO_s1_readdata_from_sa[7].DATAIN
clk => d1_ODATA_PIO_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => ODATA_PIO_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => ODATA_PIO_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN5
cpu_0_data_master_address_to_slave[5] => Equal0.IN19
cpu_0_data_master_address_to_slave[6] => Equal0.IN18
cpu_0_data_master_address_to_slave[7] => Equal0.IN17
cpu_0_data_master_address_to_slave[8] => Equal0.IN4
cpu_0_data_master_address_to_slave[9] => Equal0.IN16
cpu_0_data_master_address_to_slave[10] => Equal0.IN15
cpu_0_data_master_address_to_slave[11] => Equal0.IN14
cpu_0_data_master_address_to_slave[12] => Equal0.IN3
cpu_0_data_master_address_to_slave[13] => Equal0.IN13
cpu_0_data_master_address_to_slave[14] => Equal0.IN12
cpu_0_data_master_address_to_slave[15] => Equal0.IN11
cpu_0_data_master_address_to_slave[16] => Equal0.IN10
cpu_0_data_master_address_to_slave[17] => Equal0.IN9
cpu_0_data_master_address_to_slave[18] => Equal0.IN8
cpu_0_data_master_address_to_slave[19] => Equal0.IN2
cpu_0_data_master_address_to_slave[20] => Equal0.IN7
cpu_0_data_master_address_to_slave[21] => Equal0.IN1
cpu_0_data_master_address_to_slave[22] => Equal0.IN0
cpu_0_data_master_address_to_slave[23] => Equal0.IN6
cpu_0_data_master_byteenable[0] => ODATA_PIO_s1_pretend_byte_enable.DATAB
cpu_0_data_master_byteenable[1] => ~NO_FANOUT~
cpu_0_data_master_byteenable[2] => ~NO_FANOUT~
cpu_0_data_master_byteenable[3] => ~NO_FANOUT~
cpu_0_data_master_read => cpu_0_data_master_requests_ODATA_PIO_s1.IN0
cpu_0_data_master_read => ODATA_PIO_s1_in_a_read_cycle.IN1
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_ODATA_PIO_s1.IN0
cpu_0_data_master_write => cpu_0_data_master_requests_ODATA_PIO_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_qualified_request_ODATA_PIO_s1.IN1
cpu_0_data_master_write => ODATA_PIO_s1_write_n.IN1
cpu_0_data_master_writedata[0] => ODATA_PIO_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => ODATA_PIO_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => ODATA_PIO_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => ODATA_PIO_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => ODATA_PIO_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => ODATA_PIO_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => ODATA_PIO_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => ODATA_PIO_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => ~NO_FANOUT~
cpu_0_data_master_writedata[9] => ~NO_FANOUT~
cpu_0_data_master_writedata[10] => ~NO_FANOUT~
cpu_0_data_master_writedata[11] => ~NO_FANOUT~
cpu_0_data_master_writedata[12] => ~NO_FANOUT~
cpu_0_data_master_writedata[13] => ~NO_FANOUT~
cpu_0_data_master_writedata[14] => ~NO_FANOUT~
cpu_0_data_master_writedata[15] => ~NO_FANOUT~
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
reset_n => ODATA_PIO_s1_reset_n.DATAIN
reset_n => d1_ODATA_PIO_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
ODATA_PIO_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
ODATA_PIO_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
ODATA_PIO_s1_chipselect <= cpu_0_data_master_qualified_request_ODATA_PIO_s1.DB_MAX_OUTPUT_PORT_TYPE
ODATA_PIO_s1_readdata_from_sa[0] <= ODATA_PIO_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
ODATA_PIO_s1_readdata_from_sa[1] <= ODATA_PIO_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
ODATA_PIO_s1_readdata_from_sa[2] <= ODATA_PIO_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
ODATA_PIO_s1_readdata_from_sa[3] <= ODATA_PIO_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
ODATA_PIO_s1_readdata_from_sa[4] <= ODATA_PIO_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
ODATA_PIO_s1_readdata_from_sa[5] <= ODATA_PIO_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
ODATA_PIO_s1_readdata_from_sa[6] <= ODATA_PIO_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
ODATA_PIO_s1_readdata_from_sa[7] <= ODATA_PIO_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
ODATA_PIO_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
ODATA_PIO_s1_write_n <= ODATA_PIO_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
ODATA_PIO_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
ODATA_PIO_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ODATA_PIO_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
ODATA_PIO_s1_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
ODATA_PIO_s1_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
ODATA_PIO_s1_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
ODATA_PIO_s1_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
ODATA_PIO_s1_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_ODATA_PIO_s1 <= cpu_0_data_master_qualified_request_ODATA_PIO_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_ODATA_PIO_s1 <= cpu_0_data_master_qualified_request_ODATA_PIO_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_ODATA_PIO_s1 <= <GND>
cpu_0_data_master_requests_ODATA_PIO_s1 <= cpu_0_data_master_requests_ODATA_PIO_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_ODATA_PIO_s1_end_xfer <= d1_ODATA_PIO_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|ODATA_PIO:the_ODATA_PIO
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
write_n => always0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
out_port[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|RESULT_READY_PIO_s1_arbitrator:the_RESULT_READY_PIO_s1
RESULT_READY_PIO_s1_readdata => RESULT_READY_PIO_s1_readdata_from_sa.DATAIN
clk => d1_RESULT_READY_PIO_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => RESULT_READY_PIO_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => RESULT_READY_PIO_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN6
cpu_0_data_master_address_to_slave[5] => Equal0.IN19
cpu_0_data_master_address_to_slave[6] => Equal0.IN5
cpu_0_data_master_address_to_slave[7] => Equal0.IN18
cpu_0_data_master_address_to_slave[8] => Equal0.IN4
cpu_0_data_master_address_to_slave[9] => Equal0.IN17
cpu_0_data_master_address_to_slave[10] => Equal0.IN16
cpu_0_data_master_address_to_slave[11] => Equal0.IN15
cpu_0_data_master_address_to_slave[12] => Equal0.IN3
cpu_0_data_master_address_to_slave[13] => Equal0.IN14
cpu_0_data_master_address_to_slave[14] => Equal0.IN13
cpu_0_data_master_address_to_slave[15] => Equal0.IN12
cpu_0_data_master_address_to_slave[16] => Equal0.IN11
cpu_0_data_master_address_to_slave[17] => Equal0.IN10
cpu_0_data_master_address_to_slave[18] => Equal0.IN9
cpu_0_data_master_address_to_slave[19] => Equal0.IN2
cpu_0_data_master_address_to_slave[20] => Equal0.IN8
cpu_0_data_master_address_to_slave[21] => Equal0.IN1
cpu_0_data_master_address_to_slave[22] => Equal0.IN0
cpu_0_data_master_address_to_slave[23] => Equal0.IN7
cpu_0_data_master_read => cpu_0_data_master_requests_RESULT_READY_PIO_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_RESULT_READY_PIO_s1.IN1
cpu_0_data_master_read => RESULT_READY_PIO_s1_in_a_read_cycle.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_RESULT_READY_PIO_s1.IN1
reset_n => RESULT_READY_PIO_s1_reset_n.DATAIN
reset_n => d1_RESULT_READY_PIO_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
RESULT_READY_PIO_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
RESULT_READY_PIO_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
RESULT_READY_PIO_s1_readdata_from_sa <= RESULT_READY_PIO_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
RESULT_READY_PIO_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_RESULT_READY_PIO_s1 <= cpu_0_data_master_requests_RESULT_READY_PIO_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_RESULT_READY_PIO_s1 <= cpu_0_data_master_requests_RESULT_READY_PIO_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_RESULT_READY_PIO_s1 <= <GND>
cpu_0_data_master_requests_RESULT_READY_PIO_s1 <= cpu_0_data_master_requests_RESULT_READY_PIO_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_RESULT_READY_PIO_s1_end_xfer <= d1_RESULT_READY_PIO_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|RESULT_READY_PIO:the_RESULT_READY_PIO
address[0] => Equal0.IN31
address[1] => Equal0.IN30
clk => readdata~reg0.CLK
in_port => read_mux_out.IN1
reset_n => readdata~reg0.ACLR
readdata <= readdata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|RLE_FLUSH_PIO_s1_arbitrator:the_RLE_FLUSH_PIO_s1
RLE_FLUSH_PIO_s1_readdata => RLE_FLUSH_PIO_s1_readdata_from_sa.DATAIN
clk => d1_RLE_FLUSH_PIO_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => RLE_FLUSH_PIO_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => RLE_FLUSH_PIO_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN7
cpu_0_data_master_address_to_slave[5] => Equal0.IN6
cpu_0_data_master_address_to_slave[6] => Equal0.IN5
cpu_0_data_master_address_to_slave[7] => Equal0.IN19
cpu_0_data_master_address_to_slave[8] => Equal0.IN4
cpu_0_data_master_address_to_slave[9] => Equal0.IN18
cpu_0_data_master_address_to_slave[10] => Equal0.IN17
cpu_0_data_master_address_to_slave[11] => Equal0.IN16
cpu_0_data_master_address_to_slave[12] => Equal0.IN3
cpu_0_data_master_address_to_slave[13] => Equal0.IN15
cpu_0_data_master_address_to_slave[14] => Equal0.IN14
cpu_0_data_master_address_to_slave[15] => Equal0.IN13
cpu_0_data_master_address_to_slave[16] => Equal0.IN12
cpu_0_data_master_address_to_slave[17] => Equal0.IN11
cpu_0_data_master_address_to_slave[18] => Equal0.IN10
cpu_0_data_master_address_to_slave[19] => Equal0.IN2
cpu_0_data_master_address_to_slave[20] => Equal0.IN9
cpu_0_data_master_address_to_slave[21] => Equal0.IN1
cpu_0_data_master_address_to_slave[22] => Equal0.IN0
cpu_0_data_master_address_to_slave[23] => Equal0.IN8
cpu_0_data_master_read => cpu_0_data_master_requests_RLE_FLUSH_PIO_s1.IN0
cpu_0_data_master_read => RLE_FLUSH_PIO_s1_in_a_read_cycle.IN1
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_RLE_FLUSH_PIO_s1.IN0
cpu_0_data_master_write => cpu_0_data_master_requests_RLE_FLUSH_PIO_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_qualified_request_RLE_FLUSH_PIO_s1.IN1
cpu_0_data_master_write => RLE_FLUSH_PIO_s1_write_n.IN1
cpu_0_data_master_writedata[0] => RLE_FLUSH_PIO_s1_writedata.DATAIN
cpu_0_data_master_writedata[1] => ~NO_FANOUT~
cpu_0_data_master_writedata[2] => ~NO_FANOUT~
cpu_0_data_master_writedata[3] => ~NO_FANOUT~
cpu_0_data_master_writedata[4] => ~NO_FANOUT~
cpu_0_data_master_writedata[5] => ~NO_FANOUT~
cpu_0_data_master_writedata[6] => ~NO_FANOUT~
cpu_0_data_master_writedata[7] => ~NO_FANOUT~
cpu_0_data_master_writedata[8] => ~NO_FANOUT~
cpu_0_data_master_writedata[9] => ~NO_FANOUT~
cpu_0_data_master_writedata[10] => ~NO_FANOUT~
cpu_0_data_master_writedata[11] => ~NO_FANOUT~
cpu_0_data_master_writedata[12] => ~NO_FANOUT~
cpu_0_data_master_writedata[13] => ~NO_FANOUT~
cpu_0_data_master_writedata[14] => ~NO_FANOUT~
cpu_0_data_master_writedata[15] => ~NO_FANOUT~
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
reset_n => RLE_FLUSH_PIO_s1_reset_n.DATAIN
reset_n => d1_RLE_FLUSH_PIO_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
RLE_FLUSH_PIO_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
RLE_FLUSH_PIO_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
RLE_FLUSH_PIO_s1_chipselect <= cpu_0_data_master_qualified_request_RLE_FLUSH_PIO_s1.DB_MAX_OUTPUT_PORT_TYPE
RLE_FLUSH_PIO_s1_readdata_from_sa <= RLE_FLUSH_PIO_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
RLE_FLUSH_PIO_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
RLE_FLUSH_PIO_s1_write_n <= RLE_FLUSH_PIO_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
RLE_FLUSH_PIO_s1_writedata <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_RLE_FLUSH_PIO_s1 <= cpu_0_data_master_qualified_request_RLE_FLUSH_PIO_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_RLE_FLUSH_PIO_s1 <= cpu_0_data_master_qualified_request_RLE_FLUSH_PIO_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_RLE_FLUSH_PIO_s1 <= <GND>
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 <= cpu_0_data_master_requests_RLE_FLUSH_PIO_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_RLE_FLUSH_PIO_s1_end_xfer <= d1_RLE_FLUSH_PIO_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|RLE_FLUSH_PIO:the_RLE_FLUSH_PIO
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out.CLK
reset_n => data_out.ACLR
write_n => always0.IN1
writedata => data_out.DATAIN
out_port <= data_out.DB_MAX_OUTPUT_PORT_TYPE
readdata <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|SD_CLK_s1_arbitrator:the_SD_CLK_s1
SD_CLK_s1_readdata => SD_CLK_s1_readdata_from_sa.DATAIN
clk => d1_SD_CLK_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => SD_CLK_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => SD_CLK_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN19
cpu_0_data_master_address_to_slave[5] => Equal0.IN6
cpu_0_data_master_address_to_slave[6] => Equal0.IN5
cpu_0_data_master_address_to_slave[7] => Equal0.IN4
cpu_0_data_master_address_to_slave[8] => Equal0.IN18
cpu_0_data_master_address_to_slave[9] => Equal0.IN17
cpu_0_data_master_address_to_slave[10] => Equal0.IN16
cpu_0_data_master_address_to_slave[11] => Equal0.IN15
cpu_0_data_master_address_to_slave[12] => Equal0.IN3
cpu_0_data_master_address_to_slave[13] => Equal0.IN14
cpu_0_data_master_address_to_slave[14] => Equal0.IN13
cpu_0_data_master_address_to_slave[15] => Equal0.IN12
cpu_0_data_master_address_to_slave[16] => Equal0.IN11
cpu_0_data_master_address_to_slave[17] => Equal0.IN10
cpu_0_data_master_address_to_slave[18] => Equal0.IN9
cpu_0_data_master_address_to_slave[19] => Equal0.IN2
cpu_0_data_master_address_to_slave[20] => Equal0.IN8
cpu_0_data_master_address_to_slave[21] => Equal0.IN1
cpu_0_data_master_address_to_slave[22] => Equal0.IN0
cpu_0_data_master_address_to_slave[23] => Equal0.IN7
cpu_0_data_master_read => cpu_0_data_master_requests_SD_CLK_s1.IN0
cpu_0_data_master_read => SD_CLK_s1_in_a_read_cycle.IN1
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_SD_CLK_s1.IN0
cpu_0_data_master_write => cpu_0_data_master_requests_SD_CLK_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_qualified_request_SD_CLK_s1.IN1
cpu_0_data_master_write => SD_CLK_s1_write_n.IN1
cpu_0_data_master_writedata[0] => SD_CLK_s1_writedata.DATAIN
cpu_0_data_master_writedata[1] => ~NO_FANOUT~
cpu_0_data_master_writedata[2] => ~NO_FANOUT~
cpu_0_data_master_writedata[3] => ~NO_FANOUT~
cpu_0_data_master_writedata[4] => ~NO_FANOUT~
cpu_0_data_master_writedata[5] => ~NO_FANOUT~
cpu_0_data_master_writedata[6] => ~NO_FANOUT~
cpu_0_data_master_writedata[7] => ~NO_FANOUT~
cpu_0_data_master_writedata[8] => ~NO_FANOUT~
cpu_0_data_master_writedata[9] => ~NO_FANOUT~
cpu_0_data_master_writedata[10] => ~NO_FANOUT~
cpu_0_data_master_writedata[11] => ~NO_FANOUT~
cpu_0_data_master_writedata[12] => ~NO_FANOUT~
cpu_0_data_master_writedata[13] => ~NO_FANOUT~
cpu_0_data_master_writedata[14] => ~NO_FANOUT~
cpu_0_data_master_writedata[15] => ~NO_FANOUT~
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
reset_n => SD_CLK_s1_reset_n.DATAIN
reset_n => d1_SD_CLK_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
SD_CLK_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
SD_CLK_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
SD_CLK_s1_chipselect <= cpu_0_data_master_qualified_request_SD_CLK_s1.DB_MAX_OUTPUT_PORT_TYPE
SD_CLK_s1_readdata_from_sa <= SD_CLK_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
SD_CLK_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
SD_CLK_s1_write_n <= SD_CLK_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
SD_CLK_s1_writedata <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_SD_CLK_s1 <= cpu_0_data_master_qualified_request_SD_CLK_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_SD_CLK_s1 <= cpu_0_data_master_qualified_request_SD_CLK_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_SD_CLK_s1 <= <GND>
cpu_0_data_master_requests_SD_CLK_s1 <= cpu_0_data_master_requests_SD_CLK_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_SD_CLK_s1_end_xfer <= d1_SD_CLK_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|SD_CLK:the_SD_CLK
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out.CLK
reset_n => data_out.ACLR
write_n => always0.IN1
writedata => data_out.DATAIN
out_port <= data_out.DB_MAX_OUTPUT_PORT_TYPE
readdata <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|SD_CMD_s1_arbitrator:the_SD_CMD_s1
SD_CMD_s1_readdata => SD_CMD_s1_readdata_from_sa.DATAIN
clk => d1_SD_CMD_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => SD_CMD_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => SD_CMD_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN6
cpu_0_data_master_address_to_slave[5] => Equal0.IN19
cpu_0_data_master_address_to_slave[6] => Equal0.IN5
cpu_0_data_master_address_to_slave[7] => Equal0.IN4
cpu_0_data_master_address_to_slave[8] => Equal0.IN18
cpu_0_data_master_address_to_slave[9] => Equal0.IN17
cpu_0_data_master_address_to_slave[10] => Equal0.IN16
cpu_0_data_master_address_to_slave[11] => Equal0.IN15
cpu_0_data_master_address_to_slave[12] => Equal0.IN3
cpu_0_data_master_address_to_slave[13] => Equal0.IN14
cpu_0_data_master_address_to_slave[14] => Equal0.IN13
cpu_0_data_master_address_to_slave[15] => Equal0.IN12
cpu_0_data_master_address_to_slave[16] => Equal0.IN11
cpu_0_data_master_address_to_slave[17] => Equal0.IN10
cpu_0_data_master_address_to_slave[18] => Equal0.IN9
cpu_0_data_master_address_to_slave[19] => Equal0.IN2
cpu_0_data_master_address_to_slave[20] => Equal0.IN8
cpu_0_data_master_address_to_slave[21] => Equal0.IN1
cpu_0_data_master_address_to_slave[22] => Equal0.IN0
cpu_0_data_master_address_to_slave[23] => Equal0.IN7
cpu_0_data_master_read => cpu_0_data_master_requests_SD_CMD_s1.IN0
cpu_0_data_master_read => SD_CMD_s1_in_a_read_cycle.IN1
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_SD_CMD_s1.IN0
cpu_0_data_master_write => cpu_0_data_master_requests_SD_CMD_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_qualified_request_SD_CMD_s1.IN1
cpu_0_data_master_write => SD_CMD_s1_write_n.IN1
cpu_0_data_master_writedata[0] => SD_CMD_s1_writedata.DATAIN
cpu_0_data_master_writedata[1] => ~NO_FANOUT~
cpu_0_data_master_writedata[2] => ~NO_FANOUT~
cpu_0_data_master_writedata[3] => ~NO_FANOUT~
cpu_0_data_master_writedata[4] => ~NO_FANOUT~
cpu_0_data_master_writedata[5] => ~NO_FANOUT~
cpu_0_data_master_writedata[6] => ~NO_FANOUT~
cpu_0_data_master_writedata[7] => ~NO_FANOUT~
cpu_0_data_master_writedata[8] => ~NO_FANOUT~
cpu_0_data_master_writedata[9] => ~NO_FANOUT~
cpu_0_data_master_writedata[10] => ~NO_FANOUT~
cpu_0_data_master_writedata[11] => ~NO_FANOUT~
cpu_0_data_master_writedata[12] => ~NO_FANOUT~
cpu_0_data_master_writedata[13] => ~NO_FANOUT~
cpu_0_data_master_writedata[14] => ~NO_FANOUT~
cpu_0_data_master_writedata[15] => ~NO_FANOUT~
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
reset_n => SD_CMD_s1_reset_n.DATAIN
reset_n => d1_SD_CMD_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
SD_CMD_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
SD_CMD_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
SD_CMD_s1_chipselect <= cpu_0_data_master_qualified_request_SD_CMD_s1.DB_MAX_OUTPUT_PORT_TYPE
SD_CMD_s1_readdata_from_sa <= SD_CMD_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
SD_CMD_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
SD_CMD_s1_write_n <= SD_CMD_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
SD_CMD_s1_writedata <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_SD_CMD_s1 <= cpu_0_data_master_qualified_request_SD_CMD_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_SD_CMD_s1 <= cpu_0_data_master_qualified_request_SD_CMD_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_SD_CMD_s1 <= <GND>
cpu_0_data_master_requests_SD_CMD_s1 <= cpu_0_data_master_requests_SD_CMD_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_SD_CMD_s1_end_xfer <= d1_SD_CMD_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|SD_CMD:the_SD_CMD
address[0] => Equal0.IN31
address[0] => Equal1.IN61
address[1] => Equal0.IN30
address[1] => Equal1.IN30
chipselect => always2.IN0
clk => data_dir.CLK
clk => data_out.CLK
clk => readdata~reg0.CLK
reset_n => readdata~reg0.ACLR
reset_n => data_dir.ACLR
reset_n => data_out.ACLR
write_n => always2.IN1
writedata => data_dir.DATAIN
writedata => data_out.DATAIN
bidir_port <> bidir_port
readdata <= readdata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|SD_DAT_s1_arbitrator:the_SD_DAT_s1
SD_DAT_s1_readdata => SD_DAT_s1_readdata_from_sa.DATAIN
clk => d1_SD_DAT_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => SD_DAT_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => SD_DAT_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN19
cpu_0_data_master_address_to_slave[5] => Equal0.IN18
cpu_0_data_master_address_to_slave[6] => Equal0.IN5
cpu_0_data_master_address_to_slave[7] => Equal0.IN4
cpu_0_data_master_address_to_slave[8] => Equal0.IN17
cpu_0_data_master_address_to_slave[9] => Equal0.IN16
cpu_0_data_master_address_to_slave[10] => Equal0.IN15
cpu_0_data_master_address_to_slave[11] => Equal0.IN14
cpu_0_data_master_address_to_slave[12] => Equal0.IN3
cpu_0_data_master_address_to_slave[13] => Equal0.IN13
cpu_0_data_master_address_to_slave[14] => Equal0.IN12
cpu_0_data_master_address_to_slave[15] => Equal0.IN11
cpu_0_data_master_address_to_slave[16] => Equal0.IN10
cpu_0_data_master_address_to_slave[17] => Equal0.IN9
cpu_0_data_master_address_to_slave[18] => Equal0.IN8
cpu_0_data_master_address_to_slave[19] => Equal0.IN2
cpu_0_data_master_address_to_slave[20] => Equal0.IN7
cpu_0_data_master_address_to_slave[21] => Equal0.IN1
cpu_0_data_master_address_to_slave[22] => Equal0.IN0
cpu_0_data_master_address_to_slave[23] => Equal0.IN6
cpu_0_data_master_read => cpu_0_data_master_requests_SD_DAT_s1.IN0
cpu_0_data_master_read => SD_DAT_s1_in_a_read_cycle.IN1
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_SD_DAT_s1.IN0
cpu_0_data_master_write => cpu_0_data_master_requests_SD_DAT_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_qualified_request_SD_DAT_s1.IN1
cpu_0_data_master_write => SD_DAT_s1_write_n.IN1
cpu_0_data_master_writedata[0] => SD_DAT_s1_writedata.DATAIN
cpu_0_data_master_writedata[1] => ~NO_FANOUT~
cpu_0_data_master_writedata[2] => ~NO_FANOUT~
cpu_0_data_master_writedata[3] => ~NO_FANOUT~
cpu_0_data_master_writedata[4] => ~NO_FANOUT~
cpu_0_data_master_writedata[5] => ~NO_FANOUT~
cpu_0_data_master_writedata[6] => ~NO_FANOUT~
cpu_0_data_master_writedata[7] => ~NO_FANOUT~
cpu_0_data_master_writedata[8] => ~NO_FANOUT~
cpu_0_data_master_writedata[9] => ~NO_FANOUT~
cpu_0_data_master_writedata[10] => ~NO_FANOUT~
cpu_0_data_master_writedata[11] => ~NO_FANOUT~
cpu_0_data_master_writedata[12] => ~NO_FANOUT~
cpu_0_data_master_writedata[13] => ~NO_FANOUT~
cpu_0_data_master_writedata[14] => ~NO_FANOUT~
cpu_0_data_master_writedata[15] => ~NO_FANOUT~
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
reset_n => SD_DAT_s1_reset_n.DATAIN
reset_n => d1_SD_DAT_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
SD_DAT_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
SD_DAT_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
SD_DAT_s1_chipselect <= cpu_0_data_master_qualified_request_SD_DAT_s1.DB_MAX_OUTPUT_PORT_TYPE
SD_DAT_s1_readdata_from_sa <= SD_DAT_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
SD_DAT_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
SD_DAT_s1_write_n <= SD_DAT_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
SD_DAT_s1_writedata <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_SD_DAT_s1 <= cpu_0_data_master_qualified_request_SD_DAT_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_SD_DAT_s1 <= cpu_0_data_master_qualified_request_SD_DAT_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_SD_DAT_s1 <= <GND>
cpu_0_data_master_requests_SD_DAT_s1 <= cpu_0_data_master_requests_SD_DAT_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_SD_DAT_s1_end_xfer <= d1_SD_DAT_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|SD_DAT:the_SD_DAT
address[0] => Equal0.IN31
address[0] => Equal1.IN61
address[1] => Equal0.IN30
address[1] => Equal1.IN30
chipselect => always2.IN0
clk => data_dir.CLK
clk => data_out.CLK
clk => readdata~reg0.CLK
reset_n => readdata~reg0.ACLR
reset_n => data_dir.ACLR
reset_n => data_out.ACLR
write_n => always2.IN1
writedata => data_dir.DATAIN
writedata => data_out.DATAIN
bidir_port <> bidir_port
readdata <= readdata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|SEG7_Display_avalon_slave_0_arbitrator:the_SEG7_Display_avalon_slave_0
clk => d1_SEG7_Display_avalon_slave_0_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => Equal0.IN21
cpu_0_data_master_address_to_slave[3] => Equal0.IN20
cpu_0_data_master_address_to_slave[4] => Equal0.IN19
cpu_0_data_master_address_to_slave[5] => Equal0.IN18
cpu_0_data_master_address_to_slave[6] => Equal0.IN17
cpu_0_data_master_address_to_slave[7] => Equal0.IN16
cpu_0_data_master_address_to_slave[8] => Equal0.IN4
cpu_0_data_master_address_to_slave[9] => Equal0.IN15
cpu_0_data_master_address_to_slave[10] => Equal0.IN14
cpu_0_data_master_address_to_slave[11] => Equal0.IN13
cpu_0_data_master_address_to_slave[12] => Equal0.IN3
cpu_0_data_master_address_to_slave[13] => Equal0.IN12
cpu_0_data_master_address_to_slave[14] => Equal0.IN11
cpu_0_data_master_address_to_slave[15] => Equal0.IN10
cpu_0_data_master_address_to_slave[16] => Equal0.IN9
cpu_0_data_master_address_to_slave[17] => Equal0.IN8
cpu_0_data_master_address_to_slave[18] => Equal0.IN7
cpu_0_data_master_address_to_slave[19] => Equal0.IN2
cpu_0_data_master_address_to_slave[20] => Equal0.IN6
cpu_0_data_master_address_to_slave[21] => Equal0.IN1
cpu_0_data_master_address_to_slave[22] => Equal0.IN0
cpu_0_data_master_address_to_slave[23] => Equal0.IN5
cpu_0_data_master_read => cpu_0_data_master_requests_SEG7_Display_avalon_slave_0.IN0
cpu_0_data_master_read => SEG7_Display_avalon_slave_0_in_a_read_cycle.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_SEG7_Display_avalon_slave_0.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_SEG7_Display_avalon_slave_0.IN1
cpu_0_data_master_write => SEG7_Display_avalon_slave_0_write.IN1
cpu_0_data_master_write => SEG7_Display_avalon_slave_0_in_a_write_cycle.IN1
cpu_0_data_master_writedata[0] => SEG7_Display_avalon_slave_0_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => SEG7_Display_avalon_slave_0_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => SEG7_Display_avalon_slave_0_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => SEG7_Display_avalon_slave_0_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => SEG7_Display_avalon_slave_0_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => SEG7_Display_avalon_slave_0_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => SEG7_Display_avalon_slave_0_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => SEG7_Display_avalon_slave_0_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => SEG7_Display_avalon_slave_0_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => SEG7_Display_avalon_slave_0_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => SEG7_Display_avalon_slave_0_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => SEG7_Display_avalon_slave_0_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => SEG7_Display_avalon_slave_0_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => SEG7_Display_avalon_slave_0_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => SEG7_Display_avalon_slave_0_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => SEG7_Display_avalon_slave_0_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => SEG7_Display_avalon_slave_0_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => SEG7_Display_avalon_slave_0_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => SEG7_Display_avalon_slave_0_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => SEG7_Display_avalon_slave_0_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => SEG7_Display_avalon_slave_0_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => SEG7_Display_avalon_slave_0_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => SEG7_Display_avalon_slave_0_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => SEG7_Display_avalon_slave_0_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => SEG7_Display_avalon_slave_0_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => SEG7_Display_avalon_slave_0_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => SEG7_Display_avalon_slave_0_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => SEG7_Display_avalon_slave_0_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => SEG7_Display_avalon_slave_0_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => SEG7_Display_avalon_slave_0_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => SEG7_Display_avalon_slave_0_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => SEG7_Display_avalon_slave_0_writedata[31].DATAIN
reset_n => SEG7_Display_avalon_slave_0_reset_n.DATAIN
reset_n => d1_SEG7_Display_avalon_slave_0_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
SEG7_Display_avalon_slave_0_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
SEG7_Display_avalon_slave_0_write <= SEG7_Display_avalon_slave_0_write.DB_MAX_OUTPUT_PORT_TYPE
SEG7_Display_avalon_slave_0_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
SEG7_Display_avalon_slave_0_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
SEG7_Display_avalon_slave_0_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
SEG7_Display_avalon_slave_0_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
SEG7_Display_avalon_slave_0_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
SEG7_Display_avalon_slave_0_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
SEG7_Display_avalon_slave_0_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
SEG7_Display_avalon_slave_0_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
SEG7_Display_avalon_slave_0_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
SEG7_Display_avalon_slave_0_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
SEG7_Display_avalon_slave_0_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
SEG7_Display_avalon_slave_0_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
SEG7_Display_avalon_slave_0_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
SEG7_Display_avalon_slave_0_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
SEG7_Display_avalon_slave_0_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
SEG7_Display_avalon_slave_0_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
SEG7_Display_avalon_slave_0_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
SEG7_Display_avalon_slave_0_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
SEG7_Display_avalon_slave_0_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
SEG7_Display_avalon_slave_0_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
SEG7_Display_avalon_slave_0_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
SEG7_Display_avalon_slave_0_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
SEG7_Display_avalon_slave_0_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
SEG7_Display_avalon_slave_0_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
SEG7_Display_avalon_slave_0_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
SEG7_Display_avalon_slave_0_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
SEG7_Display_avalon_slave_0_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
SEG7_Display_avalon_slave_0_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
SEG7_Display_avalon_slave_0_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
SEG7_Display_avalon_slave_0_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
SEG7_Display_avalon_slave_0_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
SEG7_Display_avalon_slave_0_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_SEG7_Display_avalon_slave_0 <= cpu_0_data_master_requests_SEG7_Display_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_SEG7_Display_avalon_slave_0 <= cpu_0_data_master_requests_SEG7_Display_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_SEG7_Display_avalon_slave_0 <= <GND>
cpu_0_data_master_requests_SEG7_Display_avalon_slave_0 <= cpu_0_data_master_requests_SEG7_Display_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
d1_SEG7_Display_avalon_slave_0_end_xfer <= d1_SEG7_Display_avalon_slave_0_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|SEG7_Display:the_SEG7_Display
iCLK => iCLK.IN1
iDIG[0] => iDIG[0].IN1
iDIG[1] => iDIG[1].IN1
iDIG[2] => iDIG[2].IN1
iDIG[3] => iDIG[3].IN1
iDIG[4] => iDIG[4].IN1
iDIG[5] => iDIG[5].IN1
iDIG[6] => iDIG[6].IN1
iDIG[7] => iDIG[7].IN1
iDIG[8] => iDIG[8].IN1
iDIG[9] => iDIG[9].IN1
iDIG[10] => iDIG[10].IN1
iDIG[11] => iDIG[11].IN1
iDIG[12] => iDIG[12].IN1
iDIG[13] => iDIG[13].IN1
iDIG[14] => iDIG[14].IN1
iDIG[15] => iDIG[15].IN1
iDIG[16] => iDIG[16].IN1
iDIG[17] => iDIG[17].IN1
iDIG[18] => iDIG[18].IN1
iDIG[19] => iDIG[19].IN1
iDIG[20] => iDIG[20].IN1
iDIG[21] => iDIG[21].IN1
iDIG[22] => iDIG[22].IN1
iDIG[23] => iDIG[23].IN1
iDIG[24] => iDIG[24].IN1
iDIG[25] => iDIG[25].IN1
iDIG[26] => iDIG[26].IN1
iDIG[27] => iDIG[27].IN1
iDIG[28] => iDIG[28].IN1
iDIG[29] => iDIG[29].IN1
iDIG[30] => iDIG[30].IN1
iDIG[31] => iDIG[31].IN1
iRST_N => iRST_N.IN1
iWR => iWR.IN1
oSEG0[0] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG0
oSEG0[1] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG0
oSEG0[2] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG0
oSEG0[3] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG0
oSEG0[4] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG0
oSEG0[5] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG0
oSEG0[6] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG0
oSEG1[0] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG1
oSEG1[1] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG1
oSEG1[2] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG1
oSEG1[3] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG1
oSEG1[4] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG1
oSEG1[5] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG1
oSEG1[6] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG1
oSEG2[0] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG2
oSEG2[1] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG2
oSEG2[2] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG2
oSEG2[3] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG2
oSEG2[4] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG2
oSEG2[5] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG2
oSEG2[6] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG2
oSEG3[0] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG3
oSEG3[1] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG3
oSEG3[2] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG3
oSEG3[3] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG3
oSEG3[4] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG3
oSEG3[5] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG3
oSEG3[6] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG3
oSEG4[0] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG4
oSEG4[1] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG4
oSEG4[2] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG4
oSEG4[3] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG4
oSEG4[4] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG4
oSEG4[5] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG4
oSEG4[6] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG4
oSEG5[0] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG5
oSEG5[1] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG5
oSEG5[2] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG5
oSEG5[3] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG5
oSEG5[4] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG5
oSEG5[5] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG5
oSEG5[6] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG5
oSEG6[0] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG6
oSEG6[1] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG6
oSEG6[2] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG6
oSEG6[3] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG6
oSEG6[4] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG6
oSEG6[5] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG6
oSEG6[6] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG6
oSEG7[0] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG7
oSEG7[1] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG7
oSEG7[2] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG7
oSEG7[3] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG7
oSEG7[4] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG7
oSEG7[5] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG7
oSEG7[6] <= SEG7_LUT_8:the_SEG7_LUT_8.oSEG7


|DE2_NET|system_0:u0|SEG7_Display:the_SEG7_Display|SEG7_LUT_8:the_SEG7_LUT_8
oSEG0[0] <= SEG7_LUT:u0.port0
oSEG0[1] <= SEG7_LUT:u0.port0
oSEG0[2] <= SEG7_LUT:u0.port0
oSEG0[3] <= SEG7_LUT:u0.port0
oSEG0[4] <= SEG7_LUT:u0.port0
oSEG0[5] <= SEG7_LUT:u0.port0
oSEG0[6] <= SEG7_LUT:u0.port0
oSEG1[0] <= SEG7_LUT:u1.port0
oSEG1[1] <= SEG7_LUT:u1.port0
oSEG1[2] <= SEG7_LUT:u1.port0
oSEG1[3] <= SEG7_LUT:u1.port0
oSEG1[4] <= SEG7_LUT:u1.port0
oSEG1[5] <= SEG7_LUT:u1.port0
oSEG1[6] <= SEG7_LUT:u1.port0
oSEG2[0] <= SEG7_LUT:u2.port0
oSEG2[1] <= SEG7_LUT:u2.port0
oSEG2[2] <= SEG7_LUT:u2.port0
oSEG2[3] <= SEG7_LUT:u2.port0
oSEG2[4] <= SEG7_LUT:u2.port0
oSEG2[5] <= SEG7_LUT:u2.port0
oSEG2[6] <= SEG7_LUT:u2.port0
oSEG3[0] <= SEG7_LUT:u3.port0
oSEG3[1] <= SEG7_LUT:u3.port0
oSEG3[2] <= SEG7_LUT:u3.port0
oSEG3[3] <= SEG7_LUT:u3.port0
oSEG3[4] <= SEG7_LUT:u3.port0
oSEG3[5] <= SEG7_LUT:u3.port0
oSEG3[6] <= SEG7_LUT:u3.port0
oSEG4[0] <= SEG7_LUT:u4.port0
oSEG4[1] <= SEG7_LUT:u4.port0
oSEG4[2] <= SEG7_LUT:u4.port0
oSEG4[3] <= SEG7_LUT:u4.port0
oSEG4[4] <= SEG7_LUT:u4.port0
oSEG4[5] <= SEG7_LUT:u4.port0
oSEG4[6] <= SEG7_LUT:u4.port0
oSEG5[0] <= SEG7_LUT:u5.port0
oSEG5[1] <= SEG7_LUT:u5.port0
oSEG5[2] <= SEG7_LUT:u5.port0
oSEG5[3] <= SEG7_LUT:u5.port0
oSEG5[4] <= SEG7_LUT:u5.port0
oSEG5[5] <= SEG7_LUT:u5.port0
oSEG5[6] <= SEG7_LUT:u5.port0
oSEG6[0] <= SEG7_LUT:u6.port0
oSEG6[1] <= SEG7_LUT:u6.port0
oSEG6[2] <= SEG7_LUT:u6.port0
oSEG6[3] <= SEG7_LUT:u6.port0
oSEG6[4] <= SEG7_LUT:u6.port0
oSEG6[5] <= SEG7_LUT:u6.port0
oSEG6[6] <= SEG7_LUT:u6.port0
oSEG7[0] <= SEG7_LUT:u7.port0
oSEG7[1] <= SEG7_LUT:u7.port0
oSEG7[2] <= SEG7_LUT:u7.port0
oSEG7[3] <= SEG7_LUT:u7.port0
oSEG7[4] <= SEG7_LUT:u7.port0
oSEG7[5] <= SEG7_LUT:u7.port0
oSEG7[6] <= SEG7_LUT:u7.port0
iDIG[0] => rDIG.DATAB
iDIG[1] => rDIG.DATAB
iDIG[2] => rDIG.DATAB
iDIG[3] => rDIG.DATAB
iDIG[4] => rDIG.DATAB
iDIG[5] => rDIG.DATAB
iDIG[6] => rDIG.DATAB
iDIG[7] => rDIG.DATAB
iDIG[8] => rDIG.DATAB
iDIG[9] => rDIG.DATAB
iDIG[10] => rDIG.DATAB
iDIG[11] => rDIG.DATAB
iDIG[12] => rDIG.DATAB
iDIG[13] => rDIG.DATAB
iDIG[14] => rDIG.DATAB
iDIG[15] => rDIG.DATAB
iDIG[16] => rDIG.DATAB
iDIG[17] => rDIG.DATAB
iDIG[18] => rDIG.DATAB
iDIG[19] => rDIG.DATAB
iDIG[20] => rDIG.DATAB
iDIG[21] => rDIG.DATAB
iDIG[22] => rDIG.DATAB
iDIG[23] => rDIG.DATAB
iDIG[24] => rDIG.DATAB
iDIG[25] => rDIG.DATAB
iDIG[26] => rDIG.DATAB
iDIG[27] => rDIG.DATAB
iDIG[28] => rDIG.DATAB
iDIG[29] => rDIG.DATAB
iDIG[30] => rDIG.DATAB
iDIG[31] => rDIG.DATAB
iWR => rDIG.OUTPUTSELECT
iWR => rDIG.OUTPUTSELECT
iWR => rDIG.OUTPUTSELECT
iWR => rDIG.OUTPUTSELECT
iWR => rDIG.OUTPUTSELECT
iWR => rDIG.OUTPUTSELECT
iWR => rDIG.OUTPUTSELECT
iWR => rDIG.OUTPUTSELECT
iWR => rDIG.OUTPUTSELECT
iWR => rDIG.OUTPUTSELECT
iWR => rDIG.OUTPUTSELECT
iWR => rDIG.OUTPUTSELECT
iWR => rDIG.OUTPUTSELECT
iWR => rDIG.OUTPUTSELECT
iWR => rDIG.OUTPUTSELECT
iWR => rDIG.OUTPUTSELECT
iWR => rDIG.OUTPUTSELECT
iWR => rDIG.OUTPUTSELECT
iWR => rDIG.OUTPUTSELECT
iWR => rDIG.OUTPUTSELECT
iWR => rDIG.OUTPUTSELECT
iWR => rDIG.OUTPUTSELECT
iWR => rDIG.OUTPUTSELECT
iWR => rDIG.OUTPUTSELECT
iWR => rDIG.OUTPUTSELECT
iWR => rDIG.OUTPUTSELECT
iWR => rDIG.OUTPUTSELECT
iWR => rDIG.OUTPUTSELECT
iWR => rDIG.OUTPUTSELECT
iWR => rDIG.OUTPUTSELECT
iWR => rDIG.OUTPUTSELECT
iWR => rDIG.OUTPUTSELECT
iCLK => rDIG[0].CLK
iCLK => rDIG[1].CLK
iCLK => rDIG[2].CLK
iCLK => rDIG[3].CLK
iCLK => rDIG[4].CLK
iCLK => rDIG[5].CLK
iCLK => rDIG[6].CLK
iCLK => rDIG[7].CLK
iCLK => rDIG[8].CLK
iCLK => rDIG[9].CLK
iCLK => rDIG[10].CLK
iCLK => rDIG[11].CLK
iCLK => rDIG[12].CLK
iCLK => rDIG[13].CLK
iCLK => rDIG[14].CLK
iCLK => rDIG[15].CLK
iCLK => rDIG[16].CLK
iCLK => rDIG[17].CLK
iCLK => rDIG[18].CLK
iCLK => rDIG[19].CLK
iCLK => rDIG[20].CLK
iCLK => rDIG[21].CLK
iCLK => rDIG[22].CLK
iCLK => rDIG[23].CLK
iCLK => rDIG[24].CLK
iCLK => rDIG[25].CLK
iCLK => rDIG[26].CLK
iCLK => rDIG[27].CLK
iCLK => rDIG[28].CLK
iCLK => rDIG[29].CLK
iCLK => rDIG[30].CLK
iCLK => rDIG[31].CLK
iRST_N => rDIG[0].ACLR
iRST_N => rDIG[1].ACLR
iRST_N => rDIG[2].ACLR
iRST_N => rDIG[3].ACLR
iRST_N => rDIG[4].ACLR
iRST_N => rDIG[5].ACLR
iRST_N => rDIG[6].ACLR
iRST_N => rDIG[7].ACLR
iRST_N => rDIG[8].ACLR
iRST_N => rDIG[9].ACLR
iRST_N => rDIG[10].ACLR
iRST_N => rDIG[11].ACLR
iRST_N => rDIG[12].ACLR
iRST_N => rDIG[13].ACLR
iRST_N => rDIG[14].ACLR
iRST_N => rDIG[15].ACLR
iRST_N => rDIG[16].ACLR
iRST_N => rDIG[17].ACLR
iRST_N => rDIG[18].ACLR
iRST_N => rDIG[19].ACLR
iRST_N => rDIG[20].ACLR
iRST_N => rDIG[21].ACLR
iRST_N => rDIG[22].ACLR
iRST_N => rDIG[23].ACLR
iRST_N => rDIG[24].ACLR
iRST_N => rDIG[25].ACLR
iRST_N => rDIG[26].ACLR
iRST_N => rDIG[27].ACLR
iRST_N => rDIG[28].ACLR
iRST_N => rDIG[29].ACLR
iRST_N => rDIG[30].ACLR
iRST_N => rDIG[31].ACLR


|DE2_NET|system_0:u0|SEG7_Display:the_SEG7_Display|SEG7_LUT_8:the_SEG7_LUT_8|SEG7_LUT:u0
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_NET|system_0:u0|SEG7_Display:the_SEG7_Display|SEG7_LUT_8:the_SEG7_LUT_8|SEG7_LUT:u1
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_NET|system_0:u0|SEG7_Display:the_SEG7_Display|SEG7_LUT_8:the_SEG7_LUT_8|SEG7_LUT:u2
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_NET|system_0:u0|SEG7_Display:the_SEG7_Display|SEG7_LUT_8:the_SEG7_LUT_8|SEG7_LUT:u3
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_NET|system_0:u0|SEG7_Display:the_SEG7_Display|SEG7_LUT_8:the_SEG7_LUT_8|SEG7_LUT:u4
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_NET|system_0:u0|SEG7_Display:the_SEG7_Display|SEG7_LUT_8:the_SEG7_LUT_8|SEG7_LUT:u5
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_NET|system_0:u0|SEG7_Display:the_SEG7_Display|SEG7_LUT_8:the_SEG7_LUT_8|SEG7_LUT:u6
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_NET|system_0:u0|SEG7_Display:the_SEG7_Display|SEG7_LUT_8:the_SEG7_LUT_8|SEG7_LUT:u7
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_NET|system_0:u0|VGA_0_avalon_slave_0_arbitrator:the_VGA_0_avalon_slave_0
VGA_0_avalon_slave_0_readdata[0] => VGA_0_avalon_slave_0_readdata_from_sa[0].DATAIN
VGA_0_avalon_slave_0_readdata[1] => VGA_0_avalon_slave_0_readdata_from_sa[1].DATAIN
VGA_0_avalon_slave_0_readdata[2] => VGA_0_avalon_slave_0_readdata_from_sa[2].DATAIN
VGA_0_avalon_slave_0_readdata[3] => VGA_0_avalon_slave_0_readdata_from_sa[3].DATAIN
VGA_0_avalon_slave_0_readdata[4] => VGA_0_avalon_slave_0_readdata_from_sa[4].DATAIN
VGA_0_avalon_slave_0_readdata[5] => VGA_0_avalon_slave_0_readdata_from_sa[5].DATAIN
VGA_0_avalon_slave_0_readdata[6] => VGA_0_avalon_slave_0_readdata_from_sa[6].DATAIN
VGA_0_avalon_slave_0_readdata[7] => VGA_0_avalon_slave_0_readdata_from_sa[7].DATAIN
VGA_0_avalon_slave_0_readdata[8] => VGA_0_avalon_slave_0_readdata_from_sa[8].DATAIN
VGA_0_avalon_slave_0_readdata[9] => VGA_0_avalon_slave_0_readdata_from_sa[9].DATAIN
VGA_0_avalon_slave_0_readdata[10] => VGA_0_avalon_slave_0_readdata_from_sa[10].DATAIN
VGA_0_avalon_slave_0_readdata[11] => VGA_0_avalon_slave_0_readdata_from_sa[11].DATAIN
VGA_0_avalon_slave_0_readdata[12] => VGA_0_avalon_slave_0_readdata_from_sa[12].DATAIN
VGA_0_avalon_slave_0_readdata[13] => VGA_0_avalon_slave_0_readdata_from_sa[13].DATAIN
VGA_0_avalon_slave_0_readdata[14] => VGA_0_avalon_slave_0_readdata_from_sa[14].DATAIN
VGA_0_avalon_slave_0_readdata[15] => VGA_0_avalon_slave_0_readdata_from_sa[15].DATAIN
clk => VGA_0_avalon_slave_0_wait_counter.CLK
clk => d1_VGA_0_avalon_slave_0_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => VGA_0_avalon_slave_0_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => VGA_0_avalon_slave_0_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => VGA_0_avalon_slave_0_address[2].DATAIN
cpu_0_data_master_address_to_slave[5] => VGA_0_avalon_slave_0_address[3].DATAIN
cpu_0_data_master_address_to_slave[6] => VGA_0_avalon_slave_0_address[4].DATAIN
cpu_0_data_master_address_to_slave[7] => VGA_0_avalon_slave_0_address[5].DATAIN
cpu_0_data_master_address_to_slave[8] => VGA_0_avalon_slave_0_address[6].DATAIN
cpu_0_data_master_address_to_slave[9] => VGA_0_avalon_slave_0_address[7].DATAIN
cpu_0_data_master_address_to_slave[10] => VGA_0_avalon_slave_0_address[8].DATAIN
cpu_0_data_master_address_to_slave[11] => VGA_0_avalon_slave_0_address[9].DATAIN
cpu_0_data_master_address_to_slave[12] => VGA_0_avalon_slave_0_address[10].DATAIN
cpu_0_data_master_address_to_slave[13] => VGA_0_avalon_slave_0_address[11].DATAIN
cpu_0_data_master_address_to_slave[14] => VGA_0_avalon_slave_0_address[12].DATAIN
cpu_0_data_master_address_to_slave[15] => VGA_0_avalon_slave_0_address[13].DATAIN
cpu_0_data_master_address_to_slave[16] => VGA_0_avalon_slave_0_address[14].DATAIN
cpu_0_data_master_address_to_slave[17] => VGA_0_avalon_slave_0_address[15].DATAIN
cpu_0_data_master_address_to_slave[18] => VGA_0_avalon_slave_0_address[16].DATAIN
cpu_0_data_master_address_to_slave[19] => VGA_0_avalon_slave_0_address[17].DATAIN
cpu_0_data_master_address_to_slave[20] => VGA_0_avalon_slave_0_address[18].DATAIN
cpu_0_data_master_address_to_slave[21] => Equal0.IN2
cpu_0_data_master_address_to_slave[22] => Equal0.IN0
cpu_0_data_master_address_to_slave[23] => Equal0.IN1
cpu_0_data_master_read => cpu_0_data_master_requests_VGA_0_avalon_slave_0.IN0
cpu_0_data_master_read => VGA_0_avalon_slave_0_in_a_read_cycle.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_VGA_0_avalon_slave_0.IN1
cpu_0_data_master_write => VGA_0_avalon_slave_0_in_a_write_cycle.IN1
cpu_0_data_master_writedata[0] => VGA_0_avalon_slave_0_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => VGA_0_avalon_slave_0_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => VGA_0_avalon_slave_0_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => VGA_0_avalon_slave_0_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => VGA_0_avalon_slave_0_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => VGA_0_avalon_slave_0_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => VGA_0_avalon_slave_0_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => VGA_0_avalon_slave_0_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => VGA_0_avalon_slave_0_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => VGA_0_avalon_slave_0_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => VGA_0_avalon_slave_0_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => VGA_0_avalon_slave_0_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => VGA_0_avalon_slave_0_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => VGA_0_avalon_slave_0_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => VGA_0_avalon_slave_0_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => VGA_0_avalon_slave_0_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
reset_n => VGA_0_avalon_slave_0_reset_n.DATAIN
reset_n => d1_VGA_0_avalon_slave_0_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => VGA_0_avalon_slave_0_wait_counter.ACLR
VGA_0_avalon_slave_0_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_address[2] <= cpu_0_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_address[3] <= cpu_0_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_address[4] <= cpu_0_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_address[5] <= cpu_0_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_address[6] <= cpu_0_data_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_address[7] <= cpu_0_data_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_address[8] <= cpu_0_data_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_address[9] <= cpu_0_data_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_address[10] <= cpu_0_data_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_address[11] <= cpu_0_data_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_address[12] <= cpu_0_data_master_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_address[13] <= cpu_0_data_master_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_address[14] <= cpu_0_data_master_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_address[15] <= cpu_0_data_master_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_address[16] <= cpu_0_data_master_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_address[17] <= cpu_0_data_master_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_address[18] <= cpu_0_data_master_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_chipselect <= cpu_0_data_master_requests_VGA_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_read <= VGA_0_avalon_slave_0_read.DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_readdata_from_sa[0] <= VGA_0_avalon_slave_0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_readdata_from_sa[1] <= VGA_0_avalon_slave_0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_readdata_from_sa[2] <= VGA_0_avalon_slave_0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_readdata_from_sa[3] <= VGA_0_avalon_slave_0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_readdata_from_sa[4] <= VGA_0_avalon_slave_0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_readdata_from_sa[5] <= VGA_0_avalon_slave_0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_readdata_from_sa[6] <= VGA_0_avalon_slave_0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_readdata_from_sa[7] <= VGA_0_avalon_slave_0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_readdata_from_sa[8] <= VGA_0_avalon_slave_0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_readdata_from_sa[9] <= VGA_0_avalon_slave_0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_readdata_from_sa[10] <= VGA_0_avalon_slave_0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_readdata_from_sa[11] <= VGA_0_avalon_slave_0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_readdata_from_sa[12] <= VGA_0_avalon_slave_0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_readdata_from_sa[13] <= VGA_0_avalon_slave_0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_readdata_from_sa[14] <= VGA_0_avalon_slave_0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_readdata_from_sa[15] <= VGA_0_avalon_slave_0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_wait_counter_eq_0 <= VGA_0_avalon_slave_0_wait_counter.DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_write <= VGA_0_avalon_slave_0_write.DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
VGA_0_avalon_slave_0_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_VGA_0_avalon_slave_0 <= cpu_0_data_master_requests_VGA_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_VGA_0_avalon_slave_0 <= cpu_0_data_master_requests_VGA_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_VGA_0_avalon_slave_0 <= <GND>
cpu_0_data_master_requests_VGA_0_avalon_slave_0 <= cpu_0_data_master_requests_VGA_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
d1_VGA_0_avalon_slave_0_end_xfer <= d1_VGA_0_avalon_slave_0_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|VGA_0:the_VGA_0
iADDR[0] => iADDR[0].IN1
iADDR[1] => iADDR[1].IN1
iADDR[2] => iADDR[2].IN1
iADDR[3] => iADDR[3].IN1
iADDR[4] => iADDR[4].IN1
iADDR[5] => iADDR[5].IN1
iADDR[6] => iADDR[6].IN1
iADDR[7] => iADDR[7].IN1
iADDR[8] => iADDR[8].IN1
iADDR[9] => iADDR[9].IN1
iADDR[10] => iADDR[10].IN1
iADDR[11] => iADDR[11].IN1
iADDR[12] => iADDR[12].IN1
iADDR[13] => iADDR[13].IN1
iADDR[14] => iADDR[14].IN1
iADDR[15] => iADDR[15].IN1
iADDR[16] => iADDR[16].IN1
iADDR[17] => iADDR[17].IN1
iADDR[18] => iADDR[18].IN1
iCLK => iCLK.IN1
iCLK_25 => iCLK_25.IN1
iCS => iCS.IN1
iDATA[0] => iDATA[0].IN1
iDATA[1] => iDATA[1].IN1
iDATA[2] => iDATA[2].IN1
iDATA[3] => iDATA[3].IN1
iDATA[4] => iDATA[4].IN1
iDATA[5] => iDATA[5].IN1
iDATA[6] => iDATA[6].IN1
iDATA[7] => iDATA[7].IN1
iDATA[8] => iDATA[8].IN1
iDATA[9] => iDATA[9].IN1
iDATA[10] => iDATA[10].IN1
iDATA[11] => iDATA[11].IN1
iDATA[12] => iDATA[12].IN1
iDATA[13] => iDATA[13].IN1
iDATA[14] => iDATA[14].IN1
iDATA[15] => iDATA[15].IN1
iRD => iRD.IN1
iRST_N => iRST_N.IN1
iWR => iWR.IN1
VGA_B[0] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_B
VGA_B[1] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_B
VGA_B[2] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_B
VGA_B[3] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_B
VGA_B[4] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_B
VGA_B[5] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_B
VGA_B[6] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_B
VGA_B[7] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_B
VGA_B[8] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_B
VGA_B[9] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_B
VGA_BLANK <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_BLANK
VGA_CLK <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_CLK
VGA_G[0] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_G
VGA_G[1] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_G
VGA_G[2] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_G
VGA_G[3] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_G
VGA_G[4] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_G
VGA_G[5] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_G
VGA_G[6] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_G
VGA_G[7] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_G
VGA_G[8] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_G
VGA_G[9] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_G
VGA_HS <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_HS
VGA_R[0] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_R
VGA_R[1] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_R
VGA_R[2] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_R
VGA_R[3] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_R
VGA_R[4] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_R
VGA_R[5] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_R
VGA_R[6] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_R
VGA_R[7] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_R
VGA_R[8] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_R
VGA_R[9] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_R
VGA_SYNC <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_SYNC
VGA_VS <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.VGA_VS
oDATA[0] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.oDATA
oDATA[1] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.oDATA
oDATA[2] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.oDATA
oDATA[3] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.oDATA
oDATA[4] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.oDATA
oDATA[5] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.oDATA
oDATA[6] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.oDATA
oDATA[7] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.oDATA
oDATA[8] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.oDATA
oDATA[9] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.oDATA
oDATA[10] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.oDATA
oDATA[11] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.oDATA
oDATA[12] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.oDATA
oDATA[13] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.oDATA
oDATA[14] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.oDATA
oDATA[15] <= VGA_NIOS_CTRL:the_VGA_NIOS_CTRL.oDATA


|DE2_NET|system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL
iDATA[0] => iDATA[0].IN1
iDATA[1] => iDATA[1].IN1
iDATA[2] => iDATA[2].IN1
iDATA[3] => iDATA[3].IN1
iDATA[4] => iDATA[4].IN1
iDATA[5] => iDATA[5].IN1
iDATA[6] => iDATA[6].IN1
iDATA[7] => iDATA[7].IN1
iDATA[8] => iDATA[8].IN1
iDATA[9] => iDATA[9].IN1
iDATA[10] => iDATA[10].IN1
iDATA[11] => iDATA[11].IN1
iDATA[12] => iDATA[12].IN1
iDATA[13] => iDATA[13].IN1
iDATA[14] => iDATA[14].IN1
iDATA[15] => iDATA[15].IN1
oDATA[0] <= oDATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= oDATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= oDATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= oDATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= oDATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= oDATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= oDATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= oDATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[8] <= oDATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[9] <= oDATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[10] <= oDATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[11] <= oDATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[12] <= oDATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[13] <= oDATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[14] <= oDATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[15] <= oDATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iADDR[0] => iADDR[0].IN1
iADDR[1] => iADDR[1].IN1
iADDR[2] => iADDR[2].IN1
iADDR[3] => iADDR[3].IN1
iADDR[4] => iADDR[4].IN1
iADDR[5] => iADDR[5].IN1
iADDR[6] => iADDR[6].IN1
iADDR[7] => iADDR[7].IN1
iADDR[8] => iADDR[8].IN1
iADDR[9] => iADDR[9].IN1
iADDR[10] => iADDR[10].IN1
iADDR[11] => iADDR[11].IN1
iADDR[12] => iADDR[12].IN1
iADDR[13] => iADDR[13].IN1
iADDR[14] => iADDR[14].IN1
iADDR[15] => iADDR[15].IN1
iADDR[16] => iADDR[16].IN1
iADDR[17] => iADDR[17].IN1
iADDR[18] => iADDR[18].IN1
iWR => mCursor_RGB_N.OUTPUTSELECT
iWR => mCursor_RGB_N.OUTPUTSELECT
iWR => mCursor_RGB_N.OUTPUTSELECT
iWR => mCursor_RGB_N.OUTPUTSELECT
iWR => mCursor_X.OUTPUTSELECT
iWR => mCursor_X.OUTPUTSELECT
iWR => mCursor_X.OUTPUTSELECT
iWR => mCursor_X.OUTPUTSELECT
iWR => mCursor_X.OUTPUTSELECT
iWR => mCursor_X.OUTPUTSELECT
iWR => mCursor_X.OUTPUTSELECT
iWR => mCursor_X.OUTPUTSELECT
iWR => mCursor_X.OUTPUTSELECT
iWR => mCursor_X.OUTPUTSELECT
iWR => mCursor_Y.OUTPUTSELECT
iWR => mCursor_Y.OUTPUTSELECT
iWR => mCursor_Y.OUTPUTSELECT
iWR => mCursor_Y.OUTPUTSELECT
iWR => mCursor_Y.OUTPUTSELECT
iWR => mCursor_Y.OUTPUTSELECT
iWR => mCursor_Y.OUTPUTSELECT
iWR => mCursor_Y.OUTPUTSELECT
iWR => mCursor_Y.OUTPUTSELECT
iWR => mCursor_Y.OUTPUTSELECT
iWR => mCursor_R.OUTPUTSELECT
iWR => mCursor_R.OUTPUTSELECT
iWR => mCursor_R.OUTPUTSELECT
iWR => mCursor_R.OUTPUTSELECT
iWR => mCursor_R.OUTPUTSELECT
iWR => mCursor_R.OUTPUTSELECT
iWR => mCursor_R.OUTPUTSELECT
iWR => mCursor_R.OUTPUTSELECT
iWR => mCursor_R.OUTPUTSELECT
iWR => mCursor_R.OUTPUTSELECT
iWR => mCursor_G.OUTPUTSELECT
iWR => mCursor_G.OUTPUTSELECT
iWR => mCursor_G.OUTPUTSELECT
iWR => mCursor_G.OUTPUTSELECT
iWR => mCursor_G.OUTPUTSELECT
iWR => mCursor_G.OUTPUTSELECT
iWR => mCursor_G.OUTPUTSELECT
iWR => mCursor_G.OUTPUTSELECT
iWR => mCursor_G.OUTPUTSELECT
iWR => mCursor_G.OUTPUTSELECT
iWR => mCursor_B.OUTPUTSELECT
iWR => mCursor_B.OUTPUTSELECT
iWR => mCursor_B.OUTPUTSELECT
iWR => mCursor_B.OUTPUTSELECT
iWR => mCursor_B.OUTPUTSELECT
iWR => mCursor_B.OUTPUTSELECT
iWR => mCursor_B.OUTPUTSELECT
iWR => mCursor_B.OUTPUTSELECT
iWR => mCursor_B.OUTPUTSELECT
iWR => mCursor_B.OUTPUTSELECT
iWR => mON_R.OUTPUTSELECT
iWR => mON_R.OUTPUTSELECT
iWR => mON_R.OUTPUTSELECT
iWR => mON_R.OUTPUTSELECT
iWR => mON_R.OUTPUTSELECT
iWR => mON_R.OUTPUTSELECT
iWR => mON_R.OUTPUTSELECT
iWR => mON_R.OUTPUTSELECT
iWR => mON_R.OUTPUTSELECT
iWR => mON_R.OUTPUTSELECT
iWR => mON_G.OUTPUTSELECT
iWR => mON_G.OUTPUTSELECT
iWR => mON_G.OUTPUTSELECT
iWR => mON_G.OUTPUTSELECT
iWR => mON_G.OUTPUTSELECT
iWR => mON_G.OUTPUTSELECT
iWR => mON_G.OUTPUTSELECT
iWR => mON_G.OUTPUTSELECT
iWR => mON_G.OUTPUTSELECT
iWR => mON_G.OUTPUTSELECT
iWR => mON_B.OUTPUTSELECT
iWR => mON_B.OUTPUTSELECT
iWR => mON_B.OUTPUTSELECT
iWR => mON_B.OUTPUTSELECT
iWR => mON_B.OUTPUTSELECT
iWR => mON_B.OUTPUTSELECT
iWR => mON_B.OUTPUTSELECT
iWR => mON_B.OUTPUTSELECT
iWR => mON_B.OUTPUTSELECT
iWR => mON_B.OUTPUTSELECT
iWR => mOFF_R.OUTPUTSELECT
iWR => mOFF_R.OUTPUTSELECT
iWR => mOFF_R.OUTPUTSELECT
iWR => mOFF_R.OUTPUTSELECT
iWR => mOFF_R.OUTPUTSELECT
iWR => mOFF_R.OUTPUTSELECT
iWR => mOFF_R.OUTPUTSELECT
iWR => mOFF_R.OUTPUTSELECT
iWR => mOFF_R.OUTPUTSELECT
iWR => mOFF_R.OUTPUTSELECT
iWR => mOFF_G.OUTPUTSELECT
iWR => mOFF_G.OUTPUTSELECT
iWR => mOFF_G.OUTPUTSELECT
iWR => mOFF_G.OUTPUTSELECT
iWR => mOFF_G.OUTPUTSELECT
iWR => mOFF_G.OUTPUTSELECT
iWR => mOFF_G.OUTPUTSELECT
iWR => mOFF_G.OUTPUTSELECT
iWR => mOFF_G.OUTPUTSELECT
iWR => mOFF_G.OUTPUTSELECT
iWR => mOFF_B.OUTPUTSELECT
iWR => mOFF_B.OUTPUTSELECT
iWR => mOFF_B.OUTPUTSELECT
iWR => mOFF_B.OUTPUTSELECT
iWR => mOFF_B.OUTPUTSELECT
iWR => mOFF_B.OUTPUTSELECT
iWR => mOFF_B.OUTPUTSELECT
iWR => mOFF_B.OUTPUTSELECT
iWR => mOFF_B.OUTPUTSELECT
iWR => mOFF_B.OUTPUTSELECT
iWR => oDATA.OUTPUTSELECT
iWR => oDATA.OUTPUTSELECT
iWR => oDATA.OUTPUTSELECT
iWR => oDATA.OUTPUTSELECT
iWR => oDATA.OUTPUTSELECT
iWR => oDATA.OUTPUTSELECT
iWR => oDATA.OUTPUTSELECT
iWR => oDATA.OUTPUTSELECT
iWR => oDATA.OUTPUTSELECT
iWR => oDATA.OUTPUTSELECT
iWR => oDATA.OUTPUTSELECT
iWR => oDATA.OUTPUTSELECT
iWR => oDATA.OUTPUTSELECT
iWR => oDATA.OUTPUTSELECT
iWR => oDATA.OUTPUTSELECT
iWR => oDATA.OUTPUTSELECT
iWR => comb.IN1
iRD => oDATA.OUTPUTSELECT
iRD => oDATA.OUTPUTSELECT
iRD => oDATA.OUTPUTSELECT
iRD => oDATA.OUTPUTSELECT
iRD => oDATA.OUTPUTSELECT
iRD => oDATA.OUTPUTSELECT
iRD => oDATA.OUTPUTSELECT
iRD => oDATA.OUTPUTSELECT
iRD => oDATA.OUTPUTSELECT
iRD => oDATA.OUTPUTSELECT
iRD => oDATA.OUTPUTSELECT
iRD => oDATA.OUTPUTSELECT
iRD => oDATA.OUTPUTSELECT
iRD => oDATA.OUTPUTSELECT
iRD => oDATA.OUTPUTSELECT
iRD => oDATA.OUTPUTSELECT
iCS => mCursor_RGB_N.OUTPUTSELECT
iCS => mCursor_RGB_N.OUTPUTSELECT
iCS => mCursor_RGB_N.OUTPUTSELECT
iCS => mCursor_RGB_N.OUTPUTSELECT
iCS => mCursor_X.OUTPUTSELECT
iCS => mCursor_X.OUTPUTSELECT
iCS => mCursor_X.OUTPUTSELECT
iCS => mCursor_X.OUTPUTSELECT
iCS => mCursor_X.OUTPUTSELECT
iCS => mCursor_X.OUTPUTSELECT
iCS => mCursor_X.OUTPUTSELECT
iCS => mCursor_X.OUTPUTSELECT
iCS => mCursor_X.OUTPUTSELECT
iCS => mCursor_X.OUTPUTSELECT
iCS => mCursor_Y.OUTPUTSELECT
iCS => mCursor_Y.OUTPUTSELECT
iCS => mCursor_Y.OUTPUTSELECT
iCS => mCursor_Y.OUTPUTSELECT
iCS => mCursor_Y.OUTPUTSELECT
iCS => mCursor_Y.OUTPUTSELECT
iCS => mCursor_Y.OUTPUTSELECT
iCS => mCursor_Y.OUTPUTSELECT
iCS => mCursor_Y.OUTPUTSELECT
iCS => mCursor_Y.OUTPUTSELECT
iCS => mCursor_R.OUTPUTSELECT
iCS => mCursor_R.OUTPUTSELECT
iCS => mCursor_R.OUTPUTSELECT
iCS => mCursor_R.OUTPUTSELECT
iCS => mCursor_R.OUTPUTSELECT
iCS => mCursor_R.OUTPUTSELECT
iCS => mCursor_R.OUTPUTSELECT
iCS => mCursor_R.OUTPUTSELECT
iCS => mCursor_R.OUTPUTSELECT
iCS => mCursor_R.OUTPUTSELECT
iCS => mCursor_G.OUTPUTSELECT
iCS => mCursor_G.OUTPUTSELECT
iCS => mCursor_G.OUTPUTSELECT
iCS => mCursor_G.OUTPUTSELECT
iCS => mCursor_G.OUTPUTSELECT
iCS => mCursor_G.OUTPUTSELECT
iCS => mCursor_G.OUTPUTSELECT
iCS => mCursor_G.OUTPUTSELECT
iCS => mCursor_G.OUTPUTSELECT
iCS => mCursor_G.OUTPUTSELECT
iCS => mCursor_B.OUTPUTSELECT
iCS => mCursor_B.OUTPUTSELECT
iCS => mCursor_B.OUTPUTSELECT
iCS => mCursor_B.OUTPUTSELECT
iCS => mCursor_B.OUTPUTSELECT
iCS => mCursor_B.OUTPUTSELECT
iCS => mCursor_B.OUTPUTSELECT
iCS => mCursor_B.OUTPUTSELECT
iCS => mCursor_B.OUTPUTSELECT
iCS => mCursor_B.OUTPUTSELECT
iCS => mON_R.OUTPUTSELECT
iCS => mON_R.OUTPUTSELECT
iCS => mON_R.OUTPUTSELECT
iCS => mON_R.OUTPUTSELECT
iCS => mON_R.OUTPUTSELECT
iCS => mON_R.OUTPUTSELECT
iCS => mON_R.OUTPUTSELECT
iCS => mON_R.OUTPUTSELECT
iCS => mON_R.OUTPUTSELECT
iCS => mON_R.OUTPUTSELECT
iCS => mON_G.OUTPUTSELECT
iCS => mON_G.OUTPUTSELECT
iCS => mON_G.OUTPUTSELECT
iCS => mON_G.OUTPUTSELECT
iCS => mON_G.OUTPUTSELECT
iCS => mON_G.OUTPUTSELECT
iCS => mON_G.OUTPUTSELECT
iCS => mON_G.OUTPUTSELECT
iCS => mON_G.OUTPUTSELECT
iCS => mON_G.OUTPUTSELECT
iCS => mON_B.OUTPUTSELECT
iCS => mON_B.OUTPUTSELECT
iCS => mON_B.OUTPUTSELECT
iCS => mON_B.OUTPUTSELECT
iCS => mON_B.OUTPUTSELECT
iCS => mON_B.OUTPUTSELECT
iCS => mON_B.OUTPUTSELECT
iCS => mON_B.OUTPUTSELECT
iCS => mON_B.OUTPUTSELECT
iCS => mON_B.OUTPUTSELECT
iCS => mOFF_R.OUTPUTSELECT
iCS => mOFF_R.OUTPUTSELECT
iCS => mOFF_R.OUTPUTSELECT
iCS => mOFF_R.OUTPUTSELECT
iCS => mOFF_R.OUTPUTSELECT
iCS => mOFF_R.OUTPUTSELECT
iCS => mOFF_R.OUTPUTSELECT
iCS => mOFF_R.OUTPUTSELECT
iCS => mOFF_R.OUTPUTSELECT
iCS => mOFF_R.OUTPUTSELECT
iCS => mOFF_G.OUTPUTSELECT
iCS => mOFF_G.OUTPUTSELECT
iCS => mOFF_G.OUTPUTSELECT
iCS => mOFF_G.OUTPUTSELECT
iCS => mOFF_G.OUTPUTSELECT
iCS => mOFF_G.OUTPUTSELECT
iCS => mOFF_G.OUTPUTSELECT
iCS => mOFF_G.OUTPUTSELECT
iCS => mOFF_G.OUTPUTSELECT
iCS => mOFF_G.OUTPUTSELECT
iCS => mOFF_B.OUTPUTSELECT
iCS => mOFF_B.OUTPUTSELECT
iCS => mOFF_B.OUTPUTSELECT
iCS => mOFF_B.OUTPUTSELECT
iCS => mOFF_B.OUTPUTSELECT
iCS => mOFF_B.OUTPUTSELECT
iCS => mOFF_B.OUTPUTSELECT
iCS => mOFF_B.OUTPUTSELECT
iCS => mOFF_B.OUTPUTSELECT
iCS => mOFF_B.OUTPUTSELECT
iCS => comb.IN1
iCS => oDATA[0]~reg0.ENA
iCS => oDATA[15]~reg0.ENA
iCS => oDATA[14]~reg0.ENA
iCS => oDATA[13]~reg0.ENA
iCS => oDATA[12]~reg0.ENA
iCS => oDATA[11]~reg0.ENA
iCS => oDATA[10]~reg0.ENA
iCS => oDATA[9]~reg0.ENA
iCS => oDATA[8]~reg0.ENA
iCS => oDATA[7]~reg0.ENA
iCS => oDATA[6]~reg0.ENA
iCS => oDATA[5]~reg0.ENA
iCS => oDATA[4]~reg0.ENA
iCS => oDATA[3]~reg0.ENA
iCS => oDATA[2]~reg0.ENA
iCS => oDATA[1]~reg0.ENA
iRST_N => iRST_N.IN2
iCLK => iCLK.IN1
VGA_R[0] <= VGA_Controller:u0.oVGA_R
VGA_R[1] <= VGA_Controller:u0.oVGA_R
VGA_R[2] <= VGA_Controller:u0.oVGA_R
VGA_R[3] <= VGA_Controller:u0.oVGA_R
VGA_R[4] <= VGA_Controller:u0.oVGA_R
VGA_R[5] <= VGA_Controller:u0.oVGA_R
VGA_R[6] <= VGA_Controller:u0.oVGA_R
VGA_R[7] <= VGA_Controller:u0.oVGA_R
VGA_R[8] <= VGA_Controller:u0.oVGA_R
VGA_R[9] <= VGA_Controller:u0.oVGA_R
VGA_G[0] <= VGA_Controller:u0.oVGA_G
VGA_G[1] <= VGA_Controller:u0.oVGA_G
VGA_G[2] <= VGA_Controller:u0.oVGA_G
VGA_G[3] <= VGA_Controller:u0.oVGA_G
VGA_G[4] <= VGA_Controller:u0.oVGA_G
VGA_G[5] <= VGA_Controller:u0.oVGA_G
VGA_G[6] <= VGA_Controller:u0.oVGA_G
VGA_G[7] <= VGA_Controller:u0.oVGA_G
VGA_G[8] <= VGA_Controller:u0.oVGA_G
VGA_G[9] <= VGA_Controller:u0.oVGA_G
VGA_B[0] <= VGA_Controller:u0.oVGA_B
VGA_B[1] <= VGA_Controller:u0.oVGA_B
VGA_B[2] <= VGA_Controller:u0.oVGA_B
VGA_B[3] <= VGA_Controller:u0.oVGA_B
VGA_B[4] <= VGA_Controller:u0.oVGA_B
VGA_B[5] <= VGA_Controller:u0.oVGA_B
VGA_B[6] <= VGA_Controller:u0.oVGA_B
VGA_B[7] <= VGA_Controller:u0.oVGA_B
VGA_B[8] <= VGA_Controller:u0.oVGA_B
VGA_B[9] <= VGA_Controller:u0.oVGA_B
VGA_HS <= VGA_Controller:u0.oVGA_H_SYNC
VGA_VS <= VGA_Controller:u0.oVGA_V_SYNC
VGA_SYNC <= VGA_Controller:u0.oVGA_SYNC
VGA_BLANK <= VGA_Controller:u0.oVGA_BLANK
VGA_CLK <= VGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
iCLK_25 => iCLK_25.IN1


|DE2_NET|system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[3] => always1.IN1
iCursor_X[0] => Equal0.IN53
iCursor_X[0] => Add5.IN22
iCursor_X[0] => Add7.IN22
iCursor_X[1] => Equal0.IN52
iCursor_X[1] => Add5.IN21
iCursor_X[1] => Add7.IN21
iCursor_X[2] => Add6.IN3
iCursor_X[3] => Add6.IN2
iCursor_X[4] => Add6.IN1
iCursor_X[5] => Add6.IN8
iCursor_X[6] => Add6.IN7
iCursor_X[7] => Add6.IN0
iCursor_X[8] => Add6.IN6
iCursor_X[9] => Add6.IN5
iCursor_Y[0] => Equal3.IN53
iCursor_Y[0] => Add8.IN22
iCursor_Y[0] => Add10.IN22
iCursor_Y[1] => Add9.IN1
iCursor_Y[2] => Add9.IN9
iCursor_Y[3] => Add9.IN8
iCursor_Y[4] => Add9.IN7
iCursor_Y[5] => Add9.IN0
iCursor_Y[6] => Add9.IN6
iCursor_Y[7] => Add9.IN5
iCursor_Y[8] => Add9.IN4
iCursor_Y[9] => Add9.IN3
iCursor_R[0] => Cur_Color_R.DATAB
iCursor_R[1] => Cur_Color_R.DATAB
iCursor_R[2] => Cur_Color_R.DATAB
iCursor_R[3] => Cur_Color_R.DATAB
iCursor_R[4] => Cur_Color_R.DATAB
iCursor_R[5] => Cur_Color_R.DATAB
iCursor_R[6] => Cur_Color_R.DATAB
iCursor_R[7] => Cur_Color_R.DATAB
iCursor_R[8] => Cur_Color_R.DATAB
iCursor_R[9] => Cur_Color_R.DATAB
iCursor_G[0] => Cur_Color_G.DATAB
iCursor_G[1] => Cur_Color_G.DATAB
iCursor_G[2] => Cur_Color_G.DATAB
iCursor_G[3] => Cur_Color_G.DATAB
iCursor_G[4] => Cur_Color_G.DATAB
iCursor_G[5] => Cur_Color_G.DATAB
iCursor_G[6] => Cur_Color_G.DATAB
iCursor_G[7] => Cur_Color_G.DATAB
iCursor_G[8] => Cur_Color_G.DATAB
iCursor_G[9] => Cur_Color_G.DATAB
iCursor_B[0] => Cur_Color_B.DATAB
iCursor_B[1] => Cur_Color_B.DATAB
iCursor_B[2] => Cur_Color_B.DATAB
iCursor_B[3] => Cur_Color_B.DATAB
iCursor_B[4] => Cur_Color_B.DATAB
iCursor_B[5] => Cur_Color_B.DATAB
iCursor_B[6] => Cur_Color_B.DATAB
iCursor_B[7] => Cur_Color_B.DATAB
iCursor_B[8] => Cur_Color_B.DATAB
iCursor_B[9] => Cur_Color_B.DATAB
iRed[0] => Cur_Color_R.DATAA
iRed[0] => Cur_Color_R.DATAA
iRed[1] => Cur_Color_R.DATAA
iRed[1] => Cur_Color_R.DATAA
iRed[2] => Cur_Color_R.DATAA
iRed[2] => Cur_Color_R.DATAA
iRed[3] => Cur_Color_R.DATAA
iRed[3] => Cur_Color_R.DATAA
iRed[4] => Cur_Color_R.DATAA
iRed[4] => Cur_Color_R.DATAA
iRed[5] => Cur_Color_R.DATAA
iRed[5] => Cur_Color_R.DATAA
iRed[6] => Cur_Color_R.DATAA
iRed[6] => Cur_Color_R.DATAA
iRed[7] => Cur_Color_R.DATAA
iRed[7] => Cur_Color_R.DATAA
iRed[8] => Cur_Color_R.DATAA
iRed[8] => Cur_Color_R.DATAA
iRed[9] => Cur_Color_R.DATAA
iRed[9] => Cur_Color_R.DATAA
iGreen[0] => Cur_Color_G.DATAA
iGreen[0] => Cur_Color_G.DATAA
iGreen[1] => Cur_Color_G.DATAA
iGreen[1] => Cur_Color_G.DATAA
iGreen[2] => Cur_Color_G.DATAA
iGreen[2] => Cur_Color_G.DATAA
iGreen[3] => Cur_Color_G.DATAA
iGreen[3] => Cur_Color_G.DATAA
iGreen[4] => Cur_Color_G.DATAA
iGreen[4] => Cur_Color_G.DATAA
iGreen[5] => Cur_Color_G.DATAA
iGreen[5] => Cur_Color_G.DATAA
iGreen[6] => Cur_Color_G.DATAA
iGreen[6] => Cur_Color_G.DATAA
iGreen[7] => Cur_Color_G.DATAA
iGreen[7] => Cur_Color_G.DATAA
iGreen[8] => Cur_Color_G.DATAA
iGreen[8] => Cur_Color_G.DATAA
iGreen[9] => Cur_Color_G.DATAA
iGreen[9] => Cur_Color_G.DATAA
iBlue[0] => Cur_Color_B.DATAA
iBlue[0] => Cur_Color_B.DATAA
iBlue[1] => Cur_Color_B.DATAA
iBlue[1] => Cur_Color_B.DATAA
iBlue[2] => Cur_Color_B.DATAA
iBlue[2] => Cur_Color_B.DATAA
iBlue[3] => Cur_Color_B.DATAA
iBlue[3] => Cur_Color_B.DATAA
iBlue[4] => Cur_Color_B.DATAA
iBlue[4] => Cur_Color_B.DATAA
iBlue[5] => Cur_Color_B.DATAA
iBlue[5] => Cur_Color_B.DATAA
iBlue[6] => Cur_Color_B.DATAA
iBlue[6] => Cur_Color_B.DATAA
iBlue[7] => Cur_Color_B.DATAA
iBlue[7] => Cur_Color_B.DATAA
iBlue[8] => Cur_Color_B.DATAA
iBlue[8] => Cur_Color_B.DATAA
iBlue[9] => Cur_Color_B.DATAA
iBlue[9] => Cur_Color_B.DATAA
oAddress[0] <= oAddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[1] <= oAddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[2] <= oAddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[3] <= oAddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[4] <= oAddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[5] <= oAddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[6] <= oAddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[7] <= oAddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[8] <= oAddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[9] <= oAddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[10] <= oAddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[11] <= oAddress[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[12] <= oAddress[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[13] <= oAddress[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[14] <= oAddress[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[15] <= oAddress[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[16] <= oAddress[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[17] <= oAddress[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[18] <= oAddress[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[19] <= oAddress[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[0] <= oCoord_X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[1] <= oCoord_X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[2] <= oCoord_X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[3] <= oCoord_X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[4] <= oCoord_X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[5] <= oCoord_X[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[6] <= oCoord_X[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[7] <= oCoord_X[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[8] <= oCoord_X[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[9] <= oCoord_X[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[0] <= oCoord_Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[1] <= oCoord_Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[2] <= oCoord_Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[3] <= oCoord_Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[4] <= oCoord_Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[5] <= oCoord_Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[6] <= oCoord_Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[7] <= oCoord_Y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[8] <= oCoord_Y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[9] <= oCoord_Y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_H_SYNC <= oVGA_H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_V_SYNC <= oVGA_V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= <GND>
oVGA_BLANK <= oVGA_BLANK.DB_MAX_OUTPUT_PORT_TYPE
oVGA_CLOCK <= iCLK_25.DB_MAX_OUTPUT_PORT_TYPE
iCLK_25 => oVGA_V_SYNC~reg0.CLK
iCLK_25 => V_Cont[0].CLK
iCLK_25 => V_Cont[1].CLK
iCLK_25 => V_Cont[2].CLK
iCLK_25 => V_Cont[3].CLK
iCLK_25 => V_Cont[4].CLK
iCLK_25 => V_Cont[5].CLK
iCLK_25 => V_Cont[6].CLK
iCLK_25 => V_Cont[7].CLK
iCLK_25 => V_Cont[8].CLK
iCLK_25 => V_Cont[9].CLK
iCLK_25 => oVGA_H_SYNC~reg0.CLK
iCLK_25 => H_Cont[0].CLK
iCLK_25 => H_Cont[1].CLK
iCLK_25 => H_Cont[2].CLK
iCLK_25 => H_Cont[3].CLK
iCLK_25 => H_Cont[4].CLK
iCLK_25 => H_Cont[5].CLK
iCLK_25 => H_Cont[6].CLK
iCLK_25 => H_Cont[7].CLK
iCLK_25 => H_Cont[8].CLK
iCLK_25 => H_Cont[9].CLK
iCLK_25 => Cur_Color_B[0].CLK
iCLK_25 => Cur_Color_B[1].CLK
iCLK_25 => Cur_Color_B[2].CLK
iCLK_25 => Cur_Color_B[3].CLK
iCLK_25 => Cur_Color_B[4].CLK
iCLK_25 => Cur_Color_B[5].CLK
iCLK_25 => Cur_Color_B[6].CLK
iCLK_25 => Cur_Color_B[7].CLK
iCLK_25 => Cur_Color_B[8].CLK
iCLK_25 => Cur_Color_B[9].CLK
iCLK_25 => Cur_Color_G[0].CLK
iCLK_25 => Cur_Color_G[1].CLK
iCLK_25 => Cur_Color_G[2].CLK
iCLK_25 => Cur_Color_G[3].CLK
iCLK_25 => Cur_Color_G[4].CLK
iCLK_25 => Cur_Color_G[5].CLK
iCLK_25 => Cur_Color_G[6].CLK
iCLK_25 => Cur_Color_G[7].CLK
iCLK_25 => Cur_Color_G[8].CLK
iCLK_25 => Cur_Color_G[9].CLK
iCLK_25 => Cur_Color_R[0].CLK
iCLK_25 => Cur_Color_R[1].CLK
iCLK_25 => Cur_Color_R[2].CLK
iCLK_25 => Cur_Color_R[3].CLK
iCLK_25 => Cur_Color_R[4].CLK
iCLK_25 => Cur_Color_R[5].CLK
iCLK_25 => Cur_Color_R[6].CLK
iCLK_25 => Cur_Color_R[7].CLK
iCLK_25 => Cur_Color_R[8].CLK
iCLK_25 => Cur_Color_R[9].CLK
iCLK_25 => oAddress[0]~reg0.CLK
iCLK_25 => oAddress[1]~reg0.CLK
iCLK_25 => oAddress[2]~reg0.CLK
iCLK_25 => oAddress[3]~reg0.CLK
iCLK_25 => oAddress[4]~reg0.CLK
iCLK_25 => oAddress[5]~reg0.CLK
iCLK_25 => oAddress[6]~reg0.CLK
iCLK_25 => oAddress[7]~reg0.CLK
iCLK_25 => oAddress[8]~reg0.CLK
iCLK_25 => oAddress[9]~reg0.CLK
iCLK_25 => oAddress[10]~reg0.CLK
iCLK_25 => oAddress[11]~reg0.CLK
iCLK_25 => oAddress[12]~reg0.CLK
iCLK_25 => oAddress[13]~reg0.CLK
iCLK_25 => oAddress[14]~reg0.CLK
iCLK_25 => oAddress[15]~reg0.CLK
iCLK_25 => oAddress[16]~reg0.CLK
iCLK_25 => oAddress[17]~reg0.CLK
iCLK_25 => oAddress[18]~reg0.CLK
iCLK_25 => oAddress[19]~reg0.CLK
iCLK_25 => oCoord_Y[0]~reg0.CLK
iCLK_25 => oCoord_Y[1]~reg0.CLK
iCLK_25 => oCoord_Y[2]~reg0.CLK
iCLK_25 => oCoord_Y[3]~reg0.CLK
iCLK_25 => oCoord_Y[4]~reg0.CLK
iCLK_25 => oCoord_Y[5]~reg0.CLK
iCLK_25 => oCoord_Y[6]~reg0.CLK
iCLK_25 => oCoord_Y[7]~reg0.CLK
iCLK_25 => oCoord_Y[8]~reg0.CLK
iCLK_25 => oCoord_Y[9]~reg0.CLK
iCLK_25 => oCoord_X[0]~reg0.CLK
iCLK_25 => oCoord_X[1]~reg0.CLK
iCLK_25 => oCoord_X[2]~reg0.CLK
iCLK_25 => oCoord_X[3]~reg0.CLK
iCLK_25 => oCoord_X[4]~reg0.CLK
iCLK_25 => oCoord_X[5]~reg0.CLK
iCLK_25 => oCoord_X[6]~reg0.CLK
iCLK_25 => oCoord_X[7]~reg0.CLK
iCLK_25 => oCoord_X[8]~reg0.CLK
iCLK_25 => oCoord_X[9]~reg0.CLK
iCLK_25 => oVGA_CLOCK.DATAIN
iRST_N => oAddress[0]~reg0.ACLR
iRST_N => oAddress[1]~reg0.ACLR
iRST_N => oAddress[2]~reg0.ACLR
iRST_N => oAddress[3]~reg0.ACLR
iRST_N => oAddress[4]~reg0.ACLR
iRST_N => oAddress[5]~reg0.ACLR
iRST_N => oAddress[6]~reg0.ACLR
iRST_N => oAddress[7]~reg0.ACLR
iRST_N => oAddress[8]~reg0.ACLR
iRST_N => oAddress[9]~reg0.ACLR
iRST_N => oAddress[10]~reg0.ACLR
iRST_N => oAddress[11]~reg0.ACLR
iRST_N => oAddress[12]~reg0.ACLR
iRST_N => oAddress[13]~reg0.ACLR
iRST_N => oAddress[14]~reg0.ACLR
iRST_N => oAddress[15]~reg0.ACLR
iRST_N => oAddress[16]~reg0.ACLR
iRST_N => oAddress[17]~reg0.ACLR
iRST_N => oAddress[18]~reg0.ACLR
iRST_N => oAddress[19]~reg0.ACLR
iRST_N => oCoord_Y[0]~reg0.ACLR
iRST_N => oCoord_Y[1]~reg0.ACLR
iRST_N => oCoord_Y[2]~reg0.ACLR
iRST_N => oCoord_Y[3]~reg0.ACLR
iRST_N => oCoord_Y[4]~reg0.ACLR
iRST_N => oCoord_Y[5]~reg0.ACLR
iRST_N => oCoord_Y[6]~reg0.ACLR
iRST_N => oCoord_Y[7]~reg0.ACLR
iRST_N => oCoord_Y[8]~reg0.ACLR
iRST_N => oCoord_Y[9]~reg0.ACLR
iRST_N => oCoord_X[0]~reg0.ACLR
iRST_N => oCoord_X[1]~reg0.ACLR
iRST_N => oCoord_X[2]~reg0.ACLR
iRST_N => oCoord_X[3]~reg0.ACLR
iRST_N => oCoord_X[4]~reg0.ACLR
iRST_N => oCoord_X[5]~reg0.ACLR
iRST_N => oCoord_X[6]~reg0.ACLR
iRST_N => oCoord_X[7]~reg0.ACLR
iRST_N => oCoord_X[8]~reg0.ACLR
iRST_N => oCoord_X[9]~reg0.ACLR
iRST_N => oVGA_H_SYNC~reg0.ACLR
iRST_N => H_Cont[0].ACLR
iRST_N => H_Cont[1].ACLR
iRST_N => H_Cont[2].ACLR
iRST_N => H_Cont[3].ACLR
iRST_N => H_Cont[4].ACLR
iRST_N => H_Cont[5].ACLR
iRST_N => H_Cont[6].ACLR
iRST_N => H_Cont[7].ACLR
iRST_N => H_Cont[8].ACLR
iRST_N => H_Cont[9].ACLR
iRST_N => oVGA_V_SYNC~reg0.ACLR
iRST_N => V_Cont[0].ACLR
iRST_N => V_Cont[1].ACLR
iRST_N => V_Cont[2].ACLR
iRST_N => V_Cont[3].ACLR
iRST_N => V_Cont[4].ACLR
iRST_N => V_Cont[5].ACLR
iRST_N => V_Cont[6].ACLR
iRST_N => V_Cont[7].ACLR
iRST_N => V_Cont[8].ACLR
iRST_N => V_Cont[9].ACLR
iRST_N => Cur_Color_B[0].ACLR
iRST_N => Cur_Color_B[1].ACLR
iRST_N => Cur_Color_B[2].ACLR
iRST_N => Cur_Color_B[3].ACLR
iRST_N => Cur_Color_B[4].ACLR
iRST_N => Cur_Color_B[5].ACLR
iRST_N => Cur_Color_B[6].ACLR
iRST_N => Cur_Color_B[7].ACLR
iRST_N => Cur_Color_B[8].ACLR
iRST_N => Cur_Color_B[9].ACLR
iRST_N => Cur_Color_G[0].ACLR
iRST_N => Cur_Color_G[1].ACLR
iRST_N => Cur_Color_G[2].ACLR
iRST_N => Cur_Color_G[3].ACLR
iRST_N => Cur_Color_G[4].ACLR
iRST_N => Cur_Color_G[5].ACLR
iRST_N => Cur_Color_G[6].ACLR
iRST_N => Cur_Color_G[7].ACLR
iRST_N => Cur_Color_G[8].ACLR
iRST_N => Cur_Color_G[9].ACLR
iRST_N => Cur_Color_R[0].ACLR
iRST_N => Cur_Color_R[1].ACLR
iRST_N => Cur_Color_R[2].ACLR
iRST_N => Cur_Color_R[3].ACLR
iRST_N => Cur_Color_R[4].ACLR
iRST_N => Cur_Color_R[5].ACLR
iRST_N => Cur_Color_R[6].ACLR
iRST_N => Cur_Color_R[7].ACLR
iRST_N => Cur_Color_R[8].ACLR
iRST_N => Cur_Color_R[9].ACLR


|DE2_NET|system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1
oRed[0] <= oRed[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[1] <= oRed[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[2] <= oRed[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[3] <= oRed[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[4] <= oRed[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[5] <= oRed[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[6] <= oRed[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[7] <= oRed[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[8] <= oRed[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[9] <= oRed[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[0] <= oGreen[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[1] <= oGreen[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[2] <= oGreen[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[3] <= oGreen[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[4] <= oGreen[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[5] <= oGreen[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[6] <= oGreen[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[7] <= oGreen[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[8] <= oGreen[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[9] <= oGreen[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[0] <= oBlue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[1] <= oBlue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[2] <= oBlue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[3] <= oBlue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[4] <= oBlue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[5] <= oBlue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[6] <= oBlue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[7] <= oBlue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[8] <= oBlue[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[9] <= oBlue[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iVGA_ADDR[0] => ADDR_d[0].DATAIN
iVGA_ADDR[1] => ADDR_d[1].DATAIN
iVGA_ADDR[2] => ADDR_d[2].DATAIN
iVGA_ADDR[3] => iVGA_ADDR[3].IN1
iVGA_ADDR[4] => iVGA_ADDR[4].IN1
iVGA_ADDR[5] => iVGA_ADDR[5].IN1
iVGA_ADDR[6] => iVGA_ADDR[6].IN1
iVGA_ADDR[7] => iVGA_ADDR[7].IN1
iVGA_ADDR[8] => iVGA_ADDR[8].IN1
iVGA_ADDR[9] => iVGA_ADDR[9].IN1
iVGA_ADDR[10] => iVGA_ADDR[10].IN1
iVGA_ADDR[11] => iVGA_ADDR[11].IN1
iVGA_ADDR[12] => iVGA_ADDR[12].IN1
iVGA_ADDR[13] => iVGA_ADDR[13].IN1
iVGA_ADDR[14] => iVGA_ADDR[14].IN1
iVGA_ADDR[15] => iVGA_ADDR[15].IN1
iVGA_ADDR[16] => iVGA_ADDR[16].IN1
iVGA_ADDR[17] => iVGA_ADDR[17].IN1
iVGA_ADDR[18] => iVGA_ADDR[18].IN1
iVGA_CLK => iVGA_CLK.IN1
iWR_DATA => iWR_DATA.IN1
iWR_ADDR[0] => _.IN1
iWR_ADDR[1] => _.IN1
iWR_ADDR[2] => _.IN1
iWR_ADDR[3] => iWR_ADDR[3].IN1
iWR_ADDR[4] => iWR_ADDR[4].IN1
iWR_ADDR[5] => iWR_ADDR[5].IN1
iWR_ADDR[6] => iWR_ADDR[6].IN1
iWR_ADDR[7] => iWR_ADDR[7].IN1
iWR_ADDR[8] => iWR_ADDR[8].IN1
iWR_ADDR[9] => iWR_ADDR[9].IN1
iWR_ADDR[10] => iWR_ADDR[10].IN1
iWR_ADDR[11] => iWR_ADDR[11].IN1
iWR_ADDR[12] => iWR_ADDR[12].IN1
iWR_ADDR[13] => iWR_ADDR[13].IN1
iWR_ADDR[14] => iWR_ADDR[14].IN1
iWR_ADDR[15] => iWR_ADDR[15].IN1
iWR_ADDR[16] => iWR_ADDR[16].IN1
iWR_ADDR[17] => iWR_ADDR[17].IN1
iWR_ADDR[18] => iWR_ADDR[18].IN1
iWR_EN => iWR_EN.IN1
iWR_CLK => iWR_CLK.IN1
iON_R[0] => oRed.DATAB
iON_R[1] => oRed.DATAB
iON_R[2] => oRed.DATAB
iON_R[3] => oRed.DATAB
iON_R[4] => oRed.DATAB
iON_R[5] => oRed.DATAB
iON_R[6] => oRed.DATAB
iON_R[7] => oRed.DATAB
iON_R[8] => oRed.DATAB
iON_R[9] => oRed.DATAB
iON_G[0] => oGreen.DATAB
iON_G[1] => oGreen.DATAB
iON_G[2] => oGreen.DATAB
iON_G[3] => oGreen.DATAB
iON_G[4] => oGreen.DATAB
iON_G[5] => oGreen.DATAB
iON_G[6] => oGreen.DATAB
iON_G[7] => oGreen.DATAB
iON_G[8] => oGreen.DATAB
iON_G[9] => oGreen.DATAB
iON_B[0] => oBlue.DATAB
iON_B[1] => oBlue.DATAB
iON_B[2] => oBlue.DATAB
iON_B[3] => oBlue.DATAB
iON_B[4] => oBlue.DATAB
iON_B[5] => oBlue.DATAB
iON_B[6] => oBlue.DATAB
iON_B[7] => oBlue.DATAB
iON_B[8] => oBlue.DATAB
iON_B[9] => oBlue.DATAB
iOFF_R[0] => oRed.DATAA
iOFF_R[1] => oRed.DATAA
iOFF_R[2] => oRed.DATAA
iOFF_R[3] => oRed.DATAA
iOFF_R[4] => oRed.DATAA
iOFF_R[5] => oRed.DATAA
iOFF_R[6] => oRed.DATAA
iOFF_R[7] => oRed.DATAA
iOFF_R[8] => oRed.DATAA
iOFF_R[9] => oRed.DATAA
iOFF_G[0] => oGreen.DATAA
iOFF_G[1] => oGreen.DATAA
iOFF_G[2] => oGreen.DATAA
iOFF_G[3] => oGreen.DATAA
iOFF_G[4] => oGreen.DATAA
iOFF_G[5] => oGreen.DATAA
iOFF_G[6] => oGreen.DATAA
iOFF_G[7] => oGreen.DATAA
iOFF_G[8] => oGreen.DATAA
iOFF_G[9] => oGreen.DATAA
iOFF_B[0] => oBlue.DATAA
iOFF_B[1] => oBlue.DATAA
iOFF_B[2] => oBlue.DATAA
iOFF_B[3] => oBlue.DATAA
iOFF_B[4] => oBlue.DATAA
iOFF_B[5] => oBlue.DATAA
iOFF_B[6] => oBlue.DATAA
iOFF_B[7] => oBlue.DATAA
iOFF_B[8] => oBlue.DATAA
iOFF_B[9] => oBlue.DATAA
iRST_N => ADDR_dd[0].ACLR
iRST_N => ADDR_dd[1].ACLR
iRST_N => ADDR_dd[2].ACLR
iRST_N => ADDR_d[0].ACLR
iRST_N => ADDR_d[1].ACLR
iRST_N => ADDR_d[2].ACLR
iRST_N => oBlue[0]~reg0.ACLR
iRST_N => oBlue[1]~reg0.ACLR
iRST_N => oBlue[2]~reg0.ACLR
iRST_N => oBlue[3]~reg0.ACLR
iRST_N => oBlue[4]~reg0.ACLR
iRST_N => oBlue[5]~reg0.ACLR
iRST_N => oBlue[6]~reg0.ACLR
iRST_N => oBlue[7]~reg0.ACLR
iRST_N => oBlue[8]~reg0.ACLR
iRST_N => oBlue[9]~reg0.ACLR
iRST_N => oGreen[0]~reg0.ACLR
iRST_N => oGreen[1]~reg0.ACLR
iRST_N => oGreen[2]~reg0.ACLR
iRST_N => oGreen[3]~reg0.ACLR
iRST_N => oGreen[4]~reg0.ACLR
iRST_N => oGreen[5]~reg0.ACLR
iRST_N => oGreen[6]~reg0.ACLR
iRST_N => oGreen[7]~reg0.ACLR
iRST_N => oGreen[8]~reg0.ACLR
iRST_N => oGreen[9]~reg0.ACLR
iRST_N => oRed[0]~reg0.ACLR
iRST_N => oRed[1]~reg0.ACLR
iRST_N => oRed[2]~reg0.ACLR
iRST_N => oRed[3]~reg0.ACLR
iRST_N => oRed[4]~reg0.ACLR
iRST_N => oRed[5]~reg0.ACLR
iRST_N => oRed[6]~reg0.ACLR
iRST_N => oRed[7]~reg0.ACLR
iRST_N => oRed[8]~reg0.ACLR
iRST_N => oRed[9]~reg0.ACLR


|DE2_NET|system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0
data[0] => data[0].IN1
wren => wren.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wraddress[13] => wraddress[13].IN1
wraddress[14] => wraddress[14].IN1
wraddress[15] => wraddress[15].IN1
wraddress[16] => wraddress[16].IN1
wraddress[17] => wraddress[17].IN1
wraddress[18] => wraddress[18].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rdaddress[13] => rdaddress[13].IN1
rdaddress[14] => rdaddress[14].IN1
rdaddress[15] => rdaddress[15].IN1
wrclock => wrclock.IN1
rdclock => rdclock.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|DE2_NET|system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component
wren_a => altsyncram_q7o1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_q7o1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_q7o1:auto_generated.address_a[0]
address_a[1] => altsyncram_q7o1:auto_generated.address_a[1]
address_a[2] => altsyncram_q7o1:auto_generated.address_a[2]
address_a[3] => altsyncram_q7o1:auto_generated.address_a[3]
address_a[4] => altsyncram_q7o1:auto_generated.address_a[4]
address_a[5] => altsyncram_q7o1:auto_generated.address_a[5]
address_a[6] => altsyncram_q7o1:auto_generated.address_a[6]
address_a[7] => altsyncram_q7o1:auto_generated.address_a[7]
address_a[8] => altsyncram_q7o1:auto_generated.address_a[8]
address_a[9] => altsyncram_q7o1:auto_generated.address_a[9]
address_a[10] => altsyncram_q7o1:auto_generated.address_a[10]
address_a[11] => altsyncram_q7o1:auto_generated.address_a[11]
address_a[12] => altsyncram_q7o1:auto_generated.address_a[12]
address_a[13] => altsyncram_q7o1:auto_generated.address_a[13]
address_a[14] => altsyncram_q7o1:auto_generated.address_a[14]
address_a[15] => altsyncram_q7o1:auto_generated.address_a[15]
address_a[16] => altsyncram_q7o1:auto_generated.address_a[16]
address_a[17] => altsyncram_q7o1:auto_generated.address_a[17]
address_a[18] => altsyncram_q7o1:auto_generated.address_a[18]
address_b[0] => altsyncram_q7o1:auto_generated.address_b[0]
address_b[1] => altsyncram_q7o1:auto_generated.address_b[1]
address_b[2] => altsyncram_q7o1:auto_generated.address_b[2]
address_b[3] => altsyncram_q7o1:auto_generated.address_b[3]
address_b[4] => altsyncram_q7o1:auto_generated.address_b[4]
address_b[5] => altsyncram_q7o1:auto_generated.address_b[5]
address_b[6] => altsyncram_q7o1:auto_generated.address_b[6]
address_b[7] => altsyncram_q7o1:auto_generated.address_b[7]
address_b[8] => altsyncram_q7o1:auto_generated.address_b[8]
address_b[9] => altsyncram_q7o1:auto_generated.address_b[9]
address_b[10] => altsyncram_q7o1:auto_generated.address_b[10]
address_b[11] => altsyncram_q7o1:auto_generated.address_b[11]
address_b[12] => altsyncram_q7o1:auto_generated.address_b[12]
address_b[13] => altsyncram_q7o1:auto_generated.address_b[13]
address_b[14] => altsyncram_q7o1:auto_generated.address_b[14]
address_b[15] => altsyncram_q7o1:auto_generated.address_b[15]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q7o1:auto_generated.clock0
clock1 => altsyncram_q7o1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_b[0] <= altsyncram_q7o1:auto_generated.q_b[0]
q_b[1] <= altsyncram_q7o1:auto_generated.q_b[1]
q_b[2] <= altsyncram_q7o1:auto_generated.q_b[2]
q_b[3] <= altsyncram_q7o1:auto_generated.q_b[3]
q_b[4] <= altsyncram_q7o1:auto_generated.q_b[4]
q_b[5] <= altsyncram_q7o1:auto_generated.q_b[5]
q_b[6] <= altsyncram_q7o1:auto_generated.q_b[6]
q_b[7] <= altsyncram_q7o1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_NET|system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated
address_a[0] => altsyncram_p132:altsyncram1.address_b[0]
address_a[1] => altsyncram_p132:altsyncram1.address_b[1]
address_a[2] => altsyncram_p132:altsyncram1.address_b[2]
address_a[3] => altsyncram_p132:altsyncram1.address_b[3]
address_a[4] => altsyncram_p132:altsyncram1.address_b[4]
address_a[5] => altsyncram_p132:altsyncram1.address_b[5]
address_a[6] => altsyncram_p132:altsyncram1.address_b[6]
address_a[7] => altsyncram_p132:altsyncram1.address_b[7]
address_a[8] => altsyncram_p132:altsyncram1.address_b[8]
address_a[9] => altsyncram_p132:altsyncram1.address_b[9]
address_a[10] => altsyncram_p132:altsyncram1.address_b[10]
address_a[11] => altsyncram_p132:altsyncram1.address_b[11]
address_a[12] => altsyncram_p132:altsyncram1.address_b[12]
address_a[13] => altsyncram_p132:altsyncram1.address_b[13]
address_a[14] => altsyncram_p132:altsyncram1.address_b[14]
address_a[15] => altsyncram_p132:altsyncram1.address_b[15]
address_a[16] => altsyncram_p132:altsyncram1.address_b[16]
address_a[17] => altsyncram_p132:altsyncram1.address_b[17]
address_a[18] => altsyncram_p132:altsyncram1.address_b[18]
address_b[0] => altsyncram_p132:altsyncram1.address_a[0]
address_b[1] => altsyncram_p132:altsyncram1.address_a[1]
address_b[2] => altsyncram_p132:altsyncram1.address_a[2]
address_b[3] => altsyncram_p132:altsyncram1.address_a[3]
address_b[4] => altsyncram_p132:altsyncram1.address_a[4]
address_b[5] => altsyncram_p132:altsyncram1.address_a[5]
address_b[6] => altsyncram_p132:altsyncram1.address_a[6]
address_b[7] => altsyncram_p132:altsyncram1.address_a[7]
address_b[8] => altsyncram_p132:altsyncram1.address_a[8]
address_b[9] => altsyncram_p132:altsyncram1.address_a[9]
address_b[10] => altsyncram_p132:altsyncram1.address_a[10]
address_b[11] => altsyncram_p132:altsyncram1.address_a[11]
address_b[12] => altsyncram_p132:altsyncram1.address_a[12]
address_b[13] => altsyncram_p132:altsyncram1.address_a[13]
address_b[14] => altsyncram_p132:altsyncram1.address_a[14]
address_b[15] => altsyncram_p132:altsyncram1.address_a[15]
clock0 => altsyncram_p132:altsyncram1.clock1
clock1 => altsyncram_p132:altsyncram1.clock0
data_a[0] => altsyncram_p132:altsyncram1.data_b[0]
q_b[0] <= altsyncram_p132:altsyncram1.q_a[0]
q_b[1] <= altsyncram_p132:altsyncram1.q_a[1]
q_b[2] <= altsyncram_p132:altsyncram1.q_a[2]
q_b[3] <= altsyncram_p132:altsyncram1.q_a[3]
q_b[4] <= altsyncram_p132:altsyncram1.q_a[4]
q_b[5] <= altsyncram_p132:altsyncram1.q_a[5]
q_b[6] <= altsyncram_p132:altsyncram1.q_a[6]
q_b[7] <= altsyncram_p132:altsyncram1.q_a[7]
wren_a => altsyncram_p132:altsyncram1.clocken1
wren_a => altsyncram_p132:altsyncram1.wren_b


|DE2_NET|system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[0] => ram_block2a23.PORTAADDR
address_a[0] => ram_block2a24.PORTAADDR
address_a[0] => ram_block2a25.PORTAADDR
address_a[0] => ram_block2a26.PORTAADDR
address_a[0] => ram_block2a27.PORTAADDR
address_a[0] => ram_block2a28.PORTAADDR
address_a[0] => ram_block2a29.PORTAADDR
address_a[0] => ram_block2a30.PORTAADDR
address_a[0] => ram_block2a31.PORTAADDR
address_a[0] => ram_block2a32.PORTAADDR
address_a[0] => ram_block2a33.PORTAADDR
address_a[0] => ram_block2a34.PORTAADDR
address_a[0] => ram_block2a35.PORTAADDR
address_a[0] => ram_block2a36.PORTAADDR
address_a[0] => ram_block2a37.PORTAADDR
address_a[0] => ram_block2a38.PORTAADDR
address_a[0] => ram_block2a39.PORTAADDR
address_a[0] => ram_block2a40.PORTAADDR
address_a[0] => ram_block2a41.PORTAADDR
address_a[0] => ram_block2a42.PORTAADDR
address_a[0] => ram_block2a43.PORTAADDR
address_a[0] => ram_block2a44.PORTAADDR
address_a[0] => ram_block2a45.PORTAADDR
address_a[0] => ram_block2a46.PORTAADDR
address_a[0] => ram_block2a47.PORTAADDR
address_a[0] => ram_block2a48.PORTAADDR
address_a[0] => ram_block2a49.PORTAADDR
address_a[0] => ram_block2a50.PORTAADDR
address_a[0] => ram_block2a51.PORTAADDR
address_a[0] => ram_block2a52.PORTAADDR
address_a[0] => ram_block2a53.PORTAADDR
address_a[0] => ram_block2a54.PORTAADDR
address_a[0] => ram_block2a55.PORTAADDR
address_a[0] => ram_block2a56.PORTAADDR
address_a[0] => ram_block2a57.PORTAADDR
address_a[0] => ram_block2a58.PORTAADDR
address_a[0] => ram_block2a59.PORTAADDR
address_a[0] => ram_block2a60.PORTAADDR
address_a[0] => ram_block2a61.PORTAADDR
address_a[0] => ram_block2a62.PORTAADDR
address_a[0] => ram_block2a63.PORTAADDR
address_a[0] => ram_block2a64.PORTAADDR
address_a[0] => ram_block2a65.PORTAADDR
address_a[0] => ram_block2a66.PORTAADDR
address_a[0] => ram_block2a67.PORTAADDR
address_a[0] => ram_block2a68.PORTAADDR
address_a[0] => ram_block2a69.PORTAADDR
address_a[0] => ram_block2a70.PORTAADDR
address_a[0] => ram_block2a71.PORTAADDR
address_a[0] => ram_block2a72.PORTAADDR
address_a[0] => ram_block2a73.PORTAADDR
address_a[0] => ram_block2a74.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[1] => ram_block2a23.PORTAADDR1
address_a[1] => ram_block2a24.PORTAADDR1
address_a[1] => ram_block2a25.PORTAADDR1
address_a[1] => ram_block2a26.PORTAADDR1
address_a[1] => ram_block2a27.PORTAADDR1
address_a[1] => ram_block2a28.PORTAADDR1
address_a[1] => ram_block2a29.PORTAADDR1
address_a[1] => ram_block2a30.PORTAADDR1
address_a[1] => ram_block2a31.PORTAADDR1
address_a[1] => ram_block2a32.PORTAADDR1
address_a[1] => ram_block2a33.PORTAADDR1
address_a[1] => ram_block2a34.PORTAADDR1
address_a[1] => ram_block2a35.PORTAADDR1
address_a[1] => ram_block2a36.PORTAADDR1
address_a[1] => ram_block2a37.PORTAADDR1
address_a[1] => ram_block2a38.PORTAADDR1
address_a[1] => ram_block2a39.PORTAADDR1
address_a[1] => ram_block2a40.PORTAADDR1
address_a[1] => ram_block2a41.PORTAADDR1
address_a[1] => ram_block2a42.PORTAADDR1
address_a[1] => ram_block2a43.PORTAADDR1
address_a[1] => ram_block2a44.PORTAADDR1
address_a[1] => ram_block2a45.PORTAADDR1
address_a[1] => ram_block2a46.PORTAADDR1
address_a[1] => ram_block2a47.PORTAADDR1
address_a[1] => ram_block2a48.PORTAADDR1
address_a[1] => ram_block2a49.PORTAADDR1
address_a[1] => ram_block2a50.PORTAADDR1
address_a[1] => ram_block2a51.PORTAADDR1
address_a[1] => ram_block2a52.PORTAADDR1
address_a[1] => ram_block2a53.PORTAADDR1
address_a[1] => ram_block2a54.PORTAADDR1
address_a[1] => ram_block2a55.PORTAADDR1
address_a[1] => ram_block2a56.PORTAADDR1
address_a[1] => ram_block2a57.PORTAADDR1
address_a[1] => ram_block2a58.PORTAADDR1
address_a[1] => ram_block2a59.PORTAADDR1
address_a[1] => ram_block2a60.PORTAADDR1
address_a[1] => ram_block2a61.PORTAADDR1
address_a[1] => ram_block2a62.PORTAADDR1
address_a[1] => ram_block2a63.PORTAADDR1
address_a[1] => ram_block2a64.PORTAADDR1
address_a[1] => ram_block2a65.PORTAADDR1
address_a[1] => ram_block2a66.PORTAADDR1
address_a[1] => ram_block2a67.PORTAADDR1
address_a[1] => ram_block2a68.PORTAADDR1
address_a[1] => ram_block2a69.PORTAADDR1
address_a[1] => ram_block2a70.PORTAADDR1
address_a[1] => ram_block2a71.PORTAADDR1
address_a[1] => ram_block2a72.PORTAADDR1
address_a[1] => ram_block2a73.PORTAADDR1
address_a[1] => ram_block2a74.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[2] => ram_block2a23.PORTAADDR2
address_a[2] => ram_block2a24.PORTAADDR2
address_a[2] => ram_block2a25.PORTAADDR2
address_a[2] => ram_block2a26.PORTAADDR2
address_a[2] => ram_block2a27.PORTAADDR2
address_a[2] => ram_block2a28.PORTAADDR2
address_a[2] => ram_block2a29.PORTAADDR2
address_a[2] => ram_block2a30.PORTAADDR2
address_a[2] => ram_block2a31.PORTAADDR2
address_a[2] => ram_block2a32.PORTAADDR2
address_a[2] => ram_block2a33.PORTAADDR2
address_a[2] => ram_block2a34.PORTAADDR2
address_a[2] => ram_block2a35.PORTAADDR2
address_a[2] => ram_block2a36.PORTAADDR2
address_a[2] => ram_block2a37.PORTAADDR2
address_a[2] => ram_block2a38.PORTAADDR2
address_a[2] => ram_block2a39.PORTAADDR2
address_a[2] => ram_block2a40.PORTAADDR2
address_a[2] => ram_block2a41.PORTAADDR2
address_a[2] => ram_block2a42.PORTAADDR2
address_a[2] => ram_block2a43.PORTAADDR2
address_a[2] => ram_block2a44.PORTAADDR2
address_a[2] => ram_block2a45.PORTAADDR2
address_a[2] => ram_block2a46.PORTAADDR2
address_a[2] => ram_block2a47.PORTAADDR2
address_a[2] => ram_block2a48.PORTAADDR2
address_a[2] => ram_block2a49.PORTAADDR2
address_a[2] => ram_block2a50.PORTAADDR2
address_a[2] => ram_block2a51.PORTAADDR2
address_a[2] => ram_block2a52.PORTAADDR2
address_a[2] => ram_block2a53.PORTAADDR2
address_a[2] => ram_block2a54.PORTAADDR2
address_a[2] => ram_block2a55.PORTAADDR2
address_a[2] => ram_block2a56.PORTAADDR2
address_a[2] => ram_block2a57.PORTAADDR2
address_a[2] => ram_block2a58.PORTAADDR2
address_a[2] => ram_block2a59.PORTAADDR2
address_a[2] => ram_block2a60.PORTAADDR2
address_a[2] => ram_block2a61.PORTAADDR2
address_a[2] => ram_block2a62.PORTAADDR2
address_a[2] => ram_block2a63.PORTAADDR2
address_a[2] => ram_block2a64.PORTAADDR2
address_a[2] => ram_block2a65.PORTAADDR2
address_a[2] => ram_block2a66.PORTAADDR2
address_a[2] => ram_block2a67.PORTAADDR2
address_a[2] => ram_block2a68.PORTAADDR2
address_a[2] => ram_block2a69.PORTAADDR2
address_a[2] => ram_block2a70.PORTAADDR2
address_a[2] => ram_block2a71.PORTAADDR2
address_a[2] => ram_block2a72.PORTAADDR2
address_a[2] => ram_block2a73.PORTAADDR2
address_a[2] => ram_block2a74.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[3] => ram_block2a22.PORTAADDR3
address_a[3] => ram_block2a23.PORTAADDR3
address_a[3] => ram_block2a24.PORTAADDR3
address_a[3] => ram_block2a25.PORTAADDR3
address_a[3] => ram_block2a26.PORTAADDR3
address_a[3] => ram_block2a27.PORTAADDR3
address_a[3] => ram_block2a28.PORTAADDR3
address_a[3] => ram_block2a29.PORTAADDR3
address_a[3] => ram_block2a30.PORTAADDR3
address_a[3] => ram_block2a31.PORTAADDR3
address_a[3] => ram_block2a32.PORTAADDR3
address_a[3] => ram_block2a33.PORTAADDR3
address_a[3] => ram_block2a34.PORTAADDR3
address_a[3] => ram_block2a35.PORTAADDR3
address_a[3] => ram_block2a36.PORTAADDR3
address_a[3] => ram_block2a37.PORTAADDR3
address_a[3] => ram_block2a38.PORTAADDR3
address_a[3] => ram_block2a39.PORTAADDR3
address_a[3] => ram_block2a40.PORTAADDR3
address_a[3] => ram_block2a41.PORTAADDR3
address_a[3] => ram_block2a42.PORTAADDR3
address_a[3] => ram_block2a43.PORTAADDR3
address_a[3] => ram_block2a44.PORTAADDR3
address_a[3] => ram_block2a45.PORTAADDR3
address_a[3] => ram_block2a46.PORTAADDR3
address_a[3] => ram_block2a47.PORTAADDR3
address_a[3] => ram_block2a48.PORTAADDR3
address_a[3] => ram_block2a49.PORTAADDR3
address_a[3] => ram_block2a50.PORTAADDR3
address_a[3] => ram_block2a51.PORTAADDR3
address_a[3] => ram_block2a52.PORTAADDR3
address_a[3] => ram_block2a53.PORTAADDR3
address_a[3] => ram_block2a54.PORTAADDR3
address_a[3] => ram_block2a55.PORTAADDR3
address_a[3] => ram_block2a56.PORTAADDR3
address_a[3] => ram_block2a57.PORTAADDR3
address_a[3] => ram_block2a58.PORTAADDR3
address_a[3] => ram_block2a59.PORTAADDR3
address_a[3] => ram_block2a60.PORTAADDR3
address_a[3] => ram_block2a61.PORTAADDR3
address_a[3] => ram_block2a62.PORTAADDR3
address_a[3] => ram_block2a63.PORTAADDR3
address_a[3] => ram_block2a64.PORTAADDR3
address_a[3] => ram_block2a65.PORTAADDR3
address_a[3] => ram_block2a66.PORTAADDR3
address_a[3] => ram_block2a67.PORTAADDR3
address_a[3] => ram_block2a68.PORTAADDR3
address_a[3] => ram_block2a69.PORTAADDR3
address_a[3] => ram_block2a70.PORTAADDR3
address_a[3] => ram_block2a71.PORTAADDR3
address_a[3] => ram_block2a72.PORTAADDR3
address_a[3] => ram_block2a73.PORTAADDR3
address_a[3] => ram_block2a74.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_a[4] => ram_block2a22.PORTAADDR4
address_a[4] => ram_block2a23.PORTAADDR4
address_a[4] => ram_block2a24.PORTAADDR4
address_a[4] => ram_block2a25.PORTAADDR4
address_a[4] => ram_block2a26.PORTAADDR4
address_a[4] => ram_block2a27.PORTAADDR4
address_a[4] => ram_block2a28.PORTAADDR4
address_a[4] => ram_block2a29.PORTAADDR4
address_a[4] => ram_block2a30.PORTAADDR4
address_a[4] => ram_block2a31.PORTAADDR4
address_a[4] => ram_block2a32.PORTAADDR4
address_a[4] => ram_block2a33.PORTAADDR4
address_a[4] => ram_block2a34.PORTAADDR4
address_a[4] => ram_block2a35.PORTAADDR4
address_a[4] => ram_block2a36.PORTAADDR4
address_a[4] => ram_block2a37.PORTAADDR4
address_a[4] => ram_block2a38.PORTAADDR4
address_a[4] => ram_block2a39.PORTAADDR4
address_a[4] => ram_block2a40.PORTAADDR4
address_a[4] => ram_block2a41.PORTAADDR4
address_a[4] => ram_block2a42.PORTAADDR4
address_a[4] => ram_block2a43.PORTAADDR4
address_a[4] => ram_block2a44.PORTAADDR4
address_a[4] => ram_block2a45.PORTAADDR4
address_a[4] => ram_block2a46.PORTAADDR4
address_a[4] => ram_block2a47.PORTAADDR4
address_a[4] => ram_block2a48.PORTAADDR4
address_a[4] => ram_block2a49.PORTAADDR4
address_a[4] => ram_block2a50.PORTAADDR4
address_a[4] => ram_block2a51.PORTAADDR4
address_a[4] => ram_block2a52.PORTAADDR4
address_a[4] => ram_block2a53.PORTAADDR4
address_a[4] => ram_block2a54.PORTAADDR4
address_a[4] => ram_block2a55.PORTAADDR4
address_a[4] => ram_block2a56.PORTAADDR4
address_a[4] => ram_block2a57.PORTAADDR4
address_a[4] => ram_block2a58.PORTAADDR4
address_a[4] => ram_block2a59.PORTAADDR4
address_a[4] => ram_block2a60.PORTAADDR4
address_a[4] => ram_block2a61.PORTAADDR4
address_a[4] => ram_block2a62.PORTAADDR4
address_a[4] => ram_block2a63.PORTAADDR4
address_a[4] => ram_block2a64.PORTAADDR4
address_a[4] => ram_block2a65.PORTAADDR4
address_a[4] => ram_block2a66.PORTAADDR4
address_a[4] => ram_block2a67.PORTAADDR4
address_a[4] => ram_block2a68.PORTAADDR4
address_a[4] => ram_block2a69.PORTAADDR4
address_a[4] => ram_block2a70.PORTAADDR4
address_a[4] => ram_block2a71.PORTAADDR4
address_a[4] => ram_block2a72.PORTAADDR4
address_a[4] => ram_block2a73.PORTAADDR4
address_a[4] => ram_block2a74.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[5] => ram_block2a20.PORTAADDR5
address_a[5] => ram_block2a21.PORTAADDR5
address_a[5] => ram_block2a22.PORTAADDR5
address_a[5] => ram_block2a23.PORTAADDR5
address_a[5] => ram_block2a24.PORTAADDR5
address_a[5] => ram_block2a25.PORTAADDR5
address_a[5] => ram_block2a26.PORTAADDR5
address_a[5] => ram_block2a27.PORTAADDR5
address_a[5] => ram_block2a28.PORTAADDR5
address_a[5] => ram_block2a29.PORTAADDR5
address_a[5] => ram_block2a30.PORTAADDR5
address_a[5] => ram_block2a31.PORTAADDR5
address_a[5] => ram_block2a32.PORTAADDR5
address_a[5] => ram_block2a33.PORTAADDR5
address_a[5] => ram_block2a34.PORTAADDR5
address_a[5] => ram_block2a35.PORTAADDR5
address_a[5] => ram_block2a36.PORTAADDR5
address_a[5] => ram_block2a37.PORTAADDR5
address_a[5] => ram_block2a38.PORTAADDR5
address_a[5] => ram_block2a39.PORTAADDR5
address_a[5] => ram_block2a40.PORTAADDR5
address_a[5] => ram_block2a41.PORTAADDR5
address_a[5] => ram_block2a42.PORTAADDR5
address_a[5] => ram_block2a43.PORTAADDR5
address_a[5] => ram_block2a44.PORTAADDR5
address_a[5] => ram_block2a45.PORTAADDR5
address_a[5] => ram_block2a46.PORTAADDR5
address_a[5] => ram_block2a47.PORTAADDR5
address_a[5] => ram_block2a48.PORTAADDR5
address_a[5] => ram_block2a49.PORTAADDR5
address_a[5] => ram_block2a50.PORTAADDR5
address_a[5] => ram_block2a51.PORTAADDR5
address_a[5] => ram_block2a52.PORTAADDR5
address_a[5] => ram_block2a53.PORTAADDR5
address_a[5] => ram_block2a54.PORTAADDR5
address_a[5] => ram_block2a55.PORTAADDR5
address_a[5] => ram_block2a56.PORTAADDR5
address_a[5] => ram_block2a57.PORTAADDR5
address_a[5] => ram_block2a58.PORTAADDR5
address_a[5] => ram_block2a59.PORTAADDR5
address_a[5] => ram_block2a60.PORTAADDR5
address_a[5] => ram_block2a61.PORTAADDR5
address_a[5] => ram_block2a62.PORTAADDR5
address_a[5] => ram_block2a63.PORTAADDR5
address_a[5] => ram_block2a64.PORTAADDR5
address_a[5] => ram_block2a65.PORTAADDR5
address_a[5] => ram_block2a66.PORTAADDR5
address_a[5] => ram_block2a67.PORTAADDR5
address_a[5] => ram_block2a68.PORTAADDR5
address_a[5] => ram_block2a69.PORTAADDR5
address_a[5] => ram_block2a70.PORTAADDR5
address_a[5] => ram_block2a71.PORTAADDR5
address_a[5] => ram_block2a72.PORTAADDR5
address_a[5] => ram_block2a73.PORTAADDR5
address_a[5] => ram_block2a74.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[6] => ram_block2a16.PORTAADDR6
address_a[6] => ram_block2a17.PORTAADDR6
address_a[6] => ram_block2a18.PORTAADDR6
address_a[6] => ram_block2a19.PORTAADDR6
address_a[6] => ram_block2a20.PORTAADDR6
address_a[6] => ram_block2a21.PORTAADDR6
address_a[6] => ram_block2a22.PORTAADDR6
address_a[6] => ram_block2a23.PORTAADDR6
address_a[6] => ram_block2a24.PORTAADDR6
address_a[6] => ram_block2a25.PORTAADDR6
address_a[6] => ram_block2a26.PORTAADDR6
address_a[6] => ram_block2a27.PORTAADDR6
address_a[6] => ram_block2a28.PORTAADDR6
address_a[6] => ram_block2a29.PORTAADDR6
address_a[6] => ram_block2a30.PORTAADDR6
address_a[6] => ram_block2a31.PORTAADDR6
address_a[6] => ram_block2a32.PORTAADDR6
address_a[6] => ram_block2a33.PORTAADDR6
address_a[6] => ram_block2a34.PORTAADDR6
address_a[6] => ram_block2a35.PORTAADDR6
address_a[6] => ram_block2a36.PORTAADDR6
address_a[6] => ram_block2a37.PORTAADDR6
address_a[6] => ram_block2a38.PORTAADDR6
address_a[6] => ram_block2a39.PORTAADDR6
address_a[6] => ram_block2a40.PORTAADDR6
address_a[6] => ram_block2a41.PORTAADDR6
address_a[6] => ram_block2a42.PORTAADDR6
address_a[6] => ram_block2a43.PORTAADDR6
address_a[6] => ram_block2a44.PORTAADDR6
address_a[6] => ram_block2a45.PORTAADDR6
address_a[6] => ram_block2a46.PORTAADDR6
address_a[6] => ram_block2a47.PORTAADDR6
address_a[6] => ram_block2a48.PORTAADDR6
address_a[6] => ram_block2a49.PORTAADDR6
address_a[6] => ram_block2a50.PORTAADDR6
address_a[6] => ram_block2a51.PORTAADDR6
address_a[6] => ram_block2a52.PORTAADDR6
address_a[6] => ram_block2a53.PORTAADDR6
address_a[6] => ram_block2a54.PORTAADDR6
address_a[6] => ram_block2a55.PORTAADDR6
address_a[6] => ram_block2a56.PORTAADDR6
address_a[6] => ram_block2a57.PORTAADDR6
address_a[6] => ram_block2a58.PORTAADDR6
address_a[6] => ram_block2a59.PORTAADDR6
address_a[6] => ram_block2a60.PORTAADDR6
address_a[6] => ram_block2a61.PORTAADDR6
address_a[6] => ram_block2a62.PORTAADDR6
address_a[6] => ram_block2a63.PORTAADDR6
address_a[6] => ram_block2a64.PORTAADDR6
address_a[6] => ram_block2a65.PORTAADDR6
address_a[6] => ram_block2a66.PORTAADDR6
address_a[6] => ram_block2a67.PORTAADDR6
address_a[6] => ram_block2a68.PORTAADDR6
address_a[6] => ram_block2a69.PORTAADDR6
address_a[6] => ram_block2a70.PORTAADDR6
address_a[6] => ram_block2a71.PORTAADDR6
address_a[6] => ram_block2a72.PORTAADDR6
address_a[6] => ram_block2a73.PORTAADDR6
address_a[6] => ram_block2a74.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_a[7] => ram_block2a16.PORTAADDR7
address_a[7] => ram_block2a17.PORTAADDR7
address_a[7] => ram_block2a18.PORTAADDR7
address_a[7] => ram_block2a19.PORTAADDR7
address_a[7] => ram_block2a20.PORTAADDR7
address_a[7] => ram_block2a21.PORTAADDR7
address_a[7] => ram_block2a22.PORTAADDR7
address_a[7] => ram_block2a23.PORTAADDR7
address_a[7] => ram_block2a24.PORTAADDR7
address_a[7] => ram_block2a25.PORTAADDR7
address_a[7] => ram_block2a26.PORTAADDR7
address_a[7] => ram_block2a27.PORTAADDR7
address_a[7] => ram_block2a28.PORTAADDR7
address_a[7] => ram_block2a29.PORTAADDR7
address_a[7] => ram_block2a30.PORTAADDR7
address_a[7] => ram_block2a31.PORTAADDR7
address_a[7] => ram_block2a32.PORTAADDR7
address_a[7] => ram_block2a33.PORTAADDR7
address_a[7] => ram_block2a34.PORTAADDR7
address_a[7] => ram_block2a35.PORTAADDR7
address_a[7] => ram_block2a36.PORTAADDR7
address_a[7] => ram_block2a37.PORTAADDR7
address_a[7] => ram_block2a38.PORTAADDR7
address_a[7] => ram_block2a39.PORTAADDR7
address_a[7] => ram_block2a40.PORTAADDR7
address_a[7] => ram_block2a41.PORTAADDR7
address_a[7] => ram_block2a42.PORTAADDR7
address_a[7] => ram_block2a43.PORTAADDR7
address_a[7] => ram_block2a44.PORTAADDR7
address_a[7] => ram_block2a45.PORTAADDR7
address_a[7] => ram_block2a46.PORTAADDR7
address_a[7] => ram_block2a47.PORTAADDR7
address_a[7] => ram_block2a48.PORTAADDR7
address_a[7] => ram_block2a49.PORTAADDR7
address_a[7] => ram_block2a50.PORTAADDR7
address_a[7] => ram_block2a51.PORTAADDR7
address_a[7] => ram_block2a52.PORTAADDR7
address_a[7] => ram_block2a53.PORTAADDR7
address_a[7] => ram_block2a54.PORTAADDR7
address_a[7] => ram_block2a55.PORTAADDR7
address_a[7] => ram_block2a56.PORTAADDR7
address_a[7] => ram_block2a57.PORTAADDR7
address_a[7] => ram_block2a58.PORTAADDR7
address_a[7] => ram_block2a59.PORTAADDR7
address_a[7] => ram_block2a60.PORTAADDR7
address_a[7] => ram_block2a61.PORTAADDR7
address_a[7] => ram_block2a62.PORTAADDR7
address_a[7] => ram_block2a63.PORTAADDR7
address_a[7] => ram_block2a64.PORTAADDR7
address_a[7] => ram_block2a65.PORTAADDR7
address_a[7] => ram_block2a66.PORTAADDR7
address_a[7] => ram_block2a67.PORTAADDR7
address_a[7] => ram_block2a68.PORTAADDR7
address_a[7] => ram_block2a69.PORTAADDR7
address_a[7] => ram_block2a70.PORTAADDR7
address_a[7] => ram_block2a71.PORTAADDR7
address_a[7] => ram_block2a72.PORTAADDR7
address_a[7] => ram_block2a73.PORTAADDR7
address_a[7] => ram_block2a74.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[8] => ram_block2a15.PORTAADDR8
address_a[8] => ram_block2a16.PORTAADDR8
address_a[8] => ram_block2a17.PORTAADDR8
address_a[8] => ram_block2a18.PORTAADDR8
address_a[8] => ram_block2a19.PORTAADDR8
address_a[8] => ram_block2a20.PORTAADDR8
address_a[8] => ram_block2a21.PORTAADDR8
address_a[8] => ram_block2a22.PORTAADDR8
address_a[8] => ram_block2a23.PORTAADDR8
address_a[8] => ram_block2a24.PORTAADDR8
address_a[8] => ram_block2a25.PORTAADDR8
address_a[8] => ram_block2a26.PORTAADDR8
address_a[8] => ram_block2a27.PORTAADDR8
address_a[8] => ram_block2a28.PORTAADDR8
address_a[8] => ram_block2a29.PORTAADDR8
address_a[8] => ram_block2a30.PORTAADDR8
address_a[8] => ram_block2a31.PORTAADDR8
address_a[8] => ram_block2a32.PORTAADDR8
address_a[8] => ram_block2a33.PORTAADDR8
address_a[8] => ram_block2a34.PORTAADDR8
address_a[8] => ram_block2a35.PORTAADDR8
address_a[8] => ram_block2a36.PORTAADDR8
address_a[8] => ram_block2a37.PORTAADDR8
address_a[8] => ram_block2a38.PORTAADDR8
address_a[8] => ram_block2a39.PORTAADDR8
address_a[8] => ram_block2a40.PORTAADDR8
address_a[8] => ram_block2a41.PORTAADDR8
address_a[8] => ram_block2a42.PORTAADDR8
address_a[8] => ram_block2a43.PORTAADDR8
address_a[8] => ram_block2a44.PORTAADDR8
address_a[8] => ram_block2a45.PORTAADDR8
address_a[8] => ram_block2a46.PORTAADDR8
address_a[8] => ram_block2a47.PORTAADDR8
address_a[8] => ram_block2a48.PORTAADDR8
address_a[8] => ram_block2a49.PORTAADDR8
address_a[8] => ram_block2a50.PORTAADDR8
address_a[8] => ram_block2a51.PORTAADDR8
address_a[8] => ram_block2a52.PORTAADDR8
address_a[8] => ram_block2a53.PORTAADDR8
address_a[8] => ram_block2a54.PORTAADDR8
address_a[8] => ram_block2a55.PORTAADDR8
address_a[8] => ram_block2a56.PORTAADDR8
address_a[8] => ram_block2a57.PORTAADDR8
address_a[8] => ram_block2a58.PORTAADDR8
address_a[8] => ram_block2a59.PORTAADDR8
address_a[8] => ram_block2a60.PORTAADDR8
address_a[8] => ram_block2a61.PORTAADDR8
address_a[8] => ram_block2a62.PORTAADDR8
address_a[8] => ram_block2a63.PORTAADDR8
address_a[8] => ram_block2a64.PORTAADDR8
address_a[8] => ram_block2a65.PORTAADDR8
address_a[8] => ram_block2a66.PORTAADDR8
address_a[8] => ram_block2a67.PORTAADDR8
address_a[8] => ram_block2a68.PORTAADDR8
address_a[8] => ram_block2a69.PORTAADDR8
address_a[8] => ram_block2a70.PORTAADDR8
address_a[8] => ram_block2a71.PORTAADDR8
address_a[8] => ram_block2a72.PORTAADDR8
address_a[8] => ram_block2a73.PORTAADDR8
address_a[8] => ram_block2a74.PORTAADDR8
address_a[9] => address_reg_a[0].DATAIN
address_a[9] => decode_1qa:decode3.data[0]
address_a[9] => decode_1qa:decode_a.data[0]
address_a[10] => address_reg_a[1].DATAIN
address_a[10] => decode_1qa:decode3.data[1]
address_a[10] => decode_1qa:decode_a.data[1]
address_a[11] => address_reg_a[2].DATAIN
address_a[11] => decode_1qa:decode3.data[2]
address_a[11] => decode_1qa:decode_a.data[2]
address_a[12] => address_reg_a[3].DATAIN
address_a[12] => decode_1qa:decode3.data[3]
address_a[12] => decode_1qa:decode_a.data[3]
address_a[13] => address_reg_a[4].DATAIN
address_a[13] => decode_1qa:decode3.data[4]
address_a[13] => decode_1qa:decode_a.data[4]
address_a[14] => address_reg_a[5].DATAIN
address_a[14] => decode_1qa:decode3.data[5]
address_a[14] => decode_1qa:decode_a.data[5]
address_a[15] => address_reg_a[6].DATAIN
address_a[15] => decode_1qa:decode3.data[6]
address_a[15] => decode_1qa:decode_a.data[6]
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[0] => ram_block2a16.PORTBADDR
address_b[0] => ram_block2a17.PORTBADDR
address_b[0] => ram_block2a18.PORTBADDR
address_b[0] => ram_block2a19.PORTBADDR
address_b[0] => ram_block2a20.PORTBADDR
address_b[0] => ram_block2a21.PORTBADDR
address_b[0] => ram_block2a22.PORTBADDR
address_b[0] => ram_block2a23.PORTBADDR
address_b[0] => ram_block2a24.PORTBADDR
address_b[0] => ram_block2a25.PORTBADDR
address_b[0] => ram_block2a26.PORTBADDR
address_b[0] => ram_block2a27.PORTBADDR
address_b[0] => ram_block2a28.PORTBADDR
address_b[0] => ram_block2a29.PORTBADDR
address_b[0] => ram_block2a30.PORTBADDR
address_b[0] => ram_block2a31.PORTBADDR
address_b[0] => ram_block2a32.PORTBADDR
address_b[0] => ram_block2a33.PORTBADDR
address_b[0] => ram_block2a34.PORTBADDR
address_b[0] => ram_block2a35.PORTBADDR
address_b[0] => ram_block2a36.PORTBADDR
address_b[0] => ram_block2a37.PORTBADDR
address_b[0] => ram_block2a38.PORTBADDR
address_b[0] => ram_block2a39.PORTBADDR
address_b[0] => ram_block2a40.PORTBADDR
address_b[0] => ram_block2a41.PORTBADDR
address_b[0] => ram_block2a42.PORTBADDR
address_b[0] => ram_block2a43.PORTBADDR
address_b[0] => ram_block2a44.PORTBADDR
address_b[0] => ram_block2a45.PORTBADDR
address_b[0] => ram_block2a46.PORTBADDR
address_b[0] => ram_block2a47.PORTBADDR
address_b[0] => ram_block2a48.PORTBADDR
address_b[0] => ram_block2a49.PORTBADDR
address_b[0] => ram_block2a50.PORTBADDR
address_b[0] => ram_block2a51.PORTBADDR
address_b[0] => ram_block2a52.PORTBADDR
address_b[0] => ram_block2a53.PORTBADDR
address_b[0] => ram_block2a54.PORTBADDR
address_b[0] => ram_block2a55.PORTBADDR
address_b[0] => ram_block2a56.PORTBADDR
address_b[0] => ram_block2a57.PORTBADDR
address_b[0] => ram_block2a58.PORTBADDR
address_b[0] => ram_block2a59.PORTBADDR
address_b[0] => ram_block2a60.PORTBADDR
address_b[0] => ram_block2a61.PORTBADDR
address_b[0] => ram_block2a62.PORTBADDR
address_b[0] => ram_block2a63.PORTBADDR
address_b[0] => ram_block2a64.PORTBADDR
address_b[0] => ram_block2a65.PORTBADDR
address_b[0] => ram_block2a66.PORTBADDR
address_b[0] => ram_block2a67.PORTBADDR
address_b[0] => ram_block2a68.PORTBADDR
address_b[0] => ram_block2a69.PORTBADDR
address_b[0] => ram_block2a70.PORTBADDR
address_b[0] => ram_block2a71.PORTBADDR
address_b[0] => ram_block2a72.PORTBADDR
address_b[0] => ram_block2a73.PORTBADDR
address_b[0] => ram_block2a74.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[1] => ram_block2a16.PORTBADDR1
address_b[1] => ram_block2a17.PORTBADDR1
address_b[1] => ram_block2a18.PORTBADDR1
address_b[1] => ram_block2a19.PORTBADDR1
address_b[1] => ram_block2a20.PORTBADDR1
address_b[1] => ram_block2a21.PORTBADDR1
address_b[1] => ram_block2a22.PORTBADDR1
address_b[1] => ram_block2a23.PORTBADDR1
address_b[1] => ram_block2a24.PORTBADDR1
address_b[1] => ram_block2a25.PORTBADDR1
address_b[1] => ram_block2a26.PORTBADDR1
address_b[1] => ram_block2a27.PORTBADDR1
address_b[1] => ram_block2a28.PORTBADDR1
address_b[1] => ram_block2a29.PORTBADDR1
address_b[1] => ram_block2a30.PORTBADDR1
address_b[1] => ram_block2a31.PORTBADDR1
address_b[1] => ram_block2a32.PORTBADDR1
address_b[1] => ram_block2a33.PORTBADDR1
address_b[1] => ram_block2a34.PORTBADDR1
address_b[1] => ram_block2a35.PORTBADDR1
address_b[1] => ram_block2a36.PORTBADDR1
address_b[1] => ram_block2a37.PORTBADDR1
address_b[1] => ram_block2a38.PORTBADDR1
address_b[1] => ram_block2a39.PORTBADDR1
address_b[1] => ram_block2a40.PORTBADDR1
address_b[1] => ram_block2a41.PORTBADDR1
address_b[1] => ram_block2a42.PORTBADDR1
address_b[1] => ram_block2a43.PORTBADDR1
address_b[1] => ram_block2a44.PORTBADDR1
address_b[1] => ram_block2a45.PORTBADDR1
address_b[1] => ram_block2a46.PORTBADDR1
address_b[1] => ram_block2a47.PORTBADDR1
address_b[1] => ram_block2a48.PORTBADDR1
address_b[1] => ram_block2a49.PORTBADDR1
address_b[1] => ram_block2a50.PORTBADDR1
address_b[1] => ram_block2a51.PORTBADDR1
address_b[1] => ram_block2a52.PORTBADDR1
address_b[1] => ram_block2a53.PORTBADDR1
address_b[1] => ram_block2a54.PORTBADDR1
address_b[1] => ram_block2a55.PORTBADDR1
address_b[1] => ram_block2a56.PORTBADDR1
address_b[1] => ram_block2a57.PORTBADDR1
address_b[1] => ram_block2a58.PORTBADDR1
address_b[1] => ram_block2a59.PORTBADDR1
address_b[1] => ram_block2a60.PORTBADDR1
address_b[1] => ram_block2a61.PORTBADDR1
address_b[1] => ram_block2a62.PORTBADDR1
address_b[1] => ram_block2a63.PORTBADDR1
address_b[1] => ram_block2a64.PORTBADDR1
address_b[1] => ram_block2a65.PORTBADDR1
address_b[1] => ram_block2a66.PORTBADDR1
address_b[1] => ram_block2a67.PORTBADDR1
address_b[1] => ram_block2a68.PORTBADDR1
address_b[1] => ram_block2a69.PORTBADDR1
address_b[1] => ram_block2a70.PORTBADDR1
address_b[1] => ram_block2a71.PORTBADDR1
address_b[1] => ram_block2a72.PORTBADDR1
address_b[1] => ram_block2a73.PORTBADDR1
address_b[1] => ram_block2a74.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[2] => ram_block2a16.PORTBADDR2
address_b[2] => ram_block2a17.PORTBADDR2
address_b[2] => ram_block2a18.PORTBADDR2
address_b[2] => ram_block2a19.PORTBADDR2
address_b[2] => ram_block2a20.PORTBADDR2
address_b[2] => ram_block2a21.PORTBADDR2
address_b[2] => ram_block2a22.PORTBADDR2
address_b[2] => ram_block2a23.PORTBADDR2
address_b[2] => ram_block2a24.PORTBADDR2
address_b[2] => ram_block2a25.PORTBADDR2
address_b[2] => ram_block2a26.PORTBADDR2
address_b[2] => ram_block2a27.PORTBADDR2
address_b[2] => ram_block2a28.PORTBADDR2
address_b[2] => ram_block2a29.PORTBADDR2
address_b[2] => ram_block2a30.PORTBADDR2
address_b[2] => ram_block2a31.PORTBADDR2
address_b[2] => ram_block2a32.PORTBADDR2
address_b[2] => ram_block2a33.PORTBADDR2
address_b[2] => ram_block2a34.PORTBADDR2
address_b[2] => ram_block2a35.PORTBADDR2
address_b[2] => ram_block2a36.PORTBADDR2
address_b[2] => ram_block2a37.PORTBADDR2
address_b[2] => ram_block2a38.PORTBADDR2
address_b[2] => ram_block2a39.PORTBADDR2
address_b[2] => ram_block2a40.PORTBADDR2
address_b[2] => ram_block2a41.PORTBADDR2
address_b[2] => ram_block2a42.PORTBADDR2
address_b[2] => ram_block2a43.PORTBADDR2
address_b[2] => ram_block2a44.PORTBADDR2
address_b[2] => ram_block2a45.PORTBADDR2
address_b[2] => ram_block2a46.PORTBADDR2
address_b[2] => ram_block2a47.PORTBADDR2
address_b[2] => ram_block2a48.PORTBADDR2
address_b[2] => ram_block2a49.PORTBADDR2
address_b[2] => ram_block2a50.PORTBADDR2
address_b[2] => ram_block2a51.PORTBADDR2
address_b[2] => ram_block2a52.PORTBADDR2
address_b[2] => ram_block2a53.PORTBADDR2
address_b[2] => ram_block2a54.PORTBADDR2
address_b[2] => ram_block2a55.PORTBADDR2
address_b[2] => ram_block2a56.PORTBADDR2
address_b[2] => ram_block2a57.PORTBADDR2
address_b[2] => ram_block2a58.PORTBADDR2
address_b[2] => ram_block2a59.PORTBADDR2
address_b[2] => ram_block2a60.PORTBADDR2
address_b[2] => ram_block2a61.PORTBADDR2
address_b[2] => ram_block2a62.PORTBADDR2
address_b[2] => ram_block2a63.PORTBADDR2
address_b[2] => ram_block2a64.PORTBADDR2
address_b[2] => ram_block2a65.PORTBADDR2
address_b[2] => ram_block2a66.PORTBADDR2
address_b[2] => ram_block2a67.PORTBADDR2
address_b[2] => ram_block2a68.PORTBADDR2
address_b[2] => ram_block2a69.PORTBADDR2
address_b[2] => ram_block2a70.PORTBADDR2
address_b[2] => ram_block2a71.PORTBADDR2
address_b[2] => ram_block2a72.PORTBADDR2
address_b[2] => ram_block2a73.PORTBADDR2
address_b[2] => ram_block2a74.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[3] => ram_block2a16.PORTBADDR3
address_b[3] => ram_block2a17.PORTBADDR3
address_b[3] => ram_block2a18.PORTBADDR3
address_b[3] => ram_block2a19.PORTBADDR3
address_b[3] => ram_block2a20.PORTBADDR3
address_b[3] => ram_block2a21.PORTBADDR3
address_b[3] => ram_block2a22.PORTBADDR3
address_b[3] => ram_block2a23.PORTBADDR3
address_b[3] => ram_block2a24.PORTBADDR3
address_b[3] => ram_block2a25.PORTBADDR3
address_b[3] => ram_block2a26.PORTBADDR3
address_b[3] => ram_block2a27.PORTBADDR3
address_b[3] => ram_block2a28.PORTBADDR3
address_b[3] => ram_block2a29.PORTBADDR3
address_b[3] => ram_block2a30.PORTBADDR3
address_b[3] => ram_block2a31.PORTBADDR3
address_b[3] => ram_block2a32.PORTBADDR3
address_b[3] => ram_block2a33.PORTBADDR3
address_b[3] => ram_block2a34.PORTBADDR3
address_b[3] => ram_block2a35.PORTBADDR3
address_b[3] => ram_block2a36.PORTBADDR3
address_b[3] => ram_block2a37.PORTBADDR3
address_b[3] => ram_block2a38.PORTBADDR3
address_b[3] => ram_block2a39.PORTBADDR3
address_b[3] => ram_block2a40.PORTBADDR3
address_b[3] => ram_block2a41.PORTBADDR3
address_b[3] => ram_block2a42.PORTBADDR3
address_b[3] => ram_block2a43.PORTBADDR3
address_b[3] => ram_block2a44.PORTBADDR3
address_b[3] => ram_block2a45.PORTBADDR3
address_b[3] => ram_block2a46.PORTBADDR3
address_b[3] => ram_block2a47.PORTBADDR3
address_b[3] => ram_block2a48.PORTBADDR3
address_b[3] => ram_block2a49.PORTBADDR3
address_b[3] => ram_block2a50.PORTBADDR3
address_b[3] => ram_block2a51.PORTBADDR3
address_b[3] => ram_block2a52.PORTBADDR3
address_b[3] => ram_block2a53.PORTBADDR3
address_b[3] => ram_block2a54.PORTBADDR3
address_b[3] => ram_block2a55.PORTBADDR3
address_b[3] => ram_block2a56.PORTBADDR3
address_b[3] => ram_block2a57.PORTBADDR3
address_b[3] => ram_block2a58.PORTBADDR3
address_b[3] => ram_block2a59.PORTBADDR3
address_b[3] => ram_block2a60.PORTBADDR3
address_b[3] => ram_block2a61.PORTBADDR3
address_b[3] => ram_block2a62.PORTBADDR3
address_b[3] => ram_block2a63.PORTBADDR3
address_b[3] => ram_block2a64.PORTBADDR3
address_b[3] => ram_block2a65.PORTBADDR3
address_b[3] => ram_block2a66.PORTBADDR3
address_b[3] => ram_block2a67.PORTBADDR3
address_b[3] => ram_block2a68.PORTBADDR3
address_b[3] => ram_block2a69.PORTBADDR3
address_b[3] => ram_block2a70.PORTBADDR3
address_b[3] => ram_block2a71.PORTBADDR3
address_b[3] => ram_block2a72.PORTBADDR3
address_b[3] => ram_block2a73.PORTBADDR3
address_b[3] => ram_block2a74.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[4] => ram_block2a16.PORTBADDR4
address_b[4] => ram_block2a17.PORTBADDR4
address_b[4] => ram_block2a18.PORTBADDR4
address_b[4] => ram_block2a19.PORTBADDR4
address_b[4] => ram_block2a20.PORTBADDR4
address_b[4] => ram_block2a21.PORTBADDR4
address_b[4] => ram_block2a22.PORTBADDR4
address_b[4] => ram_block2a23.PORTBADDR4
address_b[4] => ram_block2a24.PORTBADDR4
address_b[4] => ram_block2a25.PORTBADDR4
address_b[4] => ram_block2a26.PORTBADDR4
address_b[4] => ram_block2a27.PORTBADDR4
address_b[4] => ram_block2a28.PORTBADDR4
address_b[4] => ram_block2a29.PORTBADDR4
address_b[4] => ram_block2a30.PORTBADDR4
address_b[4] => ram_block2a31.PORTBADDR4
address_b[4] => ram_block2a32.PORTBADDR4
address_b[4] => ram_block2a33.PORTBADDR4
address_b[4] => ram_block2a34.PORTBADDR4
address_b[4] => ram_block2a35.PORTBADDR4
address_b[4] => ram_block2a36.PORTBADDR4
address_b[4] => ram_block2a37.PORTBADDR4
address_b[4] => ram_block2a38.PORTBADDR4
address_b[4] => ram_block2a39.PORTBADDR4
address_b[4] => ram_block2a40.PORTBADDR4
address_b[4] => ram_block2a41.PORTBADDR4
address_b[4] => ram_block2a42.PORTBADDR4
address_b[4] => ram_block2a43.PORTBADDR4
address_b[4] => ram_block2a44.PORTBADDR4
address_b[4] => ram_block2a45.PORTBADDR4
address_b[4] => ram_block2a46.PORTBADDR4
address_b[4] => ram_block2a47.PORTBADDR4
address_b[4] => ram_block2a48.PORTBADDR4
address_b[4] => ram_block2a49.PORTBADDR4
address_b[4] => ram_block2a50.PORTBADDR4
address_b[4] => ram_block2a51.PORTBADDR4
address_b[4] => ram_block2a52.PORTBADDR4
address_b[4] => ram_block2a53.PORTBADDR4
address_b[4] => ram_block2a54.PORTBADDR4
address_b[4] => ram_block2a55.PORTBADDR4
address_b[4] => ram_block2a56.PORTBADDR4
address_b[4] => ram_block2a57.PORTBADDR4
address_b[4] => ram_block2a58.PORTBADDR4
address_b[4] => ram_block2a59.PORTBADDR4
address_b[4] => ram_block2a60.PORTBADDR4
address_b[4] => ram_block2a61.PORTBADDR4
address_b[4] => ram_block2a62.PORTBADDR4
address_b[4] => ram_block2a63.PORTBADDR4
address_b[4] => ram_block2a64.PORTBADDR4
address_b[4] => ram_block2a65.PORTBADDR4
address_b[4] => ram_block2a66.PORTBADDR4
address_b[4] => ram_block2a67.PORTBADDR4
address_b[4] => ram_block2a68.PORTBADDR4
address_b[4] => ram_block2a69.PORTBADDR4
address_b[4] => ram_block2a70.PORTBADDR4
address_b[4] => ram_block2a71.PORTBADDR4
address_b[4] => ram_block2a72.PORTBADDR4
address_b[4] => ram_block2a73.PORTBADDR4
address_b[4] => ram_block2a74.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[5] => ram_block2a16.PORTBADDR5
address_b[5] => ram_block2a17.PORTBADDR5
address_b[5] => ram_block2a18.PORTBADDR5
address_b[5] => ram_block2a19.PORTBADDR5
address_b[5] => ram_block2a20.PORTBADDR5
address_b[5] => ram_block2a21.PORTBADDR5
address_b[5] => ram_block2a22.PORTBADDR5
address_b[5] => ram_block2a23.PORTBADDR5
address_b[5] => ram_block2a24.PORTBADDR5
address_b[5] => ram_block2a25.PORTBADDR5
address_b[5] => ram_block2a26.PORTBADDR5
address_b[5] => ram_block2a27.PORTBADDR5
address_b[5] => ram_block2a28.PORTBADDR5
address_b[5] => ram_block2a29.PORTBADDR5
address_b[5] => ram_block2a30.PORTBADDR5
address_b[5] => ram_block2a31.PORTBADDR5
address_b[5] => ram_block2a32.PORTBADDR5
address_b[5] => ram_block2a33.PORTBADDR5
address_b[5] => ram_block2a34.PORTBADDR5
address_b[5] => ram_block2a35.PORTBADDR5
address_b[5] => ram_block2a36.PORTBADDR5
address_b[5] => ram_block2a37.PORTBADDR5
address_b[5] => ram_block2a38.PORTBADDR5
address_b[5] => ram_block2a39.PORTBADDR5
address_b[5] => ram_block2a40.PORTBADDR5
address_b[5] => ram_block2a41.PORTBADDR5
address_b[5] => ram_block2a42.PORTBADDR5
address_b[5] => ram_block2a43.PORTBADDR5
address_b[5] => ram_block2a44.PORTBADDR5
address_b[5] => ram_block2a45.PORTBADDR5
address_b[5] => ram_block2a46.PORTBADDR5
address_b[5] => ram_block2a47.PORTBADDR5
address_b[5] => ram_block2a48.PORTBADDR5
address_b[5] => ram_block2a49.PORTBADDR5
address_b[5] => ram_block2a50.PORTBADDR5
address_b[5] => ram_block2a51.PORTBADDR5
address_b[5] => ram_block2a52.PORTBADDR5
address_b[5] => ram_block2a53.PORTBADDR5
address_b[5] => ram_block2a54.PORTBADDR5
address_b[5] => ram_block2a55.PORTBADDR5
address_b[5] => ram_block2a56.PORTBADDR5
address_b[5] => ram_block2a57.PORTBADDR5
address_b[5] => ram_block2a58.PORTBADDR5
address_b[5] => ram_block2a59.PORTBADDR5
address_b[5] => ram_block2a60.PORTBADDR5
address_b[5] => ram_block2a61.PORTBADDR5
address_b[5] => ram_block2a62.PORTBADDR5
address_b[5] => ram_block2a63.PORTBADDR5
address_b[5] => ram_block2a64.PORTBADDR5
address_b[5] => ram_block2a65.PORTBADDR5
address_b[5] => ram_block2a66.PORTBADDR5
address_b[5] => ram_block2a67.PORTBADDR5
address_b[5] => ram_block2a68.PORTBADDR5
address_b[5] => ram_block2a69.PORTBADDR5
address_b[5] => ram_block2a70.PORTBADDR5
address_b[5] => ram_block2a71.PORTBADDR5
address_b[5] => ram_block2a72.PORTBADDR5
address_b[5] => ram_block2a73.PORTBADDR5
address_b[5] => ram_block2a74.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[6] => ram_block2a16.PORTBADDR6
address_b[6] => ram_block2a17.PORTBADDR6
address_b[6] => ram_block2a18.PORTBADDR6
address_b[6] => ram_block2a19.PORTBADDR6
address_b[6] => ram_block2a20.PORTBADDR6
address_b[6] => ram_block2a21.PORTBADDR6
address_b[6] => ram_block2a22.PORTBADDR6
address_b[6] => ram_block2a23.PORTBADDR6
address_b[6] => ram_block2a24.PORTBADDR6
address_b[6] => ram_block2a25.PORTBADDR6
address_b[6] => ram_block2a26.PORTBADDR6
address_b[6] => ram_block2a27.PORTBADDR6
address_b[6] => ram_block2a28.PORTBADDR6
address_b[6] => ram_block2a29.PORTBADDR6
address_b[6] => ram_block2a30.PORTBADDR6
address_b[6] => ram_block2a31.PORTBADDR6
address_b[6] => ram_block2a32.PORTBADDR6
address_b[6] => ram_block2a33.PORTBADDR6
address_b[6] => ram_block2a34.PORTBADDR6
address_b[6] => ram_block2a35.PORTBADDR6
address_b[6] => ram_block2a36.PORTBADDR6
address_b[6] => ram_block2a37.PORTBADDR6
address_b[6] => ram_block2a38.PORTBADDR6
address_b[6] => ram_block2a39.PORTBADDR6
address_b[6] => ram_block2a40.PORTBADDR6
address_b[6] => ram_block2a41.PORTBADDR6
address_b[6] => ram_block2a42.PORTBADDR6
address_b[6] => ram_block2a43.PORTBADDR6
address_b[6] => ram_block2a44.PORTBADDR6
address_b[6] => ram_block2a45.PORTBADDR6
address_b[6] => ram_block2a46.PORTBADDR6
address_b[6] => ram_block2a47.PORTBADDR6
address_b[6] => ram_block2a48.PORTBADDR6
address_b[6] => ram_block2a49.PORTBADDR6
address_b[6] => ram_block2a50.PORTBADDR6
address_b[6] => ram_block2a51.PORTBADDR6
address_b[6] => ram_block2a52.PORTBADDR6
address_b[6] => ram_block2a53.PORTBADDR6
address_b[6] => ram_block2a54.PORTBADDR6
address_b[6] => ram_block2a55.PORTBADDR6
address_b[6] => ram_block2a56.PORTBADDR6
address_b[6] => ram_block2a57.PORTBADDR6
address_b[6] => ram_block2a58.PORTBADDR6
address_b[6] => ram_block2a59.PORTBADDR6
address_b[6] => ram_block2a60.PORTBADDR6
address_b[6] => ram_block2a61.PORTBADDR6
address_b[6] => ram_block2a62.PORTBADDR6
address_b[6] => ram_block2a63.PORTBADDR6
address_b[6] => ram_block2a64.PORTBADDR6
address_b[6] => ram_block2a65.PORTBADDR6
address_b[6] => ram_block2a66.PORTBADDR6
address_b[6] => ram_block2a67.PORTBADDR6
address_b[6] => ram_block2a68.PORTBADDR6
address_b[6] => ram_block2a69.PORTBADDR6
address_b[6] => ram_block2a70.PORTBADDR6
address_b[6] => ram_block2a71.PORTBADDR6
address_b[6] => ram_block2a72.PORTBADDR6
address_b[6] => ram_block2a73.PORTBADDR6
address_b[6] => ram_block2a74.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[7] => ram_block2a14.PORTBADDR7
address_b[7] => ram_block2a15.PORTBADDR7
address_b[7] => ram_block2a16.PORTBADDR7
address_b[7] => ram_block2a17.PORTBADDR7
address_b[7] => ram_block2a18.PORTBADDR7
address_b[7] => ram_block2a19.PORTBADDR7
address_b[7] => ram_block2a20.PORTBADDR7
address_b[7] => ram_block2a21.PORTBADDR7
address_b[7] => ram_block2a22.PORTBADDR7
address_b[7] => ram_block2a23.PORTBADDR7
address_b[7] => ram_block2a24.PORTBADDR7
address_b[7] => ram_block2a25.PORTBADDR7
address_b[7] => ram_block2a26.PORTBADDR7
address_b[7] => ram_block2a27.PORTBADDR7
address_b[7] => ram_block2a28.PORTBADDR7
address_b[7] => ram_block2a29.PORTBADDR7
address_b[7] => ram_block2a30.PORTBADDR7
address_b[7] => ram_block2a31.PORTBADDR7
address_b[7] => ram_block2a32.PORTBADDR7
address_b[7] => ram_block2a33.PORTBADDR7
address_b[7] => ram_block2a34.PORTBADDR7
address_b[7] => ram_block2a35.PORTBADDR7
address_b[7] => ram_block2a36.PORTBADDR7
address_b[7] => ram_block2a37.PORTBADDR7
address_b[7] => ram_block2a38.PORTBADDR7
address_b[7] => ram_block2a39.PORTBADDR7
address_b[7] => ram_block2a40.PORTBADDR7
address_b[7] => ram_block2a41.PORTBADDR7
address_b[7] => ram_block2a42.PORTBADDR7
address_b[7] => ram_block2a43.PORTBADDR7
address_b[7] => ram_block2a44.PORTBADDR7
address_b[7] => ram_block2a45.PORTBADDR7
address_b[7] => ram_block2a46.PORTBADDR7
address_b[7] => ram_block2a47.PORTBADDR7
address_b[7] => ram_block2a48.PORTBADDR7
address_b[7] => ram_block2a49.PORTBADDR7
address_b[7] => ram_block2a50.PORTBADDR7
address_b[7] => ram_block2a51.PORTBADDR7
address_b[7] => ram_block2a52.PORTBADDR7
address_b[7] => ram_block2a53.PORTBADDR7
address_b[7] => ram_block2a54.PORTBADDR7
address_b[7] => ram_block2a55.PORTBADDR7
address_b[7] => ram_block2a56.PORTBADDR7
address_b[7] => ram_block2a57.PORTBADDR7
address_b[7] => ram_block2a58.PORTBADDR7
address_b[7] => ram_block2a59.PORTBADDR7
address_b[7] => ram_block2a60.PORTBADDR7
address_b[7] => ram_block2a61.PORTBADDR7
address_b[7] => ram_block2a62.PORTBADDR7
address_b[7] => ram_block2a63.PORTBADDR7
address_b[7] => ram_block2a64.PORTBADDR7
address_b[7] => ram_block2a65.PORTBADDR7
address_b[7] => ram_block2a66.PORTBADDR7
address_b[7] => ram_block2a67.PORTBADDR7
address_b[7] => ram_block2a68.PORTBADDR7
address_b[7] => ram_block2a69.PORTBADDR7
address_b[7] => ram_block2a70.PORTBADDR7
address_b[7] => ram_block2a71.PORTBADDR7
address_b[7] => ram_block2a72.PORTBADDR7
address_b[7] => ram_block2a73.PORTBADDR7
address_b[7] => ram_block2a74.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
address_b[8] => ram_block2a13.PORTBADDR8
address_b[8] => ram_block2a14.PORTBADDR8
address_b[8] => ram_block2a15.PORTBADDR8
address_b[8] => ram_block2a16.PORTBADDR8
address_b[8] => ram_block2a17.PORTBADDR8
address_b[8] => ram_block2a18.PORTBADDR8
address_b[8] => ram_block2a19.PORTBADDR8
address_b[8] => ram_block2a20.PORTBADDR8
address_b[8] => ram_block2a21.PORTBADDR8
address_b[8] => ram_block2a22.PORTBADDR8
address_b[8] => ram_block2a23.PORTBADDR8
address_b[8] => ram_block2a24.PORTBADDR8
address_b[8] => ram_block2a25.PORTBADDR8
address_b[8] => ram_block2a26.PORTBADDR8
address_b[8] => ram_block2a27.PORTBADDR8
address_b[8] => ram_block2a28.PORTBADDR8
address_b[8] => ram_block2a29.PORTBADDR8
address_b[8] => ram_block2a30.PORTBADDR8
address_b[8] => ram_block2a31.PORTBADDR8
address_b[8] => ram_block2a32.PORTBADDR8
address_b[8] => ram_block2a33.PORTBADDR8
address_b[8] => ram_block2a34.PORTBADDR8
address_b[8] => ram_block2a35.PORTBADDR8
address_b[8] => ram_block2a36.PORTBADDR8
address_b[8] => ram_block2a37.PORTBADDR8
address_b[8] => ram_block2a38.PORTBADDR8
address_b[8] => ram_block2a39.PORTBADDR8
address_b[8] => ram_block2a40.PORTBADDR8
address_b[8] => ram_block2a41.PORTBADDR8
address_b[8] => ram_block2a42.PORTBADDR8
address_b[8] => ram_block2a43.PORTBADDR8
address_b[8] => ram_block2a44.PORTBADDR8
address_b[8] => ram_block2a45.PORTBADDR8
address_b[8] => ram_block2a46.PORTBADDR8
address_b[8] => ram_block2a47.PORTBADDR8
address_b[8] => ram_block2a48.PORTBADDR8
address_b[8] => ram_block2a49.PORTBADDR8
address_b[8] => ram_block2a50.PORTBADDR8
address_b[8] => ram_block2a51.PORTBADDR8
address_b[8] => ram_block2a52.PORTBADDR8
address_b[8] => ram_block2a53.PORTBADDR8
address_b[8] => ram_block2a54.PORTBADDR8
address_b[8] => ram_block2a55.PORTBADDR8
address_b[8] => ram_block2a56.PORTBADDR8
address_b[8] => ram_block2a57.PORTBADDR8
address_b[8] => ram_block2a58.PORTBADDR8
address_b[8] => ram_block2a59.PORTBADDR8
address_b[8] => ram_block2a60.PORTBADDR8
address_b[8] => ram_block2a61.PORTBADDR8
address_b[8] => ram_block2a62.PORTBADDR8
address_b[8] => ram_block2a63.PORTBADDR8
address_b[8] => ram_block2a64.PORTBADDR8
address_b[8] => ram_block2a65.PORTBADDR8
address_b[8] => ram_block2a66.PORTBADDR8
address_b[8] => ram_block2a67.PORTBADDR8
address_b[8] => ram_block2a68.PORTBADDR8
address_b[8] => ram_block2a69.PORTBADDR8
address_b[8] => ram_block2a70.PORTBADDR8
address_b[8] => ram_block2a71.PORTBADDR8
address_b[8] => ram_block2a72.PORTBADDR8
address_b[8] => ram_block2a73.PORTBADDR8
address_b[8] => ram_block2a74.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
address_b[9] => ram_block2a8.PORTBADDR9
address_b[9] => ram_block2a9.PORTBADDR9
address_b[9] => ram_block2a10.PORTBADDR9
address_b[9] => ram_block2a11.PORTBADDR9
address_b[9] => ram_block2a12.PORTBADDR9
address_b[9] => ram_block2a13.PORTBADDR9
address_b[9] => ram_block2a14.PORTBADDR9
address_b[9] => ram_block2a15.PORTBADDR9
address_b[9] => ram_block2a16.PORTBADDR9
address_b[9] => ram_block2a17.PORTBADDR9
address_b[9] => ram_block2a18.PORTBADDR9
address_b[9] => ram_block2a19.PORTBADDR9
address_b[9] => ram_block2a20.PORTBADDR9
address_b[9] => ram_block2a21.PORTBADDR9
address_b[9] => ram_block2a22.PORTBADDR9
address_b[9] => ram_block2a23.PORTBADDR9
address_b[9] => ram_block2a24.PORTBADDR9
address_b[9] => ram_block2a25.PORTBADDR9
address_b[9] => ram_block2a26.PORTBADDR9
address_b[9] => ram_block2a27.PORTBADDR9
address_b[9] => ram_block2a28.PORTBADDR9
address_b[9] => ram_block2a29.PORTBADDR9
address_b[9] => ram_block2a30.PORTBADDR9
address_b[9] => ram_block2a31.PORTBADDR9
address_b[9] => ram_block2a32.PORTBADDR9
address_b[9] => ram_block2a33.PORTBADDR9
address_b[9] => ram_block2a34.PORTBADDR9
address_b[9] => ram_block2a35.PORTBADDR9
address_b[9] => ram_block2a36.PORTBADDR9
address_b[9] => ram_block2a37.PORTBADDR9
address_b[9] => ram_block2a38.PORTBADDR9
address_b[9] => ram_block2a39.PORTBADDR9
address_b[9] => ram_block2a40.PORTBADDR9
address_b[9] => ram_block2a41.PORTBADDR9
address_b[9] => ram_block2a42.PORTBADDR9
address_b[9] => ram_block2a43.PORTBADDR9
address_b[9] => ram_block2a44.PORTBADDR9
address_b[9] => ram_block2a45.PORTBADDR9
address_b[9] => ram_block2a46.PORTBADDR9
address_b[9] => ram_block2a47.PORTBADDR9
address_b[9] => ram_block2a48.PORTBADDR9
address_b[9] => ram_block2a49.PORTBADDR9
address_b[9] => ram_block2a50.PORTBADDR9
address_b[9] => ram_block2a51.PORTBADDR9
address_b[9] => ram_block2a52.PORTBADDR9
address_b[9] => ram_block2a53.PORTBADDR9
address_b[9] => ram_block2a54.PORTBADDR9
address_b[9] => ram_block2a55.PORTBADDR9
address_b[9] => ram_block2a56.PORTBADDR9
address_b[9] => ram_block2a57.PORTBADDR9
address_b[9] => ram_block2a58.PORTBADDR9
address_b[9] => ram_block2a59.PORTBADDR9
address_b[9] => ram_block2a60.PORTBADDR9
address_b[9] => ram_block2a61.PORTBADDR9
address_b[9] => ram_block2a62.PORTBADDR9
address_b[9] => ram_block2a63.PORTBADDR9
address_b[9] => ram_block2a64.PORTBADDR9
address_b[9] => ram_block2a65.PORTBADDR9
address_b[9] => ram_block2a66.PORTBADDR9
address_b[9] => ram_block2a67.PORTBADDR9
address_b[9] => ram_block2a68.PORTBADDR9
address_b[9] => ram_block2a69.PORTBADDR9
address_b[9] => ram_block2a70.PORTBADDR9
address_b[9] => ram_block2a71.PORTBADDR9
address_b[9] => ram_block2a72.PORTBADDR9
address_b[9] => ram_block2a73.PORTBADDR9
address_b[9] => ram_block2a74.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[10] => ram_block2a1.PORTBADDR10
address_b[10] => ram_block2a2.PORTBADDR10
address_b[10] => ram_block2a3.PORTBADDR10
address_b[10] => ram_block2a4.PORTBADDR10
address_b[10] => ram_block2a5.PORTBADDR10
address_b[10] => ram_block2a6.PORTBADDR10
address_b[10] => ram_block2a7.PORTBADDR10
address_b[10] => ram_block2a8.PORTBADDR10
address_b[10] => ram_block2a9.PORTBADDR10
address_b[10] => ram_block2a10.PORTBADDR10
address_b[10] => ram_block2a11.PORTBADDR10
address_b[10] => ram_block2a12.PORTBADDR10
address_b[10] => ram_block2a13.PORTBADDR10
address_b[10] => ram_block2a14.PORTBADDR10
address_b[10] => ram_block2a15.PORTBADDR10
address_b[10] => ram_block2a16.PORTBADDR10
address_b[10] => ram_block2a17.PORTBADDR10
address_b[10] => ram_block2a18.PORTBADDR10
address_b[10] => ram_block2a19.PORTBADDR10
address_b[10] => ram_block2a20.PORTBADDR10
address_b[10] => ram_block2a21.PORTBADDR10
address_b[10] => ram_block2a22.PORTBADDR10
address_b[10] => ram_block2a23.PORTBADDR10
address_b[10] => ram_block2a24.PORTBADDR10
address_b[10] => ram_block2a25.PORTBADDR10
address_b[10] => ram_block2a26.PORTBADDR10
address_b[10] => ram_block2a27.PORTBADDR10
address_b[10] => ram_block2a28.PORTBADDR10
address_b[10] => ram_block2a29.PORTBADDR10
address_b[10] => ram_block2a30.PORTBADDR10
address_b[10] => ram_block2a31.PORTBADDR10
address_b[10] => ram_block2a32.PORTBADDR10
address_b[10] => ram_block2a33.PORTBADDR10
address_b[10] => ram_block2a34.PORTBADDR10
address_b[10] => ram_block2a35.PORTBADDR10
address_b[10] => ram_block2a36.PORTBADDR10
address_b[10] => ram_block2a37.PORTBADDR10
address_b[10] => ram_block2a38.PORTBADDR10
address_b[10] => ram_block2a39.PORTBADDR10
address_b[10] => ram_block2a40.PORTBADDR10
address_b[10] => ram_block2a41.PORTBADDR10
address_b[10] => ram_block2a42.PORTBADDR10
address_b[10] => ram_block2a43.PORTBADDR10
address_b[10] => ram_block2a44.PORTBADDR10
address_b[10] => ram_block2a45.PORTBADDR10
address_b[10] => ram_block2a46.PORTBADDR10
address_b[10] => ram_block2a47.PORTBADDR10
address_b[10] => ram_block2a48.PORTBADDR10
address_b[10] => ram_block2a49.PORTBADDR10
address_b[10] => ram_block2a50.PORTBADDR10
address_b[10] => ram_block2a51.PORTBADDR10
address_b[10] => ram_block2a52.PORTBADDR10
address_b[10] => ram_block2a53.PORTBADDR10
address_b[10] => ram_block2a54.PORTBADDR10
address_b[10] => ram_block2a55.PORTBADDR10
address_b[10] => ram_block2a56.PORTBADDR10
address_b[10] => ram_block2a57.PORTBADDR10
address_b[10] => ram_block2a58.PORTBADDR10
address_b[10] => ram_block2a59.PORTBADDR10
address_b[10] => ram_block2a60.PORTBADDR10
address_b[10] => ram_block2a61.PORTBADDR10
address_b[10] => ram_block2a62.PORTBADDR10
address_b[10] => ram_block2a63.PORTBADDR10
address_b[10] => ram_block2a64.PORTBADDR10
address_b[10] => ram_block2a65.PORTBADDR10
address_b[10] => ram_block2a66.PORTBADDR10
address_b[10] => ram_block2a67.PORTBADDR10
address_b[10] => ram_block2a68.PORTBADDR10
address_b[10] => ram_block2a69.PORTBADDR10
address_b[10] => ram_block2a70.PORTBADDR10
address_b[10] => ram_block2a71.PORTBADDR10
address_b[10] => ram_block2a72.PORTBADDR10
address_b[10] => ram_block2a73.PORTBADDR10
address_b[10] => ram_block2a74.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
address_b[11] => ram_block2a1.PORTBADDR11
address_b[11] => ram_block2a2.PORTBADDR11
address_b[11] => ram_block2a3.PORTBADDR11
address_b[11] => ram_block2a4.PORTBADDR11
address_b[11] => ram_block2a5.PORTBADDR11
address_b[11] => ram_block2a6.PORTBADDR11
address_b[11] => ram_block2a7.PORTBADDR11
address_b[11] => ram_block2a8.PORTBADDR11
address_b[11] => ram_block2a9.PORTBADDR11
address_b[11] => ram_block2a10.PORTBADDR11
address_b[11] => ram_block2a11.PORTBADDR11
address_b[11] => ram_block2a12.PORTBADDR11
address_b[11] => ram_block2a13.PORTBADDR11
address_b[11] => ram_block2a14.PORTBADDR11
address_b[11] => ram_block2a15.PORTBADDR11
address_b[11] => ram_block2a16.PORTBADDR11
address_b[11] => ram_block2a17.PORTBADDR11
address_b[11] => ram_block2a18.PORTBADDR11
address_b[11] => ram_block2a19.PORTBADDR11
address_b[11] => ram_block2a20.PORTBADDR11
address_b[11] => ram_block2a21.PORTBADDR11
address_b[11] => ram_block2a22.PORTBADDR11
address_b[11] => ram_block2a23.PORTBADDR11
address_b[11] => ram_block2a24.PORTBADDR11
address_b[11] => ram_block2a25.PORTBADDR11
address_b[11] => ram_block2a26.PORTBADDR11
address_b[11] => ram_block2a27.PORTBADDR11
address_b[11] => ram_block2a28.PORTBADDR11
address_b[11] => ram_block2a29.PORTBADDR11
address_b[11] => ram_block2a30.PORTBADDR11
address_b[11] => ram_block2a31.PORTBADDR11
address_b[11] => ram_block2a32.PORTBADDR11
address_b[11] => ram_block2a33.PORTBADDR11
address_b[11] => ram_block2a34.PORTBADDR11
address_b[11] => ram_block2a35.PORTBADDR11
address_b[11] => ram_block2a36.PORTBADDR11
address_b[11] => ram_block2a37.PORTBADDR11
address_b[11] => ram_block2a38.PORTBADDR11
address_b[11] => ram_block2a39.PORTBADDR11
address_b[11] => ram_block2a40.PORTBADDR11
address_b[11] => ram_block2a41.PORTBADDR11
address_b[11] => ram_block2a42.PORTBADDR11
address_b[11] => ram_block2a43.PORTBADDR11
address_b[11] => ram_block2a44.PORTBADDR11
address_b[11] => ram_block2a45.PORTBADDR11
address_b[11] => ram_block2a46.PORTBADDR11
address_b[11] => ram_block2a47.PORTBADDR11
address_b[11] => ram_block2a48.PORTBADDR11
address_b[11] => ram_block2a49.PORTBADDR11
address_b[11] => ram_block2a50.PORTBADDR11
address_b[11] => ram_block2a51.PORTBADDR11
address_b[11] => ram_block2a52.PORTBADDR11
address_b[11] => ram_block2a53.PORTBADDR11
address_b[11] => ram_block2a54.PORTBADDR11
address_b[11] => ram_block2a55.PORTBADDR11
address_b[11] => ram_block2a56.PORTBADDR11
address_b[11] => ram_block2a57.PORTBADDR11
address_b[11] => ram_block2a58.PORTBADDR11
address_b[11] => ram_block2a59.PORTBADDR11
address_b[11] => ram_block2a60.PORTBADDR11
address_b[11] => ram_block2a61.PORTBADDR11
address_b[11] => ram_block2a62.PORTBADDR11
address_b[11] => ram_block2a63.PORTBADDR11
address_b[11] => ram_block2a64.PORTBADDR11
address_b[11] => ram_block2a65.PORTBADDR11
address_b[11] => ram_block2a66.PORTBADDR11
address_b[11] => ram_block2a67.PORTBADDR11
address_b[11] => ram_block2a68.PORTBADDR11
address_b[11] => ram_block2a69.PORTBADDR11
address_b[11] => ram_block2a70.PORTBADDR11
address_b[11] => ram_block2a71.PORTBADDR11
address_b[11] => ram_block2a72.PORTBADDR11
address_b[11] => ram_block2a73.PORTBADDR11
address_b[11] => ram_block2a74.PORTBADDR11
address_b[12] => address_reg_b[0].DATAIN
address_b[12] => decode_1qa:decode4.data[0]
address_b[12] => decode_1qa:decode_b.data[0]
address_b[13] => address_reg_b[1].DATAIN
address_b[13] => decode_1qa:decode4.data[1]
address_b[13] => decode_1qa:decode_b.data[1]
address_b[14] => address_reg_b[2].DATAIN
address_b[14] => decode_1qa:decode4.data[2]
address_b[14] => decode_1qa:decode_b.data[2]
address_b[15] => address_reg_b[3].DATAIN
address_b[15] => decode_1qa:decode4.data[3]
address_b[15] => decode_1qa:decode_b.data[3]
address_b[16] => address_reg_b[4].DATAIN
address_b[16] => decode_1qa:decode4.data[4]
address_b[16] => decode_1qa:decode_b.data[4]
address_b[17] => address_reg_b[5].DATAIN
address_b[17] => decode_1qa:decode4.data[5]
address_b[17] => decode_1qa:decode_b.data[5]
address_b[18] => address_reg_b[6].DATAIN
address_b[18] => decode_1qa:decode4.data[6]
address_b[18] => decode_1qa:decode_b.data[6]
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a22.CLK0
clock0 => ram_block2a23.CLK0
clock0 => ram_block2a24.CLK0
clock0 => ram_block2a25.CLK0
clock0 => ram_block2a26.CLK0
clock0 => ram_block2a27.CLK0
clock0 => ram_block2a28.CLK0
clock0 => ram_block2a29.CLK0
clock0 => ram_block2a30.CLK0
clock0 => ram_block2a31.CLK0
clock0 => ram_block2a32.CLK0
clock0 => ram_block2a33.CLK0
clock0 => ram_block2a34.CLK0
clock0 => ram_block2a35.CLK0
clock0 => ram_block2a36.CLK0
clock0 => ram_block2a37.CLK0
clock0 => ram_block2a38.CLK0
clock0 => ram_block2a39.CLK0
clock0 => ram_block2a40.CLK0
clock0 => ram_block2a41.CLK0
clock0 => ram_block2a42.CLK0
clock0 => ram_block2a43.CLK0
clock0 => ram_block2a44.CLK0
clock0 => ram_block2a45.CLK0
clock0 => ram_block2a46.CLK0
clock0 => ram_block2a47.CLK0
clock0 => ram_block2a48.CLK0
clock0 => ram_block2a49.CLK0
clock0 => ram_block2a50.CLK0
clock0 => ram_block2a51.CLK0
clock0 => ram_block2a52.CLK0
clock0 => ram_block2a53.CLK0
clock0 => ram_block2a54.CLK0
clock0 => ram_block2a55.CLK0
clock0 => ram_block2a56.CLK0
clock0 => ram_block2a57.CLK0
clock0 => ram_block2a58.CLK0
clock0 => ram_block2a59.CLK0
clock0 => ram_block2a60.CLK0
clock0 => ram_block2a61.CLK0
clock0 => ram_block2a62.CLK0
clock0 => ram_block2a63.CLK0
clock0 => ram_block2a64.CLK0
clock0 => ram_block2a65.CLK0
clock0 => ram_block2a66.CLK0
clock0 => ram_block2a67.CLK0
clock0 => ram_block2a68.CLK0
clock0 => ram_block2a69.CLK0
clock0 => ram_block2a70.CLK0
clock0 => ram_block2a71.CLK0
clock0 => ram_block2a72.CLK0
clock0 => ram_block2a73.CLK0
clock0 => ram_block2a74.CLK0
clock0 => address_reg_a[6].CLK
clock0 => address_reg_a[5].CLK
clock0 => address_reg_a[4].CLK
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[6].CLK
clock0 => out_address_reg_a[5].CLK
clock0 => out_address_reg_a[4].CLK
clock0 => out_address_reg_a[3].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clock1 => ram_block2a16.CLK1
clock1 => ram_block2a17.CLK1
clock1 => ram_block2a18.CLK1
clock1 => ram_block2a19.CLK1
clock1 => ram_block2a20.CLK1
clock1 => ram_block2a21.CLK1
clock1 => ram_block2a22.CLK1
clock1 => ram_block2a23.CLK1
clock1 => ram_block2a24.CLK1
clock1 => ram_block2a25.CLK1
clock1 => ram_block2a26.CLK1
clock1 => ram_block2a27.CLK1
clock1 => ram_block2a28.CLK1
clock1 => ram_block2a29.CLK1
clock1 => ram_block2a30.CLK1
clock1 => ram_block2a31.CLK1
clock1 => ram_block2a32.CLK1
clock1 => ram_block2a33.CLK1
clock1 => ram_block2a34.CLK1
clock1 => ram_block2a35.CLK1
clock1 => ram_block2a36.CLK1
clock1 => ram_block2a37.CLK1
clock1 => ram_block2a38.CLK1
clock1 => ram_block2a39.CLK1
clock1 => ram_block2a40.CLK1
clock1 => ram_block2a41.CLK1
clock1 => ram_block2a42.CLK1
clock1 => ram_block2a43.CLK1
clock1 => ram_block2a44.CLK1
clock1 => ram_block2a45.CLK1
clock1 => ram_block2a46.CLK1
clock1 => ram_block2a47.CLK1
clock1 => ram_block2a48.CLK1
clock1 => ram_block2a49.CLK1
clock1 => ram_block2a50.CLK1
clock1 => ram_block2a51.CLK1
clock1 => ram_block2a52.CLK1
clock1 => ram_block2a53.CLK1
clock1 => ram_block2a54.CLK1
clock1 => ram_block2a55.CLK1
clock1 => ram_block2a56.CLK1
clock1 => ram_block2a57.CLK1
clock1 => ram_block2a58.CLK1
clock1 => ram_block2a59.CLK1
clock1 => ram_block2a60.CLK1
clock1 => ram_block2a61.CLK1
clock1 => ram_block2a62.CLK1
clock1 => ram_block2a63.CLK1
clock1 => ram_block2a64.CLK1
clock1 => ram_block2a65.CLK1
clock1 => ram_block2a66.CLK1
clock1 => ram_block2a67.CLK1
clock1 => ram_block2a68.CLK1
clock1 => ram_block2a69.CLK1
clock1 => ram_block2a70.CLK1
clock1 => ram_block2a71.CLK1
clock1 => ram_block2a72.CLK1
clock1 => ram_block2a73.CLK1
clock1 => ram_block2a74.CLK1
clock1 => address_reg_b[6].CLK
clock1 => address_reg_b[5].CLK
clock1 => address_reg_b[4].CLK
clock1 => address_reg_b[3].CLK
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clocken1 => ~NO_FANOUT~
data_a[0] => ram_block2a0.PORTADATAIN
data_a[0] => ram_block2a1.PORTADATAIN
data_a[0] => ram_block2a2.PORTADATAIN
data_a[0] => ram_block2a3.PORTADATAIN
data_a[0] => ram_block2a4.PORTADATAIN
data_a[0] => ram_block2a5.PORTADATAIN
data_a[0] => ram_block2a6.PORTADATAIN
data_a[0] => ram_block2a7.PORTADATAIN
data_a[0] => ram_block2a8.PORTADATAIN
data_a[0] => ram_block2a9.PORTADATAIN
data_a[0] => ram_block2a10.PORTADATAIN
data_a[0] => ram_block2a11.PORTADATAIN
data_a[0] => ram_block2a12.PORTADATAIN
data_a[0] => ram_block2a13.PORTADATAIN
data_a[0] => ram_block2a14.PORTADATAIN
data_a[0] => ram_block2a15.PORTADATAIN
data_a[0] => ram_block2a16.PORTADATAIN
data_a[0] => ram_block2a17.PORTADATAIN
data_a[0] => ram_block2a18.PORTADATAIN
data_a[0] => ram_block2a19.PORTADATAIN
data_a[0] => ram_block2a20.PORTADATAIN
data_a[0] => ram_block2a21.PORTADATAIN
data_a[0] => ram_block2a22.PORTADATAIN
data_a[0] => ram_block2a23.PORTADATAIN
data_a[0] => ram_block2a24.PORTADATAIN
data_a[0] => ram_block2a25.PORTADATAIN
data_a[0] => ram_block2a26.PORTADATAIN
data_a[0] => ram_block2a27.PORTADATAIN
data_a[0] => ram_block2a28.PORTADATAIN
data_a[0] => ram_block2a29.PORTADATAIN
data_a[0] => ram_block2a30.PORTADATAIN
data_a[0] => ram_block2a31.PORTADATAIN
data_a[0] => ram_block2a32.PORTADATAIN
data_a[0] => ram_block2a33.PORTADATAIN
data_a[0] => ram_block2a34.PORTADATAIN
data_a[0] => ram_block2a35.PORTADATAIN
data_a[0] => ram_block2a36.PORTADATAIN
data_a[0] => ram_block2a37.PORTADATAIN
data_a[0] => ram_block2a38.PORTADATAIN
data_a[0] => ram_block2a39.PORTADATAIN
data_a[0] => ram_block2a40.PORTADATAIN
data_a[0] => ram_block2a41.PORTADATAIN
data_a[0] => ram_block2a42.PORTADATAIN
data_a[0] => ram_block2a43.PORTADATAIN
data_a[0] => ram_block2a44.PORTADATAIN
data_a[0] => ram_block2a45.PORTADATAIN
data_a[0] => ram_block2a46.PORTADATAIN
data_a[0] => ram_block2a47.PORTADATAIN
data_a[0] => ram_block2a48.PORTADATAIN
data_a[0] => ram_block2a49.PORTADATAIN
data_a[0] => ram_block2a50.PORTADATAIN
data_a[0] => ram_block2a51.PORTADATAIN
data_a[0] => ram_block2a52.PORTADATAIN
data_a[0] => ram_block2a53.PORTADATAIN
data_a[0] => ram_block2a54.PORTADATAIN
data_a[0] => ram_block2a55.PORTADATAIN
data_a[0] => ram_block2a56.PORTADATAIN
data_a[0] => ram_block2a57.PORTADATAIN
data_a[0] => ram_block2a58.PORTADATAIN
data_a[0] => ram_block2a59.PORTADATAIN
data_a[0] => ram_block2a60.PORTADATAIN
data_a[0] => ram_block2a61.PORTADATAIN
data_a[0] => ram_block2a62.PORTADATAIN
data_a[0] => ram_block2a63.PORTADATAIN
data_a[0] => ram_block2a64.PORTADATAIN
data_a[0] => ram_block2a65.PORTADATAIN
data_a[0] => ram_block2a66.PORTADATAIN
data_a[0] => ram_block2a67.PORTADATAIN
data_a[0] => ram_block2a68.PORTADATAIN
data_a[0] => ram_block2a69.PORTADATAIN
data_a[0] => ram_block2a70.PORTADATAIN
data_a[0] => ram_block2a71.PORTADATAIN
data_a[0] => ram_block2a72.PORTADATAIN
data_a[0] => ram_block2a73.PORTADATAIN
data_a[0] => ram_block2a74.PORTADATAIN
data_a[1] => ram_block2a0.PORTADATAIN1
data_a[1] => ram_block2a1.PORTADATAIN1
data_a[1] => ram_block2a2.PORTADATAIN1
data_a[1] => ram_block2a3.PORTADATAIN1
data_a[1] => ram_block2a4.PORTADATAIN1
data_a[1] => ram_block2a5.PORTADATAIN1
data_a[1] => ram_block2a6.PORTADATAIN1
data_a[1] => ram_block2a7.PORTADATAIN1
data_a[1] => ram_block2a8.PORTADATAIN1
data_a[1] => ram_block2a9.PORTADATAIN1
data_a[1] => ram_block2a10.PORTADATAIN1
data_a[1] => ram_block2a11.PORTADATAIN1
data_a[1] => ram_block2a12.PORTADATAIN1
data_a[1] => ram_block2a13.PORTADATAIN1
data_a[1] => ram_block2a14.PORTADATAIN1
data_a[1] => ram_block2a15.PORTADATAIN1
data_a[1] => ram_block2a16.PORTADATAIN1
data_a[1] => ram_block2a17.PORTADATAIN1
data_a[1] => ram_block2a18.PORTADATAIN1
data_a[1] => ram_block2a19.PORTADATAIN1
data_a[1] => ram_block2a20.PORTADATAIN1
data_a[1] => ram_block2a21.PORTADATAIN1
data_a[1] => ram_block2a22.PORTADATAIN1
data_a[1] => ram_block2a23.PORTADATAIN1
data_a[1] => ram_block2a24.PORTADATAIN1
data_a[1] => ram_block2a25.PORTADATAIN1
data_a[1] => ram_block2a26.PORTADATAIN1
data_a[1] => ram_block2a27.PORTADATAIN1
data_a[1] => ram_block2a28.PORTADATAIN1
data_a[1] => ram_block2a29.PORTADATAIN1
data_a[1] => ram_block2a30.PORTADATAIN1
data_a[1] => ram_block2a31.PORTADATAIN1
data_a[1] => ram_block2a32.PORTADATAIN1
data_a[1] => ram_block2a33.PORTADATAIN1
data_a[1] => ram_block2a34.PORTADATAIN1
data_a[1] => ram_block2a35.PORTADATAIN1
data_a[1] => ram_block2a36.PORTADATAIN1
data_a[1] => ram_block2a37.PORTADATAIN1
data_a[1] => ram_block2a38.PORTADATAIN1
data_a[1] => ram_block2a39.PORTADATAIN1
data_a[1] => ram_block2a40.PORTADATAIN1
data_a[1] => ram_block2a41.PORTADATAIN1
data_a[1] => ram_block2a42.PORTADATAIN1
data_a[1] => ram_block2a43.PORTADATAIN1
data_a[1] => ram_block2a44.PORTADATAIN1
data_a[1] => ram_block2a45.PORTADATAIN1
data_a[1] => ram_block2a46.PORTADATAIN1
data_a[1] => ram_block2a47.PORTADATAIN1
data_a[1] => ram_block2a48.PORTADATAIN1
data_a[1] => ram_block2a49.PORTADATAIN1
data_a[1] => ram_block2a50.PORTADATAIN1
data_a[1] => ram_block2a51.PORTADATAIN1
data_a[1] => ram_block2a52.PORTADATAIN1
data_a[1] => ram_block2a53.PORTADATAIN1
data_a[1] => ram_block2a54.PORTADATAIN1
data_a[1] => ram_block2a55.PORTADATAIN1
data_a[1] => ram_block2a56.PORTADATAIN1
data_a[1] => ram_block2a57.PORTADATAIN1
data_a[1] => ram_block2a58.PORTADATAIN1
data_a[1] => ram_block2a59.PORTADATAIN1
data_a[1] => ram_block2a60.PORTADATAIN1
data_a[1] => ram_block2a61.PORTADATAIN1
data_a[1] => ram_block2a62.PORTADATAIN1
data_a[1] => ram_block2a63.PORTADATAIN1
data_a[1] => ram_block2a64.PORTADATAIN1
data_a[1] => ram_block2a65.PORTADATAIN1
data_a[1] => ram_block2a66.PORTADATAIN1
data_a[1] => ram_block2a67.PORTADATAIN1
data_a[1] => ram_block2a68.PORTADATAIN1
data_a[1] => ram_block2a69.PORTADATAIN1
data_a[1] => ram_block2a70.PORTADATAIN1
data_a[1] => ram_block2a71.PORTADATAIN1
data_a[1] => ram_block2a72.PORTADATAIN1
data_a[1] => ram_block2a73.PORTADATAIN1
data_a[1] => ram_block2a74.PORTADATAIN1
data_a[2] => ram_block2a0.PORTADATAIN2
data_a[2] => ram_block2a1.PORTADATAIN2
data_a[2] => ram_block2a2.PORTADATAIN2
data_a[2] => ram_block2a3.PORTADATAIN2
data_a[2] => ram_block2a4.PORTADATAIN2
data_a[2] => ram_block2a5.PORTADATAIN2
data_a[2] => ram_block2a6.PORTADATAIN2
data_a[2] => ram_block2a7.PORTADATAIN2
data_a[2] => ram_block2a8.PORTADATAIN2
data_a[2] => ram_block2a9.PORTADATAIN2
data_a[2] => ram_block2a10.PORTADATAIN2
data_a[2] => ram_block2a11.PORTADATAIN2
data_a[2] => ram_block2a12.PORTADATAIN2
data_a[2] => ram_block2a13.PORTADATAIN2
data_a[2] => ram_block2a14.PORTADATAIN2
data_a[2] => ram_block2a15.PORTADATAIN2
data_a[2] => ram_block2a16.PORTADATAIN2
data_a[2] => ram_block2a17.PORTADATAIN2
data_a[2] => ram_block2a18.PORTADATAIN2
data_a[2] => ram_block2a19.PORTADATAIN2
data_a[2] => ram_block2a20.PORTADATAIN2
data_a[2] => ram_block2a21.PORTADATAIN2
data_a[2] => ram_block2a22.PORTADATAIN2
data_a[2] => ram_block2a23.PORTADATAIN2
data_a[2] => ram_block2a24.PORTADATAIN2
data_a[2] => ram_block2a25.PORTADATAIN2
data_a[2] => ram_block2a26.PORTADATAIN2
data_a[2] => ram_block2a27.PORTADATAIN2
data_a[2] => ram_block2a28.PORTADATAIN2
data_a[2] => ram_block2a29.PORTADATAIN2
data_a[2] => ram_block2a30.PORTADATAIN2
data_a[2] => ram_block2a31.PORTADATAIN2
data_a[2] => ram_block2a32.PORTADATAIN2
data_a[2] => ram_block2a33.PORTADATAIN2
data_a[2] => ram_block2a34.PORTADATAIN2
data_a[2] => ram_block2a35.PORTADATAIN2
data_a[2] => ram_block2a36.PORTADATAIN2
data_a[2] => ram_block2a37.PORTADATAIN2
data_a[2] => ram_block2a38.PORTADATAIN2
data_a[2] => ram_block2a39.PORTADATAIN2
data_a[2] => ram_block2a40.PORTADATAIN2
data_a[2] => ram_block2a41.PORTADATAIN2
data_a[2] => ram_block2a42.PORTADATAIN2
data_a[2] => ram_block2a43.PORTADATAIN2
data_a[2] => ram_block2a44.PORTADATAIN2
data_a[2] => ram_block2a45.PORTADATAIN2
data_a[2] => ram_block2a46.PORTADATAIN2
data_a[2] => ram_block2a47.PORTADATAIN2
data_a[2] => ram_block2a48.PORTADATAIN2
data_a[2] => ram_block2a49.PORTADATAIN2
data_a[2] => ram_block2a50.PORTADATAIN2
data_a[2] => ram_block2a51.PORTADATAIN2
data_a[2] => ram_block2a52.PORTADATAIN2
data_a[2] => ram_block2a53.PORTADATAIN2
data_a[2] => ram_block2a54.PORTADATAIN2
data_a[2] => ram_block2a55.PORTADATAIN2
data_a[2] => ram_block2a56.PORTADATAIN2
data_a[2] => ram_block2a57.PORTADATAIN2
data_a[2] => ram_block2a58.PORTADATAIN2
data_a[2] => ram_block2a59.PORTADATAIN2
data_a[2] => ram_block2a60.PORTADATAIN2
data_a[2] => ram_block2a61.PORTADATAIN2
data_a[2] => ram_block2a62.PORTADATAIN2
data_a[2] => ram_block2a63.PORTADATAIN2
data_a[2] => ram_block2a64.PORTADATAIN2
data_a[2] => ram_block2a65.PORTADATAIN2
data_a[2] => ram_block2a66.PORTADATAIN2
data_a[2] => ram_block2a67.PORTADATAIN2
data_a[2] => ram_block2a68.PORTADATAIN2
data_a[2] => ram_block2a69.PORTADATAIN2
data_a[2] => ram_block2a70.PORTADATAIN2
data_a[2] => ram_block2a71.PORTADATAIN2
data_a[2] => ram_block2a72.PORTADATAIN2
data_a[2] => ram_block2a73.PORTADATAIN2
data_a[2] => ram_block2a74.PORTADATAIN2
data_a[3] => ram_block2a0.PORTADATAIN3
data_a[3] => ram_block2a1.PORTADATAIN3
data_a[3] => ram_block2a2.PORTADATAIN3
data_a[3] => ram_block2a3.PORTADATAIN3
data_a[3] => ram_block2a4.PORTADATAIN3
data_a[3] => ram_block2a5.PORTADATAIN3
data_a[3] => ram_block2a6.PORTADATAIN3
data_a[3] => ram_block2a7.PORTADATAIN3
data_a[3] => ram_block2a8.PORTADATAIN3
data_a[3] => ram_block2a9.PORTADATAIN3
data_a[3] => ram_block2a10.PORTADATAIN3
data_a[3] => ram_block2a11.PORTADATAIN3
data_a[3] => ram_block2a12.PORTADATAIN3
data_a[3] => ram_block2a13.PORTADATAIN3
data_a[3] => ram_block2a14.PORTADATAIN3
data_a[3] => ram_block2a15.PORTADATAIN3
data_a[3] => ram_block2a16.PORTADATAIN3
data_a[3] => ram_block2a17.PORTADATAIN3
data_a[3] => ram_block2a18.PORTADATAIN3
data_a[3] => ram_block2a19.PORTADATAIN3
data_a[3] => ram_block2a20.PORTADATAIN3
data_a[3] => ram_block2a21.PORTADATAIN3
data_a[3] => ram_block2a22.PORTADATAIN3
data_a[3] => ram_block2a23.PORTADATAIN3
data_a[3] => ram_block2a24.PORTADATAIN3
data_a[3] => ram_block2a25.PORTADATAIN3
data_a[3] => ram_block2a26.PORTADATAIN3
data_a[3] => ram_block2a27.PORTADATAIN3
data_a[3] => ram_block2a28.PORTADATAIN3
data_a[3] => ram_block2a29.PORTADATAIN3
data_a[3] => ram_block2a30.PORTADATAIN3
data_a[3] => ram_block2a31.PORTADATAIN3
data_a[3] => ram_block2a32.PORTADATAIN3
data_a[3] => ram_block2a33.PORTADATAIN3
data_a[3] => ram_block2a34.PORTADATAIN3
data_a[3] => ram_block2a35.PORTADATAIN3
data_a[3] => ram_block2a36.PORTADATAIN3
data_a[3] => ram_block2a37.PORTADATAIN3
data_a[3] => ram_block2a38.PORTADATAIN3
data_a[3] => ram_block2a39.PORTADATAIN3
data_a[3] => ram_block2a40.PORTADATAIN3
data_a[3] => ram_block2a41.PORTADATAIN3
data_a[3] => ram_block2a42.PORTADATAIN3
data_a[3] => ram_block2a43.PORTADATAIN3
data_a[3] => ram_block2a44.PORTADATAIN3
data_a[3] => ram_block2a45.PORTADATAIN3
data_a[3] => ram_block2a46.PORTADATAIN3
data_a[3] => ram_block2a47.PORTADATAIN3
data_a[3] => ram_block2a48.PORTADATAIN3
data_a[3] => ram_block2a49.PORTADATAIN3
data_a[3] => ram_block2a50.PORTADATAIN3
data_a[3] => ram_block2a51.PORTADATAIN3
data_a[3] => ram_block2a52.PORTADATAIN3
data_a[3] => ram_block2a53.PORTADATAIN3
data_a[3] => ram_block2a54.PORTADATAIN3
data_a[3] => ram_block2a55.PORTADATAIN3
data_a[3] => ram_block2a56.PORTADATAIN3
data_a[3] => ram_block2a57.PORTADATAIN3
data_a[3] => ram_block2a58.PORTADATAIN3
data_a[3] => ram_block2a59.PORTADATAIN3
data_a[3] => ram_block2a60.PORTADATAIN3
data_a[3] => ram_block2a61.PORTADATAIN3
data_a[3] => ram_block2a62.PORTADATAIN3
data_a[3] => ram_block2a63.PORTADATAIN3
data_a[3] => ram_block2a64.PORTADATAIN3
data_a[3] => ram_block2a65.PORTADATAIN3
data_a[3] => ram_block2a66.PORTADATAIN3
data_a[3] => ram_block2a67.PORTADATAIN3
data_a[3] => ram_block2a68.PORTADATAIN3
data_a[3] => ram_block2a69.PORTADATAIN3
data_a[3] => ram_block2a70.PORTADATAIN3
data_a[3] => ram_block2a71.PORTADATAIN3
data_a[3] => ram_block2a72.PORTADATAIN3
data_a[3] => ram_block2a73.PORTADATAIN3
data_a[3] => ram_block2a74.PORTADATAIN3
data_a[4] => ram_block2a0.PORTADATAIN4
data_a[4] => ram_block2a1.PORTADATAIN4
data_a[4] => ram_block2a2.PORTADATAIN4
data_a[4] => ram_block2a3.PORTADATAIN4
data_a[4] => ram_block2a4.PORTADATAIN4
data_a[4] => ram_block2a5.PORTADATAIN4
data_a[4] => ram_block2a6.PORTADATAIN4
data_a[4] => ram_block2a7.PORTADATAIN4
data_a[4] => ram_block2a8.PORTADATAIN4
data_a[4] => ram_block2a9.PORTADATAIN4
data_a[4] => ram_block2a10.PORTADATAIN4
data_a[4] => ram_block2a11.PORTADATAIN4
data_a[4] => ram_block2a12.PORTADATAIN4
data_a[4] => ram_block2a13.PORTADATAIN4
data_a[4] => ram_block2a14.PORTADATAIN4
data_a[4] => ram_block2a15.PORTADATAIN4
data_a[4] => ram_block2a16.PORTADATAIN4
data_a[4] => ram_block2a17.PORTADATAIN4
data_a[4] => ram_block2a18.PORTADATAIN4
data_a[4] => ram_block2a19.PORTADATAIN4
data_a[4] => ram_block2a20.PORTADATAIN4
data_a[4] => ram_block2a21.PORTADATAIN4
data_a[4] => ram_block2a22.PORTADATAIN4
data_a[4] => ram_block2a23.PORTADATAIN4
data_a[4] => ram_block2a24.PORTADATAIN4
data_a[4] => ram_block2a25.PORTADATAIN4
data_a[4] => ram_block2a26.PORTADATAIN4
data_a[4] => ram_block2a27.PORTADATAIN4
data_a[4] => ram_block2a28.PORTADATAIN4
data_a[4] => ram_block2a29.PORTADATAIN4
data_a[4] => ram_block2a30.PORTADATAIN4
data_a[4] => ram_block2a31.PORTADATAIN4
data_a[4] => ram_block2a32.PORTADATAIN4
data_a[4] => ram_block2a33.PORTADATAIN4
data_a[4] => ram_block2a34.PORTADATAIN4
data_a[4] => ram_block2a35.PORTADATAIN4
data_a[4] => ram_block2a36.PORTADATAIN4
data_a[4] => ram_block2a37.PORTADATAIN4
data_a[4] => ram_block2a38.PORTADATAIN4
data_a[4] => ram_block2a39.PORTADATAIN4
data_a[4] => ram_block2a40.PORTADATAIN4
data_a[4] => ram_block2a41.PORTADATAIN4
data_a[4] => ram_block2a42.PORTADATAIN4
data_a[4] => ram_block2a43.PORTADATAIN4
data_a[4] => ram_block2a44.PORTADATAIN4
data_a[4] => ram_block2a45.PORTADATAIN4
data_a[4] => ram_block2a46.PORTADATAIN4
data_a[4] => ram_block2a47.PORTADATAIN4
data_a[4] => ram_block2a48.PORTADATAIN4
data_a[4] => ram_block2a49.PORTADATAIN4
data_a[4] => ram_block2a50.PORTADATAIN4
data_a[4] => ram_block2a51.PORTADATAIN4
data_a[4] => ram_block2a52.PORTADATAIN4
data_a[4] => ram_block2a53.PORTADATAIN4
data_a[4] => ram_block2a54.PORTADATAIN4
data_a[4] => ram_block2a55.PORTADATAIN4
data_a[4] => ram_block2a56.PORTADATAIN4
data_a[4] => ram_block2a57.PORTADATAIN4
data_a[4] => ram_block2a58.PORTADATAIN4
data_a[4] => ram_block2a59.PORTADATAIN4
data_a[4] => ram_block2a60.PORTADATAIN4
data_a[4] => ram_block2a61.PORTADATAIN4
data_a[4] => ram_block2a62.PORTADATAIN4
data_a[4] => ram_block2a63.PORTADATAIN4
data_a[4] => ram_block2a64.PORTADATAIN4
data_a[4] => ram_block2a65.PORTADATAIN4
data_a[4] => ram_block2a66.PORTADATAIN4
data_a[4] => ram_block2a67.PORTADATAIN4
data_a[4] => ram_block2a68.PORTADATAIN4
data_a[4] => ram_block2a69.PORTADATAIN4
data_a[4] => ram_block2a70.PORTADATAIN4
data_a[4] => ram_block2a71.PORTADATAIN4
data_a[4] => ram_block2a72.PORTADATAIN4
data_a[4] => ram_block2a73.PORTADATAIN4
data_a[4] => ram_block2a74.PORTADATAIN4
data_a[5] => ram_block2a0.PORTADATAIN5
data_a[5] => ram_block2a1.PORTADATAIN5
data_a[5] => ram_block2a2.PORTADATAIN5
data_a[5] => ram_block2a3.PORTADATAIN5
data_a[5] => ram_block2a4.PORTADATAIN5
data_a[5] => ram_block2a5.PORTADATAIN5
data_a[5] => ram_block2a6.PORTADATAIN5
data_a[5] => ram_block2a7.PORTADATAIN5
data_a[5] => ram_block2a8.PORTADATAIN5
data_a[5] => ram_block2a9.PORTADATAIN5
data_a[5] => ram_block2a10.PORTADATAIN5
data_a[5] => ram_block2a11.PORTADATAIN5
data_a[5] => ram_block2a12.PORTADATAIN5
data_a[5] => ram_block2a13.PORTADATAIN5
data_a[5] => ram_block2a14.PORTADATAIN5
data_a[5] => ram_block2a15.PORTADATAIN5
data_a[5] => ram_block2a16.PORTADATAIN5
data_a[5] => ram_block2a17.PORTADATAIN5
data_a[5] => ram_block2a18.PORTADATAIN5
data_a[5] => ram_block2a19.PORTADATAIN5
data_a[5] => ram_block2a20.PORTADATAIN5
data_a[5] => ram_block2a21.PORTADATAIN5
data_a[5] => ram_block2a22.PORTADATAIN5
data_a[5] => ram_block2a23.PORTADATAIN5
data_a[5] => ram_block2a24.PORTADATAIN5
data_a[5] => ram_block2a25.PORTADATAIN5
data_a[5] => ram_block2a26.PORTADATAIN5
data_a[5] => ram_block2a27.PORTADATAIN5
data_a[5] => ram_block2a28.PORTADATAIN5
data_a[5] => ram_block2a29.PORTADATAIN5
data_a[5] => ram_block2a30.PORTADATAIN5
data_a[5] => ram_block2a31.PORTADATAIN5
data_a[5] => ram_block2a32.PORTADATAIN5
data_a[5] => ram_block2a33.PORTADATAIN5
data_a[5] => ram_block2a34.PORTADATAIN5
data_a[5] => ram_block2a35.PORTADATAIN5
data_a[5] => ram_block2a36.PORTADATAIN5
data_a[5] => ram_block2a37.PORTADATAIN5
data_a[5] => ram_block2a38.PORTADATAIN5
data_a[5] => ram_block2a39.PORTADATAIN5
data_a[5] => ram_block2a40.PORTADATAIN5
data_a[5] => ram_block2a41.PORTADATAIN5
data_a[5] => ram_block2a42.PORTADATAIN5
data_a[5] => ram_block2a43.PORTADATAIN5
data_a[5] => ram_block2a44.PORTADATAIN5
data_a[5] => ram_block2a45.PORTADATAIN5
data_a[5] => ram_block2a46.PORTADATAIN5
data_a[5] => ram_block2a47.PORTADATAIN5
data_a[5] => ram_block2a48.PORTADATAIN5
data_a[5] => ram_block2a49.PORTADATAIN5
data_a[5] => ram_block2a50.PORTADATAIN5
data_a[5] => ram_block2a51.PORTADATAIN5
data_a[5] => ram_block2a52.PORTADATAIN5
data_a[5] => ram_block2a53.PORTADATAIN5
data_a[5] => ram_block2a54.PORTADATAIN5
data_a[5] => ram_block2a55.PORTADATAIN5
data_a[5] => ram_block2a56.PORTADATAIN5
data_a[5] => ram_block2a57.PORTADATAIN5
data_a[5] => ram_block2a58.PORTADATAIN5
data_a[5] => ram_block2a59.PORTADATAIN5
data_a[5] => ram_block2a60.PORTADATAIN5
data_a[5] => ram_block2a61.PORTADATAIN5
data_a[5] => ram_block2a62.PORTADATAIN5
data_a[5] => ram_block2a63.PORTADATAIN5
data_a[5] => ram_block2a64.PORTADATAIN5
data_a[5] => ram_block2a65.PORTADATAIN5
data_a[5] => ram_block2a66.PORTADATAIN5
data_a[5] => ram_block2a67.PORTADATAIN5
data_a[5] => ram_block2a68.PORTADATAIN5
data_a[5] => ram_block2a69.PORTADATAIN5
data_a[5] => ram_block2a70.PORTADATAIN5
data_a[5] => ram_block2a71.PORTADATAIN5
data_a[5] => ram_block2a72.PORTADATAIN5
data_a[5] => ram_block2a73.PORTADATAIN5
data_a[5] => ram_block2a74.PORTADATAIN5
data_a[6] => ram_block2a0.PORTADATAIN6
data_a[6] => ram_block2a1.PORTADATAIN6
data_a[6] => ram_block2a2.PORTADATAIN6
data_a[6] => ram_block2a3.PORTADATAIN6
data_a[6] => ram_block2a4.PORTADATAIN6
data_a[6] => ram_block2a5.PORTADATAIN6
data_a[6] => ram_block2a6.PORTADATAIN6
data_a[6] => ram_block2a7.PORTADATAIN6
data_a[6] => ram_block2a8.PORTADATAIN6
data_a[6] => ram_block2a9.PORTADATAIN6
data_a[6] => ram_block2a10.PORTADATAIN6
data_a[6] => ram_block2a11.PORTADATAIN6
data_a[6] => ram_block2a12.PORTADATAIN6
data_a[6] => ram_block2a13.PORTADATAIN6
data_a[6] => ram_block2a14.PORTADATAIN6
data_a[6] => ram_block2a15.PORTADATAIN6
data_a[6] => ram_block2a16.PORTADATAIN6
data_a[6] => ram_block2a17.PORTADATAIN6
data_a[6] => ram_block2a18.PORTADATAIN6
data_a[6] => ram_block2a19.PORTADATAIN6
data_a[6] => ram_block2a20.PORTADATAIN6
data_a[6] => ram_block2a21.PORTADATAIN6
data_a[6] => ram_block2a22.PORTADATAIN6
data_a[6] => ram_block2a23.PORTADATAIN6
data_a[6] => ram_block2a24.PORTADATAIN6
data_a[6] => ram_block2a25.PORTADATAIN6
data_a[6] => ram_block2a26.PORTADATAIN6
data_a[6] => ram_block2a27.PORTADATAIN6
data_a[6] => ram_block2a28.PORTADATAIN6
data_a[6] => ram_block2a29.PORTADATAIN6
data_a[6] => ram_block2a30.PORTADATAIN6
data_a[6] => ram_block2a31.PORTADATAIN6
data_a[6] => ram_block2a32.PORTADATAIN6
data_a[6] => ram_block2a33.PORTADATAIN6
data_a[6] => ram_block2a34.PORTADATAIN6
data_a[6] => ram_block2a35.PORTADATAIN6
data_a[6] => ram_block2a36.PORTADATAIN6
data_a[6] => ram_block2a37.PORTADATAIN6
data_a[6] => ram_block2a38.PORTADATAIN6
data_a[6] => ram_block2a39.PORTADATAIN6
data_a[6] => ram_block2a40.PORTADATAIN6
data_a[6] => ram_block2a41.PORTADATAIN6
data_a[6] => ram_block2a42.PORTADATAIN6
data_a[6] => ram_block2a43.PORTADATAIN6
data_a[6] => ram_block2a44.PORTADATAIN6
data_a[6] => ram_block2a45.PORTADATAIN6
data_a[6] => ram_block2a46.PORTADATAIN6
data_a[6] => ram_block2a47.PORTADATAIN6
data_a[6] => ram_block2a48.PORTADATAIN6
data_a[6] => ram_block2a49.PORTADATAIN6
data_a[6] => ram_block2a50.PORTADATAIN6
data_a[6] => ram_block2a51.PORTADATAIN6
data_a[6] => ram_block2a52.PORTADATAIN6
data_a[6] => ram_block2a53.PORTADATAIN6
data_a[6] => ram_block2a54.PORTADATAIN6
data_a[6] => ram_block2a55.PORTADATAIN6
data_a[6] => ram_block2a56.PORTADATAIN6
data_a[6] => ram_block2a57.PORTADATAIN6
data_a[6] => ram_block2a58.PORTADATAIN6
data_a[6] => ram_block2a59.PORTADATAIN6
data_a[6] => ram_block2a60.PORTADATAIN6
data_a[6] => ram_block2a61.PORTADATAIN6
data_a[6] => ram_block2a62.PORTADATAIN6
data_a[6] => ram_block2a63.PORTADATAIN6
data_a[6] => ram_block2a64.PORTADATAIN6
data_a[6] => ram_block2a65.PORTADATAIN6
data_a[6] => ram_block2a66.PORTADATAIN6
data_a[6] => ram_block2a67.PORTADATAIN6
data_a[6] => ram_block2a68.PORTADATAIN6
data_a[6] => ram_block2a69.PORTADATAIN6
data_a[6] => ram_block2a70.PORTADATAIN6
data_a[6] => ram_block2a71.PORTADATAIN6
data_a[6] => ram_block2a72.PORTADATAIN6
data_a[6] => ram_block2a73.PORTADATAIN6
data_a[6] => ram_block2a74.PORTADATAIN6
data_a[7] => ram_block2a0.PORTADATAIN7
data_a[7] => ram_block2a1.PORTADATAIN7
data_a[7] => ram_block2a2.PORTADATAIN7
data_a[7] => ram_block2a3.PORTADATAIN7
data_a[7] => ram_block2a4.PORTADATAIN7
data_a[7] => ram_block2a5.PORTADATAIN7
data_a[7] => ram_block2a6.PORTADATAIN7
data_a[7] => ram_block2a7.PORTADATAIN7
data_a[7] => ram_block2a8.PORTADATAIN7
data_a[7] => ram_block2a9.PORTADATAIN7
data_a[7] => ram_block2a10.PORTADATAIN7
data_a[7] => ram_block2a11.PORTADATAIN7
data_a[7] => ram_block2a12.PORTADATAIN7
data_a[7] => ram_block2a13.PORTADATAIN7
data_a[7] => ram_block2a14.PORTADATAIN7
data_a[7] => ram_block2a15.PORTADATAIN7
data_a[7] => ram_block2a16.PORTADATAIN7
data_a[7] => ram_block2a17.PORTADATAIN7
data_a[7] => ram_block2a18.PORTADATAIN7
data_a[7] => ram_block2a19.PORTADATAIN7
data_a[7] => ram_block2a20.PORTADATAIN7
data_a[7] => ram_block2a21.PORTADATAIN7
data_a[7] => ram_block2a22.PORTADATAIN7
data_a[7] => ram_block2a23.PORTADATAIN7
data_a[7] => ram_block2a24.PORTADATAIN7
data_a[7] => ram_block2a25.PORTADATAIN7
data_a[7] => ram_block2a26.PORTADATAIN7
data_a[7] => ram_block2a27.PORTADATAIN7
data_a[7] => ram_block2a28.PORTADATAIN7
data_a[7] => ram_block2a29.PORTADATAIN7
data_a[7] => ram_block2a30.PORTADATAIN7
data_a[7] => ram_block2a31.PORTADATAIN7
data_a[7] => ram_block2a32.PORTADATAIN7
data_a[7] => ram_block2a33.PORTADATAIN7
data_a[7] => ram_block2a34.PORTADATAIN7
data_a[7] => ram_block2a35.PORTADATAIN7
data_a[7] => ram_block2a36.PORTADATAIN7
data_a[7] => ram_block2a37.PORTADATAIN7
data_a[7] => ram_block2a38.PORTADATAIN7
data_a[7] => ram_block2a39.PORTADATAIN7
data_a[7] => ram_block2a40.PORTADATAIN7
data_a[7] => ram_block2a41.PORTADATAIN7
data_a[7] => ram_block2a42.PORTADATAIN7
data_a[7] => ram_block2a43.PORTADATAIN7
data_a[7] => ram_block2a44.PORTADATAIN7
data_a[7] => ram_block2a45.PORTADATAIN7
data_a[7] => ram_block2a46.PORTADATAIN7
data_a[7] => ram_block2a47.PORTADATAIN7
data_a[7] => ram_block2a48.PORTADATAIN7
data_a[7] => ram_block2a49.PORTADATAIN7
data_a[7] => ram_block2a50.PORTADATAIN7
data_a[7] => ram_block2a51.PORTADATAIN7
data_a[7] => ram_block2a52.PORTADATAIN7
data_a[7] => ram_block2a53.PORTADATAIN7
data_a[7] => ram_block2a54.PORTADATAIN7
data_a[7] => ram_block2a55.PORTADATAIN7
data_a[7] => ram_block2a56.PORTADATAIN7
data_a[7] => ram_block2a57.PORTADATAIN7
data_a[7] => ram_block2a58.PORTADATAIN7
data_a[7] => ram_block2a59.PORTADATAIN7
data_a[7] => ram_block2a60.PORTADATAIN7
data_a[7] => ram_block2a61.PORTADATAIN7
data_a[7] => ram_block2a62.PORTADATAIN7
data_a[7] => ram_block2a63.PORTADATAIN7
data_a[7] => ram_block2a64.PORTADATAIN7
data_a[7] => ram_block2a65.PORTADATAIN7
data_a[7] => ram_block2a66.PORTADATAIN7
data_a[7] => ram_block2a67.PORTADATAIN7
data_a[7] => ram_block2a68.PORTADATAIN7
data_a[7] => ram_block2a69.PORTADATAIN7
data_a[7] => ram_block2a70.PORTADATAIN7
data_a[7] => ram_block2a71.PORTADATAIN7
data_a[7] => ram_block2a72.PORTADATAIN7
data_a[7] => ram_block2a73.PORTADATAIN7
data_a[7] => ram_block2a74.PORTADATAIN7
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[0] => ram_block2a1.PORTBDATAIN
data_b[0] => ram_block2a2.PORTBDATAIN
data_b[0] => ram_block2a3.PORTBDATAIN
data_b[0] => ram_block2a4.PORTBDATAIN
data_b[0] => ram_block2a5.PORTBDATAIN
data_b[0] => ram_block2a6.PORTBDATAIN
data_b[0] => ram_block2a7.PORTBDATAIN
data_b[0] => ram_block2a8.PORTBDATAIN
data_b[0] => ram_block2a9.PORTBDATAIN
data_b[0] => ram_block2a10.PORTBDATAIN
data_b[0] => ram_block2a11.PORTBDATAIN
data_b[0] => ram_block2a12.PORTBDATAIN
data_b[0] => ram_block2a13.PORTBDATAIN
data_b[0] => ram_block2a14.PORTBDATAIN
data_b[0] => ram_block2a15.PORTBDATAIN
data_b[0] => ram_block2a16.PORTBDATAIN
data_b[0] => ram_block2a17.PORTBDATAIN
data_b[0] => ram_block2a18.PORTBDATAIN
data_b[0] => ram_block2a19.PORTBDATAIN
data_b[0] => ram_block2a20.PORTBDATAIN
data_b[0] => ram_block2a21.PORTBDATAIN
data_b[0] => ram_block2a22.PORTBDATAIN
data_b[0] => ram_block2a23.PORTBDATAIN
data_b[0] => ram_block2a24.PORTBDATAIN
data_b[0] => ram_block2a25.PORTBDATAIN
data_b[0] => ram_block2a26.PORTBDATAIN
data_b[0] => ram_block2a27.PORTBDATAIN
data_b[0] => ram_block2a28.PORTBDATAIN
data_b[0] => ram_block2a29.PORTBDATAIN
data_b[0] => ram_block2a30.PORTBDATAIN
data_b[0] => ram_block2a31.PORTBDATAIN
data_b[0] => ram_block2a32.PORTBDATAIN
data_b[0] => ram_block2a33.PORTBDATAIN
data_b[0] => ram_block2a34.PORTBDATAIN
data_b[0] => ram_block2a35.PORTBDATAIN
data_b[0] => ram_block2a36.PORTBDATAIN
data_b[0] => ram_block2a37.PORTBDATAIN
data_b[0] => ram_block2a38.PORTBDATAIN
data_b[0] => ram_block2a39.PORTBDATAIN
data_b[0] => ram_block2a40.PORTBDATAIN
data_b[0] => ram_block2a41.PORTBDATAIN
data_b[0] => ram_block2a42.PORTBDATAIN
data_b[0] => ram_block2a43.PORTBDATAIN
data_b[0] => ram_block2a44.PORTBDATAIN
data_b[0] => ram_block2a45.PORTBDATAIN
data_b[0] => ram_block2a46.PORTBDATAIN
data_b[0] => ram_block2a47.PORTBDATAIN
data_b[0] => ram_block2a48.PORTBDATAIN
data_b[0] => ram_block2a49.PORTBDATAIN
data_b[0] => ram_block2a50.PORTBDATAIN
data_b[0] => ram_block2a51.PORTBDATAIN
data_b[0] => ram_block2a52.PORTBDATAIN
data_b[0] => ram_block2a53.PORTBDATAIN
data_b[0] => ram_block2a54.PORTBDATAIN
data_b[0] => ram_block2a55.PORTBDATAIN
data_b[0] => ram_block2a56.PORTBDATAIN
data_b[0] => ram_block2a57.PORTBDATAIN
data_b[0] => ram_block2a58.PORTBDATAIN
data_b[0] => ram_block2a59.PORTBDATAIN
data_b[0] => ram_block2a60.PORTBDATAIN
data_b[0] => ram_block2a61.PORTBDATAIN
data_b[0] => ram_block2a62.PORTBDATAIN
data_b[0] => ram_block2a63.PORTBDATAIN
data_b[0] => ram_block2a64.PORTBDATAIN
data_b[0] => ram_block2a65.PORTBDATAIN
data_b[0] => ram_block2a66.PORTBDATAIN
data_b[0] => ram_block2a67.PORTBDATAIN
data_b[0] => ram_block2a68.PORTBDATAIN
data_b[0] => ram_block2a69.PORTBDATAIN
data_b[0] => ram_block2a70.PORTBDATAIN
data_b[0] => ram_block2a71.PORTBDATAIN
data_b[0] => ram_block2a72.PORTBDATAIN
data_b[0] => ram_block2a73.PORTBDATAIN
data_b[0] => ram_block2a74.PORTBDATAIN
q_a[0] <= mux_hkb:mux5.result[0]
q_a[1] <= mux_hkb:mux5.result[1]
q_a[2] <= mux_hkb:mux5.result[2]
q_a[3] <= mux_hkb:mux5.result[3]
q_a[4] <= mux_hkb:mux5.result[4]
q_a[5] <= mux_hkb:mux5.result[5]
q_a[6] <= mux_hkb:mux5.result[6]
q_a[7] <= mux_hkb:mux5.result[7]
q_b[0] <= mux_akb:mux6.result[0]
wren_a => decode_1qa:decode3.enable
wren_b => decode_1qa:decode4.enable


|DE2_NET|system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|decode_1qa:decode3
data[0] => w_anode4173w[1].IN0
data[0] => w_anode4190w[1].IN1
data[0] => w_anode4200w[1].IN0
data[0] => w_anode4210w[1].IN1
data[0] => w_anode4220w[1].IN0
data[0] => w_anode4230w[1].IN1
data[0] => w_anode4240w[1].IN0
data[0] => w_anode4250w[1].IN1
data[0] => w_anode4273w[1].IN0
data[0] => w_anode4284w[1].IN1
data[0] => w_anode4294w[1].IN0
data[0] => w_anode4304w[1].IN1
data[0] => w_anode4314w[1].IN0
data[0] => w_anode4324w[1].IN1
data[0] => w_anode4334w[1].IN0
data[0] => w_anode4344w[1].IN1
data[0] => w_anode4366w[1].IN0
data[0] => w_anode4377w[1].IN1
data[0] => w_anode4387w[1].IN0
data[0] => w_anode4397w[1].IN1
data[0] => w_anode4407w[1].IN0
data[0] => w_anode4417w[1].IN1
data[0] => w_anode4427w[1].IN0
data[0] => w_anode4437w[1].IN1
data[0] => w_anode4459w[1].IN0
data[0] => w_anode4470w[1].IN1
data[0] => w_anode4480w[1].IN0
data[0] => w_anode4490w[1].IN1
data[0] => w_anode4500w[1].IN0
data[0] => w_anode4510w[1].IN1
data[0] => w_anode4520w[1].IN0
data[0] => w_anode4530w[1].IN1
data[0] => w_anode4552w[1].IN0
data[0] => w_anode4563w[1].IN1
data[0] => w_anode4573w[1].IN0
data[0] => w_anode4583w[1].IN1
data[0] => w_anode4593w[1].IN0
data[0] => w_anode4603w[1].IN1
data[0] => w_anode4613w[1].IN0
data[0] => w_anode4623w[1].IN1
data[0] => w_anode4645w[1].IN0
data[0] => w_anode4656w[1].IN1
data[0] => w_anode4666w[1].IN0
data[0] => w_anode4676w[1].IN1
data[0] => w_anode4686w[1].IN0
data[0] => w_anode4696w[1].IN1
data[0] => w_anode4706w[1].IN0
data[0] => w_anode4716w[1].IN1
data[0] => w_anode4738w[1].IN0
data[0] => w_anode4749w[1].IN1
data[0] => w_anode4759w[1].IN0
data[0] => w_anode4769w[1].IN1
data[0] => w_anode4779w[1].IN0
data[0] => w_anode4789w[1].IN1
data[0] => w_anode4799w[1].IN0
data[0] => w_anode4809w[1].IN1
data[0] => w_anode4831w[1].IN0
data[0] => w_anode4842w[1].IN1
data[0] => w_anode4852w[1].IN0
data[0] => w_anode4862w[1].IN1
data[0] => w_anode4872w[1].IN0
data[0] => w_anode4882w[1].IN1
data[0] => w_anode4892w[1].IN0
data[0] => w_anode4902w[1].IN1
data[0] => w_anode4934w[1].IN0
data[0] => w_anode4951w[1].IN1
data[0] => w_anode4961w[1].IN0
data[0] => w_anode4971w[1].IN1
data[0] => w_anode4981w[1].IN0
data[0] => w_anode4991w[1].IN1
data[0] => w_anode5001w[1].IN0
data[0] => w_anode5011w[1].IN1
data[0] => w_anode5034w[1].IN0
data[0] => w_anode5045w[1].IN1
data[0] => w_anode5055w[1].IN0
data[0] => w_anode5065w[1].IN1
data[0] => w_anode5075w[1].IN0
data[0] => w_anode5085w[1].IN1
data[0] => w_anode5095w[1].IN0
data[0] => w_anode5105w[1].IN1
data[0] => w_anode5127w[1].IN0
data[0] => w_anode5138w[1].IN1
data[0] => w_anode5148w[1].IN0
data[0] => w_anode5158w[1].IN1
data[0] => w_anode5168w[1].IN0
data[0] => w_anode5178w[1].IN1
data[0] => w_anode5188w[1].IN0
data[0] => w_anode5198w[1].IN1
data[0] => w_anode5220w[1].IN0
data[0] => w_anode5231w[1].IN1
data[0] => w_anode5241w[1].IN0
data[0] => w_anode5251w[1].IN1
data[0] => w_anode5261w[1].IN0
data[0] => w_anode5271w[1].IN1
data[0] => w_anode5281w[1].IN0
data[0] => w_anode5291w[1].IN1
data[0] => w_anode5313w[1].IN0
data[0] => w_anode5324w[1].IN1
data[0] => w_anode5334w[1].IN0
data[0] => w_anode5344w[1].IN1
data[0] => w_anode5354w[1].IN0
data[0] => w_anode5364w[1].IN1
data[0] => w_anode5374w[1].IN0
data[0] => w_anode5384w[1].IN1
data[0] => w_anode5406w[1].IN0
data[0] => w_anode5417w[1].IN1
data[0] => w_anode5427w[1].IN0
data[0] => w_anode5437w[1].IN1
data[0] => w_anode5447w[1].IN0
data[0] => w_anode5457w[1].IN1
data[0] => w_anode5467w[1].IN0
data[0] => w_anode5477w[1].IN1
data[0] => w_anode5499w[1].IN0
data[0] => w_anode5510w[1].IN1
data[0] => w_anode5520w[1].IN0
data[0] => w_anode5530w[1].IN1
data[0] => w_anode5540w[1].IN0
data[0] => w_anode5550w[1].IN1
data[0] => w_anode5560w[1].IN0
data[0] => w_anode5570w[1].IN1
data[0] => w_anode5592w[1].IN0
data[0] => w_anode5603w[1].IN1
data[0] => w_anode5613w[1].IN0
data[0] => w_anode5623w[1].IN1
data[0] => w_anode5633w[1].IN0
data[0] => w_anode5643w[1].IN1
data[0] => w_anode5653w[1].IN0
data[0] => w_anode5663w[1].IN1
data[1] => w_anode4173w[2].IN0
data[1] => w_anode4190w[2].IN0
data[1] => w_anode4200w[2].IN1
data[1] => w_anode4210w[2].IN1
data[1] => w_anode4220w[2].IN0
data[1] => w_anode4230w[2].IN0
data[1] => w_anode4240w[2].IN1
data[1] => w_anode4250w[2].IN1
data[1] => w_anode4273w[2].IN0
data[1] => w_anode4284w[2].IN0
data[1] => w_anode4294w[2].IN1
data[1] => w_anode4304w[2].IN1
data[1] => w_anode4314w[2].IN0
data[1] => w_anode4324w[2].IN0
data[1] => w_anode4334w[2].IN1
data[1] => w_anode4344w[2].IN1
data[1] => w_anode4366w[2].IN0
data[1] => w_anode4377w[2].IN0
data[1] => w_anode4387w[2].IN1
data[1] => w_anode4397w[2].IN1
data[1] => w_anode4407w[2].IN0
data[1] => w_anode4417w[2].IN0
data[1] => w_anode4427w[2].IN1
data[1] => w_anode4437w[2].IN1
data[1] => w_anode4459w[2].IN0
data[1] => w_anode4470w[2].IN0
data[1] => w_anode4480w[2].IN1
data[1] => w_anode4490w[2].IN1
data[1] => w_anode4500w[2].IN0
data[1] => w_anode4510w[2].IN0
data[1] => w_anode4520w[2].IN1
data[1] => w_anode4530w[2].IN1
data[1] => w_anode4552w[2].IN0
data[1] => w_anode4563w[2].IN0
data[1] => w_anode4573w[2].IN1
data[1] => w_anode4583w[2].IN1
data[1] => w_anode4593w[2].IN0
data[1] => w_anode4603w[2].IN0
data[1] => w_anode4613w[2].IN1
data[1] => w_anode4623w[2].IN1
data[1] => w_anode4645w[2].IN0
data[1] => w_anode4656w[2].IN0
data[1] => w_anode4666w[2].IN1
data[1] => w_anode4676w[2].IN1
data[1] => w_anode4686w[2].IN0
data[1] => w_anode4696w[2].IN0
data[1] => w_anode4706w[2].IN1
data[1] => w_anode4716w[2].IN1
data[1] => w_anode4738w[2].IN0
data[1] => w_anode4749w[2].IN0
data[1] => w_anode4759w[2].IN1
data[1] => w_anode4769w[2].IN1
data[1] => w_anode4779w[2].IN0
data[1] => w_anode4789w[2].IN0
data[1] => w_anode4799w[2].IN1
data[1] => w_anode4809w[2].IN1
data[1] => w_anode4831w[2].IN0
data[1] => w_anode4842w[2].IN0
data[1] => w_anode4852w[2].IN1
data[1] => w_anode4862w[2].IN1
data[1] => w_anode4872w[2].IN0
data[1] => w_anode4882w[2].IN0
data[1] => w_anode4892w[2].IN1
data[1] => w_anode4902w[2].IN1
data[1] => w_anode4934w[2].IN0
data[1] => w_anode4951w[2].IN0
data[1] => w_anode4961w[2].IN1
data[1] => w_anode4971w[2].IN1
data[1] => w_anode4981w[2].IN0
data[1] => w_anode4991w[2].IN0
data[1] => w_anode5001w[2].IN1
data[1] => w_anode5011w[2].IN1
data[1] => w_anode5034w[2].IN0
data[1] => w_anode5045w[2].IN0
data[1] => w_anode5055w[2].IN1
data[1] => w_anode5065w[2].IN1
data[1] => w_anode5075w[2].IN0
data[1] => w_anode5085w[2].IN0
data[1] => w_anode5095w[2].IN1
data[1] => w_anode5105w[2].IN1
data[1] => w_anode5127w[2].IN0
data[1] => w_anode5138w[2].IN0
data[1] => w_anode5148w[2].IN1
data[1] => w_anode5158w[2].IN1
data[1] => w_anode5168w[2].IN0
data[1] => w_anode5178w[2].IN0
data[1] => w_anode5188w[2].IN1
data[1] => w_anode5198w[2].IN1
data[1] => w_anode5220w[2].IN0
data[1] => w_anode5231w[2].IN0
data[1] => w_anode5241w[2].IN1
data[1] => w_anode5251w[2].IN1
data[1] => w_anode5261w[2].IN0
data[1] => w_anode5271w[2].IN0
data[1] => w_anode5281w[2].IN1
data[1] => w_anode5291w[2].IN1
data[1] => w_anode5313w[2].IN0
data[1] => w_anode5324w[2].IN0
data[1] => w_anode5334w[2].IN1
data[1] => w_anode5344w[2].IN1
data[1] => w_anode5354w[2].IN0
data[1] => w_anode5364w[2].IN0
data[1] => w_anode5374w[2].IN1
data[1] => w_anode5384w[2].IN1
data[1] => w_anode5406w[2].IN0
data[1] => w_anode5417w[2].IN0
data[1] => w_anode5427w[2].IN1
data[1] => w_anode5437w[2].IN1
data[1] => w_anode5447w[2].IN0
data[1] => w_anode5457w[2].IN0
data[1] => w_anode5467w[2].IN1
data[1] => w_anode5477w[2].IN1
data[1] => w_anode5499w[2].IN0
data[1] => w_anode5510w[2].IN0
data[1] => w_anode5520w[2].IN1
data[1] => w_anode5530w[2].IN1
data[1] => w_anode5540w[2].IN0
data[1] => w_anode5550w[2].IN0
data[1] => w_anode5560w[2].IN1
data[1] => w_anode5570w[2].IN1
data[1] => w_anode5592w[2].IN0
data[1] => w_anode5603w[2].IN0
data[1] => w_anode5613w[2].IN1
data[1] => w_anode5623w[2].IN1
data[1] => w_anode5633w[2].IN0
data[1] => w_anode5643w[2].IN0
data[1] => w_anode5653w[2].IN1
data[1] => w_anode5663w[2].IN1
data[2] => w_anode4173w[3].IN0
data[2] => w_anode4190w[3].IN0
data[2] => w_anode4200w[3].IN0
data[2] => w_anode4210w[3].IN0
data[2] => w_anode4220w[3].IN1
data[2] => w_anode4230w[3].IN1
data[2] => w_anode4240w[3].IN1
data[2] => w_anode4250w[3].IN1
data[2] => w_anode4273w[3].IN0
data[2] => w_anode4284w[3].IN0
data[2] => w_anode4294w[3].IN0
data[2] => w_anode4304w[3].IN0
data[2] => w_anode4314w[3].IN1
data[2] => w_anode4324w[3].IN1
data[2] => w_anode4334w[3].IN1
data[2] => w_anode4344w[3].IN1
data[2] => w_anode4366w[3].IN0
data[2] => w_anode4377w[3].IN0
data[2] => w_anode4387w[3].IN0
data[2] => w_anode4397w[3].IN0
data[2] => w_anode4407w[3].IN1
data[2] => w_anode4417w[3].IN1
data[2] => w_anode4427w[3].IN1
data[2] => w_anode4437w[3].IN1
data[2] => w_anode4459w[3].IN0
data[2] => w_anode4470w[3].IN0
data[2] => w_anode4480w[3].IN0
data[2] => w_anode4490w[3].IN0
data[2] => w_anode4500w[3].IN1
data[2] => w_anode4510w[3].IN1
data[2] => w_anode4520w[3].IN1
data[2] => w_anode4530w[3].IN1
data[2] => w_anode4552w[3].IN0
data[2] => w_anode4563w[3].IN0
data[2] => w_anode4573w[3].IN0
data[2] => w_anode4583w[3].IN0
data[2] => w_anode4593w[3].IN1
data[2] => w_anode4603w[3].IN1
data[2] => w_anode4613w[3].IN1
data[2] => w_anode4623w[3].IN1
data[2] => w_anode4645w[3].IN0
data[2] => w_anode4656w[3].IN0
data[2] => w_anode4666w[3].IN0
data[2] => w_anode4676w[3].IN0
data[2] => w_anode4686w[3].IN1
data[2] => w_anode4696w[3].IN1
data[2] => w_anode4706w[3].IN1
data[2] => w_anode4716w[3].IN1
data[2] => w_anode4738w[3].IN0
data[2] => w_anode4749w[3].IN0
data[2] => w_anode4759w[3].IN0
data[2] => w_anode4769w[3].IN0
data[2] => w_anode4779w[3].IN1
data[2] => w_anode4789w[3].IN1
data[2] => w_anode4799w[3].IN1
data[2] => w_anode4809w[3].IN1
data[2] => w_anode4831w[3].IN0
data[2] => w_anode4842w[3].IN0
data[2] => w_anode4852w[3].IN0
data[2] => w_anode4862w[3].IN0
data[2] => w_anode4872w[3].IN1
data[2] => w_anode4882w[3].IN1
data[2] => w_anode4892w[3].IN1
data[2] => w_anode4902w[3].IN1
data[2] => w_anode4934w[3].IN0
data[2] => w_anode4951w[3].IN0
data[2] => w_anode4961w[3].IN0
data[2] => w_anode4971w[3].IN0
data[2] => w_anode4981w[3].IN1
data[2] => w_anode4991w[3].IN1
data[2] => w_anode5001w[3].IN1
data[2] => w_anode5011w[3].IN1
data[2] => w_anode5034w[3].IN0
data[2] => w_anode5045w[3].IN0
data[2] => w_anode5055w[3].IN0
data[2] => w_anode5065w[3].IN0
data[2] => w_anode5075w[3].IN1
data[2] => w_anode5085w[3].IN1
data[2] => w_anode5095w[3].IN1
data[2] => w_anode5105w[3].IN1
data[2] => w_anode5127w[3].IN0
data[2] => w_anode5138w[3].IN0
data[2] => w_anode5148w[3].IN0
data[2] => w_anode5158w[3].IN0
data[2] => w_anode5168w[3].IN1
data[2] => w_anode5178w[3].IN1
data[2] => w_anode5188w[3].IN1
data[2] => w_anode5198w[3].IN1
data[2] => w_anode5220w[3].IN0
data[2] => w_anode5231w[3].IN0
data[2] => w_anode5241w[3].IN0
data[2] => w_anode5251w[3].IN0
data[2] => w_anode5261w[3].IN1
data[2] => w_anode5271w[3].IN1
data[2] => w_anode5281w[3].IN1
data[2] => w_anode5291w[3].IN1
data[2] => w_anode5313w[3].IN0
data[2] => w_anode5324w[3].IN0
data[2] => w_anode5334w[3].IN0
data[2] => w_anode5344w[3].IN0
data[2] => w_anode5354w[3].IN1
data[2] => w_anode5364w[3].IN1
data[2] => w_anode5374w[3].IN1
data[2] => w_anode5384w[3].IN1
data[2] => w_anode5406w[3].IN0
data[2] => w_anode5417w[3].IN0
data[2] => w_anode5427w[3].IN0
data[2] => w_anode5437w[3].IN0
data[2] => w_anode5447w[3].IN1
data[2] => w_anode5457w[3].IN1
data[2] => w_anode5467w[3].IN1
data[2] => w_anode5477w[3].IN1
data[2] => w_anode5499w[3].IN0
data[2] => w_anode5510w[3].IN0
data[2] => w_anode5520w[3].IN0
data[2] => w_anode5530w[3].IN0
data[2] => w_anode5540w[3].IN1
data[2] => w_anode5550w[3].IN1
data[2] => w_anode5560w[3].IN1
data[2] => w_anode5570w[3].IN1
data[2] => w_anode5592w[3].IN0
data[2] => w_anode5603w[3].IN0
data[2] => w_anode5613w[3].IN0
data[2] => w_anode5623w[3].IN0
data[2] => w_anode5633w[3].IN1
data[2] => w_anode5643w[3].IN1
data[2] => w_anode5653w[3].IN1
data[2] => w_anode5663w[3].IN1
data[3] => w_anode4156w[1].IN0
data[3] => w_anode4262w[1].IN1
data[3] => w_anode4355w[1].IN0
data[3] => w_anode4448w[1].IN1
data[3] => w_anode4541w[1].IN0
data[3] => w_anode4634w[1].IN1
data[3] => w_anode4727w[1].IN0
data[3] => w_anode4820w[1].IN1
data[3] => w_anode4923w[1].IN0
data[3] => w_anode5023w[1].IN1
data[3] => w_anode5116w[1].IN0
data[3] => w_anode5209w[1].IN1
data[3] => w_anode5302w[1].IN0
data[3] => w_anode5395w[1].IN1
data[3] => w_anode5488w[1].IN0
data[3] => w_anode5581w[1].IN1
data[4] => w_anode4156w[2].IN0
data[4] => w_anode4262w[2].IN0
data[4] => w_anode4355w[2].IN1
data[4] => w_anode4448w[2].IN1
data[4] => w_anode4541w[2].IN0
data[4] => w_anode4634w[2].IN0
data[4] => w_anode4727w[2].IN1
data[4] => w_anode4820w[2].IN1
data[4] => w_anode4923w[2].IN0
data[4] => w_anode5023w[2].IN0
data[4] => w_anode5116w[2].IN1
data[4] => w_anode5209w[2].IN1
data[4] => w_anode5302w[2].IN0
data[4] => w_anode5395w[2].IN0
data[4] => w_anode5488w[2].IN1
data[4] => w_anode5581w[2].IN1
data[5] => w_anode4156w[3].IN0
data[5] => w_anode4262w[3].IN0
data[5] => w_anode4355w[3].IN0
data[5] => w_anode4448w[3].IN0
data[5] => w_anode4541w[3].IN1
data[5] => w_anode4634w[3].IN1
data[5] => w_anode4727w[3].IN1
data[5] => w_anode4820w[3].IN1
data[5] => w_anode4923w[3].IN0
data[5] => w_anode5023w[3].IN0
data[5] => w_anode5116w[3].IN0
data[5] => w_anode5209w[3].IN0
data[5] => w_anode5302w[3].IN1
data[5] => w_anode5395w[3].IN1
data[5] => w_anode5488w[3].IN1
data[5] => w_anode5581w[3].IN1
data[6] => w_anode4145w[1].IN0
data[6] => w_anode4915w[1].IN1
enable => w_anode4145w[1].IN0
enable => w_anode4915w[1].IN0
eq[0] <= w_anode4173w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode4190w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode4200w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode4210w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode4220w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode4230w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode4240w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode4250w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode4273w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode4284w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode4294w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode4304w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode4314w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode4324w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode4334w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode4344w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode4366w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode4377w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode4387w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode4397w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode4407w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode4417w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode4427w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode4437w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode4459w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode4470w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode4480w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode4490w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode4500w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode4510w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode4520w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode4530w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode4552w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode4563w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode4573w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode4583w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode4593w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode4603w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode4613w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode4623w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode4645w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode4656w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode4666w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode4676w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode4686w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode4696w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode4706w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode4716w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode4738w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode4749w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode4759w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode4769w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode4779w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode4789w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode4799w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode4809w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode4831w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode4842w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode4852w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode4862w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode4872w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode4882w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode4892w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode4902w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[64] <= w_anode4934w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[65] <= w_anode4951w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[66] <= w_anode4961w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[67] <= w_anode4971w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[68] <= w_anode4981w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[69] <= w_anode4991w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[70] <= w_anode5001w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[71] <= w_anode5011w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[72] <= w_anode5034w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[73] <= w_anode5045w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[74] <= w_anode5055w[3].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|decode_1qa:decode4
data[0] => w_anode4173w[1].IN0
data[0] => w_anode4190w[1].IN1
data[0] => w_anode4200w[1].IN0
data[0] => w_anode4210w[1].IN1
data[0] => w_anode4220w[1].IN0
data[0] => w_anode4230w[1].IN1
data[0] => w_anode4240w[1].IN0
data[0] => w_anode4250w[1].IN1
data[0] => w_anode4273w[1].IN0
data[0] => w_anode4284w[1].IN1
data[0] => w_anode4294w[1].IN0
data[0] => w_anode4304w[1].IN1
data[0] => w_anode4314w[1].IN0
data[0] => w_anode4324w[1].IN1
data[0] => w_anode4334w[1].IN0
data[0] => w_anode4344w[1].IN1
data[0] => w_anode4366w[1].IN0
data[0] => w_anode4377w[1].IN1
data[0] => w_anode4387w[1].IN0
data[0] => w_anode4397w[1].IN1
data[0] => w_anode4407w[1].IN0
data[0] => w_anode4417w[1].IN1
data[0] => w_anode4427w[1].IN0
data[0] => w_anode4437w[1].IN1
data[0] => w_anode4459w[1].IN0
data[0] => w_anode4470w[1].IN1
data[0] => w_anode4480w[1].IN0
data[0] => w_anode4490w[1].IN1
data[0] => w_anode4500w[1].IN0
data[0] => w_anode4510w[1].IN1
data[0] => w_anode4520w[1].IN0
data[0] => w_anode4530w[1].IN1
data[0] => w_anode4552w[1].IN0
data[0] => w_anode4563w[1].IN1
data[0] => w_anode4573w[1].IN0
data[0] => w_anode4583w[1].IN1
data[0] => w_anode4593w[1].IN0
data[0] => w_anode4603w[1].IN1
data[0] => w_anode4613w[1].IN0
data[0] => w_anode4623w[1].IN1
data[0] => w_anode4645w[1].IN0
data[0] => w_anode4656w[1].IN1
data[0] => w_anode4666w[1].IN0
data[0] => w_anode4676w[1].IN1
data[0] => w_anode4686w[1].IN0
data[0] => w_anode4696w[1].IN1
data[0] => w_anode4706w[1].IN0
data[0] => w_anode4716w[1].IN1
data[0] => w_anode4738w[1].IN0
data[0] => w_anode4749w[1].IN1
data[0] => w_anode4759w[1].IN0
data[0] => w_anode4769w[1].IN1
data[0] => w_anode4779w[1].IN0
data[0] => w_anode4789w[1].IN1
data[0] => w_anode4799w[1].IN0
data[0] => w_anode4809w[1].IN1
data[0] => w_anode4831w[1].IN0
data[0] => w_anode4842w[1].IN1
data[0] => w_anode4852w[1].IN0
data[0] => w_anode4862w[1].IN1
data[0] => w_anode4872w[1].IN0
data[0] => w_anode4882w[1].IN1
data[0] => w_anode4892w[1].IN0
data[0] => w_anode4902w[1].IN1
data[0] => w_anode4934w[1].IN0
data[0] => w_anode4951w[1].IN1
data[0] => w_anode4961w[1].IN0
data[0] => w_anode4971w[1].IN1
data[0] => w_anode4981w[1].IN0
data[0] => w_anode4991w[1].IN1
data[0] => w_anode5001w[1].IN0
data[0] => w_anode5011w[1].IN1
data[0] => w_anode5034w[1].IN0
data[0] => w_anode5045w[1].IN1
data[0] => w_anode5055w[1].IN0
data[0] => w_anode5065w[1].IN1
data[0] => w_anode5075w[1].IN0
data[0] => w_anode5085w[1].IN1
data[0] => w_anode5095w[1].IN0
data[0] => w_anode5105w[1].IN1
data[0] => w_anode5127w[1].IN0
data[0] => w_anode5138w[1].IN1
data[0] => w_anode5148w[1].IN0
data[0] => w_anode5158w[1].IN1
data[0] => w_anode5168w[1].IN0
data[0] => w_anode5178w[1].IN1
data[0] => w_anode5188w[1].IN0
data[0] => w_anode5198w[1].IN1
data[0] => w_anode5220w[1].IN0
data[0] => w_anode5231w[1].IN1
data[0] => w_anode5241w[1].IN0
data[0] => w_anode5251w[1].IN1
data[0] => w_anode5261w[1].IN0
data[0] => w_anode5271w[1].IN1
data[0] => w_anode5281w[1].IN0
data[0] => w_anode5291w[1].IN1
data[0] => w_anode5313w[1].IN0
data[0] => w_anode5324w[1].IN1
data[0] => w_anode5334w[1].IN0
data[0] => w_anode5344w[1].IN1
data[0] => w_anode5354w[1].IN0
data[0] => w_anode5364w[1].IN1
data[0] => w_anode5374w[1].IN0
data[0] => w_anode5384w[1].IN1
data[0] => w_anode5406w[1].IN0
data[0] => w_anode5417w[1].IN1
data[0] => w_anode5427w[1].IN0
data[0] => w_anode5437w[1].IN1
data[0] => w_anode5447w[1].IN0
data[0] => w_anode5457w[1].IN1
data[0] => w_anode5467w[1].IN0
data[0] => w_anode5477w[1].IN1
data[0] => w_anode5499w[1].IN0
data[0] => w_anode5510w[1].IN1
data[0] => w_anode5520w[1].IN0
data[0] => w_anode5530w[1].IN1
data[0] => w_anode5540w[1].IN0
data[0] => w_anode5550w[1].IN1
data[0] => w_anode5560w[1].IN0
data[0] => w_anode5570w[1].IN1
data[0] => w_anode5592w[1].IN0
data[0] => w_anode5603w[1].IN1
data[0] => w_anode5613w[1].IN0
data[0] => w_anode5623w[1].IN1
data[0] => w_anode5633w[1].IN0
data[0] => w_anode5643w[1].IN1
data[0] => w_anode5653w[1].IN0
data[0] => w_anode5663w[1].IN1
data[1] => w_anode4173w[2].IN0
data[1] => w_anode4190w[2].IN0
data[1] => w_anode4200w[2].IN1
data[1] => w_anode4210w[2].IN1
data[1] => w_anode4220w[2].IN0
data[1] => w_anode4230w[2].IN0
data[1] => w_anode4240w[2].IN1
data[1] => w_anode4250w[2].IN1
data[1] => w_anode4273w[2].IN0
data[1] => w_anode4284w[2].IN0
data[1] => w_anode4294w[2].IN1
data[1] => w_anode4304w[2].IN1
data[1] => w_anode4314w[2].IN0
data[1] => w_anode4324w[2].IN0
data[1] => w_anode4334w[2].IN1
data[1] => w_anode4344w[2].IN1
data[1] => w_anode4366w[2].IN0
data[1] => w_anode4377w[2].IN0
data[1] => w_anode4387w[2].IN1
data[1] => w_anode4397w[2].IN1
data[1] => w_anode4407w[2].IN0
data[1] => w_anode4417w[2].IN0
data[1] => w_anode4427w[2].IN1
data[1] => w_anode4437w[2].IN1
data[1] => w_anode4459w[2].IN0
data[1] => w_anode4470w[2].IN0
data[1] => w_anode4480w[2].IN1
data[1] => w_anode4490w[2].IN1
data[1] => w_anode4500w[2].IN0
data[1] => w_anode4510w[2].IN0
data[1] => w_anode4520w[2].IN1
data[1] => w_anode4530w[2].IN1
data[1] => w_anode4552w[2].IN0
data[1] => w_anode4563w[2].IN0
data[1] => w_anode4573w[2].IN1
data[1] => w_anode4583w[2].IN1
data[1] => w_anode4593w[2].IN0
data[1] => w_anode4603w[2].IN0
data[1] => w_anode4613w[2].IN1
data[1] => w_anode4623w[2].IN1
data[1] => w_anode4645w[2].IN0
data[1] => w_anode4656w[2].IN0
data[1] => w_anode4666w[2].IN1
data[1] => w_anode4676w[2].IN1
data[1] => w_anode4686w[2].IN0
data[1] => w_anode4696w[2].IN0
data[1] => w_anode4706w[2].IN1
data[1] => w_anode4716w[2].IN1
data[1] => w_anode4738w[2].IN0
data[1] => w_anode4749w[2].IN0
data[1] => w_anode4759w[2].IN1
data[1] => w_anode4769w[2].IN1
data[1] => w_anode4779w[2].IN0
data[1] => w_anode4789w[2].IN0
data[1] => w_anode4799w[2].IN1
data[1] => w_anode4809w[2].IN1
data[1] => w_anode4831w[2].IN0
data[1] => w_anode4842w[2].IN0
data[1] => w_anode4852w[2].IN1
data[1] => w_anode4862w[2].IN1
data[1] => w_anode4872w[2].IN0
data[1] => w_anode4882w[2].IN0
data[1] => w_anode4892w[2].IN1
data[1] => w_anode4902w[2].IN1
data[1] => w_anode4934w[2].IN0
data[1] => w_anode4951w[2].IN0
data[1] => w_anode4961w[2].IN1
data[1] => w_anode4971w[2].IN1
data[1] => w_anode4981w[2].IN0
data[1] => w_anode4991w[2].IN0
data[1] => w_anode5001w[2].IN1
data[1] => w_anode5011w[2].IN1
data[1] => w_anode5034w[2].IN0
data[1] => w_anode5045w[2].IN0
data[1] => w_anode5055w[2].IN1
data[1] => w_anode5065w[2].IN1
data[1] => w_anode5075w[2].IN0
data[1] => w_anode5085w[2].IN0
data[1] => w_anode5095w[2].IN1
data[1] => w_anode5105w[2].IN1
data[1] => w_anode5127w[2].IN0
data[1] => w_anode5138w[2].IN0
data[1] => w_anode5148w[2].IN1
data[1] => w_anode5158w[2].IN1
data[1] => w_anode5168w[2].IN0
data[1] => w_anode5178w[2].IN0
data[1] => w_anode5188w[2].IN1
data[1] => w_anode5198w[2].IN1
data[1] => w_anode5220w[2].IN0
data[1] => w_anode5231w[2].IN0
data[1] => w_anode5241w[2].IN1
data[1] => w_anode5251w[2].IN1
data[1] => w_anode5261w[2].IN0
data[1] => w_anode5271w[2].IN0
data[1] => w_anode5281w[2].IN1
data[1] => w_anode5291w[2].IN1
data[1] => w_anode5313w[2].IN0
data[1] => w_anode5324w[2].IN0
data[1] => w_anode5334w[2].IN1
data[1] => w_anode5344w[2].IN1
data[1] => w_anode5354w[2].IN0
data[1] => w_anode5364w[2].IN0
data[1] => w_anode5374w[2].IN1
data[1] => w_anode5384w[2].IN1
data[1] => w_anode5406w[2].IN0
data[1] => w_anode5417w[2].IN0
data[1] => w_anode5427w[2].IN1
data[1] => w_anode5437w[2].IN1
data[1] => w_anode5447w[2].IN0
data[1] => w_anode5457w[2].IN0
data[1] => w_anode5467w[2].IN1
data[1] => w_anode5477w[2].IN1
data[1] => w_anode5499w[2].IN0
data[1] => w_anode5510w[2].IN0
data[1] => w_anode5520w[2].IN1
data[1] => w_anode5530w[2].IN1
data[1] => w_anode5540w[2].IN0
data[1] => w_anode5550w[2].IN0
data[1] => w_anode5560w[2].IN1
data[1] => w_anode5570w[2].IN1
data[1] => w_anode5592w[2].IN0
data[1] => w_anode5603w[2].IN0
data[1] => w_anode5613w[2].IN1
data[1] => w_anode5623w[2].IN1
data[1] => w_anode5633w[2].IN0
data[1] => w_anode5643w[2].IN0
data[1] => w_anode5653w[2].IN1
data[1] => w_anode5663w[2].IN1
data[2] => w_anode4173w[3].IN0
data[2] => w_anode4190w[3].IN0
data[2] => w_anode4200w[3].IN0
data[2] => w_anode4210w[3].IN0
data[2] => w_anode4220w[3].IN1
data[2] => w_anode4230w[3].IN1
data[2] => w_anode4240w[3].IN1
data[2] => w_anode4250w[3].IN1
data[2] => w_anode4273w[3].IN0
data[2] => w_anode4284w[3].IN0
data[2] => w_anode4294w[3].IN0
data[2] => w_anode4304w[3].IN0
data[2] => w_anode4314w[3].IN1
data[2] => w_anode4324w[3].IN1
data[2] => w_anode4334w[3].IN1
data[2] => w_anode4344w[3].IN1
data[2] => w_anode4366w[3].IN0
data[2] => w_anode4377w[3].IN0
data[2] => w_anode4387w[3].IN0
data[2] => w_anode4397w[3].IN0
data[2] => w_anode4407w[3].IN1
data[2] => w_anode4417w[3].IN1
data[2] => w_anode4427w[3].IN1
data[2] => w_anode4437w[3].IN1
data[2] => w_anode4459w[3].IN0
data[2] => w_anode4470w[3].IN0
data[2] => w_anode4480w[3].IN0
data[2] => w_anode4490w[3].IN0
data[2] => w_anode4500w[3].IN1
data[2] => w_anode4510w[3].IN1
data[2] => w_anode4520w[3].IN1
data[2] => w_anode4530w[3].IN1
data[2] => w_anode4552w[3].IN0
data[2] => w_anode4563w[3].IN0
data[2] => w_anode4573w[3].IN0
data[2] => w_anode4583w[3].IN0
data[2] => w_anode4593w[3].IN1
data[2] => w_anode4603w[3].IN1
data[2] => w_anode4613w[3].IN1
data[2] => w_anode4623w[3].IN1
data[2] => w_anode4645w[3].IN0
data[2] => w_anode4656w[3].IN0
data[2] => w_anode4666w[3].IN0
data[2] => w_anode4676w[3].IN0
data[2] => w_anode4686w[3].IN1
data[2] => w_anode4696w[3].IN1
data[2] => w_anode4706w[3].IN1
data[2] => w_anode4716w[3].IN1
data[2] => w_anode4738w[3].IN0
data[2] => w_anode4749w[3].IN0
data[2] => w_anode4759w[3].IN0
data[2] => w_anode4769w[3].IN0
data[2] => w_anode4779w[3].IN1
data[2] => w_anode4789w[3].IN1
data[2] => w_anode4799w[3].IN1
data[2] => w_anode4809w[3].IN1
data[2] => w_anode4831w[3].IN0
data[2] => w_anode4842w[3].IN0
data[2] => w_anode4852w[3].IN0
data[2] => w_anode4862w[3].IN0
data[2] => w_anode4872w[3].IN1
data[2] => w_anode4882w[3].IN1
data[2] => w_anode4892w[3].IN1
data[2] => w_anode4902w[3].IN1
data[2] => w_anode4934w[3].IN0
data[2] => w_anode4951w[3].IN0
data[2] => w_anode4961w[3].IN0
data[2] => w_anode4971w[3].IN0
data[2] => w_anode4981w[3].IN1
data[2] => w_anode4991w[3].IN1
data[2] => w_anode5001w[3].IN1
data[2] => w_anode5011w[3].IN1
data[2] => w_anode5034w[3].IN0
data[2] => w_anode5045w[3].IN0
data[2] => w_anode5055w[3].IN0
data[2] => w_anode5065w[3].IN0
data[2] => w_anode5075w[3].IN1
data[2] => w_anode5085w[3].IN1
data[2] => w_anode5095w[3].IN1
data[2] => w_anode5105w[3].IN1
data[2] => w_anode5127w[3].IN0
data[2] => w_anode5138w[3].IN0
data[2] => w_anode5148w[3].IN0
data[2] => w_anode5158w[3].IN0
data[2] => w_anode5168w[3].IN1
data[2] => w_anode5178w[3].IN1
data[2] => w_anode5188w[3].IN1
data[2] => w_anode5198w[3].IN1
data[2] => w_anode5220w[3].IN0
data[2] => w_anode5231w[3].IN0
data[2] => w_anode5241w[3].IN0
data[2] => w_anode5251w[3].IN0
data[2] => w_anode5261w[3].IN1
data[2] => w_anode5271w[3].IN1
data[2] => w_anode5281w[3].IN1
data[2] => w_anode5291w[3].IN1
data[2] => w_anode5313w[3].IN0
data[2] => w_anode5324w[3].IN0
data[2] => w_anode5334w[3].IN0
data[2] => w_anode5344w[3].IN0
data[2] => w_anode5354w[3].IN1
data[2] => w_anode5364w[3].IN1
data[2] => w_anode5374w[3].IN1
data[2] => w_anode5384w[3].IN1
data[2] => w_anode5406w[3].IN0
data[2] => w_anode5417w[3].IN0
data[2] => w_anode5427w[3].IN0
data[2] => w_anode5437w[3].IN0
data[2] => w_anode5447w[3].IN1
data[2] => w_anode5457w[3].IN1
data[2] => w_anode5467w[3].IN1
data[2] => w_anode5477w[3].IN1
data[2] => w_anode5499w[3].IN0
data[2] => w_anode5510w[3].IN0
data[2] => w_anode5520w[3].IN0
data[2] => w_anode5530w[3].IN0
data[2] => w_anode5540w[3].IN1
data[2] => w_anode5550w[3].IN1
data[2] => w_anode5560w[3].IN1
data[2] => w_anode5570w[3].IN1
data[2] => w_anode5592w[3].IN0
data[2] => w_anode5603w[3].IN0
data[2] => w_anode5613w[3].IN0
data[2] => w_anode5623w[3].IN0
data[2] => w_anode5633w[3].IN1
data[2] => w_anode5643w[3].IN1
data[2] => w_anode5653w[3].IN1
data[2] => w_anode5663w[3].IN1
data[3] => w_anode4156w[1].IN0
data[3] => w_anode4262w[1].IN1
data[3] => w_anode4355w[1].IN0
data[3] => w_anode4448w[1].IN1
data[3] => w_anode4541w[1].IN0
data[3] => w_anode4634w[1].IN1
data[3] => w_anode4727w[1].IN0
data[3] => w_anode4820w[1].IN1
data[3] => w_anode4923w[1].IN0
data[3] => w_anode5023w[1].IN1
data[3] => w_anode5116w[1].IN0
data[3] => w_anode5209w[1].IN1
data[3] => w_anode5302w[1].IN0
data[3] => w_anode5395w[1].IN1
data[3] => w_anode5488w[1].IN0
data[3] => w_anode5581w[1].IN1
data[4] => w_anode4156w[2].IN0
data[4] => w_anode4262w[2].IN0
data[4] => w_anode4355w[2].IN1
data[4] => w_anode4448w[2].IN1
data[4] => w_anode4541w[2].IN0
data[4] => w_anode4634w[2].IN0
data[4] => w_anode4727w[2].IN1
data[4] => w_anode4820w[2].IN1
data[4] => w_anode4923w[2].IN0
data[4] => w_anode5023w[2].IN0
data[4] => w_anode5116w[2].IN1
data[4] => w_anode5209w[2].IN1
data[4] => w_anode5302w[2].IN0
data[4] => w_anode5395w[2].IN0
data[4] => w_anode5488w[2].IN1
data[4] => w_anode5581w[2].IN1
data[5] => w_anode4156w[3].IN0
data[5] => w_anode4262w[3].IN0
data[5] => w_anode4355w[3].IN0
data[5] => w_anode4448w[3].IN0
data[5] => w_anode4541w[3].IN1
data[5] => w_anode4634w[3].IN1
data[5] => w_anode4727w[3].IN1
data[5] => w_anode4820w[3].IN1
data[5] => w_anode4923w[3].IN0
data[5] => w_anode5023w[3].IN0
data[5] => w_anode5116w[3].IN0
data[5] => w_anode5209w[3].IN0
data[5] => w_anode5302w[3].IN1
data[5] => w_anode5395w[3].IN1
data[5] => w_anode5488w[3].IN1
data[5] => w_anode5581w[3].IN1
data[6] => w_anode4145w[1].IN0
data[6] => w_anode4915w[1].IN1
enable => w_anode4145w[1].IN0
enable => w_anode4915w[1].IN0
eq[0] <= w_anode4173w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode4190w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode4200w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode4210w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode4220w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode4230w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode4240w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode4250w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode4273w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode4284w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode4294w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode4304w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode4314w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode4324w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode4334w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode4344w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode4366w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode4377w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode4387w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode4397w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode4407w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode4417w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode4427w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode4437w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode4459w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode4470w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode4480w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode4490w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode4500w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode4510w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode4520w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode4530w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode4552w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode4563w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode4573w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode4583w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode4593w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode4603w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode4613w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode4623w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode4645w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode4656w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode4666w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode4676w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode4686w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode4696w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode4706w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode4716w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode4738w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode4749w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode4759w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode4769w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode4779w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode4789w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode4799w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode4809w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode4831w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode4842w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode4852w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode4862w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode4872w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode4882w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode4892w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode4902w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[64] <= w_anode4934w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[65] <= w_anode4951w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[66] <= w_anode4961w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[67] <= w_anode4971w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[68] <= w_anode4981w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[69] <= w_anode4991w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[70] <= w_anode5001w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[71] <= w_anode5011w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[72] <= w_anode5034w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[73] <= w_anode5045w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[74] <= w_anode5055w[3].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|decode_1qa:decode_a
data[0] => w_anode4173w[1].IN0
data[0] => w_anode4190w[1].IN1
data[0] => w_anode4200w[1].IN0
data[0] => w_anode4210w[1].IN1
data[0] => w_anode4220w[1].IN0
data[0] => w_anode4230w[1].IN1
data[0] => w_anode4240w[1].IN0
data[0] => w_anode4250w[1].IN1
data[0] => w_anode4273w[1].IN0
data[0] => w_anode4284w[1].IN1
data[0] => w_anode4294w[1].IN0
data[0] => w_anode4304w[1].IN1
data[0] => w_anode4314w[1].IN0
data[0] => w_anode4324w[1].IN1
data[0] => w_anode4334w[1].IN0
data[0] => w_anode4344w[1].IN1
data[0] => w_anode4366w[1].IN0
data[0] => w_anode4377w[1].IN1
data[0] => w_anode4387w[1].IN0
data[0] => w_anode4397w[1].IN1
data[0] => w_anode4407w[1].IN0
data[0] => w_anode4417w[1].IN1
data[0] => w_anode4427w[1].IN0
data[0] => w_anode4437w[1].IN1
data[0] => w_anode4459w[1].IN0
data[0] => w_anode4470w[1].IN1
data[0] => w_anode4480w[1].IN0
data[0] => w_anode4490w[1].IN1
data[0] => w_anode4500w[1].IN0
data[0] => w_anode4510w[1].IN1
data[0] => w_anode4520w[1].IN0
data[0] => w_anode4530w[1].IN1
data[0] => w_anode4552w[1].IN0
data[0] => w_anode4563w[1].IN1
data[0] => w_anode4573w[1].IN0
data[0] => w_anode4583w[1].IN1
data[0] => w_anode4593w[1].IN0
data[0] => w_anode4603w[1].IN1
data[0] => w_anode4613w[1].IN0
data[0] => w_anode4623w[1].IN1
data[0] => w_anode4645w[1].IN0
data[0] => w_anode4656w[1].IN1
data[0] => w_anode4666w[1].IN0
data[0] => w_anode4676w[1].IN1
data[0] => w_anode4686w[1].IN0
data[0] => w_anode4696w[1].IN1
data[0] => w_anode4706w[1].IN0
data[0] => w_anode4716w[1].IN1
data[0] => w_anode4738w[1].IN0
data[0] => w_anode4749w[1].IN1
data[0] => w_anode4759w[1].IN0
data[0] => w_anode4769w[1].IN1
data[0] => w_anode4779w[1].IN0
data[0] => w_anode4789w[1].IN1
data[0] => w_anode4799w[1].IN0
data[0] => w_anode4809w[1].IN1
data[0] => w_anode4831w[1].IN0
data[0] => w_anode4842w[1].IN1
data[0] => w_anode4852w[1].IN0
data[0] => w_anode4862w[1].IN1
data[0] => w_anode4872w[1].IN0
data[0] => w_anode4882w[1].IN1
data[0] => w_anode4892w[1].IN0
data[0] => w_anode4902w[1].IN1
data[0] => w_anode4934w[1].IN0
data[0] => w_anode4951w[1].IN1
data[0] => w_anode4961w[1].IN0
data[0] => w_anode4971w[1].IN1
data[0] => w_anode4981w[1].IN0
data[0] => w_anode4991w[1].IN1
data[0] => w_anode5001w[1].IN0
data[0] => w_anode5011w[1].IN1
data[0] => w_anode5034w[1].IN0
data[0] => w_anode5045w[1].IN1
data[0] => w_anode5055w[1].IN0
data[0] => w_anode5065w[1].IN1
data[0] => w_anode5075w[1].IN0
data[0] => w_anode5085w[1].IN1
data[0] => w_anode5095w[1].IN0
data[0] => w_anode5105w[1].IN1
data[0] => w_anode5127w[1].IN0
data[0] => w_anode5138w[1].IN1
data[0] => w_anode5148w[1].IN0
data[0] => w_anode5158w[1].IN1
data[0] => w_anode5168w[1].IN0
data[0] => w_anode5178w[1].IN1
data[0] => w_anode5188w[1].IN0
data[0] => w_anode5198w[1].IN1
data[0] => w_anode5220w[1].IN0
data[0] => w_anode5231w[1].IN1
data[0] => w_anode5241w[1].IN0
data[0] => w_anode5251w[1].IN1
data[0] => w_anode5261w[1].IN0
data[0] => w_anode5271w[1].IN1
data[0] => w_anode5281w[1].IN0
data[0] => w_anode5291w[1].IN1
data[0] => w_anode5313w[1].IN0
data[0] => w_anode5324w[1].IN1
data[0] => w_anode5334w[1].IN0
data[0] => w_anode5344w[1].IN1
data[0] => w_anode5354w[1].IN0
data[0] => w_anode5364w[1].IN1
data[0] => w_anode5374w[1].IN0
data[0] => w_anode5384w[1].IN1
data[0] => w_anode5406w[1].IN0
data[0] => w_anode5417w[1].IN1
data[0] => w_anode5427w[1].IN0
data[0] => w_anode5437w[1].IN1
data[0] => w_anode5447w[1].IN0
data[0] => w_anode5457w[1].IN1
data[0] => w_anode5467w[1].IN0
data[0] => w_anode5477w[1].IN1
data[0] => w_anode5499w[1].IN0
data[0] => w_anode5510w[1].IN1
data[0] => w_anode5520w[1].IN0
data[0] => w_anode5530w[1].IN1
data[0] => w_anode5540w[1].IN0
data[0] => w_anode5550w[1].IN1
data[0] => w_anode5560w[1].IN0
data[0] => w_anode5570w[1].IN1
data[0] => w_anode5592w[1].IN0
data[0] => w_anode5603w[1].IN1
data[0] => w_anode5613w[1].IN0
data[0] => w_anode5623w[1].IN1
data[0] => w_anode5633w[1].IN0
data[0] => w_anode5643w[1].IN1
data[0] => w_anode5653w[1].IN0
data[0] => w_anode5663w[1].IN1
data[1] => w_anode4173w[2].IN0
data[1] => w_anode4190w[2].IN0
data[1] => w_anode4200w[2].IN1
data[1] => w_anode4210w[2].IN1
data[1] => w_anode4220w[2].IN0
data[1] => w_anode4230w[2].IN0
data[1] => w_anode4240w[2].IN1
data[1] => w_anode4250w[2].IN1
data[1] => w_anode4273w[2].IN0
data[1] => w_anode4284w[2].IN0
data[1] => w_anode4294w[2].IN1
data[1] => w_anode4304w[2].IN1
data[1] => w_anode4314w[2].IN0
data[1] => w_anode4324w[2].IN0
data[1] => w_anode4334w[2].IN1
data[1] => w_anode4344w[2].IN1
data[1] => w_anode4366w[2].IN0
data[1] => w_anode4377w[2].IN0
data[1] => w_anode4387w[2].IN1
data[1] => w_anode4397w[2].IN1
data[1] => w_anode4407w[2].IN0
data[1] => w_anode4417w[2].IN0
data[1] => w_anode4427w[2].IN1
data[1] => w_anode4437w[2].IN1
data[1] => w_anode4459w[2].IN0
data[1] => w_anode4470w[2].IN0
data[1] => w_anode4480w[2].IN1
data[1] => w_anode4490w[2].IN1
data[1] => w_anode4500w[2].IN0
data[1] => w_anode4510w[2].IN0
data[1] => w_anode4520w[2].IN1
data[1] => w_anode4530w[2].IN1
data[1] => w_anode4552w[2].IN0
data[1] => w_anode4563w[2].IN0
data[1] => w_anode4573w[2].IN1
data[1] => w_anode4583w[2].IN1
data[1] => w_anode4593w[2].IN0
data[1] => w_anode4603w[2].IN0
data[1] => w_anode4613w[2].IN1
data[1] => w_anode4623w[2].IN1
data[1] => w_anode4645w[2].IN0
data[1] => w_anode4656w[2].IN0
data[1] => w_anode4666w[2].IN1
data[1] => w_anode4676w[2].IN1
data[1] => w_anode4686w[2].IN0
data[1] => w_anode4696w[2].IN0
data[1] => w_anode4706w[2].IN1
data[1] => w_anode4716w[2].IN1
data[1] => w_anode4738w[2].IN0
data[1] => w_anode4749w[2].IN0
data[1] => w_anode4759w[2].IN1
data[1] => w_anode4769w[2].IN1
data[1] => w_anode4779w[2].IN0
data[1] => w_anode4789w[2].IN0
data[1] => w_anode4799w[2].IN1
data[1] => w_anode4809w[2].IN1
data[1] => w_anode4831w[2].IN0
data[1] => w_anode4842w[2].IN0
data[1] => w_anode4852w[2].IN1
data[1] => w_anode4862w[2].IN1
data[1] => w_anode4872w[2].IN0
data[1] => w_anode4882w[2].IN0
data[1] => w_anode4892w[2].IN1
data[1] => w_anode4902w[2].IN1
data[1] => w_anode4934w[2].IN0
data[1] => w_anode4951w[2].IN0
data[1] => w_anode4961w[2].IN1
data[1] => w_anode4971w[2].IN1
data[1] => w_anode4981w[2].IN0
data[1] => w_anode4991w[2].IN0
data[1] => w_anode5001w[2].IN1
data[1] => w_anode5011w[2].IN1
data[1] => w_anode5034w[2].IN0
data[1] => w_anode5045w[2].IN0
data[1] => w_anode5055w[2].IN1
data[1] => w_anode5065w[2].IN1
data[1] => w_anode5075w[2].IN0
data[1] => w_anode5085w[2].IN0
data[1] => w_anode5095w[2].IN1
data[1] => w_anode5105w[2].IN1
data[1] => w_anode5127w[2].IN0
data[1] => w_anode5138w[2].IN0
data[1] => w_anode5148w[2].IN1
data[1] => w_anode5158w[2].IN1
data[1] => w_anode5168w[2].IN0
data[1] => w_anode5178w[2].IN0
data[1] => w_anode5188w[2].IN1
data[1] => w_anode5198w[2].IN1
data[1] => w_anode5220w[2].IN0
data[1] => w_anode5231w[2].IN0
data[1] => w_anode5241w[2].IN1
data[1] => w_anode5251w[2].IN1
data[1] => w_anode5261w[2].IN0
data[1] => w_anode5271w[2].IN0
data[1] => w_anode5281w[2].IN1
data[1] => w_anode5291w[2].IN1
data[1] => w_anode5313w[2].IN0
data[1] => w_anode5324w[2].IN0
data[1] => w_anode5334w[2].IN1
data[1] => w_anode5344w[2].IN1
data[1] => w_anode5354w[2].IN0
data[1] => w_anode5364w[2].IN0
data[1] => w_anode5374w[2].IN1
data[1] => w_anode5384w[2].IN1
data[1] => w_anode5406w[2].IN0
data[1] => w_anode5417w[2].IN0
data[1] => w_anode5427w[2].IN1
data[1] => w_anode5437w[2].IN1
data[1] => w_anode5447w[2].IN0
data[1] => w_anode5457w[2].IN0
data[1] => w_anode5467w[2].IN1
data[1] => w_anode5477w[2].IN1
data[1] => w_anode5499w[2].IN0
data[1] => w_anode5510w[2].IN0
data[1] => w_anode5520w[2].IN1
data[1] => w_anode5530w[2].IN1
data[1] => w_anode5540w[2].IN0
data[1] => w_anode5550w[2].IN0
data[1] => w_anode5560w[2].IN1
data[1] => w_anode5570w[2].IN1
data[1] => w_anode5592w[2].IN0
data[1] => w_anode5603w[2].IN0
data[1] => w_anode5613w[2].IN1
data[1] => w_anode5623w[2].IN1
data[1] => w_anode5633w[2].IN0
data[1] => w_anode5643w[2].IN0
data[1] => w_anode5653w[2].IN1
data[1] => w_anode5663w[2].IN1
data[2] => w_anode4173w[3].IN0
data[2] => w_anode4190w[3].IN0
data[2] => w_anode4200w[3].IN0
data[2] => w_anode4210w[3].IN0
data[2] => w_anode4220w[3].IN1
data[2] => w_anode4230w[3].IN1
data[2] => w_anode4240w[3].IN1
data[2] => w_anode4250w[3].IN1
data[2] => w_anode4273w[3].IN0
data[2] => w_anode4284w[3].IN0
data[2] => w_anode4294w[3].IN0
data[2] => w_anode4304w[3].IN0
data[2] => w_anode4314w[3].IN1
data[2] => w_anode4324w[3].IN1
data[2] => w_anode4334w[3].IN1
data[2] => w_anode4344w[3].IN1
data[2] => w_anode4366w[3].IN0
data[2] => w_anode4377w[3].IN0
data[2] => w_anode4387w[3].IN0
data[2] => w_anode4397w[3].IN0
data[2] => w_anode4407w[3].IN1
data[2] => w_anode4417w[3].IN1
data[2] => w_anode4427w[3].IN1
data[2] => w_anode4437w[3].IN1
data[2] => w_anode4459w[3].IN0
data[2] => w_anode4470w[3].IN0
data[2] => w_anode4480w[3].IN0
data[2] => w_anode4490w[3].IN0
data[2] => w_anode4500w[3].IN1
data[2] => w_anode4510w[3].IN1
data[2] => w_anode4520w[3].IN1
data[2] => w_anode4530w[3].IN1
data[2] => w_anode4552w[3].IN0
data[2] => w_anode4563w[3].IN0
data[2] => w_anode4573w[3].IN0
data[2] => w_anode4583w[3].IN0
data[2] => w_anode4593w[3].IN1
data[2] => w_anode4603w[3].IN1
data[2] => w_anode4613w[3].IN1
data[2] => w_anode4623w[3].IN1
data[2] => w_anode4645w[3].IN0
data[2] => w_anode4656w[3].IN0
data[2] => w_anode4666w[3].IN0
data[2] => w_anode4676w[3].IN0
data[2] => w_anode4686w[3].IN1
data[2] => w_anode4696w[3].IN1
data[2] => w_anode4706w[3].IN1
data[2] => w_anode4716w[3].IN1
data[2] => w_anode4738w[3].IN0
data[2] => w_anode4749w[3].IN0
data[2] => w_anode4759w[3].IN0
data[2] => w_anode4769w[3].IN0
data[2] => w_anode4779w[3].IN1
data[2] => w_anode4789w[3].IN1
data[2] => w_anode4799w[3].IN1
data[2] => w_anode4809w[3].IN1
data[2] => w_anode4831w[3].IN0
data[2] => w_anode4842w[3].IN0
data[2] => w_anode4852w[3].IN0
data[2] => w_anode4862w[3].IN0
data[2] => w_anode4872w[3].IN1
data[2] => w_anode4882w[3].IN1
data[2] => w_anode4892w[3].IN1
data[2] => w_anode4902w[3].IN1
data[2] => w_anode4934w[3].IN0
data[2] => w_anode4951w[3].IN0
data[2] => w_anode4961w[3].IN0
data[2] => w_anode4971w[3].IN0
data[2] => w_anode4981w[3].IN1
data[2] => w_anode4991w[3].IN1
data[2] => w_anode5001w[3].IN1
data[2] => w_anode5011w[3].IN1
data[2] => w_anode5034w[3].IN0
data[2] => w_anode5045w[3].IN0
data[2] => w_anode5055w[3].IN0
data[2] => w_anode5065w[3].IN0
data[2] => w_anode5075w[3].IN1
data[2] => w_anode5085w[3].IN1
data[2] => w_anode5095w[3].IN1
data[2] => w_anode5105w[3].IN1
data[2] => w_anode5127w[3].IN0
data[2] => w_anode5138w[3].IN0
data[2] => w_anode5148w[3].IN0
data[2] => w_anode5158w[3].IN0
data[2] => w_anode5168w[3].IN1
data[2] => w_anode5178w[3].IN1
data[2] => w_anode5188w[3].IN1
data[2] => w_anode5198w[3].IN1
data[2] => w_anode5220w[3].IN0
data[2] => w_anode5231w[3].IN0
data[2] => w_anode5241w[3].IN0
data[2] => w_anode5251w[3].IN0
data[2] => w_anode5261w[3].IN1
data[2] => w_anode5271w[3].IN1
data[2] => w_anode5281w[3].IN1
data[2] => w_anode5291w[3].IN1
data[2] => w_anode5313w[3].IN0
data[2] => w_anode5324w[3].IN0
data[2] => w_anode5334w[3].IN0
data[2] => w_anode5344w[3].IN0
data[2] => w_anode5354w[3].IN1
data[2] => w_anode5364w[3].IN1
data[2] => w_anode5374w[3].IN1
data[2] => w_anode5384w[3].IN1
data[2] => w_anode5406w[3].IN0
data[2] => w_anode5417w[3].IN0
data[2] => w_anode5427w[3].IN0
data[2] => w_anode5437w[3].IN0
data[2] => w_anode5447w[3].IN1
data[2] => w_anode5457w[3].IN1
data[2] => w_anode5467w[3].IN1
data[2] => w_anode5477w[3].IN1
data[2] => w_anode5499w[3].IN0
data[2] => w_anode5510w[3].IN0
data[2] => w_anode5520w[3].IN0
data[2] => w_anode5530w[3].IN0
data[2] => w_anode5540w[3].IN1
data[2] => w_anode5550w[3].IN1
data[2] => w_anode5560w[3].IN1
data[2] => w_anode5570w[3].IN1
data[2] => w_anode5592w[3].IN0
data[2] => w_anode5603w[3].IN0
data[2] => w_anode5613w[3].IN0
data[2] => w_anode5623w[3].IN0
data[2] => w_anode5633w[3].IN1
data[2] => w_anode5643w[3].IN1
data[2] => w_anode5653w[3].IN1
data[2] => w_anode5663w[3].IN1
data[3] => w_anode4156w[1].IN0
data[3] => w_anode4262w[1].IN1
data[3] => w_anode4355w[1].IN0
data[3] => w_anode4448w[1].IN1
data[3] => w_anode4541w[1].IN0
data[3] => w_anode4634w[1].IN1
data[3] => w_anode4727w[1].IN0
data[3] => w_anode4820w[1].IN1
data[3] => w_anode4923w[1].IN0
data[3] => w_anode5023w[1].IN1
data[3] => w_anode5116w[1].IN0
data[3] => w_anode5209w[1].IN1
data[3] => w_anode5302w[1].IN0
data[3] => w_anode5395w[1].IN1
data[3] => w_anode5488w[1].IN0
data[3] => w_anode5581w[1].IN1
data[4] => w_anode4156w[2].IN0
data[4] => w_anode4262w[2].IN0
data[4] => w_anode4355w[2].IN1
data[4] => w_anode4448w[2].IN1
data[4] => w_anode4541w[2].IN0
data[4] => w_anode4634w[2].IN0
data[4] => w_anode4727w[2].IN1
data[4] => w_anode4820w[2].IN1
data[4] => w_anode4923w[2].IN0
data[4] => w_anode5023w[2].IN0
data[4] => w_anode5116w[2].IN1
data[4] => w_anode5209w[2].IN1
data[4] => w_anode5302w[2].IN0
data[4] => w_anode5395w[2].IN0
data[4] => w_anode5488w[2].IN1
data[4] => w_anode5581w[2].IN1
data[5] => w_anode4156w[3].IN0
data[5] => w_anode4262w[3].IN0
data[5] => w_anode4355w[3].IN0
data[5] => w_anode4448w[3].IN0
data[5] => w_anode4541w[3].IN1
data[5] => w_anode4634w[3].IN1
data[5] => w_anode4727w[3].IN1
data[5] => w_anode4820w[3].IN1
data[5] => w_anode4923w[3].IN0
data[5] => w_anode5023w[3].IN0
data[5] => w_anode5116w[3].IN0
data[5] => w_anode5209w[3].IN0
data[5] => w_anode5302w[3].IN1
data[5] => w_anode5395w[3].IN1
data[5] => w_anode5488w[3].IN1
data[5] => w_anode5581w[3].IN1
data[6] => w_anode4145w[1].IN0
data[6] => w_anode4915w[1].IN1
enable => w_anode4145w[1].IN0
enable => w_anode4915w[1].IN0
eq[0] <= w_anode4173w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode4190w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode4200w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode4210w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode4220w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode4230w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode4240w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode4250w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode4273w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode4284w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode4294w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode4304w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode4314w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode4324w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode4334w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode4344w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode4366w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode4377w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode4387w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode4397w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode4407w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode4417w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode4427w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode4437w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode4459w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode4470w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode4480w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode4490w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode4500w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode4510w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode4520w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode4530w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode4552w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode4563w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode4573w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode4583w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode4593w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode4603w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode4613w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode4623w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode4645w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode4656w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode4666w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode4676w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode4686w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode4696w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode4706w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode4716w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode4738w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode4749w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode4759w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode4769w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode4779w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode4789w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode4799w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode4809w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode4831w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode4842w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode4852w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode4862w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode4872w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode4882w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode4892w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode4902w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[64] <= w_anode4934w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[65] <= w_anode4951w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[66] <= w_anode4961w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[67] <= w_anode4971w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[68] <= w_anode4981w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[69] <= w_anode4991w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[70] <= w_anode5001w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[71] <= w_anode5011w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[72] <= w_anode5034w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[73] <= w_anode5045w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[74] <= w_anode5055w[3].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|decode_1qa:decode_b
data[0] => w_anode4173w[1].IN0
data[0] => w_anode4190w[1].IN1
data[0] => w_anode4200w[1].IN0
data[0] => w_anode4210w[1].IN1
data[0] => w_anode4220w[1].IN0
data[0] => w_anode4230w[1].IN1
data[0] => w_anode4240w[1].IN0
data[0] => w_anode4250w[1].IN1
data[0] => w_anode4273w[1].IN0
data[0] => w_anode4284w[1].IN1
data[0] => w_anode4294w[1].IN0
data[0] => w_anode4304w[1].IN1
data[0] => w_anode4314w[1].IN0
data[0] => w_anode4324w[1].IN1
data[0] => w_anode4334w[1].IN0
data[0] => w_anode4344w[1].IN1
data[0] => w_anode4366w[1].IN0
data[0] => w_anode4377w[1].IN1
data[0] => w_anode4387w[1].IN0
data[0] => w_anode4397w[1].IN1
data[0] => w_anode4407w[1].IN0
data[0] => w_anode4417w[1].IN1
data[0] => w_anode4427w[1].IN0
data[0] => w_anode4437w[1].IN1
data[0] => w_anode4459w[1].IN0
data[0] => w_anode4470w[1].IN1
data[0] => w_anode4480w[1].IN0
data[0] => w_anode4490w[1].IN1
data[0] => w_anode4500w[1].IN0
data[0] => w_anode4510w[1].IN1
data[0] => w_anode4520w[1].IN0
data[0] => w_anode4530w[1].IN1
data[0] => w_anode4552w[1].IN0
data[0] => w_anode4563w[1].IN1
data[0] => w_anode4573w[1].IN0
data[0] => w_anode4583w[1].IN1
data[0] => w_anode4593w[1].IN0
data[0] => w_anode4603w[1].IN1
data[0] => w_anode4613w[1].IN0
data[0] => w_anode4623w[1].IN1
data[0] => w_anode4645w[1].IN0
data[0] => w_anode4656w[1].IN1
data[0] => w_anode4666w[1].IN0
data[0] => w_anode4676w[1].IN1
data[0] => w_anode4686w[1].IN0
data[0] => w_anode4696w[1].IN1
data[0] => w_anode4706w[1].IN0
data[0] => w_anode4716w[1].IN1
data[0] => w_anode4738w[1].IN0
data[0] => w_anode4749w[1].IN1
data[0] => w_anode4759w[1].IN0
data[0] => w_anode4769w[1].IN1
data[0] => w_anode4779w[1].IN0
data[0] => w_anode4789w[1].IN1
data[0] => w_anode4799w[1].IN0
data[0] => w_anode4809w[1].IN1
data[0] => w_anode4831w[1].IN0
data[0] => w_anode4842w[1].IN1
data[0] => w_anode4852w[1].IN0
data[0] => w_anode4862w[1].IN1
data[0] => w_anode4872w[1].IN0
data[0] => w_anode4882w[1].IN1
data[0] => w_anode4892w[1].IN0
data[0] => w_anode4902w[1].IN1
data[0] => w_anode4934w[1].IN0
data[0] => w_anode4951w[1].IN1
data[0] => w_anode4961w[1].IN0
data[0] => w_anode4971w[1].IN1
data[0] => w_anode4981w[1].IN0
data[0] => w_anode4991w[1].IN1
data[0] => w_anode5001w[1].IN0
data[0] => w_anode5011w[1].IN1
data[0] => w_anode5034w[1].IN0
data[0] => w_anode5045w[1].IN1
data[0] => w_anode5055w[1].IN0
data[0] => w_anode5065w[1].IN1
data[0] => w_anode5075w[1].IN0
data[0] => w_anode5085w[1].IN1
data[0] => w_anode5095w[1].IN0
data[0] => w_anode5105w[1].IN1
data[0] => w_anode5127w[1].IN0
data[0] => w_anode5138w[1].IN1
data[0] => w_anode5148w[1].IN0
data[0] => w_anode5158w[1].IN1
data[0] => w_anode5168w[1].IN0
data[0] => w_anode5178w[1].IN1
data[0] => w_anode5188w[1].IN0
data[0] => w_anode5198w[1].IN1
data[0] => w_anode5220w[1].IN0
data[0] => w_anode5231w[1].IN1
data[0] => w_anode5241w[1].IN0
data[0] => w_anode5251w[1].IN1
data[0] => w_anode5261w[1].IN0
data[0] => w_anode5271w[1].IN1
data[0] => w_anode5281w[1].IN0
data[0] => w_anode5291w[1].IN1
data[0] => w_anode5313w[1].IN0
data[0] => w_anode5324w[1].IN1
data[0] => w_anode5334w[1].IN0
data[0] => w_anode5344w[1].IN1
data[0] => w_anode5354w[1].IN0
data[0] => w_anode5364w[1].IN1
data[0] => w_anode5374w[1].IN0
data[0] => w_anode5384w[1].IN1
data[0] => w_anode5406w[1].IN0
data[0] => w_anode5417w[1].IN1
data[0] => w_anode5427w[1].IN0
data[0] => w_anode5437w[1].IN1
data[0] => w_anode5447w[1].IN0
data[0] => w_anode5457w[1].IN1
data[0] => w_anode5467w[1].IN0
data[0] => w_anode5477w[1].IN1
data[0] => w_anode5499w[1].IN0
data[0] => w_anode5510w[1].IN1
data[0] => w_anode5520w[1].IN0
data[0] => w_anode5530w[1].IN1
data[0] => w_anode5540w[1].IN0
data[0] => w_anode5550w[1].IN1
data[0] => w_anode5560w[1].IN0
data[0] => w_anode5570w[1].IN1
data[0] => w_anode5592w[1].IN0
data[0] => w_anode5603w[1].IN1
data[0] => w_anode5613w[1].IN0
data[0] => w_anode5623w[1].IN1
data[0] => w_anode5633w[1].IN0
data[0] => w_anode5643w[1].IN1
data[0] => w_anode5653w[1].IN0
data[0] => w_anode5663w[1].IN1
data[1] => w_anode4173w[2].IN0
data[1] => w_anode4190w[2].IN0
data[1] => w_anode4200w[2].IN1
data[1] => w_anode4210w[2].IN1
data[1] => w_anode4220w[2].IN0
data[1] => w_anode4230w[2].IN0
data[1] => w_anode4240w[2].IN1
data[1] => w_anode4250w[2].IN1
data[1] => w_anode4273w[2].IN0
data[1] => w_anode4284w[2].IN0
data[1] => w_anode4294w[2].IN1
data[1] => w_anode4304w[2].IN1
data[1] => w_anode4314w[2].IN0
data[1] => w_anode4324w[2].IN0
data[1] => w_anode4334w[2].IN1
data[1] => w_anode4344w[2].IN1
data[1] => w_anode4366w[2].IN0
data[1] => w_anode4377w[2].IN0
data[1] => w_anode4387w[2].IN1
data[1] => w_anode4397w[2].IN1
data[1] => w_anode4407w[2].IN0
data[1] => w_anode4417w[2].IN0
data[1] => w_anode4427w[2].IN1
data[1] => w_anode4437w[2].IN1
data[1] => w_anode4459w[2].IN0
data[1] => w_anode4470w[2].IN0
data[1] => w_anode4480w[2].IN1
data[1] => w_anode4490w[2].IN1
data[1] => w_anode4500w[2].IN0
data[1] => w_anode4510w[2].IN0
data[1] => w_anode4520w[2].IN1
data[1] => w_anode4530w[2].IN1
data[1] => w_anode4552w[2].IN0
data[1] => w_anode4563w[2].IN0
data[1] => w_anode4573w[2].IN1
data[1] => w_anode4583w[2].IN1
data[1] => w_anode4593w[2].IN0
data[1] => w_anode4603w[2].IN0
data[1] => w_anode4613w[2].IN1
data[1] => w_anode4623w[2].IN1
data[1] => w_anode4645w[2].IN0
data[1] => w_anode4656w[2].IN0
data[1] => w_anode4666w[2].IN1
data[1] => w_anode4676w[2].IN1
data[1] => w_anode4686w[2].IN0
data[1] => w_anode4696w[2].IN0
data[1] => w_anode4706w[2].IN1
data[1] => w_anode4716w[2].IN1
data[1] => w_anode4738w[2].IN0
data[1] => w_anode4749w[2].IN0
data[1] => w_anode4759w[2].IN1
data[1] => w_anode4769w[2].IN1
data[1] => w_anode4779w[2].IN0
data[1] => w_anode4789w[2].IN0
data[1] => w_anode4799w[2].IN1
data[1] => w_anode4809w[2].IN1
data[1] => w_anode4831w[2].IN0
data[1] => w_anode4842w[2].IN0
data[1] => w_anode4852w[2].IN1
data[1] => w_anode4862w[2].IN1
data[1] => w_anode4872w[2].IN0
data[1] => w_anode4882w[2].IN0
data[1] => w_anode4892w[2].IN1
data[1] => w_anode4902w[2].IN1
data[1] => w_anode4934w[2].IN0
data[1] => w_anode4951w[2].IN0
data[1] => w_anode4961w[2].IN1
data[1] => w_anode4971w[2].IN1
data[1] => w_anode4981w[2].IN0
data[1] => w_anode4991w[2].IN0
data[1] => w_anode5001w[2].IN1
data[1] => w_anode5011w[2].IN1
data[1] => w_anode5034w[2].IN0
data[1] => w_anode5045w[2].IN0
data[1] => w_anode5055w[2].IN1
data[1] => w_anode5065w[2].IN1
data[1] => w_anode5075w[2].IN0
data[1] => w_anode5085w[2].IN0
data[1] => w_anode5095w[2].IN1
data[1] => w_anode5105w[2].IN1
data[1] => w_anode5127w[2].IN0
data[1] => w_anode5138w[2].IN0
data[1] => w_anode5148w[2].IN1
data[1] => w_anode5158w[2].IN1
data[1] => w_anode5168w[2].IN0
data[1] => w_anode5178w[2].IN0
data[1] => w_anode5188w[2].IN1
data[1] => w_anode5198w[2].IN1
data[1] => w_anode5220w[2].IN0
data[1] => w_anode5231w[2].IN0
data[1] => w_anode5241w[2].IN1
data[1] => w_anode5251w[2].IN1
data[1] => w_anode5261w[2].IN0
data[1] => w_anode5271w[2].IN0
data[1] => w_anode5281w[2].IN1
data[1] => w_anode5291w[2].IN1
data[1] => w_anode5313w[2].IN0
data[1] => w_anode5324w[2].IN0
data[1] => w_anode5334w[2].IN1
data[1] => w_anode5344w[2].IN1
data[1] => w_anode5354w[2].IN0
data[1] => w_anode5364w[2].IN0
data[1] => w_anode5374w[2].IN1
data[1] => w_anode5384w[2].IN1
data[1] => w_anode5406w[2].IN0
data[1] => w_anode5417w[2].IN0
data[1] => w_anode5427w[2].IN1
data[1] => w_anode5437w[2].IN1
data[1] => w_anode5447w[2].IN0
data[1] => w_anode5457w[2].IN0
data[1] => w_anode5467w[2].IN1
data[1] => w_anode5477w[2].IN1
data[1] => w_anode5499w[2].IN0
data[1] => w_anode5510w[2].IN0
data[1] => w_anode5520w[2].IN1
data[1] => w_anode5530w[2].IN1
data[1] => w_anode5540w[2].IN0
data[1] => w_anode5550w[2].IN0
data[1] => w_anode5560w[2].IN1
data[1] => w_anode5570w[2].IN1
data[1] => w_anode5592w[2].IN0
data[1] => w_anode5603w[2].IN0
data[1] => w_anode5613w[2].IN1
data[1] => w_anode5623w[2].IN1
data[1] => w_anode5633w[2].IN0
data[1] => w_anode5643w[2].IN0
data[1] => w_anode5653w[2].IN1
data[1] => w_anode5663w[2].IN1
data[2] => w_anode4173w[3].IN0
data[2] => w_anode4190w[3].IN0
data[2] => w_anode4200w[3].IN0
data[2] => w_anode4210w[3].IN0
data[2] => w_anode4220w[3].IN1
data[2] => w_anode4230w[3].IN1
data[2] => w_anode4240w[3].IN1
data[2] => w_anode4250w[3].IN1
data[2] => w_anode4273w[3].IN0
data[2] => w_anode4284w[3].IN0
data[2] => w_anode4294w[3].IN0
data[2] => w_anode4304w[3].IN0
data[2] => w_anode4314w[3].IN1
data[2] => w_anode4324w[3].IN1
data[2] => w_anode4334w[3].IN1
data[2] => w_anode4344w[3].IN1
data[2] => w_anode4366w[3].IN0
data[2] => w_anode4377w[3].IN0
data[2] => w_anode4387w[3].IN0
data[2] => w_anode4397w[3].IN0
data[2] => w_anode4407w[3].IN1
data[2] => w_anode4417w[3].IN1
data[2] => w_anode4427w[3].IN1
data[2] => w_anode4437w[3].IN1
data[2] => w_anode4459w[3].IN0
data[2] => w_anode4470w[3].IN0
data[2] => w_anode4480w[3].IN0
data[2] => w_anode4490w[3].IN0
data[2] => w_anode4500w[3].IN1
data[2] => w_anode4510w[3].IN1
data[2] => w_anode4520w[3].IN1
data[2] => w_anode4530w[3].IN1
data[2] => w_anode4552w[3].IN0
data[2] => w_anode4563w[3].IN0
data[2] => w_anode4573w[3].IN0
data[2] => w_anode4583w[3].IN0
data[2] => w_anode4593w[3].IN1
data[2] => w_anode4603w[3].IN1
data[2] => w_anode4613w[3].IN1
data[2] => w_anode4623w[3].IN1
data[2] => w_anode4645w[3].IN0
data[2] => w_anode4656w[3].IN0
data[2] => w_anode4666w[3].IN0
data[2] => w_anode4676w[3].IN0
data[2] => w_anode4686w[3].IN1
data[2] => w_anode4696w[3].IN1
data[2] => w_anode4706w[3].IN1
data[2] => w_anode4716w[3].IN1
data[2] => w_anode4738w[3].IN0
data[2] => w_anode4749w[3].IN0
data[2] => w_anode4759w[3].IN0
data[2] => w_anode4769w[3].IN0
data[2] => w_anode4779w[3].IN1
data[2] => w_anode4789w[3].IN1
data[2] => w_anode4799w[3].IN1
data[2] => w_anode4809w[3].IN1
data[2] => w_anode4831w[3].IN0
data[2] => w_anode4842w[3].IN0
data[2] => w_anode4852w[3].IN0
data[2] => w_anode4862w[3].IN0
data[2] => w_anode4872w[3].IN1
data[2] => w_anode4882w[3].IN1
data[2] => w_anode4892w[3].IN1
data[2] => w_anode4902w[3].IN1
data[2] => w_anode4934w[3].IN0
data[2] => w_anode4951w[3].IN0
data[2] => w_anode4961w[3].IN0
data[2] => w_anode4971w[3].IN0
data[2] => w_anode4981w[3].IN1
data[2] => w_anode4991w[3].IN1
data[2] => w_anode5001w[3].IN1
data[2] => w_anode5011w[3].IN1
data[2] => w_anode5034w[3].IN0
data[2] => w_anode5045w[3].IN0
data[2] => w_anode5055w[3].IN0
data[2] => w_anode5065w[3].IN0
data[2] => w_anode5075w[3].IN1
data[2] => w_anode5085w[3].IN1
data[2] => w_anode5095w[3].IN1
data[2] => w_anode5105w[3].IN1
data[2] => w_anode5127w[3].IN0
data[2] => w_anode5138w[3].IN0
data[2] => w_anode5148w[3].IN0
data[2] => w_anode5158w[3].IN0
data[2] => w_anode5168w[3].IN1
data[2] => w_anode5178w[3].IN1
data[2] => w_anode5188w[3].IN1
data[2] => w_anode5198w[3].IN1
data[2] => w_anode5220w[3].IN0
data[2] => w_anode5231w[3].IN0
data[2] => w_anode5241w[3].IN0
data[2] => w_anode5251w[3].IN0
data[2] => w_anode5261w[3].IN1
data[2] => w_anode5271w[3].IN1
data[2] => w_anode5281w[3].IN1
data[2] => w_anode5291w[3].IN1
data[2] => w_anode5313w[3].IN0
data[2] => w_anode5324w[3].IN0
data[2] => w_anode5334w[3].IN0
data[2] => w_anode5344w[3].IN0
data[2] => w_anode5354w[3].IN1
data[2] => w_anode5364w[3].IN1
data[2] => w_anode5374w[3].IN1
data[2] => w_anode5384w[3].IN1
data[2] => w_anode5406w[3].IN0
data[2] => w_anode5417w[3].IN0
data[2] => w_anode5427w[3].IN0
data[2] => w_anode5437w[3].IN0
data[2] => w_anode5447w[3].IN1
data[2] => w_anode5457w[3].IN1
data[2] => w_anode5467w[3].IN1
data[2] => w_anode5477w[3].IN1
data[2] => w_anode5499w[3].IN0
data[2] => w_anode5510w[3].IN0
data[2] => w_anode5520w[3].IN0
data[2] => w_anode5530w[3].IN0
data[2] => w_anode5540w[3].IN1
data[2] => w_anode5550w[3].IN1
data[2] => w_anode5560w[3].IN1
data[2] => w_anode5570w[3].IN1
data[2] => w_anode5592w[3].IN0
data[2] => w_anode5603w[3].IN0
data[2] => w_anode5613w[3].IN0
data[2] => w_anode5623w[3].IN0
data[2] => w_anode5633w[3].IN1
data[2] => w_anode5643w[3].IN1
data[2] => w_anode5653w[3].IN1
data[2] => w_anode5663w[3].IN1
data[3] => w_anode4156w[1].IN0
data[3] => w_anode4262w[1].IN1
data[3] => w_anode4355w[1].IN0
data[3] => w_anode4448w[1].IN1
data[3] => w_anode4541w[1].IN0
data[3] => w_anode4634w[1].IN1
data[3] => w_anode4727w[1].IN0
data[3] => w_anode4820w[1].IN1
data[3] => w_anode4923w[1].IN0
data[3] => w_anode5023w[1].IN1
data[3] => w_anode5116w[1].IN0
data[3] => w_anode5209w[1].IN1
data[3] => w_anode5302w[1].IN0
data[3] => w_anode5395w[1].IN1
data[3] => w_anode5488w[1].IN0
data[3] => w_anode5581w[1].IN1
data[4] => w_anode4156w[2].IN0
data[4] => w_anode4262w[2].IN0
data[4] => w_anode4355w[2].IN1
data[4] => w_anode4448w[2].IN1
data[4] => w_anode4541w[2].IN0
data[4] => w_anode4634w[2].IN0
data[4] => w_anode4727w[2].IN1
data[4] => w_anode4820w[2].IN1
data[4] => w_anode4923w[2].IN0
data[4] => w_anode5023w[2].IN0
data[4] => w_anode5116w[2].IN1
data[4] => w_anode5209w[2].IN1
data[4] => w_anode5302w[2].IN0
data[4] => w_anode5395w[2].IN0
data[4] => w_anode5488w[2].IN1
data[4] => w_anode5581w[2].IN1
data[5] => w_anode4156w[3].IN0
data[5] => w_anode4262w[3].IN0
data[5] => w_anode4355w[3].IN0
data[5] => w_anode4448w[3].IN0
data[5] => w_anode4541w[3].IN1
data[5] => w_anode4634w[3].IN1
data[5] => w_anode4727w[3].IN1
data[5] => w_anode4820w[3].IN1
data[5] => w_anode4923w[3].IN0
data[5] => w_anode5023w[3].IN0
data[5] => w_anode5116w[3].IN0
data[5] => w_anode5209w[3].IN0
data[5] => w_anode5302w[3].IN1
data[5] => w_anode5395w[3].IN1
data[5] => w_anode5488w[3].IN1
data[5] => w_anode5581w[3].IN1
data[6] => w_anode4145w[1].IN0
data[6] => w_anode4915w[1].IN1
enable => w_anode4145w[1].IN0
enable => w_anode4915w[1].IN0
eq[0] <= w_anode4173w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode4190w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode4200w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode4210w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode4220w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode4230w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode4240w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode4250w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode4273w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode4284w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode4294w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode4304w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode4314w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode4324w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode4334w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode4344w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode4366w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode4377w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode4387w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode4397w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode4407w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode4417w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode4427w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode4437w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode4459w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode4470w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode4480w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode4490w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode4500w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode4510w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode4520w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode4530w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode4552w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode4563w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode4573w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode4583w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode4593w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode4603w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode4613w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode4623w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode4645w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode4656w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode4666w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode4676w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode4686w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode4696w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode4706w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode4716w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode4738w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode4749w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode4759w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode4769w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode4779w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode4789w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode4799w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode4809w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode4831w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode4842w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode4852w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode4862w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode4872w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode4882w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode4892w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode4902w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[64] <= w_anode4934w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[65] <= w_anode4951w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[66] <= w_anode4961w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[67] <= w_anode4971w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[68] <= w_anode4981w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[69] <= w_anode4991w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[70] <= w_anode5001w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[71] <= w_anode5011w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[72] <= w_anode5034w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[73] <= w_anode5045w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[74] <= w_anode5055w[3].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[88] => _.IN0
data[88] => _.IN0
data[88] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[89] => _.IN0
data[89] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[90] => _.IN0
data[90] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[91] => _.IN0
data[91] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[92] => _.IN0
data[92] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[93] => _.IN0
data[93] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[94] => _.IN0
data[94] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[95] => _.IN0
data[95] => _.IN0
data[95] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[102] => _.IN0
data[102] => _.IN0
data[102] => _.IN0
data[102] => _.IN0
data[103] => _.IN0
data[103] => _.IN0
data[103] => _.IN0
data[103] => _.IN0
data[104] => _.IN0
data[104] => _.IN0
data[105] => _.IN0
data[105] => _.IN0
data[106] => _.IN0
data[106] => _.IN0
data[107] => _.IN0
data[107] => _.IN0
data[108] => _.IN0
data[108] => _.IN0
data[109] => _.IN0
data[109] => _.IN0
data[110] => _.IN0
data[110] => _.IN0
data[111] => _.IN0
data[111] => _.IN0
data[112] => _.IN1
data[112] => _.IN1
data[112] => _.IN1
data[112] => _.IN1
data[113] => _.IN1
data[113] => _.IN1
data[113] => _.IN1
data[113] => _.IN1
data[114] => _.IN1
data[114] => _.IN1
data[114] => _.IN1
data[114] => _.IN1
data[115] => _.IN1
data[115] => _.IN1
data[115] => _.IN1
data[115] => _.IN1
data[116] => _.IN1
data[116] => _.IN1
data[116] => _.IN1
data[116] => _.IN1
data[117] => _.IN1
data[117] => _.IN1
data[117] => _.IN1
data[117] => _.IN1
data[118] => _.IN1
data[118] => _.IN1
data[118] => _.IN1
data[118] => _.IN1
data[119] => _.IN1
data[119] => _.IN1
data[119] => _.IN1
data[119] => _.IN1
data[120] => _.IN0
data[120] => _.IN0
data[121] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
data[127] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[136] => _.IN0
data[136] => _.IN0
data[137] => _.IN0
data[137] => _.IN0
data[138] => _.IN0
data[138] => _.IN0
data[139] => _.IN0
data[139] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[144] => _.IN1
data[144] => _.IN1
data[144] => _.IN1
data[144] => _.IN1
data[145] => _.IN1
data[145] => _.IN1
data[145] => _.IN1
data[145] => _.IN1
data[146] => _.IN1
data[146] => _.IN1
data[146] => _.IN1
data[146] => _.IN1
data[147] => _.IN1
data[147] => _.IN1
data[147] => _.IN1
data[147] => _.IN1
data[148] => _.IN1
data[148] => _.IN1
data[148] => _.IN1
data[148] => _.IN1
data[149] => _.IN1
data[149] => _.IN1
data[149] => _.IN1
data[149] => _.IN1
data[150] => _.IN1
data[150] => _.IN1
data[150] => _.IN1
data[150] => _.IN1
data[151] => _.IN1
data[151] => _.IN1
data[151] => _.IN1
data[151] => _.IN1
data[152] => _.IN0
data[152] => _.IN0
data[153] => _.IN0
data[153] => _.IN0
data[154] => _.IN0
data[154] => _.IN0
data[155] => _.IN0
data[155] => _.IN0
data[156] => _.IN0
data[156] => _.IN0
data[157] => _.IN0
data[157] => _.IN0
data[158] => _.IN0
data[158] => _.IN0
data[159] => _.IN0
data[159] => _.IN0
data[160] => _.IN0
data[160] => _.IN0
data[161] => _.IN0
data[161] => _.IN0
data[162] => _.IN0
data[162] => _.IN0
data[163] => _.IN0
data[163] => _.IN0
data[164] => _.IN0
data[164] => _.IN0
data[165] => _.IN0
data[165] => _.IN0
data[166] => _.IN0
data[166] => _.IN0
data[167] => _.IN0
data[167] => _.IN0
data[168] => _.IN0
data[169] => _.IN0
data[170] => _.IN0
data[171] => _.IN0
data[172] => _.IN0
data[173] => _.IN0
data[174] => _.IN0
data[175] => _.IN0
data[176] => _.IN1
data[176] => _.IN1
data[177] => _.IN1
data[177] => _.IN1
data[178] => _.IN1
data[178] => _.IN1
data[179] => _.IN1
data[179] => _.IN1
data[180] => _.IN1
data[180] => _.IN1
data[181] => _.IN1
data[181] => _.IN1
data[182] => _.IN1
data[182] => _.IN1
data[183] => _.IN1
data[183] => _.IN1
data[184] => _.IN0
data[185] => _.IN0
data[186] => _.IN0
data[187] => _.IN0
data[188] => _.IN0
data[189] => _.IN0
data[190] => _.IN0
data[191] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[198] => _.IN0
data[198] => _.IN0
data[198] => _.IN0
data[198] => _.IN0
data[199] => _.IN0
data[199] => _.IN0
data[199] => _.IN0
data[199] => _.IN0
data[200] => _.IN0
data[200] => _.IN0
data[201] => _.IN0
data[201] => _.IN0
data[202] => _.IN0
data[202] => _.IN0
data[203] => _.IN0
data[203] => _.IN0
data[204] => _.IN0
data[204] => _.IN0
data[205] => _.IN0
data[205] => _.IN0
data[206] => _.IN0
data[206] => _.IN0
data[207] => _.IN0
data[207] => _.IN0
data[208] => _.IN1
data[208] => _.IN1
data[208] => _.IN1
data[208] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[210] => _.IN1
data[210] => _.IN1
data[210] => _.IN1
data[210] => _.IN1
data[211] => _.IN1
data[211] => _.IN1
data[211] => _.IN1
data[211] => _.IN1
data[212] => _.IN1
data[212] => _.IN1
data[212] => _.IN1
data[212] => _.IN1
data[213] => _.IN1
data[213] => _.IN1
data[213] => _.IN1
data[213] => _.IN1
data[214] => _.IN1
data[214] => _.IN1
data[214] => _.IN1
data[214] => _.IN1
data[215] => _.IN1
data[215] => _.IN1
data[215] => _.IN1
data[215] => _.IN1
data[216] => _.IN0
data[216] => _.IN0
data[217] => _.IN0
data[217] => _.IN0
data[218] => _.IN0
data[218] => _.IN0
data[219] => _.IN0
data[219] => _.IN0
data[220] => _.IN0
data[220] => _.IN0
data[221] => _.IN0
data[221] => _.IN0
data[222] => _.IN0
data[222] => _.IN0
data[223] => _.IN0
data[223] => _.IN0
data[224] => _.IN0
data[224] => _.IN0
data[225] => _.IN0
data[225] => _.IN0
data[226] => _.IN0
data[226] => _.IN0
data[227] => _.IN0
data[227] => _.IN0
data[228] => _.IN0
data[228] => _.IN0
data[229] => _.IN0
data[229] => _.IN0
data[230] => _.IN0
data[230] => _.IN0
data[231] => _.IN0
data[231] => _.IN0
data[232] => _.IN0
data[233] => _.IN0
data[234] => _.IN0
data[235] => _.IN0
data[236] => _.IN0
data[237] => _.IN0
data[238] => _.IN0
data[239] => _.IN0
data[240] => _.IN1
data[240] => _.IN1
data[241] => _.IN1
data[241] => _.IN1
data[242] => _.IN1
data[242] => _.IN1
data[243] => _.IN1
data[243] => _.IN1
data[244] => _.IN1
data[244] => _.IN1
data[245] => _.IN1
data[245] => _.IN1
data[246] => _.IN1
data[246] => _.IN1
data[247] => _.IN1
data[247] => _.IN1
data[248] => _.IN0
data[249] => _.IN0
data[250] => _.IN0
data[251] => _.IN0
data[252] => _.IN0
data[253] => _.IN0
data[254] => _.IN0
data[255] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[264] => _.IN0
data[264] => _.IN0
data[264] => _.IN0
data[264] => _.IN0
data[265] => _.IN0
data[265] => _.IN0
data[265] => _.IN0
data[265] => _.IN0
data[266] => _.IN0
data[266] => _.IN0
data[266] => _.IN0
data[266] => _.IN0
data[267] => _.IN0
data[267] => _.IN0
data[267] => _.IN0
data[267] => _.IN0
data[268] => _.IN0
data[268] => _.IN0
data[268] => _.IN0
data[268] => _.IN0
data[269] => _.IN0
data[269] => _.IN0
data[269] => _.IN0
data[269] => _.IN0
data[270] => _.IN0
data[270] => _.IN0
data[270] => _.IN0
data[270] => _.IN0
data[271] => _.IN0
data[271] => _.IN0
data[271] => _.IN0
data[271] => _.IN0
data[272] => _.IN1
data[272] => _.IN1
data[272] => _.IN1
data[272] => _.IN1
data[272] => _.IN1
data[272] => _.IN1
data[272] => _.IN1
data[272] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[280] => _.IN0
data[280] => _.IN0
data[280] => _.IN0
data[280] => _.IN0
data[281] => _.IN0
data[281] => _.IN0
data[281] => _.IN0
data[281] => _.IN0
data[282] => _.IN0
data[282] => _.IN0
data[282] => _.IN0
data[282] => _.IN0
data[283] => _.IN0
data[283] => _.IN0
data[283] => _.IN0
data[283] => _.IN0
data[284] => _.IN0
data[284] => _.IN0
data[284] => _.IN0
data[284] => _.IN0
data[285] => _.IN0
data[285] => _.IN0
data[285] => _.IN0
data[285] => _.IN0
data[286] => _.IN0
data[286] => _.IN0
data[286] => _.IN0
data[286] => _.IN0
data[287] => _.IN0
data[287] => _.IN0
data[287] => _.IN0
data[287] => _.IN0
data[288] => _.IN0
data[288] => _.IN0
data[288] => _.IN0
data[288] => _.IN0
data[289] => _.IN0
data[289] => _.IN0
data[289] => _.IN0
data[289] => _.IN0
data[290] => _.IN0
data[290] => _.IN0
data[290] => _.IN0
data[290] => _.IN0
data[291] => _.IN0
data[291] => _.IN0
data[291] => _.IN0
data[291] => _.IN0
data[292] => _.IN0
data[292] => _.IN0
data[292] => _.IN0
data[292] => _.IN0
data[293] => _.IN0
data[293] => _.IN0
data[293] => _.IN0
data[293] => _.IN0
data[294] => _.IN0
data[294] => _.IN0
data[294] => _.IN0
data[294] => _.IN0
data[295] => _.IN0
data[295] => _.IN0
data[295] => _.IN0
data[295] => _.IN0
data[296] => _.IN0
data[296] => _.IN0
data[297] => _.IN0
data[297] => _.IN0
data[298] => _.IN0
data[298] => _.IN0
data[299] => _.IN0
data[299] => _.IN0
data[300] => _.IN0
data[300] => _.IN0
data[301] => _.IN0
data[301] => _.IN0
data[302] => _.IN0
data[302] => _.IN0
data[303] => _.IN0
data[303] => _.IN0
data[304] => _.IN1
data[304] => _.IN1
data[304] => _.IN1
data[304] => _.IN1
data[305] => _.IN1
data[305] => _.IN1
data[305] => _.IN1
data[305] => _.IN1
data[306] => _.IN1
data[306] => _.IN1
data[306] => _.IN1
data[306] => _.IN1
data[307] => _.IN1
data[307] => _.IN1
data[307] => _.IN1
data[307] => _.IN1
data[308] => _.IN1
data[308] => _.IN1
data[308] => _.IN1
data[308] => _.IN1
data[309] => _.IN1
data[309] => _.IN1
data[309] => _.IN1
data[309] => _.IN1
data[310] => _.IN1
data[310] => _.IN1
data[310] => _.IN1
data[310] => _.IN1
data[311] => _.IN1
data[311] => _.IN1
data[311] => _.IN1
data[311] => _.IN1
data[312] => _.IN0
data[312] => _.IN0
data[313] => _.IN0
data[313] => _.IN0
data[314] => _.IN0
data[314] => _.IN0
data[315] => _.IN0
data[315] => _.IN0
data[316] => _.IN0
data[316] => _.IN0
data[317] => _.IN0
data[317] => _.IN0
data[318] => _.IN0
data[318] => _.IN0
data[319] => _.IN0
data[319] => _.IN0
data[320] => _.IN0
data[320] => _.IN0
data[320] => _.IN0
data[320] => _.IN0
data[320] => _.IN0
data[320] => _.IN0
data[320] => _.IN0
data[320] => _.IN0
data[321] => _.IN0
data[321] => _.IN0
data[321] => _.IN0
data[321] => _.IN0
data[321] => _.IN0
data[321] => _.IN0
data[321] => _.IN0
data[321] => _.IN0
data[322] => _.IN0
data[322] => _.IN0
data[322] => _.IN0
data[322] => _.IN0
data[322] => _.IN0
data[322] => _.IN0
data[322] => _.IN0
data[322] => _.IN0
data[323] => _.IN0
data[323] => _.IN0
data[323] => _.IN0
data[323] => _.IN0
data[323] => _.IN0
data[323] => _.IN0
data[323] => _.IN0
data[323] => _.IN0
data[324] => _.IN0
data[324] => _.IN0
data[324] => _.IN0
data[324] => _.IN0
data[324] => _.IN0
data[324] => _.IN0
data[324] => _.IN0
data[324] => _.IN0
data[325] => _.IN0
data[325] => _.IN0
data[325] => _.IN0
data[325] => _.IN0
data[325] => _.IN0
data[325] => _.IN0
data[325] => _.IN0
data[325] => _.IN0
data[326] => _.IN0
data[326] => _.IN0
data[326] => _.IN0
data[326] => _.IN0
data[326] => _.IN0
data[326] => _.IN0
data[326] => _.IN0
data[326] => _.IN0
data[327] => _.IN0
data[327] => _.IN0
data[327] => _.IN0
data[327] => _.IN0
data[327] => _.IN0
data[327] => _.IN0
data[327] => _.IN0
data[327] => _.IN0
data[328] => _.IN0
data[328] => _.IN0
data[328] => _.IN0
data[328] => _.IN0
data[329] => _.IN0
data[329] => _.IN0
data[329] => _.IN0
data[329] => _.IN0
data[330] => _.IN0
data[330] => _.IN0
data[330] => _.IN0
data[330] => _.IN0
data[331] => _.IN0
data[331] => _.IN0
data[331] => _.IN0
data[331] => _.IN0
data[332] => _.IN0
data[332] => _.IN0
data[332] => _.IN0
data[332] => _.IN0
data[333] => _.IN0
data[333] => _.IN0
data[333] => _.IN0
data[333] => _.IN0
data[334] => _.IN0
data[334] => _.IN0
data[334] => _.IN0
data[334] => _.IN0
data[335] => _.IN0
data[335] => _.IN0
data[335] => _.IN0
data[335] => _.IN0
data[336] => _.IN1
data[336] => _.IN1
data[336] => _.IN1
data[336] => _.IN1
data[336] => _.IN1
data[336] => _.IN1
data[336] => _.IN1
data[336] => _.IN1
data[337] => _.IN1
data[337] => _.IN1
data[337] => _.IN1
data[337] => _.IN1
data[337] => _.IN1
data[337] => _.IN1
data[337] => _.IN1
data[337] => _.IN1
data[338] => _.IN1
data[338] => _.IN1
data[338] => _.IN1
data[338] => _.IN1
data[338] => _.IN1
data[338] => _.IN1
data[338] => _.IN1
data[338] => _.IN1
data[339] => _.IN1
data[339] => _.IN1
data[339] => _.IN1
data[339] => _.IN1
data[339] => _.IN1
data[339] => _.IN1
data[339] => _.IN1
data[339] => _.IN1
data[340] => _.IN1
data[340] => _.IN1
data[340] => _.IN1
data[340] => _.IN1
data[340] => _.IN1
data[340] => _.IN1
data[340] => _.IN1
data[340] => _.IN1
data[341] => _.IN1
data[341] => _.IN1
data[341] => _.IN1
data[341] => _.IN1
data[341] => _.IN1
data[341] => _.IN1
data[341] => _.IN1
data[341] => _.IN1
data[342] => _.IN1
data[342] => _.IN1
data[342] => _.IN1
data[342] => _.IN1
data[342] => _.IN1
data[342] => _.IN1
data[342] => _.IN1
data[342] => _.IN1
data[343] => _.IN1
data[343] => _.IN1
data[343] => _.IN1
data[343] => _.IN1
data[343] => _.IN1
data[343] => _.IN1
data[343] => _.IN1
data[343] => _.IN1
data[344] => _.IN0
data[344] => _.IN0
data[344] => _.IN0
data[344] => _.IN0
data[345] => _.IN0
data[345] => _.IN0
data[345] => _.IN0
data[345] => _.IN0
data[346] => _.IN0
data[346] => _.IN0
data[346] => _.IN0
data[346] => _.IN0
data[347] => _.IN0
data[347] => _.IN0
data[347] => _.IN0
data[347] => _.IN0
data[348] => _.IN0
data[348] => _.IN0
data[348] => _.IN0
data[348] => _.IN0
data[349] => _.IN0
data[349] => _.IN0
data[349] => _.IN0
data[349] => _.IN0
data[350] => _.IN0
data[350] => _.IN0
data[350] => _.IN0
data[350] => _.IN0
data[351] => _.IN0
data[351] => _.IN0
data[351] => _.IN0
data[351] => _.IN0
data[352] => _.IN0
data[352] => _.IN0
data[352] => _.IN0
data[352] => _.IN0
data[353] => _.IN0
data[353] => _.IN0
data[353] => _.IN0
data[353] => _.IN0
data[354] => _.IN0
data[354] => _.IN0
data[354] => _.IN0
data[354] => _.IN0
data[355] => _.IN0
data[355] => _.IN0
data[355] => _.IN0
data[355] => _.IN0
data[356] => _.IN0
data[356] => _.IN0
data[356] => _.IN0
data[356] => _.IN0
data[357] => _.IN0
data[357] => _.IN0
data[357] => _.IN0
data[357] => _.IN0
data[358] => _.IN0
data[358] => _.IN0
data[358] => _.IN0
data[358] => _.IN0
data[359] => _.IN0
data[359] => _.IN0
data[359] => _.IN0
data[359] => _.IN0
data[360] => _.IN0
data[360] => _.IN0
data[361] => _.IN0
data[361] => _.IN0
data[362] => _.IN0
data[362] => _.IN0
data[363] => _.IN0
data[363] => _.IN0
data[364] => _.IN0
data[364] => _.IN0
data[365] => _.IN0
data[365] => _.IN0
data[366] => _.IN0
data[366] => _.IN0
data[367] => _.IN0
data[367] => _.IN0
data[368] => _.IN1
data[368] => _.IN1
data[368] => _.IN1
data[368] => _.IN1
data[369] => _.IN1
data[369] => _.IN1
data[369] => _.IN1
data[369] => _.IN1
data[370] => _.IN1
data[370] => _.IN1
data[370] => _.IN1
data[370] => _.IN1
data[371] => _.IN1
data[371] => _.IN1
data[371] => _.IN1
data[371] => _.IN1
data[372] => _.IN1
data[372] => _.IN1
data[372] => _.IN1
data[372] => _.IN1
data[373] => _.IN1
data[373] => _.IN1
data[373] => _.IN1
data[373] => _.IN1
data[374] => _.IN1
data[374] => _.IN1
data[374] => _.IN1
data[374] => _.IN1
data[375] => _.IN1
data[375] => _.IN1
data[375] => _.IN1
data[375] => _.IN1
data[376] => _.IN0
data[376] => _.IN0
data[377] => _.IN0
data[377] => _.IN0
data[378] => _.IN0
data[378] => _.IN0
data[379] => _.IN0
data[379] => _.IN0
data[380] => _.IN0
data[380] => _.IN0
data[381] => _.IN0
data[381] => _.IN0
data[382] => _.IN0
data[382] => _.IN0
data[383] => _.IN0
data[383] => _.IN0
data[384] => _.IN0
data[384] => _.IN0
data[384] => _.IN0
data[384] => _.IN0
data[385] => _.IN0
data[385] => _.IN0
data[385] => _.IN0
data[385] => _.IN0
data[386] => _.IN0
data[386] => _.IN0
data[386] => _.IN0
data[386] => _.IN0
data[387] => _.IN0
data[387] => _.IN0
data[387] => _.IN0
data[387] => _.IN0
data[388] => _.IN0
data[388] => _.IN0
data[388] => _.IN0
data[388] => _.IN0
data[389] => _.IN0
data[389] => _.IN0
data[389] => _.IN0
data[389] => _.IN0
data[390] => _.IN0
data[390] => _.IN0
data[390] => _.IN0
data[390] => _.IN0
data[391] => _.IN0
data[391] => _.IN0
data[391] => _.IN0
data[391] => _.IN0
data[392] => _.IN0
data[392] => _.IN0
data[393] => _.IN0
data[393] => _.IN0
data[394] => _.IN0
data[394] => _.IN0
data[395] => _.IN0
data[395] => _.IN0
data[396] => _.IN0
data[396] => _.IN0
data[397] => _.IN0
data[397] => _.IN0
data[398] => _.IN0
data[398] => _.IN0
data[399] => _.IN0
data[399] => _.IN0
data[400] => _.IN1
data[400] => _.IN1
data[400] => _.IN1
data[400] => _.IN1
data[401] => _.IN1
data[401] => _.IN1
data[401] => _.IN1
data[401] => _.IN1
data[402] => _.IN1
data[402] => _.IN1
data[402] => _.IN1
data[402] => _.IN1
data[403] => _.IN1
data[403] => _.IN1
data[403] => _.IN1
data[403] => _.IN1
data[404] => _.IN1
data[404] => _.IN1
data[404] => _.IN1
data[404] => _.IN1
data[405] => _.IN1
data[405] => _.IN1
data[405] => _.IN1
data[405] => _.IN1
data[406] => _.IN1
data[406] => _.IN1
data[406] => _.IN1
data[406] => _.IN1
data[407] => _.IN1
data[407] => _.IN1
data[407] => _.IN1
data[407] => _.IN1
data[408] => _.IN0
data[408] => _.IN0
data[409] => _.IN0
data[409] => _.IN0
data[410] => _.IN0
data[410] => _.IN0
data[411] => _.IN0
data[411] => _.IN0
data[412] => _.IN0
data[412] => _.IN0
data[413] => _.IN0
data[413] => _.IN0
data[414] => _.IN0
data[414] => _.IN0
data[415] => _.IN0
data[415] => _.IN0
data[416] => _.IN0
data[416] => _.IN0
data[417] => _.IN0
data[417] => _.IN0
data[418] => _.IN0
data[418] => _.IN0
data[419] => _.IN0
data[419] => _.IN0
data[420] => _.IN0
data[420] => _.IN0
data[421] => _.IN0
data[421] => _.IN0
data[422] => _.IN0
data[422] => _.IN0
data[423] => _.IN0
data[423] => _.IN0
data[424] => _.IN0
data[425] => _.IN0
data[426] => _.IN0
data[427] => _.IN0
data[428] => _.IN0
data[429] => _.IN0
data[430] => _.IN0
data[431] => _.IN0
data[432] => _.IN1
data[432] => _.IN1
data[433] => _.IN1
data[433] => _.IN1
data[434] => _.IN1
data[434] => _.IN1
data[435] => _.IN1
data[435] => _.IN1
data[436] => _.IN1
data[436] => _.IN1
data[437] => _.IN1
data[437] => _.IN1
data[438] => _.IN1
data[438] => _.IN1
data[439] => _.IN1
data[439] => _.IN1
data[440] => _.IN0
data[441] => _.IN0
data[442] => _.IN0
data[443] => _.IN0
data[444] => _.IN0
data[445] => _.IN0
data[446] => _.IN0
data[447] => _.IN0
data[448] => _.IN0
data[448] => _.IN0
data[448] => _.IN0
data[448] => _.IN0
data[449] => _.IN0
data[449] => _.IN0
data[449] => _.IN0
data[449] => _.IN0
data[450] => _.IN0
data[450] => _.IN0
data[450] => _.IN0
data[450] => _.IN0
data[451] => _.IN0
data[451] => _.IN0
data[451] => _.IN0
data[451] => _.IN0
data[452] => _.IN0
data[452] => _.IN0
data[452] => _.IN0
data[452] => _.IN0
data[453] => _.IN0
data[453] => _.IN0
data[453] => _.IN0
data[453] => _.IN0
data[454] => _.IN0
data[454] => _.IN0
data[454] => _.IN0
data[454] => _.IN0
data[455] => _.IN0
data[455] => _.IN0
data[455] => _.IN0
data[455] => _.IN0
data[456] => _.IN0
data[456] => _.IN0
data[457] => _.IN0
data[457] => _.IN0
data[458] => _.IN0
data[458] => _.IN0
data[459] => _.IN0
data[459] => _.IN0
data[460] => _.IN0
data[460] => _.IN0
data[461] => _.IN0
data[461] => _.IN0
data[462] => _.IN0
data[462] => _.IN0
data[463] => _.IN0
data[463] => _.IN0
data[464] => _.IN1
data[464] => _.IN1
data[464] => _.IN1
data[464] => _.IN1
data[465] => _.IN1
data[465] => _.IN1
data[465] => _.IN1
data[465] => _.IN1
data[466] => _.IN1
data[466] => _.IN1
data[466] => _.IN1
data[466] => _.IN1
data[467] => _.IN1
data[467] => _.IN1
data[467] => _.IN1
data[467] => _.IN1
data[468] => _.IN1
data[468] => _.IN1
data[468] => _.IN1
data[468] => _.IN1
data[469] => _.IN1
data[469] => _.IN1
data[469] => _.IN1
data[469] => _.IN1
data[470] => _.IN1
data[470] => _.IN1
data[470] => _.IN1
data[470] => _.IN1
data[471] => _.IN1
data[471] => _.IN1
data[471] => _.IN1
data[471] => _.IN1
data[472] => _.IN0
data[472] => _.IN0
data[473] => _.IN0
data[473] => _.IN0
data[474] => _.IN0
data[474] => _.IN0
data[475] => _.IN0
data[475] => _.IN0
data[476] => _.IN0
data[476] => _.IN0
data[477] => _.IN0
data[477] => _.IN0
data[478] => _.IN0
data[478] => _.IN0
data[479] => _.IN0
data[479] => _.IN0
data[480] => _.IN0
data[480] => _.IN0
data[481] => _.IN0
data[481] => _.IN0
data[482] => _.IN0
data[482] => _.IN0
data[483] => _.IN0
data[483] => _.IN0
data[484] => _.IN0
data[484] => _.IN0
data[485] => _.IN0
data[485] => _.IN0
data[486] => _.IN0
data[486] => _.IN0
data[487] => _.IN0
data[487] => _.IN0
data[488] => _.IN0
data[489] => _.IN0
data[490] => _.IN0
data[491] => _.IN0
data[492] => _.IN0
data[493] => _.IN0
data[494] => _.IN0
data[495] => _.IN0
data[496] => _.IN1
data[496] => _.IN1
data[497] => _.IN1
data[497] => _.IN1
data[498] => _.IN1
data[498] => _.IN1
data[499] => _.IN1
data[499] => _.IN1
data[500] => _.IN1
data[500] => _.IN1
data[501] => _.IN1
data[501] => _.IN1
data[502] => _.IN1
data[502] => _.IN1
data[503] => _.IN1
data[503] => _.IN1
data[504] => _.IN0
data[505] => _.IN0
data[506] => _.IN0
data[507] => _.IN0
data[508] => _.IN0
data[509] => _.IN0
data[510] => _.IN0
data[511] => _.IN0
data[512] => _.IN0
data[512] => _.IN0
data[512] => _.IN0
data[512] => _.IN0
data[512] => _.IN0
data[512] => _.IN0
data[512] => _.IN0
data[512] => _.IN0
data[513] => _.IN0
data[513] => _.IN0
data[513] => _.IN0
data[513] => _.IN0
data[513] => _.IN0
data[513] => _.IN0
data[513] => _.IN0
data[513] => _.IN0
data[514] => _.IN0
data[514] => _.IN0
data[514] => _.IN0
data[514] => _.IN0
data[514] => _.IN0
data[514] => _.IN0
data[514] => _.IN0
data[514] => _.IN0
data[515] => _.IN0
data[515] => _.IN0
data[515] => _.IN0
data[515] => _.IN0
data[515] => _.IN0
data[515] => _.IN0
data[515] => _.IN0
data[515] => _.IN0
data[516] => _.IN0
data[516] => _.IN0
data[516] => _.IN0
data[516] => _.IN0
data[516] => _.IN0
data[516] => _.IN0
data[516] => _.IN0
data[516] => _.IN0
data[517] => _.IN0
data[517] => _.IN0
data[517] => _.IN0
data[517] => _.IN0
data[517] => _.IN0
data[517] => _.IN0
data[517] => _.IN0
data[517] => _.IN0
data[518] => _.IN0
data[518] => _.IN0
data[518] => _.IN0
data[518] => _.IN0
data[518] => _.IN0
data[518] => _.IN0
data[518] => _.IN0
data[518] => _.IN0
data[519] => _.IN0
data[519] => _.IN0
data[519] => _.IN0
data[519] => _.IN0
data[519] => _.IN0
data[519] => _.IN0
data[519] => _.IN0
data[519] => _.IN0
data[520] => _.IN0
data[520] => _.IN0
data[520] => _.IN0
data[520] => _.IN0
data[521] => _.IN0
data[521] => _.IN0
data[521] => _.IN0
data[521] => _.IN0
data[522] => _.IN0
data[522] => _.IN0
data[522] => _.IN0
data[522] => _.IN0
data[523] => _.IN0
data[523] => _.IN0
data[523] => _.IN0
data[523] => _.IN0
data[524] => _.IN0
data[524] => _.IN0
data[524] => _.IN0
data[524] => _.IN0
data[525] => _.IN0
data[525] => _.IN0
data[525] => _.IN0
data[525] => _.IN0
data[526] => _.IN0
data[526] => _.IN0
data[526] => _.IN0
data[526] => _.IN0
data[527] => _.IN0
data[527] => _.IN0
data[527] => _.IN0
data[527] => _.IN0
data[528] => _.IN1
data[528] => _.IN1
data[528] => _.IN1
data[528] => _.IN1
data[528] => _.IN1
data[528] => _.IN1
data[528] => _.IN1
data[528] => _.IN1
data[529] => _.IN1
data[529] => _.IN1
data[529] => _.IN1
data[529] => _.IN1
data[529] => _.IN1
data[529] => _.IN1
data[529] => _.IN1
data[529] => _.IN1
data[530] => _.IN1
data[530] => _.IN1
data[530] => _.IN1
data[530] => _.IN1
data[530] => _.IN1
data[530] => _.IN1
data[530] => _.IN1
data[530] => _.IN1
data[531] => _.IN1
data[531] => _.IN1
data[531] => _.IN1
data[531] => _.IN1
data[531] => _.IN1
data[531] => _.IN1
data[531] => _.IN1
data[531] => _.IN1
data[532] => _.IN1
data[532] => _.IN1
data[532] => _.IN1
data[532] => _.IN1
data[532] => _.IN1
data[532] => _.IN1
data[532] => _.IN1
data[532] => _.IN1
data[533] => _.IN1
data[533] => _.IN1
data[533] => _.IN1
data[533] => _.IN1
data[533] => _.IN1
data[533] => _.IN1
data[533] => _.IN1
data[533] => _.IN1
data[534] => _.IN1
data[534] => _.IN1
data[534] => _.IN1
data[534] => _.IN1
data[534] => _.IN1
data[534] => _.IN1
data[534] => _.IN1
data[534] => _.IN1
data[535] => _.IN1
data[535] => _.IN1
data[535] => _.IN1
data[535] => _.IN1
data[535] => _.IN1
data[535] => _.IN1
data[535] => _.IN1
data[535] => _.IN1
data[536] => _.IN0
data[536] => _.IN0
data[536] => _.IN0
data[536] => _.IN0
data[537] => _.IN0
data[537] => _.IN0
data[537] => _.IN0
data[537] => _.IN0
data[538] => _.IN0
data[538] => _.IN0
data[538] => _.IN0
data[538] => _.IN0
data[539] => _.IN0
data[539] => _.IN0
data[539] => _.IN0
data[539] => _.IN0
data[540] => _.IN0
data[540] => _.IN0
data[540] => _.IN0
data[540] => _.IN0
data[541] => _.IN0
data[541] => _.IN0
data[541] => _.IN0
data[541] => _.IN0
data[542] => _.IN0
data[542] => _.IN0
data[542] => _.IN0
data[542] => _.IN0
data[543] => _.IN0
data[543] => _.IN0
data[543] => _.IN0
data[543] => _.IN0
data[544] => _.IN0
data[544] => _.IN0
data[544] => _.IN0
data[544] => _.IN0
data[545] => _.IN0
data[545] => _.IN0
data[545] => _.IN0
data[545] => _.IN0
data[546] => _.IN0
data[546] => _.IN0
data[546] => _.IN0
data[546] => _.IN0
data[547] => _.IN0
data[547] => _.IN0
data[547] => _.IN0
data[547] => _.IN0
data[548] => _.IN0
data[548] => _.IN0
data[548] => _.IN0
data[548] => _.IN0
data[549] => _.IN0
data[549] => _.IN0
data[549] => _.IN0
data[549] => _.IN0
data[550] => _.IN0
data[550] => _.IN0
data[550] => _.IN0
data[550] => _.IN0
data[551] => _.IN0
data[551] => _.IN0
data[551] => _.IN0
data[551] => _.IN0
data[552] => _.IN0
data[552] => _.IN0
data[553] => _.IN0
data[553] => _.IN0
data[554] => _.IN0
data[554] => _.IN0
data[555] => _.IN0
data[555] => _.IN0
data[556] => _.IN0
data[556] => _.IN0
data[557] => _.IN0
data[557] => _.IN0
data[558] => _.IN0
data[558] => _.IN0
data[559] => _.IN0
data[559] => _.IN0
data[560] => _.IN1
data[560] => _.IN1
data[560] => _.IN1
data[560] => _.IN1
data[561] => _.IN1
data[561] => _.IN1
data[561] => _.IN1
data[561] => _.IN1
data[562] => _.IN1
data[562] => _.IN1
data[562] => _.IN1
data[562] => _.IN1
data[563] => _.IN1
data[563] => _.IN1
data[563] => _.IN1
data[563] => _.IN1
data[564] => _.IN1
data[564] => _.IN1
data[564] => _.IN1
data[564] => _.IN1
data[565] => _.IN1
data[565] => _.IN1
data[565] => _.IN1
data[565] => _.IN1
data[566] => _.IN1
data[566] => _.IN1
data[566] => _.IN1
data[566] => _.IN1
data[567] => _.IN1
data[567] => _.IN1
data[567] => _.IN1
data[567] => _.IN1
data[568] => _.IN0
data[568] => _.IN0
data[569] => _.IN0
data[569] => _.IN0
data[570] => _.IN0
data[570] => _.IN0
data[571] => _.IN0
data[571] => _.IN0
data[572] => _.IN0
data[572] => _.IN0
data[573] => _.IN0
data[573] => _.IN0
data[574] => _.IN0
data[574] => _.IN0
data[575] => _.IN0
data[575] => _.IN0
data[576] => _.IN0
data[576] => _.IN0
data[576] => _.IN0
data[576] => _.IN0
data[576] => _.IN0
data[576] => _.IN0
data[576] => _.IN0
data[576] => _.IN0
data[577] => _.IN0
data[577] => _.IN0
data[577] => _.IN0
data[577] => _.IN0
data[577] => _.IN0
data[577] => _.IN0
data[577] => _.IN0
data[577] => _.IN0
data[578] => _.IN0
data[578] => _.IN0
data[578] => _.IN0
data[578] => _.IN0
data[578] => _.IN0
data[578] => _.IN0
data[578] => _.IN0
data[578] => _.IN0
data[579] => _.IN0
data[579] => _.IN0
data[579] => _.IN0
data[579] => _.IN0
data[579] => _.IN0
data[579] => _.IN0
data[579] => _.IN0
data[579] => _.IN0
data[580] => _.IN0
data[580] => _.IN0
data[580] => _.IN0
data[580] => _.IN0
data[580] => _.IN0
data[580] => _.IN0
data[580] => _.IN0
data[580] => _.IN0
data[581] => _.IN0
data[581] => _.IN0
data[581] => _.IN0
data[581] => _.IN0
data[581] => _.IN0
data[581] => _.IN0
data[581] => _.IN0
data[581] => _.IN0
data[582] => _.IN0
data[582] => _.IN0
data[582] => _.IN0
data[582] => _.IN0
data[582] => _.IN0
data[582] => _.IN0
data[582] => _.IN0
data[582] => _.IN0
data[583] => _.IN0
data[583] => _.IN0
data[583] => _.IN0
data[583] => _.IN0
data[583] => _.IN0
data[583] => _.IN0
data[583] => _.IN0
data[583] => _.IN0
data[584] => _.IN0
data[584] => _.IN0
data[584] => _.IN0
data[584] => _.IN0
data[585] => _.IN0
data[585] => _.IN0
data[585] => _.IN0
data[585] => _.IN0
data[586] => _.IN0
data[586] => _.IN0
data[586] => _.IN0
data[586] => _.IN0
data[587] => _.IN0
data[587] => _.IN0
data[587] => _.IN0
data[587] => _.IN0
data[588] => _.IN0
data[588] => _.IN0
data[588] => _.IN0
data[588] => _.IN0
data[589] => _.IN0
data[589] => _.IN0
data[589] => _.IN0
data[589] => _.IN0
data[590] => _.IN0
data[590] => _.IN0
data[590] => _.IN0
data[590] => _.IN0
data[591] => _.IN0
data[591] => _.IN0
data[591] => _.IN0
data[591] => _.IN0
data[592] => _.IN1
data[592] => _.IN1
data[592] => _.IN1
data[592] => _.IN1
data[592] => _.IN1
data[592] => _.IN1
data[592] => _.IN1
data[592] => _.IN1
data[593] => _.IN1
data[593] => _.IN1
data[593] => _.IN1
data[593] => _.IN1
data[593] => _.IN1
data[593] => _.IN1
data[593] => _.IN1
data[593] => _.IN1
data[594] => _.IN1
data[594] => _.IN1
data[594] => _.IN1
data[594] => _.IN1
data[594] => _.IN1
data[594] => _.IN1
data[594] => _.IN1
data[594] => _.IN1
data[595] => _.IN1
data[595] => _.IN1
data[595] => _.IN1
data[595] => _.IN1
data[595] => _.IN1
data[595] => _.IN1
data[595] => _.IN1
data[595] => _.IN1
data[596] => _.IN1
data[596] => _.IN1
data[596] => _.IN1
data[596] => _.IN1
data[596] => _.IN1
data[596] => _.IN1
data[596] => _.IN1
data[596] => _.IN1
data[597] => _.IN1
data[597] => _.IN1
data[597] => _.IN1
data[597] => _.IN1
data[597] => _.IN1
data[597] => _.IN1
data[597] => _.IN1
data[597] => _.IN1
data[598] => _.IN1
data[598] => _.IN1
data[598] => _.IN1
data[598] => _.IN1
data[598] => _.IN1
data[598] => _.IN1
data[598] => _.IN1
data[598] => _.IN1
data[599] => _.IN1
data[599] => _.IN1
data[599] => _.IN1
data[599] => _.IN1
data[599] => _.IN1
data[599] => _.IN1
data[599] => _.IN1
data[599] => _.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[6] => result_node[7].IN0
sel[6] => _.IN0
sel[6] => result_node[6].IN0
sel[6] => _.IN0
sel[6] => result_node[5].IN0
sel[6] => _.IN0
sel[6] => result_node[4].IN0
sel[6] => _.IN0
sel[6] => result_node[3].IN0
sel[6] => _.IN0
sel[6] => result_node[2].IN0
sel[6] => _.IN0
sel[6] => result_node[1].IN0
sel[6] => _.IN0
sel[6] => result_node[0].IN0
sel[6] => _.IN0


|DE2_NET|system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_akb:mux6
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => _.IN1
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN1
data[30] => _.IN1
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[41] => _.IN0
data[41] => _.IN0
data[41] => _.IN0
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN0
data[43] => _.IN0
data[43] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[44] => _.IN0
data[44] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[45] => _.IN0
data[46] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[50] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN0
data[56] => _.IN0
data[56] => _.IN0
data[56] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[57] => _.IN0
data[58] => _.IN1
data[58] => _.IN1
data[58] => _.IN1
data[58] => _.IN1
data[59] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN1
data[62] => _.IN1
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN1
data[66] => _.IN1
data[66] => _.IN1
data[66] => _.IN1
data[66] => _.IN1
data[66] => _.IN1
data[66] => _.IN1
data[66] => _.IN1
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN1
data[70] => _.IN1
data[70] => _.IN1
data[70] => _.IN1
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN1
data[74] => _.IN1
data[74] => _.IN1
data[74] => _.IN1
data[74] => _.IN1
data[74] => _.IN1
data[74] => _.IN1
data[74] => _.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[6] => result_node[0].IN0
sel[6] => _.IN0


|DE2_NET|system_0:u0|button_pio_s1_arbitrator:the_button_pio_s1
button_pio_s1_irq => button_pio_s1_irq_from_sa.DATAIN
button_pio_s1_readdata[0] => button_pio_s1_readdata_from_sa[0].DATAIN
button_pio_s1_readdata[1] => button_pio_s1_readdata_from_sa[1].DATAIN
button_pio_s1_readdata[2] => button_pio_s1_readdata_from_sa[2].DATAIN
button_pio_s1_readdata[3] => button_pio_s1_readdata_from_sa[3].DATAIN
clk => d1_button_pio_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => button_pio_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => button_pio_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN5
cpu_0_data_master_address_to_slave[5] => Equal0.IN19
cpu_0_data_master_address_to_slave[6] => Equal0.IN18
cpu_0_data_master_address_to_slave[7] => Equal0.IN4
cpu_0_data_master_address_to_slave[8] => Equal0.IN17
cpu_0_data_master_address_to_slave[9] => Equal0.IN16
cpu_0_data_master_address_to_slave[10] => Equal0.IN15
cpu_0_data_master_address_to_slave[11] => Equal0.IN14
cpu_0_data_master_address_to_slave[12] => Equal0.IN3
cpu_0_data_master_address_to_slave[13] => Equal0.IN13
cpu_0_data_master_address_to_slave[14] => Equal0.IN12
cpu_0_data_master_address_to_slave[15] => Equal0.IN11
cpu_0_data_master_address_to_slave[16] => Equal0.IN10
cpu_0_data_master_address_to_slave[17] => Equal0.IN9
cpu_0_data_master_address_to_slave[18] => Equal0.IN8
cpu_0_data_master_address_to_slave[19] => Equal0.IN2
cpu_0_data_master_address_to_slave[20] => Equal0.IN7
cpu_0_data_master_address_to_slave[21] => Equal0.IN1
cpu_0_data_master_address_to_slave[22] => Equal0.IN0
cpu_0_data_master_address_to_slave[23] => Equal0.IN6
cpu_0_data_master_read => cpu_0_data_master_requests_button_pio_s1.IN0
cpu_0_data_master_read => button_pio_s1_in_a_read_cycle.IN1
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_button_pio_s1.IN0
cpu_0_data_master_write => cpu_0_data_master_requests_button_pio_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_qualified_request_button_pio_s1.IN1
cpu_0_data_master_write => button_pio_s1_write_n.IN1
cpu_0_data_master_writedata[0] => button_pio_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => button_pio_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => button_pio_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => button_pio_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => ~NO_FANOUT~
cpu_0_data_master_writedata[5] => ~NO_FANOUT~
cpu_0_data_master_writedata[6] => ~NO_FANOUT~
cpu_0_data_master_writedata[7] => ~NO_FANOUT~
cpu_0_data_master_writedata[8] => ~NO_FANOUT~
cpu_0_data_master_writedata[9] => ~NO_FANOUT~
cpu_0_data_master_writedata[10] => ~NO_FANOUT~
cpu_0_data_master_writedata[11] => ~NO_FANOUT~
cpu_0_data_master_writedata[12] => ~NO_FANOUT~
cpu_0_data_master_writedata[13] => ~NO_FANOUT~
cpu_0_data_master_writedata[14] => ~NO_FANOUT~
cpu_0_data_master_writedata[15] => ~NO_FANOUT~
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
reset_n => button_pio_s1_reset_n.DATAIN
reset_n => d1_button_pio_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
button_pio_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_chipselect <= cpu_0_data_master_qualified_request_button_pio_s1.DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_irq_from_sa <= button_pio_s1_irq.DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_readdata_from_sa[0] <= button_pio_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_readdata_from_sa[1] <= button_pio_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_readdata_from_sa[2] <= button_pio_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_readdata_from_sa[3] <= button_pio_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_write_n <= button_pio_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_button_pio_s1 <= cpu_0_data_master_qualified_request_button_pio_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_button_pio_s1 <= cpu_0_data_master_qualified_request_button_pio_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_button_pio_s1 <= <GND>
cpu_0_data_master_requests_button_pio_s1 <= cpu_0_data_master_requests_button_pio_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_button_pio_s1_end_xfer <= d1_button_pio_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|button_pio:the_button_pio
address[0] => Equal0.IN31
address[0] => Equal1.IN30
address[0] => Equal2.IN61
address[1] => Equal0.IN30
address[1] => Equal1.IN61
address[1] => Equal2.IN60
chipselect => always1.IN0
clk => d2_data_in[0].CLK
clk => d2_data_in[1].CLK
clk => d2_data_in[2].CLK
clk => d2_data_in[3].CLK
clk => d1_data_in[0].CLK
clk => d1_data_in[1].CLK
clk => d1_data_in[2].CLK
clk => d1_data_in[3].CLK
clk => edge_capture[3].CLK
clk => edge_capture[2].CLK
clk => edge_capture[1].CLK
clk => edge_capture[0].CLK
clk => irq_mask[0].CLK
clk => irq_mask[1].CLK
clk => irq_mask[2].CLK
clk => irq_mask[3].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
in_port[0] => read_mux_out.IN1
in_port[0] => d1_data_in[0].DATAIN
in_port[1] => read_mux_out.IN1
in_port[1] => d1_data_in[1].DATAIN
in_port[2] => read_mux_out.IN1
in_port[2] => d1_data_in[2].DATAIN
in_port[3] => read_mux_out.IN1
in_port[3] => d1_data_in[3].DATAIN
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => irq_mask[0].ACLR
reset_n => irq_mask[1].ACLR
reset_n => irq_mask[2].ACLR
reset_n => irq_mask[3].ACLR
reset_n => edge_capture[0].ACLR
reset_n => d2_data_in[0].ACLR
reset_n => d2_data_in[1].ACLR
reset_n => d2_data_in[2].ACLR
reset_n => d2_data_in[3].ACLR
reset_n => d1_data_in[0].ACLR
reset_n => d1_data_in[1].ACLR
reset_n => d1_data_in[2].ACLR
reset_n => d1_data_in[3].ACLR
reset_n => edge_capture[1].ACLR
reset_n => edge_capture[2].ACLR
reset_n => edge_capture[3].ACLR
write_n => always1.IN1
writedata[0] => irq_mask[0].DATAIN
writedata[1] => irq_mask[1].DATAIN
writedata[2] => irq_mask[2].DATAIN
writedata[3] => irq_mask[3].DATAIN
irq <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module
clk => d1_cpu_0_jtag_debug_module_end_xfer~reg0.CLK
clk => cpu_0_jtag_debug_module_reg_firsttransfer.CLK
clk => cpu_0_jtag_debug_module_arb_addend[0].CLK
clk => cpu_0_jtag_debug_module_arb_addend[1].CLK
clk => cpu_0_jtag_debug_module_saved_chosen_master_vector[0].CLK
clk => cpu_0_jtag_debug_module_saved_chosen_master_vector[1].CLK
clk => last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module.CLK
clk => last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module.CLK
clk => cpu_0_jtag_debug_module_slavearbiterlockenable.CLK
clk => cpu_0_jtag_debug_module_arb_share_counter[0].CLK
clk => cpu_0_jtag_debug_module_arb_share_counter[1].CLK
clk => cpu_0_jtag_debug_module_arb_share_counter[2].CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[3] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[4] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[5] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[6] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[7] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[8] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[9] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[10] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[11] => Equal0.IN9
cpu_0_data_master_address_to_slave[12] => Equal0.IN8
cpu_0_data_master_address_to_slave[13] => Equal0.IN7
cpu_0_data_master_address_to_slave[14] => Equal0.IN6
cpu_0_data_master_address_to_slave[15] => Equal0.IN5
cpu_0_data_master_address_to_slave[16] => Equal0.IN4
cpu_0_data_master_address_to_slave[17] => Equal0.IN3
cpu_0_data_master_address_to_slave[18] => Equal0.IN2
cpu_0_data_master_address_to_slave[19] => Equal0.IN34
cpu_0_data_master_address_to_slave[20] => Equal0.IN1
cpu_0_data_master_address_to_slave[21] => Equal0.IN33
cpu_0_data_master_address_to_slave[22] => Equal0.IN32
cpu_0_data_master_address_to_slave[23] => Equal0.IN0
cpu_0_data_master_byteenable[0] => cpu_0_jtag_debug_module_byteenable.DATAB
cpu_0_data_master_byteenable[1] => cpu_0_jtag_debug_module_byteenable.DATAB
cpu_0_data_master_byteenable[2] => cpu_0_jtag_debug_module_byteenable.DATAB
cpu_0_data_master_byteenable[3] => cpu_0_jtag_debug_module_byteenable.DATAB
cpu_0_data_master_debugaccess => cpu_0_jtag_debug_module_debugaccess.DATAB
cpu_0_data_master_read => cpu_0_data_master_requests_cpu_0_jtag_debug_module.IN0
cpu_0_data_master_read => cpu_0_jtag_debug_module_in_a_read_cycle.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_cpu_0_jtag_debug_module.IN1
cpu_0_data_master_write => cpu_0_jtag_debug_module_write.IN1
cpu_0_data_master_write => in_a_write_cycle.IN1
cpu_0_data_master_writedata[0] => cpu_0_jtag_debug_module_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => cpu_0_jtag_debug_module_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => cpu_0_jtag_debug_module_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => cpu_0_jtag_debug_module_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => cpu_0_jtag_debug_module_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => cpu_0_jtag_debug_module_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => cpu_0_jtag_debug_module_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => cpu_0_jtag_debug_module_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => cpu_0_jtag_debug_module_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => cpu_0_jtag_debug_module_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => cpu_0_jtag_debug_module_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => cpu_0_jtag_debug_module_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => cpu_0_jtag_debug_module_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => cpu_0_jtag_debug_module_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => cpu_0_jtag_debug_module_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => cpu_0_jtag_debug_module_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => cpu_0_jtag_debug_module_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => cpu_0_jtag_debug_module_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => cpu_0_jtag_debug_module_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => cpu_0_jtag_debug_module_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => cpu_0_jtag_debug_module_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => cpu_0_jtag_debug_module_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => cpu_0_jtag_debug_module_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => cpu_0_jtag_debug_module_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => cpu_0_jtag_debug_module_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => cpu_0_jtag_debug_module_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => cpu_0_jtag_debug_module_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => cpu_0_jtag_debug_module_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => cpu_0_jtag_debug_module_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => cpu_0_jtag_debug_module_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => cpu_0_jtag_debug_module_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => cpu_0_jtag_debug_module_writedata[31].DATAIN
cpu_0_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[2] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[3] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[4] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[5] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[6] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[7] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[8] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[9] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[10] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[11] => Equal1.IN9
cpu_0_instruction_master_address_to_slave[12] => Equal1.IN8
cpu_0_instruction_master_address_to_slave[13] => Equal1.IN7
cpu_0_instruction_master_address_to_slave[14] => Equal1.IN6
cpu_0_instruction_master_address_to_slave[15] => Equal1.IN5
cpu_0_instruction_master_address_to_slave[16] => Equal1.IN4
cpu_0_instruction_master_address_to_slave[17] => Equal1.IN3
cpu_0_instruction_master_address_to_slave[18] => Equal1.IN2
cpu_0_instruction_master_address_to_slave[19] => Equal1.IN34
cpu_0_instruction_master_address_to_slave[20] => Equal1.IN1
cpu_0_instruction_master_address_to_slave[21] => Equal1.IN33
cpu_0_instruction_master_address_to_slave[22] => Equal1.IN32
cpu_0_instruction_master_address_to_slave[23] => Equal1.IN0
cpu_0_instruction_master_latency_counter[0] => Equal2.IN31
cpu_0_instruction_master_latency_counter[1] => Equal2.IN30
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_cpu_0_jtag_debug_module.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_cpu_0_jtag_debug_module.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module.IN1
cpu_0_instruction_master_read => cpu_0_jtag_debug_module_in_a_read_cycle.IN1
cpu_0_jtag_debug_module_readdata[0] => cpu_0_jtag_debug_module_readdata_from_sa[0].DATAIN
cpu_0_jtag_debug_module_readdata[1] => cpu_0_jtag_debug_module_readdata_from_sa[1].DATAIN
cpu_0_jtag_debug_module_readdata[2] => cpu_0_jtag_debug_module_readdata_from_sa[2].DATAIN
cpu_0_jtag_debug_module_readdata[3] => cpu_0_jtag_debug_module_readdata_from_sa[3].DATAIN
cpu_0_jtag_debug_module_readdata[4] => cpu_0_jtag_debug_module_readdata_from_sa[4].DATAIN
cpu_0_jtag_debug_module_readdata[5] => cpu_0_jtag_debug_module_readdata_from_sa[5].DATAIN
cpu_0_jtag_debug_module_readdata[6] => cpu_0_jtag_debug_module_readdata_from_sa[6].DATAIN
cpu_0_jtag_debug_module_readdata[7] => cpu_0_jtag_debug_module_readdata_from_sa[7].DATAIN
cpu_0_jtag_debug_module_readdata[8] => cpu_0_jtag_debug_module_readdata_from_sa[8].DATAIN
cpu_0_jtag_debug_module_readdata[9] => cpu_0_jtag_debug_module_readdata_from_sa[9].DATAIN
cpu_0_jtag_debug_module_readdata[10] => cpu_0_jtag_debug_module_readdata_from_sa[10].DATAIN
cpu_0_jtag_debug_module_readdata[11] => cpu_0_jtag_debug_module_readdata_from_sa[11].DATAIN
cpu_0_jtag_debug_module_readdata[12] => cpu_0_jtag_debug_module_readdata_from_sa[12].DATAIN
cpu_0_jtag_debug_module_readdata[13] => cpu_0_jtag_debug_module_readdata_from_sa[13].DATAIN
cpu_0_jtag_debug_module_readdata[14] => cpu_0_jtag_debug_module_readdata_from_sa[14].DATAIN
cpu_0_jtag_debug_module_readdata[15] => cpu_0_jtag_debug_module_readdata_from_sa[15].DATAIN
cpu_0_jtag_debug_module_readdata[16] => cpu_0_jtag_debug_module_readdata_from_sa[16].DATAIN
cpu_0_jtag_debug_module_readdata[17] => cpu_0_jtag_debug_module_readdata_from_sa[17].DATAIN
cpu_0_jtag_debug_module_readdata[18] => cpu_0_jtag_debug_module_readdata_from_sa[18].DATAIN
cpu_0_jtag_debug_module_readdata[19] => cpu_0_jtag_debug_module_readdata_from_sa[19].DATAIN
cpu_0_jtag_debug_module_readdata[20] => cpu_0_jtag_debug_module_readdata_from_sa[20].DATAIN
cpu_0_jtag_debug_module_readdata[21] => cpu_0_jtag_debug_module_readdata_from_sa[21].DATAIN
cpu_0_jtag_debug_module_readdata[22] => cpu_0_jtag_debug_module_readdata_from_sa[22].DATAIN
cpu_0_jtag_debug_module_readdata[23] => cpu_0_jtag_debug_module_readdata_from_sa[23].DATAIN
cpu_0_jtag_debug_module_readdata[24] => cpu_0_jtag_debug_module_readdata_from_sa[24].DATAIN
cpu_0_jtag_debug_module_readdata[25] => cpu_0_jtag_debug_module_readdata_from_sa[25].DATAIN
cpu_0_jtag_debug_module_readdata[26] => cpu_0_jtag_debug_module_readdata_from_sa[26].DATAIN
cpu_0_jtag_debug_module_readdata[27] => cpu_0_jtag_debug_module_readdata_from_sa[27].DATAIN
cpu_0_jtag_debug_module_readdata[28] => cpu_0_jtag_debug_module_readdata_from_sa[28].DATAIN
cpu_0_jtag_debug_module_readdata[29] => cpu_0_jtag_debug_module_readdata_from_sa[29].DATAIN
cpu_0_jtag_debug_module_readdata[30] => cpu_0_jtag_debug_module_readdata_from_sa[30].DATAIN
cpu_0_jtag_debug_module_readdata[31] => cpu_0_jtag_debug_module_readdata_from_sa[31].DATAIN
cpu_0_jtag_debug_module_resetrequest => cpu_0_jtag_debug_module_resetrequest_from_sa.DATAIN
reset_n => cpu_0_jtag_debug_module_reset_n.DATAIN
reset_n => d1_cpu_0_jtag_debug_module_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => cpu_0_jtag_debug_module_arb_share_counter[0].ACLR
reset_n => cpu_0_jtag_debug_module_arb_share_counter[1].ACLR
reset_n => cpu_0_jtag_debug_module_arb_share_counter[2].ACLR
reset_n => cpu_0_jtag_debug_module_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module.ACLR
reset_n => last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module.ACLR
reset_n => cpu_0_jtag_debug_module_saved_chosen_master_vector[0].ACLR
reset_n => cpu_0_jtag_debug_module_saved_chosen_master_vector[1].ACLR
reset_n => cpu_0_jtag_debug_module_arb_addend[0].PRESET
reset_n => cpu_0_jtag_debug_module_arb_addend[1].ACLR
reset_n => cpu_0_jtag_debug_module_reg_firsttransfer.PRESET
cpu_0_data_master_granted_cpu_0_jtag_debug_module <= cpu_0_jtag_debug_module_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module <= cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module <= <GND>
cpu_0_data_master_requests_cpu_0_jtag_debug_module <= cpu_0_data_master_requests_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_granted_cpu_0_jtag_debug_module <= cpu_0_jtag_debug_module_grant_vector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module <= cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module <= cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module <= cpu_0_instruction_master_requests_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[0] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[1] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[2] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[3] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[4] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[5] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[6] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[7] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[8] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_begintransfer <= cpu_0_jtag_debug_module_begins_xfer.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[0] <= cpu_0_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[1] <= cpu_0_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[2] <= cpu_0_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[3] <= cpu_0_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_chipselect <= cpu_0_jtag_debug_module_chipselect.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_debugaccess <= cpu_0_jtag_debug_module_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[0] <= cpu_0_jtag_debug_module_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[1] <= cpu_0_jtag_debug_module_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[2] <= cpu_0_jtag_debug_module_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[3] <= cpu_0_jtag_debug_module_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[4] <= cpu_0_jtag_debug_module_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[5] <= cpu_0_jtag_debug_module_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[6] <= cpu_0_jtag_debug_module_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[7] <= cpu_0_jtag_debug_module_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[8] <= cpu_0_jtag_debug_module_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[9] <= cpu_0_jtag_debug_module_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[10] <= cpu_0_jtag_debug_module_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[11] <= cpu_0_jtag_debug_module_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[12] <= cpu_0_jtag_debug_module_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[13] <= cpu_0_jtag_debug_module_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[14] <= cpu_0_jtag_debug_module_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[15] <= cpu_0_jtag_debug_module_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[16] <= cpu_0_jtag_debug_module_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[17] <= cpu_0_jtag_debug_module_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[18] <= cpu_0_jtag_debug_module_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[19] <= cpu_0_jtag_debug_module_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[20] <= cpu_0_jtag_debug_module_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[21] <= cpu_0_jtag_debug_module_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[22] <= cpu_0_jtag_debug_module_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[23] <= cpu_0_jtag_debug_module_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[24] <= cpu_0_jtag_debug_module_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[25] <= cpu_0_jtag_debug_module_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[26] <= cpu_0_jtag_debug_module_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[27] <= cpu_0_jtag_debug_module_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[28] <= cpu_0_jtag_debug_module_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[29] <= cpu_0_jtag_debug_module_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[30] <= cpu_0_jtag_debug_module_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[31] <= cpu_0_jtag_debug_module_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_resetrequest_from_sa <= cpu_0_jtag_debug_module_resetrequest.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_write <= cpu_0_jtag_debug_module_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
d1_cpu_0_jtag_debug_module_end_xfer <= d1_cpu_0_jtag_debug_module_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master
Audio_0_avalon_slave_0_readdata_from_sa[0] => p1_registered_cpu_0_data_master_readdata.IN0
Audio_0_avalon_slave_0_readdata_from_sa[1] => p1_registered_cpu_0_data_master_readdata.IN0
Audio_0_avalon_slave_0_readdata_from_sa[2] => p1_registered_cpu_0_data_master_readdata.IN0
Audio_0_avalon_slave_0_readdata_from_sa[3] => p1_registered_cpu_0_data_master_readdata.IN0
Audio_0_avalon_slave_0_readdata_from_sa[4] => p1_registered_cpu_0_data_master_readdata.IN0
Audio_0_avalon_slave_0_readdata_from_sa[5] => p1_registered_cpu_0_data_master_readdata.IN0
Audio_0_avalon_slave_0_readdata_from_sa[6] => p1_registered_cpu_0_data_master_readdata.IN0
Audio_0_avalon_slave_0_readdata_from_sa[7] => p1_registered_cpu_0_data_master_readdata.IN0
Audio_0_avalon_slave_0_readdata_from_sa[8] => p1_registered_cpu_0_data_master_readdata.IN0
Audio_0_avalon_slave_0_readdata_from_sa[9] => p1_registered_cpu_0_data_master_readdata.IN0
Audio_0_avalon_slave_0_readdata_from_sa[10] => p1_registered_cpu_0_data_master_readdata.IN0
Audio_0_avalon_slave_0_readdata_from_sa[11] => p1_registered_cpu_0_data_master_readdata.IN0
Audio_0_avalon_slave_0_readdata_from_sa[12] => p1_registered_cpu_0_data_master_readdata.IN0
Audio_0_avalon_slave_0_readdata_from_sa[13] => p1_registered_cpu_0_data_master_readdata.IN0
Audio_0_avalon_slave_0_readdata_from_sa[14] => p1_registered_cpu_0_data_master_readdata.IN0
Audio_0_avalon_slave_0_readdata_from_sa[15] => p1_registered_cpu_0_data_master_readdata.IN0
DM9000A_avalon_slave_0_irq_from_sa => cpu_0_data_master_irq[6].DATAIN
DM9000A_avalon_slave_0_readdata_from_sa[0] => cpu_0_data_master_readdata.IN0
DM9000A_avalon_slave_0_readdata_from_sa[1] => cpu_0_data_master_readdata.IN0
DM9000A_avalon_slave_0_readdata_from_sa[2] => cpu_0_data_master_readdata.IN0
DM9000A_avalon_slave_0_readdata_from_sa[3] => cpu_0_data_master_readdata.IN0
DM9000A_avalon_slave_0_readdata_from_sa[4] => cpu_0_data_master_readdata.IN0
DM9000A_avalon_slave_0_readdata_from_sa[5] => cpu_0_data_master_readdata.IN0
DM9000A_avalon_slave_0_readdata_from_sa[6] => cpu_0_data_master_readdata.IN0
DM9000A_avalon_slave_0_readdata_from_sa[7] => cpu_0_data_master_readdata.IN0
DM9000A_avalon_slave_0_readdata_from_sa[8] => cpu_0_data_master_readdata.IN0
DM9000A_avalon_slave_0_readdata_from_sa[9] => cpu_0_data_master_readdata.IN0
DM9000A_avalon_slave_0_readdata_from_sa[10] => cpu_0_data_master_readdata.IN0
DM9000A_avalon_slave_0_readdata_from_sa[11] => cpu_0_data_master_readdata.IN0
DM9000A_avalon_slave_0_readdata_from_sa[12] => cpu_0_data_master_readdata.IN0
DM9000A_avalon_slave_0_readdata_from_sa[13] => cpu_0_data_master_readdata.IN0
DM9000A_avalon_slave_0_readdata_from_sa[14] => cpu_0_data_master_readdata.IN0
DM9000A_avalon_slave_0_readdata_from_sa[15] => cpu_0_data_master_readdata.IN0
DM9000A_avalon_slave_0_wait_counter_eq_0 => ~NO_FANOUT~
DM9000A_avalon_slave_0_wait_counter_eq_1 => r_0.IN1
FIFO_IN_FULL_PIO_s1_readdata_from_sa => cpu_0_data_master_readdata.IN0
FIFO_IN_WRITE_REQ_PIO_s1_readdata_from_sa => cpu_0_data_master_readdata.IN0
FIFO_OUT_READ_REQ_PIO_s1_readdata_from_sa => cpu_0_data_master_readdata.IN0
IDATA_PIO_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN0
IDATA_PIO_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN0
IDATA_PIO_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN0
IDATA_PIO_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN0
IDATA_PIO_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN0
IDATA_PIO_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN0
IDATA_PIO_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN0
IDATA_PIO_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN0
IDATA_PIO_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN0
IDATA_PIO_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN0
IDATA_PIO_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN0
IDATA_PIO_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN0
IDATA_PIO_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN0
IDATA_PIO_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN0
IDATA_PIO_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN0
IDATA_PIO_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN0
IDATA_PIO_s1_readdata_from_sa[16] => cpu_0_data_master_readdata.IN0
IDATA_PIO_s1_readdata_from_sa[17] => cpu_0_data_master_readdata.IN0
IDATA_PIO_s1_readdata_from_sa[18] => cpu_0_data_master_readdata.IN0
IDATA_PIO_s1_readdata_from_sa[19] => cpu_0_data_master_readdata.IN0
IDATA_PIO_s1_readdata_from_sa[20] => cpu_0_data_master_readdata.IN0
IDATA_PIO_s1_readdata_from_sa[21] => cpu_0_data_master_readdata.IN0
IDATA_PIO_s1_readdata_from_sa[22] => cpu_0_data_master_readdata.IN0
IDATA_PIO_s1_readdata_from_sa[23] => cpu_0_data_master_readdata.IN0
ISP1362_avalon_slave_0_irq_n_from_sa => cpu_0_data_master_irq[7].DATAIN
ISP1362_avalon_slave_0_readdata_from_sa[0] => cpu_0_data_master_readdata.IN0
ISP1362_avalon_slave_0_readdata_from_sa[1] => cpu_0_data_master_readdata.IN0
ISP1362_avalon_slave_0_readdata_from_sa[2] => cpu_0_data_master_readdata.IN0
ISP1362_avalon_slave_0_readdata_from_sa[3] => cpu_0_data_master_readdata.IN0
ISP1362_avalon_slave_0_readdata_from_sa[4] => cpu_0_data_master_readdata.IN0
ISP1362_avalon_slave_0_readdata_from_sa[5] => cpu_0_data_master_readdata.IN0
ISP1362_avalon_slave_0_readdata_from_sa[6] => cpu_0_data_master_readdata.IN0
ISP1362_avalon_slave_0_readdata_from_sa[7] => cpu_0_data_master_readdata.IN0
ISP1362_avalon_slave_0_readdata_from_sa[8] => cpu_0_data_master_readdata.IN0
ISP1362_avalon_slave_0_readdata_from_sa[9] => cpu_0_data_master_readdata.IN0
ISP1362_avalon_slave_0_readdata_from_sa[10] => cpu_0_data_master_readdata.IN0
ISP1362_avalon_slave_0_readdata_from_sa[11] => cpu_0_data_master_readdata.IN0
ISP1362_avalon_slave_0_readdata_from_sa[12] => cpu_0_data_master_readdata.IN0
ISP1362_avalon_slave_0_readdata_from_sa[13] => cpu_0_data_master_readdata.IN0
ISP1362_avalon_slave_0_readdata_from_sa[14] => cpu_0_data_master_readdata.IN0
ISP1362_avalon_slave_0_readdata_from_sa[15] => cpu_0_data_master_readdata.IN0
ISP1362_avalon_slave_0_wait_counter_eq_0 => ~NO_FANOUT~
ISP1362_avalon_slave_0_wait_counter_eq_1 => r_1.IN0
ISP1362_avalon_slave_0_wait_counter_eq_1 => r_1.IN0
ISP1362_avalon_slave_1_irq_n_from_sa => cpu_0_data_master_irq[8].DATAIN
ODATA_PIO_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN0
ODATA_PIO_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN0
ODATA_PIO_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN0
ODATA_PIO_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN0
ODATA_PIO_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN0
ODATA_PIO_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN0
ODATA_PIO_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN0
ODATA_PIO_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN0
RESULT_READY_PIO_s1_readdata_from_sa => cpu_0_data_master_readdata.IN0
RLE_FLUSH_PIO_s1_readdata_from_sa => cpu_0_data_master_readdata.IN0
SD_CLK_s1_readdata_from_sa => cpu_0_data_master_readdata.IN0
SD_CMD_s1_readdata_from_sa => cpu_0_data_master_readdata.IN0
SD_DAT_s1_readdata_from_sa => cpu_0_data_master_readdata.IN0
VGA_0_avalon_slave_0_readdata_from_sa[0] => cpu_0_data_master_readdata.IN0
VGA_0_avalon_slave_0_readdata_from_sa[1] => cpu_0_data_master_readdata.IN0
VGA_0_avalon_slave_0_readdata_from_sa[2] => cpu_0_data_master_readdata.IN0
VGA_0_avalon_slave_0_readdata_from_sa[3] => cpu_0_data_master_readdata.IN0
VGA_0_avalon_slave_0_readdata_from_sa[4] => cpu_0_data_master_readdata.IN0
VGA_0_avalon_slave_0_readdata_from_sa[5] => cpu_0_data_master_readdata.IN0
VGA_0_avalon_slave_0_readdata_from_sa[6] => cpu_0_data_master_readdata.IN0
VGA_0_avalon_slave_0_readdata_from_sa[7] => cpu_0_data_master_readdata.IN0
VGA_0_avalon_slave_0_readdata_from_sa[8] => cpu_0_data_master_readdata.IN0
VGA_0_avalon_slave_0_readdata_from_sa[9] => cpu_0_data_master_readdata.IN0
VGA_0_avalon_slave_0_readdata_from_sa[10] => cpu_0_data_master_readdata.IN0
VGA_0_avalon_slave_0_readdata_from_sa[11] => cpu_0_data_master_readdata.IN0
VGA_0_avalon_slave_0_readdata_from_sa[12] => cpu_0_data_master_readdata.IN0
VGA_0_avalon_slave_0_readdata_from_sa[13] => cpu_0_data_master_readdata.IN0
VGA_0_avalon_slave_0_readdata_from_sa[14] => cpu_0_data_master_readdata.IN0
VGA_0_avalon_slave_0_readdata_from_sa[15] => cpu_0_data_master_readdata.IN0
VGA_0_avalon_slave_0_wait_counter_eq_0 => ~NO_FANOUT~
button_pio_s1_irq_from_sa => cpu_0_data_master_irq[5].DATAIN
button_pio_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN0
button_pio_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN0
button_pio_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN0
button_pio_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN0
cfi_flash_0_s1_wait_counter_eq_0 => pre_dbs_count_enable.IN0
cfi_flash_0_s1_wait_counter_eq_1 => r_5.IN1
clk => dbs_8_reg_segment_2[0].CLK
clk => dbs_8_reg_segment_2[1].CLK
clk => dbs_8_reg_segment_2[2].CLK
clk => dbs_8_reg_segment_2[3].CLK
clk => dbs_8_reg_segment_2[4].CLK
clk => dbs_8_reg_segment_2[5].CLK
clk => dbs_8_reg_segment_2[6].CLK
clk => dbs_8_reg_segment_2[7].CLK
clk => dbs_8_reg_segment_1[0].CLK
clk => dbs_8_reg_segment_1[1].CLK
clk => dbs_8_reg_segment_1[2].CLK
clk => dbs_8_reg_segment_1[3].CLK
clk => dbs_8_reg_segment_1[4].CLK
clk => dbs_8_reg_segment_1[5].CLK
clk => dbs_8_reg_segment_1[6].CLK
clk => dbs_8_reg_segment_1[7].CLK
clk => dbs_8_reg_segment_0[0].CLK
clk => dbs_8_reg_segment_0[1].CLK
clk => dbs_8_reg_segment_0[2].CLK
clk => dbs_8_reg_segment_0[3].CLK
clk => dbs_8_reg_segment_0[4].CLK
clk => dbs_8_reg_segment_0[5].CLK
clk => dbs_8_reg_segment_0[6].CLK
clk => dbs_8_reg_segment_0[7].CLK
clk => cpu_0_data_master_dbs_address[0]~reg0.CLK
clk => cpu_0_data_master_dbs_address[1]~reg0.CLK
clk => dbs_16_reg_segment_0[0].CLK
clk => dbs_16_reg_segment_0[1].CLK
clk => dbs_16_reg_segment_0[2].CLK
clk => dbs_16_reg_segment_0[3].CLK
clk => dbs_16_reg_segment_0[4].CLK
clk => dbs_16_reg_segment_0[5].CLK
clk => dbs_16_reg_segment_0[6].CLK
clk => dbs_16_reg_segment_0[7].CLK
clk => dbs_16_reg_segment_0[8].CLK
clk => dbs_16_reg_segment_0[9].CLK
clk => dbs_16_reg_segment_0[10].CLK
clk => dbs_16_reg_segment_0[11].CLK
clk => dbs_16_reg_segment_0[12].CLK
clk => dbs_16_reg_segment_0[13].CLK
clk => dbs_16_reg_segment_0[14].CLK
clk => dbs_16_reg_segment_0[15].CLK
clk => cpu_0_data_master_no_byte_enables_and_last_term~reg0.CLK
clk => cpu_0_data_master_waitrequest~reg0.CLK
clk => registered_cpu_0_data_master_readdata[0].CLK
clk => registered_cpu_0_data_master_readdata[1].CLK
clk => registered_cpu_0_data_master_readdata[2].CLK
clk => registered_cpu_0_data_master_readdata[3].CLK
clk => registered_cpu_0_data_master_readdata[4].CLK
clk => registered_cpu_0_data_master_readdata[5].CLK
clk => registered_cpu_0_data_master_readdata[6].CLK
clk => registered_cpu_0_data_master_readdata[7].CLK
clk => registered_cpu_0_data_master_readdata[8].CLK
clk => registered_cpu_0_data_master_readdata[9].CLK
clk => registered_cpu_0_data_master_readdata[10].CLK
clk => registered_cpu_0_data_master_readdata[11].CLK
clk => registered_cpu_0_data_master_readdata[12].CLK
clk => registered_cpu_0_data_master_readdata[13].CLK
clk => registered_cpu_0_data_master_readdata[14].CLK
clk => registered_cpu_0_data_master_readdata[15].CLK
clk => registered_cpu_0_data_master_readdata[16].CLK
clk => registered_cpu_0_data_master_readdata[17].CLK
clk => registered_cpu_0_data_master_readdata[18].CLK
clk => registered_cpu_0_data_master_readdata[19].CLK
clk => registered_cpu_0_data_master_readdata[20].CLK
clk => registered_cpu_0_data_master_readdata[21].CLK
clk => registered_cpu_0_data_master_readdata[22].CLK
clk => registered_cpu_0_data_master_readdata[23].CLK
clk => registered_cpu_0_data_master_readdata[24].CLK
clk => registered_cpu_0_data_master_readdata[25].CLK
clk => registered_cpu_0_data_master_readdata[26].CLK
clk => registered_cpu_0_data_master_readdata[27].CLK
clk => registered_cpu_0_data_master_readdata[28].CLK
clk => registered_cpu_0_data_master_readdata[29].CLK
clk => registered_cpu_0_data_master_readdata[30].CLK
clk => registered_cpu_0_data_master_readdata[31].CLK
cpu_0_data_master_address[0] => cpu_0_data_master_address_to_slave[0].DATAIN
cpu_0_data_master_address[1] => cpu_0_data_master_address_to_slave[1].DATAIN
cpu_0_data_master_address[2] => cpu_0_data_master_address_to_slave[2].DATAIN
cpu_0_data_master_address[3] => cpu_0_data_master_address_to_slave[3].DATAIN
cpu_0_data_master_address[4] => cpu_0_data_master_address_to_slave[4].DATAIN
cpu_0_data_master_address[5] => cpu_0_data_master_address_to_slave[5].DATAIN
cpu_0_data_master_address[6] => cpu_0_data_master_address_to_slave[6].DATAIN
cpu_0_data_master_address[7] => cpu_0_data_master_address_to_slave[7].DATAIN
cpu_0_data_master_address[8] => cpu_0_data_master_address_to_slave[8].DATAIN
cpu_0_data_master_address[9] => cpu_0_data_master_address_to_slave[9].DATAIN
cpu_0_data_master_address[10] => cpu_0_data_master_address_to_slave[10].DATAIN
cpu_0_data_master_address[11] => cpu_0_data_master_address_to_slave[11].DATAIN
cpu_0_data_master_address[12] => cpu_0_data_master_address_to_slave[12].DATAIN
cpu_0_data_master_address[13] => cpu_0_data_master_address_to_slave[13].DATAIN
cpu_0_data_master_address[14] => cpu_0_data_master_address_to_slave[14].DATAIN
cpu_0_data_master_address[15] => cpu_0_data_master_address_to_slave[15].DATAIN
cpu_0_data_master_address[16] => cpu_0_data_master_address_to_slave[16].DATAIN
cpu_0_data_master_address[17] => cpu_0_data_master_address_to_slave[17].DATAIN
cpu_0_data_master_address[18] => cpu_0_data_master_address_to_slave[18].DATAIN
cpu_0_data_master_address[19] => cpu_0_data_master_address_to_slave[19].DATAIN
cpu_0_data_master_address[20] => cpu_0_data_master_address_to_slave[20].DATAIN
cpu_0_data_master_address[21] => cpu_0_data_master_address_to_slave[21].DATAIN
cpu_0_data_master_address[22] => cpu_0_data_master_address_to_slave[22].DATAIN
cpu_0_data_master_address[23] => cpu_0_data_master_address_to_slave[23].DATAIN
cpu_0_data_master_byteenable_cfi_flash_0_s1 => pre_dbs_count_enable.IN1
cpu_0_data_master_byteenable_cfi_flash_0_s1 => last_dbs_term_and_run.IN1
cpu_0_data_master_byteenable_cfi_flash_0_s1 => r_5.IN0
cpu_0_data_master_byteenable_sram_0_avalon_slave_0[0] => WideNor0.IN0
cpu_0_data_master_byteenable_sram_0_avalon_slave_0[1] => WideNor0.IN1
cpu_0_data_master_byteenable_system_0_clock_1_in[0] => WideNor1.IN0
cpu_0_data_master_byteenable_system_0_clock_1_in[1] => WideNor1.IN1
cpu_0_data_master_granted_Audio_0_avalon_slave_0 => ~NO_FANOUT~
cpu_0_data_master_granted_DM9000A_avalon_slave_0 => ~NO_FANOUT~
cpu_0_data_master_granted_FIFO_IN_FULL_PIO_s1 => ~NO_FANOUT~
cpu_0_data_master_granted_FIFO_IN_WRITE_REQ_PIO_s1 => ~NO_FANOUT~
cpu_0_data_master_granted_FIFO_OUT_READ_REQ_PIO_s1 => ~NO_FANOUT~
cpu_0_data_master_granted_IDATA_PIO_s1 => ~NO_FANOUT~
cpu_0_data_master_granted_ISP1362_avalon_slave_0 => ~NO_FANOUT~
cpu_0_data_master_granted_ODATA_PIO_s1 => ~NO_FANOUT~
cpu_0_data_master_granted_RESULT_READY_PIO_s1 => ~NO_FANOUT~
cpu_0_data_master_granted_RLE_FLUSH_PIO_s1 => ~NO_FANOUT~
cpu_0_data_master_granted_SD_CLK_s1 => ~NO_FANOUT~
cpu_0_data_master_granted_SD_CMD_s1 => ~NO_FANOUT~
cpu_0_data_master_granted_SD_DAT_s1 => ~NO_FANOUT~
cpu_0_data_master_granted_SEG7_Display_avalon_slave_0 => ~NO_FANOUT~
cpu_0_data_master_granted_VGA_0_avalon_slave_0 => ~NO_FANOUT~
cpu_0_data_master_granted_button_pio_s1 => ~NO_FANOUT~
cpu_0_data_master_granted_cfi_flash_0_s1 => r_5.IN0
cpu_0_data_master_granted_cfi_flash_0_s1 => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_cpu_0_jtag_debug_module => r_3.IN0
cpu_0_data_master_granted_epcs_controller_epcs_control_port => r_3.IN0
cpu_0_data_master_granted_jtag_uart_0_avalon_jtag_slave => ~NO_FANOUT~
cpu_0_data_master_granted_lcd_16207_0_control_slave => ~NO_FANOUT~
cpu_0_data_master_granted_led_green_s1 => ~NO_FANOUT~
cpu_0_data_master_granted_led_red_s1 => ~NO_FANOUT~
cpu_0_data_master_granted_sram_0_avalon_slave_0 => r_4.IN0
cpu_0_data_master_granted_sram_0_avalon_slave_0 => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_sram_0_avalon_slave_0 => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_switch_pio_s1 => ~NO_FANOUT~
cpu_0_data_master_granted_system_0_clock_1_in => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_system_0_clock_1_in => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_timer_0_s1 => ~NO_FANOUT~
cpu_0_data_master_granted_timer_1_s1 => ~NO_FANOUT~
cpu_0_data_master_granted_uart_0_s1 => ~NO_FANOUT~
cpu_0_data_master_qualified_request_Audio_0_avalon_slave_0 => r_0.IN0
cpu_0_data_master_qualified_request_Audio_0_avalon_slave_0 => r_0.IN1
cpu_0_data_master_qualified_request_DM9000A_avalon_slave_0 => r_0.IN1
cpu_0_data_master_qualified_request_FIFO_IN_FULL_PIO_s1 => r_0.IN0
cpu_0_data_master_qualified_request_FIFO_IN_FULL_PIO_s1 => r_0.IN0
cpu_0_data_master_qualified_request_FIFO_IN_WRITE_REQ_PIO_s1 => r_0.IN0
cpu_0_data_master_qualified_request_FIFO_IN_WRITE_REQ_PIO_s1 => r_0.IN0
cpu_0_data_master_qualified_request_FIFO_IN_WRITE_REQ_PIO_s1 => r_0.IN0
cpu_0_data_master_qualified_request_FIFO_OUT_READ_REQ_PIO_s1 => r_0.IN0
cpu_0_data_master_qualified_request_FIFO_OUT_READ_REQ_PIO_s1 => r_0.IN0
cpu_0_data_master_qualified_request_FIFO_OUT_READ_REQ_PIO_s1 => r_0.IN0
cpu_0_data_master_qualified_request_IDATA_PIO_s1 => r_1.IN0
cpu_0_data_master_qualified_request_IDATA_PIO_s1 => r_0.IN0
cpu_0_data_master_qualified_request_ISP1362_avalon_slave_0 => r_1.IN0
cpu_0_data_master_qualified_request_ISP1362_avalon_slave_0 => r_1.IN0
cpu_0_data_master_qualified_request_ODATA_PIO_s1 => r_1.IN0
cpu_0_data_master_qualified_request_ODATA_PIO_s1 => r_1.IN0
cpu_0_data_master_qualified_request_ODATA_PIO_s1 => r_1.IN0
cpu_0_data_master_qualified_request_RESULT_READY_PIO_s1 => r_1.IN0
cpu_0_data_master_qualified_request_RESULT_READY_PIO_s1 => r_1.IN0
cpu_0_data_master_qualified_request_RLE_FLUSH_PIO_s1 => r_1.IN0
cpu_0_data_master_qualified_request_RLE_FLUSH_PIO_s1 => r_1.IN0
cpu_0_data_master_qualified_request_RLE_FLUSH_PIO_s1 => r_1.IN0
cpu_0_data_master_qualified_request_SD_CLK_s1 => r_1.IN0
cpu_0_data_master_qualified_request_SD_CLK_s1 => r_1.IN0
cpu_0_data_master_qualified_request_SD_CLK_s1 => r_1.IN0
cpu_0_data_master_qualified_request_SD_CMD_s1 => r_2.IN0
cpu_0_data_master_qualified_request_SD_CMD_s1 => r_2.IN0
cpu_0_data_master_qualified_request_SD_CMD_s1 => r_2.IN0
cpu_0_data_master_qualified_request_SD_DAT_s1 => r_2.IN0
cpu_0_data_master_qualified_request_SD_DAT_s1 => r_2.IN0
cpu_0_data_master_qualified_request_SD_DAT_s1 => r_2.IN0
cpu_0_data_master_qualified_request_SEG7_Display_avalon_slave_0 => r_2.IN1
cpu_0_data_master_qualified_request_VGA_0_avalon_slave_0 => r_2.IN0
cpu_0_data_master_qualified_request_VGA_0_avalon_slave_0 => r_2.IN0
cpu_0_data_master_qualified_request_button_pio_s1 => r_2.IN0
cpu_0_data_master_qualified_request_button_pio_s1 => r_2.IN0
cpu_0_data_master_qualified_request_button_pio_s1 => r_2.IN0
cpu_0_data_master_qualified_request_cfi_flash_0_s1 => r_5.IN1
cpu_0_data_master_qualified_request_cfi_flash_0_s1 => r_5.IN0
cpu_0_data_master_qualified_request_cfi_flash_0_s1 => r_5.IN0
cpu_0_data_master_qualified_request_cfi_flash_0_s1 => r_5.IN1
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_2.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_3.IN1
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_3.IN1
cpu_0_data_master_qualified_request_epcs_controller_epcs_control_port => r_3.IN0
cpu_0_data_master_qualified_request_epcs_controller_epcs_control_port => r_3.IN1
cpu_0_data_master_qualified_request_epcs_controller_epcs_control_port => r_3.IN1
cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave => r_3.IN0
cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave => r_3.IN1
cpu_0_data_master_qualified_request_lcd_16207_0_control_slave => r_3.IN0
cpu_0_data_master_qualified_request_lcd_16207_0_control_slave => r_3.IN0
cpu_0_data_master_qualified_request_led_green_s1 => r_3.IN0
cpu_0_data_master_qualified_request_led_green_s1 => r_3.IN0
cpu_0_data_master_qualified_request_led_green_s1 => r_3.IN0
cpu_0_data_master_qualified_request_led_red_s1 => r_4.IN0
cpu_0_data_master_qualified_request_led_red_s1 => r_4.IN0
cpu_0_data_master_qualified_request_led_red_s1 => r_4.IN0
cpu_0_data_master_qualified_request_sram_0_avalon_slave_0 => r_4.IN1
cpu_0_data_master_qualified_request_sram_0_avalon_slave_0 => r_4.IN0
cpu_0_data_master_qualified_request_sram_0_avalon_slave_0 => r_4.IN0
cpu_0_data_master_qualified_request_sram_0_avalon_slave_0 => r_4.IN1
cpu_0_data_master_qualified_request_switch_pio_s1 => r_4.IN0
cpu_0_data_master_qualified_request_switch_pio_s1 => r_4.IN0
cpu_0_data_master_qualified_request_system_0_clock_1_in => r_4.IN1
cpu_0_data_master_qualified_request_system_0_clock_1_in => r_4.IN0
cpu_0_data_master_qualified_request_system_0_clock_1_in => r_4.IN0
cpu_0_data_master_qualified_request_timer_0_s1 => r_4.IN0
cpu_0_data_master_qualified_request_timer_0_s1 => r_4.IN0
cpu_0_data_master_qualified_request_timer_0_s1 => r_4.IN0
cpu_0_data_master_qualified_request_timer_1_s1 => r_5.IN0
cpu_0_data_master_qualified_request_timer_1_s1 => r_5.IN0
cpu_0_data_master_qualified_request_timer_1_s1 => r_5.IN0
cpu_0_data_master_qualified_request_uart_0_s1 => r_5.IN1
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_2.IN1
cpu_0_data_master_read => r_2.IN1
cpu_0_data_master_read => r_2.IN1
cpu_0_data_master_read => r_2.IN1
cpu_0_data_master_read => r_3.IN0
cpu_0_data_master_read => r_3.IN1
cpu_0_data_master_read => r_4.IN1
cpu_0_data_master_read => r_4.IN1
cpu_0_data_master_read => r_4.IN1
cpu_0_data_master_read => r_4.IN1
cpu_0_data_master_read => r_4.IN1
cpu_0_data_master_read => r_5.IN1
cpu_0_data_master_read => r_5.IN1
cpu_0_data_master_read => r_5.IN0
cpu_0_data_master_read => pre_dbs_count_enable.IN1
cpu_0_data_master_read => pre_dbs_count_enable.IN1
cpu_0_data_master_read => r_5.IN1
cpu_0_data_master_read => r_5.IN1
cpu_0_data_master_read => r_4.IN1
cpu_0_data_master_read => r_4.IN1
cpu_0_data_master_read => r_4.IN1
cpu_0_data_master_read => r_4.IN1
cpu_0_data_master_read => r_4.IN1
cpu_0_data_master_read => r_3.IN1
cpu_0_data_master_read => r_3.IN1
cpu_0_data_master_read => r_2.IN1
cpu_0_data_master_read => r_2.IN1
cpu_0_data_master_read => r_2.IN1
cpu_0_data_master_read => r_2.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read_data_valid_Audio_0_avalon_slave_0 => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_DM9000A_avalon_slave_0 => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_FIFO_IN_FULL_PIO_s1 => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_FIFO_IN_WRITE_REQ_PIO_s1 => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_FIFO_OUT_READ_REQ_PIO_s1 => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_IDATA_PIO_s1 => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_ISP1362_avalon_slave_0 => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_ODATA_PIO_s1 => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_RESULT_READY_PIO_s1 => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_RLE_FLUSH_PIO_s1 => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_SD_CLK_s1 => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_SD_CMD_s1 => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_SD_DAT_s1 => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_SEG7_Display_avalon_slave_0 => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_VGA_0_avalon_slave_0 => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_button_pio_s1 => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_cfi_flash_0_s1 => pre_dbs_count_enable.IN1
cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_epcs_controller_epcs_control_port => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_jtag_uart_0_avalon_jtag_slave => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_lcd_16207_0_control_slave => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_led_green_s1 => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_led_red_s1 => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_sram_0_avalon_slave_0 => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_switch_pio_s1 => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_system_0_clock_1_in => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_timer_0_s1 => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_timer_1_s1 => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_uart_0_s1 => ~NO_FANOUT~
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => r_0.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Audio_0_avalon_slave_0 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_DM9000A_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_DM9000A_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_DM9000A_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_DM9000A_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_DM9000A_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_DM9000A_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_DM9000A_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_DM9000A_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_DM9000A_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_DM9000A_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_DM9000A_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_DM9000A_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_DM9000A_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_DM9000A_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_DM9000A_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_DM9000A_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_DM9000A_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_DM9000A_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_DM9000A_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_DM9000A_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_DM9000A_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_DM9000A_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_DM9000A_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_DM9000A_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_DM9000A_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_DM9000A_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_DM9000A_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_DM9000A_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_DM9000A_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_DM9000A_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_DM9000A_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_DM9000A_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_FULL_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_IN_WRITE_REQ_PIO_s1 => r_0.IN1
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_FIFO_OUT_READ_REQ_PIO_s1 => r_0.IN1
cpu_0_data_master_requests_IDATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_IDATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_IDATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_IDATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_IDATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_IDATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_IDATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_IDATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_IDATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_IDATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_IDATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_IDATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_IDATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_IDATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_IDATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_IDATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_IDATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_IDATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_IDATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_IDATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_IDATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_IDATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_IDATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_IDATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_IDATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_IDATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_IDATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_IDATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_IDATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_IDATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_IDATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_IDATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ISP1362_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ISP1362_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ISP1362_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ISP1362_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ISP1362_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ISP1362_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ISP1362_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ISP1362_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ISP1362_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ISP1362_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ISP1362_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ISP1362_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ISP1362_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ISP1362_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ISP1362_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ISP1362_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ISP1362_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ISP1362_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ISP1362_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ISP1362_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ISP1362_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ISP1362_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ISP1362_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ISP1362_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ISP1362_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ISP1362_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ISP1362_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ISP1362_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ISP1362_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ISP1362_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ISP1362_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ISP1362_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ODATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ODATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ODATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ODATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ODATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ODATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ODATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ODATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ODATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ODATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ODATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ODATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ODATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ODATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ODATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ODATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ODATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ODATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ODATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ODATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ODATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ODATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ODATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ODATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ODATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ODATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ODATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ODATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ODATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ODATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ODATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ODATA_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_ODATA_PIO_s1 => r_1.IN1
cpu_0_data_master_requests_RESULT_READY_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RESULT_READY_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RESULT_READY_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RESULT_READY_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RESULT_READY_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RESULT_READY_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RESULT_READY_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RESULT_READY_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RESULT_READY_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RESULT_READY_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RESULT_READY_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RESULT_READY_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RESULT_READY_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RESULT_READY_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RESULT_READY_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RESULT_READY_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RESULT_READY_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RESULT_READY_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RESULT_READY_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RESULT_READY_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RESULT_READY_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RESULT_READY_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RESULT_READY_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RESULT_READY_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RESULT_READY_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RESULT_READY_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RESULT_READY_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RESULT_READY_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RESULT_READY_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RESULT_READY_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RESULT_READY_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RESULT_READY_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_RLE_FLUSH_PIO_s1 => r_1.IN1
cpu_0_data_master_requests_SD_CLK_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CLK_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CLK_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CLK_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CLK_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CLK_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CLK_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CLK_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CLK_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CLK_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CLK_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CLK_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CLK_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CLK_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CLK_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CLK_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CLK_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CLK_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CLK_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CLK_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CLK_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CLK_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CLK_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CLK_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CLK_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CLK_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CLK_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CLK_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CLK_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CLK_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CLK_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CLK_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CLK_s1 => r_1.IN1
cpu_0_data_master_requests_SD_CMD_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CMD_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CMD_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CMD_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CMD_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CMD_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CMD_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CMD_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CMD_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CMD_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CMD_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CMD_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CMD_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CMD_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CMD_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CMD_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CMD_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CMD_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CMD_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CMD_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CMD_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CMD_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CMD_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CMD_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CMD_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CMD_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CMD_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CMD_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CMD_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CMD_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CMD_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CMD_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_CMD_s1 => r_2.IN1
cpu_0_data_master_requests_SD_DAT_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_DAT_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_DAT_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_DAT_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_DAT_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_DAT_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_DAT_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_DAT_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_DAT_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_DAT_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_DAT_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_DAT_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_DAT_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_DAT_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_DAT_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_DAT_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_DAT_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_DAT_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_DAT_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_DAT_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_DAT_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_DAT_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_DAT_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_DAT_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_DAT_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_DAT_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_DAT_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_DAT_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_DAT_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_DAT_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_DAT_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_DAT_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_SD_DAT_s1 => r_2.IN1
cpu_0_data_master_requests_SEG7_Display_avalon_slave_0 => ~NO_FANOUT~
cpu_0_data_master_requests_VGA_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_VGA_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_VGA_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_VGA_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_VGA_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_VGA_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_VGA_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_VGA_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_VGA_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_VGA_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_VGA_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_VGA_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_VGA_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_VGA_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_VGA_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_VGA_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_VGA_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_VGA_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_VGA_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_VGA_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_VGA_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_VGA_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_VGA_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_VGA_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_VGA_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_VGA_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_VGA_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_VGA_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_VGA_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_VGA_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_VGA_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_VGA_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_button_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_button_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_button_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_button_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_button_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_button_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_button_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_button_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_button_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_button_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_button_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_button_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_button_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_button_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_button_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_button_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_button_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_button_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_button_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_button_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_button_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_button_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_button_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_button_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_button_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_button_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_button_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_button_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_button_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_button_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_button_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_button_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_button_pio_s1 => r_2.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => pre_dbs_count_enable.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_dbs_increment.DATAA
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cfi_flash_0_s1 => r_5.IN1
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => r_2.IN1
cpu_0_data_master_requests_epcs_controller_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_controller_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_controller_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_controller_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_controller_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_controller_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_controller_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_controller_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_controller_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_controller_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_controller_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_controller_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_controller_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_controller_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_controller_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_controller_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_controller_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_controller_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_controller_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_controller_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_controller_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_controller_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_controller_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_controller_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_controller_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_controller_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_controller_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_controller_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_controller_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_controller_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_controller_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_controller_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_controller_epcs_control_port => r_3.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => r_3.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_lcd_16207_0_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_lcd_16207_0_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_lcd_16207_0_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_lcd_16207_0_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_lcd_16207_0_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_lcd_16207_0_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_lcd_16207_0_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_lcd_16207_0_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_lcd_16207_0_control_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_lcd_16207_0_control_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_lcd_16207_0_control_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_lcd_16207_0_control_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_lcd_16207_0_control_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_lcd_16207_0_control_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_lcd_16207_0_control_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_lcd_16207_0_control_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_lcd_16207_0_control_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_lcd_16207_0_control_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_lcd_16207_0_control_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_lcd_16207_0_control_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_lcd_16207_0_control_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_lcd_16207_0_control_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_lcd_16207_0_control_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_lcd_16207_0_control_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_lcd_16207_0_control_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_lcd_16207_0_control_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_lcd_16207_0_control_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_lcd_16207_0_control_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_lcd_16207_0_control_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_lcd_16207_0_control_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_lcd_16207_0_control_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_lcd_16207_0_control_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_green_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_led_green_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_led_green_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_led_green_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_led_green_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_led_green_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_led_green_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_led_green_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_led_green_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_led_green_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_green_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_green_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_green_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_green_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_green_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_green_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_green_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_green_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_green_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_green_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_green_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_green_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_green_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_green_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_green_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_green_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_green_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_green_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_green_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_green_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_green_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_green_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_green_s1 => r_3.IN1
cpu_0_data_master_requests_led_red_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_led_red_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_led_red_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_led_red_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_led_red_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_led_red_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_led_red_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_led_red_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_led_red_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_led_red_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_led_red_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_led_red_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_led_red_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_led_red_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_led_red_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_led_red_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_led_red_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_led_red_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_led_red_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_red_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_red_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_red_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_red_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_red_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_red_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_red_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_red_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_red_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_red_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_red_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_red_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_red_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_led_red_s1 => r_4.IN1
cpu_0_data_master_requests_sram_0_avalon_slave_0 => last_dbs_term_and_run.OUTPUTSELECT
cpu_0_data_master_requests_sram_0_avalon_slave_0 => pre_dbs_count_enable.IN1
cpu_0_data_master_requests_sram_0_avalon_slave_0 => p1_dbs_16_reg_segment_0[15].OUTPUTSELECT
cpu_0_data_master_requests_sram_0_avalon_slave_0 => p1_dbs_16_reg_segment_0[14].OUTPUTSELECT
cpu_0_data_master_requests_sram_0_avalon_slave_0 => p1_dbs_16_reg_segment_0[13].OUTPUTSELECT
cpu_0_data_master_requests_sram_0_avalon_slave_0 => p1_dbs_16_reg_segment_0[12].OUTPUTSELECT
cpu_0_data_master_requests_sram_0_avalon_slave_0 => p1_dbs_16_reg_segment_0[11].OUTPUTSELECT
cpu_0_data_master_requests_sram_0_avalon_slave_0 => p1_dbs_16_reg_segment_0[10].OUTPUTSELECT
cpu_0_data_master_requests_sram_0_avalon_slave_0 => p1_dbs_16_reg_segment_0[9].OUTPUTSELECT
cpu_0_data_master_requests_sram_0_avalon_slave_0 => p1_dbs_16_reg_segment_0[8].OUTPUTSELECT
cpu_0_data_master_requests_sram_0_avalon_slave_0 => p1_dbs_16_reg_segment_0[7].OUTPUTSELECT
cpu_0_data_master_requests_sram_0_avalon_slave_0 => p1_dbs_16_reg_segment_0[6].OUTPUTSELECT
cpu_0_data_master_requests_sram_0_avalon_slave_0 => p1_dbs_16_reg_segment_0[5].OUTPUTSELECT
cpu_0_data_master_requests_sram_0_avalon_slave_0 => p1_dbs_16_reg_segment_0[4].OUTPUTSELECT
cpu_0_data_master_requests_sram_0_avalon_slave_0 => p1_dbs_16_reg_segment_0[3].OUTPUTSELECT
cpu_0_data_master_requests_sram_0_avalon_slave_0 => p1_dbs_16_reg_segment_0[2].OUTPUTSELECT
cpu_0_data_master_requests_sram_0_avalon_slave_0 => p1_dbs_16_reg_segment_0[1].OUTPUTSELECT
cpu_0_data_master_requests_sram_0_avalon_slave_0 => p1_dbs_16_reg_segment_0[0].OUTPUTSELECT
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_dbs_increment[1].OUTPUTSELECT
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_dbs_increment[0].OUTPUTSELECT
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sram_0_avalon_slave_0 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sram_0_avalon_slave_0 => r_4.IN1
cpu_0_data_master_requests_switch_pio_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_switch_pio_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_switch_pio_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_switch_pio_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_switch_pio_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_switch_pio_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_switch_pio_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_switch_pio_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_switch_pio_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_switch_pio_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_switch_pio_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_switch_pio_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_switch_pio_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_switch_pio_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_switch_pio_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_switch_pio_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_switch_pio_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_switch_pio_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_switch_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_switch_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_switch_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_switch_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_switch_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_switch_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_switch_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_switch_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_switch_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_switch_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_switch_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_switch_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_switch_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_switch_pio_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => last_dbs_term_and_run.OUTPUTSELECT
cpu_0_data_master_requests_system_0_clock_1_in => pre_dbs_count_enable.IN1
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_dbs_increment.OUTPUTSELECT
cpu_0_data_master_requests_system_0_clock_1_in => dbs_count_enable.IN1
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_dbs_increment[1].DATAA
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => r_4.IN1
cpu_0_data_master_requests_system_0_clock_1_in => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_system_0_clock_1_in => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_system_0_clock_1_in => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_system_0_clock_1_in => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_system_0_clock_1_in => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_system_0_clock_1_in => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_system_0_clock_1_in => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_system_0_clock_1_in => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_system_0_clock_1_in => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_system_0_clock_1_in => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_system_0_clock_1_in => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_system_0_clock_1_in => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_system_0_clock_1_in => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_system_0_clock_1_in => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_system_0_clock_1_in => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_system_0_clock_1_in => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_system_0_clock_1_in => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_timer_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_timer_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_timer_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_timer_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_timer_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_timer_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_timer_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_timer_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_timer_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_timer_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_timer_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_timer_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_timer_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_timer_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_timer_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_timer_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_timer_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_timer_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_timer_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_timer_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_timer_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_timer_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_timer_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_timer_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_timer_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_timer_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_timer_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_timer_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_timer_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_timer_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_timer_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_timer_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_timer_0_s1 => r_4.IN1
cpu_0_data_master_requests_timer_1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_timer_1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_timer_1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_timer_1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_timer_1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_timer_1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_timer_1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_timer_1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_timer_1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_timer_1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_timer_1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_timer_1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_timer_1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_timer_1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_timer_1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_timer_1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_timer_1_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_timer_1_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_timer_1_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_timer_1_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_timer_1_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_timer_1_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_timer_1_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_timer_1_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_timer_1_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_timer_1_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_timer_1_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_timer_1_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_timer_1_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_timer_1_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_timer_1_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_timer_1_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_timer_1_s1 => r_5.IN1
cpu_0_data_master_requests_uart_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_uart_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_uart_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_uart_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_uart_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_uart_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_uart_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_uart_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_uart_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_uart_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_uart_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_uart_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_uart_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_uart_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_uart_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_uart_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_uart_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_uart_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_uart_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_uart_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_uart_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_uart_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_uart_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_uart_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_uart_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_uart_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_uart_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_uart_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_uart_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_uart_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_uart_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_uart_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_2.IN0
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_3.IN0
cpu_0_data_master_write => r_3.IN1
cpu_0_data_master_write => r_4.IN1
cpu_0_data_master_write => r_4.IN1
cpu_0_data_master_write => r_4.IN1
cpu_0_data_master_write => r_4.IN1
cpu_0_data_master_write => r_4.IN1
cpu_0_data_master_write => r_4.IN1
cpu_0_data_master_write => r_4.IN1
cpu_0_data_master_write => r_5.IN1
cpu_0_data_master_write => r_5.IN1
cpu_0_data_master_write => r_5.IN1
cpu_0_data_master_write => r_5.IN1
cpu_0_data_master_write => last_dbs_term_and_run.IN1
cpu_0_data_master_write => last_dbs_term_and_run.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => r_5.IN1
cpu_0_data_master_write => r_5.IN1
cpu_0_data_master_write => r_4.IN1
cpu_0_data_master_write => r_4.IN1
cpu_0_data_master_write => r_4.IN1
cpu_0_data_master_write => r_4.IN1
cpu_0_data_master_write => r_4.IN1
cpu_0_data_master_write => r_3.IN1
cpu_0_data_master_write => r_3.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_writedata[0] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[0] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[0] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[1] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[1] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[1] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[2] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[2] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[2] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[3] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[3] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[3] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[4] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[4] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[4] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[5] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[5] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[5] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[6] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[6] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[6] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[7] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[7] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[7] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[8] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[8] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[8] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[9] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[9] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[9] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[10] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[10] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[10] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[11] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[11] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[11] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[12] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[12] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[12] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[13] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[13] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[13] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[14] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[14] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[14] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[15] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[15] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[15] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[16] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[16] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[16] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[17] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[17] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[17] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[18] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[18] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[18] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[19] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[19] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[19] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[20] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[20] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[20] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[21] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[21] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[21] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[22] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[22] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[22] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[23] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[23] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[23] => cpu_0_data_master_dbs_write_8.DATAB
cpu_0_data_master_writedata[24] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[24] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[24] => cpu_0_data_master_dbs_write_8.DATAA
cpu_0_data_master_writedata[25] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[25] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[25] => cpu_0_data_master_dbs_write_8.DATAA
cpu_0_data_master_writedata[26] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[26] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[26] => cpu_0_data_master_dbs_write_8.DATAA
cpu_0_data_master_writedata[27] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[27] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[27] => cpu_0_data_master_dbs_write_8.DATAA
cpu_0_data_master_writedata[28] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[28] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[28] => cpu_0_data_master_dbs_write_8.DATAA
cpu_0_data_master_writedata[29] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[29] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[29] => cpu_0_data_master_dbs_write_8.DATAA
cpu_0_data_master_writedata[30] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[30] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[30] => cpu_0_data_master_dbs_write_8.DATAA
cpu_0_data_master_writedata[31] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[31] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[31] => cpu_0_data_master_dbs_write_8.DATAA
cpu_0_jtag_debug_module_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
d1_Audio_0_avalon_slave_0_end_xfer => ~NO_FANOUT~
d1_DM9000A_avalon_slave_0_end_xfer => ~NO_FANOUT~
d1_FIFO_IN_FULL_PIO_s1_end_xfer => ~NO_FANOUT~
d1_FIFO_IN_WRITE_REQ_PIO_s1_end_xfer => ~NO_FANOUT~
d1_FIFO_OUT_READ_REQ_PIO_s1_end_xfer => ~NO_FANOUT~
d1_IDATA_PIO_s1_end_xfer => ~NO_FANOUT~
d1_ISP1362_avalon_slave_0_end_xfer => ~NO_FANOUT~
d1_ODATA_PIO_s1_end_xfer => ~NO_FANOUT~
d1_RESULT_READY_PIO_s1_end_xfer => ~NO_FANOUT~
d1_RLE_FLUSH_PIO_s1_end_xfer => ~NO_FANOUT~
d1_SD_CLK_s1_end_xfer => ~NO_FANOUT~
d1_SD_CMD_s1_end_xfer => ~NO_FANOUT~
d1_SD_DAT_s1_end_xfer => ~NO_FANOUT~
d1_SEG7_Display_avalon_slave_0_end_xfer => ~NO_FANOUT~
d1_VGA_0_avalon_slave_0_end_xfer => r_2.IN1
d1_button_pio_s1_end_xfer => ~NO_FANOUT~
d1_cpu_0_jtag_debug_module_end_xfer => ~NO_FANOUT~
d1_epcs_controller_epcs_control_port_end_xfer => ~NO_FANOUT~
d1_jtag_uart_0_avalon_jtag_slave_end_xfer => ~NO_FANOUT~
d1_lcd_16207_0_control_slave_end_xfer => ~NO_FANOUT~
d1_led_green_s1_end_xfer => ~NO_FANOUT~
d1_led_red_s1_end_xfer => ~NO_FANOUT~
d1_sram_0_avalon_slave_0_end_xfer => pre_dbs_count_enable.IN0
d1_switch_pio_s1_end_xfer => ~NO_FANOUT~
d1_system_0_clock_1_in_end_xfer => ~NO_FANOUT~
d1_timer_0_s1_end_xfer => ~NO_FANOUT~
d1_timer_1_s1_end_xfer => ~NO_FANOUT~
d1_tri_state_bridge_0_avalon_slave_end_xfer => pre_dbs_count_enable.IN1
d1_uart_0_s1_end_xfer => ~NO_FANOUT~
epcs_controller_epcs_control_port_irq_from_sa => cpu_0_data_master_irq[0].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[0] => cpu_0_data_master_readdata.IN1
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[0] => dbs_8_reg_segment_0[0].DATAIN
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[0] => dbs_8_reg_segment_2[0].DATAIN
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[0] => dbs_8_reg_segment_1[0].DATAIN
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[1] => cpu_0_data_master_readdata.IN1
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[1] => dbs_8_reg_segment_0[1].DATAIN
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[1] => dbs_8_reg_segment_1[1].DATAIN
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[1] => dbs_8_reg_segment_2[1].DATAIN
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[2] => cpu_0_data_master_readdata.IN1
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[2] => dbs_8_reg_segment_0[2].DATAIN
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[2] => dbs_8_reg_segment_1[2].DATAIN
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[2] => dbs_8_reg_segment_2[2].DATAIN
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[3] => cpu_0_data_master_readdata.IN1
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[3] => dbs_8_reg_segment_0[3].DATAIN
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[3] => dbs_8_reg_segment_1[3].DATAIN
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[3] => dbs_8_reg_segment_2[3].DATAIN
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[4] => cpu_0_data_master_readdata.IN1
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[4] => dbs_8_reg_segment_0[4].DATAIN
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[4] => dbs_8_reg_segment_1[4].DATAIN
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[4] => dbs_8_reg_segment_2[4].DATAIN
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[5] => cpu_0_data_master_readdata.IN1
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[5] => dbs_8_reg_segment_0[5].DATAIN
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[5] => dbs_8_reg_segment_1[5].DATAIN
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[5] => dbs_8_reg_segment_2[5].DATAIN
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[6] => cpu_0_data_master_readdata.IN1
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[6] => dbs_8_reg_segment_0[6].DATAIN
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[6] => dbs_8_reg_segment_1[6].DATAIN
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[6] => dbs_8_reg_segment_2[6].DATAIN
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[7] => cpu_0_data_master_readdata.IN1
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[7] => dbs_8_reg_segment_0[7].DATAIN
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[7] => dbs_8_reg_segment_1[7].DATAIN
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[7] => dbs_8_reg_segment_2[7].DATAIN
jtag_uart_0_avalon_jtag_slave_irq_from_sa => cpu_0_data_master_irq[1].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[0] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[1] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[2] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[3] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[4] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[5] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[6] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[7] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[8] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[9] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[10] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[11] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[12] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[13] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[14] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[15] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[16] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[17] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[18] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[19] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[20] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[21] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[22] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[23] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[24] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[25] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[26] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[27] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[28] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[29] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[30] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[31] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_waitrequest_from_sa => r_3.IN1
lcd_16207_0_control_slave_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
lcd_16207_0_control_slave_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
lcd_16207_0_control_slave_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
lcd_16207_0_control_slave_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
lcd_16207_0_control_slave_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
lcd_16207_0_control_slave_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
lcd_16207_0_control_slave_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
lcd_16207_0_control_slave_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
lcd_16207_0_control_slave_wait_counter_eq_0 => ~NO_FANOUT~
lcd_16207_0_control_slave_wait_counter_eq_1 => r_3.IN1
lcd_16207_0_control_slave_wait_counter_eq_1 => r_3.IN1
led_green_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
led_green_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
led_green_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
led_green_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
led_green_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
led_green_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
led_green_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
led_green_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
led_green_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
led_red_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
led_red_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
led_red_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
led_red_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
led_red_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
led_red_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
led_red_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
led_red_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
led_red_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
led_red_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
led_red_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
led_red_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
led_red_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
led_red_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
led_red_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
led_red_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
led_red_s1_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
led_red_s1_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
registered_cpu_0_data_master_read_data_valid_cfi_flash_0_s1 => r_5.IN1
registered_cpu_0_data_master_read_data_valid_cfi_flash_0_s1 => r_5.IN1
reset_n => registered_cpu_0_data_master_readdata[0].ACLR
reset_n => registered_cpu_0_data_master_readdata[1].ACLR
reset_n => registered_cpu_0_data_master_readdata[2].ACLR
reset_n => registered_cpu_0_data_master_readdata[3].ACLR
reset_n => registered_cpu_0_data_master_readdata[4].ACLR
reset_n => registered_cpu_0_data_master_readdata[5].ACLR
reset_n => registered_cpu_0_data_master_readdata[6].ACLR
reset_n => registered_cpu_0_data_master_readdata[7].ACLR
reset_n => registered_cpu_0_data_master_readdata[8].ACLR
reset_n => registered_cpu_0_data_master_readdata[9].ACLR
reset_n => registered_cpu_0_data_master_readdata[10].ACLR
reset_n => registered_cpu_0_data_master_readdata[11].ACLR
reset_n => registered_cpu_0_data_master_readdata[12].ACLR
reset_n => registered_cpu_0_data_master_readdata[13].ACLR
reset_n => registered_cpu_0_data_master_readdata[14].ACLR
reset_n => registered_cpu_0_data_master_readdata[15].ACLR
reset_n => registered_cpu_0_data_master_readdata[16].ACLR
reset_n => registered_cpu_0_data_master_readdata[17].ACLR
reset_n => registered_cpu_0_data_master_readdata[18].ACLR
reset_n => registered_cpu_0_data_master_readdata[19].ACLR
reset_n => registered_cpu_0_data_master_readdata[20].ACLR
reset_n => registered_cpu_0_data_master_readdata[21].ACLR
reset_n => registered_cpu_0_data_master_readdata[22].ACLR
reset_n => registered_cpu_0_data_master_readdata[23].ACLR
reset_n => registered_cpu_0_data_master_readdata[24].ACLR
reset_n => registered_cpu_0_data_master_readdata[25].ACLR
reset_n => registered_cpu_0_data_master_readdata[26].ACLR
reset_n => registered_cpu_0_data_master_readdata[27].ACLR
reset_n => registered_cpu_0_data_master_readdata[28].ACLR
reset_n => registered_cpu_0_data_master_readdata[29].ACLR
reset_n => registered_cpu_0_data_master_readdata[30].ACLR
reset_n => registered_cpu_0_data_master_readdata[31].ACLR
reset_n => cpu_0_data_master_dbs_address[0]~reg0.ACLR
reset_n => cpu_0_data_master_dbs_address[1]~reg0.ACLR
reset_n => cpu_0_data_master_no_byte_enables_and_last_term~reg0.ACLR
reset_n => cpu_0_data_master_waitrequest~reg0.PRESET
reset_n => dbs_16_reg_segment_0[0].ACLR
reset_n => dbs_16_reg_segment_0[1].ACLR
reset_n => dbs_16_reg_segment_0[2].ACLR
reset_n => dbs_16_reg_segment_0[3].ACLR
reset_n => dbs_16_reg_segment_0[4].ACLR
reset_n => dbs_16_reg_segment_0[5].ACLR
reset_n => dbs_16_reg_segment_0[6].ACLR
reset_n => dbs_16_reg_segment_0[7].ACLR
reset_n => dbs_16_reg_segment_0[8].ACLR
reset_n => dbs_16_reg_segment_0[9].ACLR
reset_n => dbs_16_reg_segment_0[10].ACLR
reset_n => dbs_16_reg_segment_0[11].ACLR
reset_n => dbs_16_reg_segment_0[12].ACLR
reset_n => dbs_16_reg_segment_0[13].ACLR
reset_n => dbs_16_reg_segment_0[14].ACLR
reset_n => dbs_16_reg_segment_0[15].ACLR
reset_n => dbs_8_reg_segment_0[0].ACLR
reset_n => dbs_8_reg_segment_0[1].ACLR
reset_n => dbs_8_reg_segment_0[2].ACLR
reset_n => dbs_8_reg_segment_0[3].ACLR
reset_n => dbs_8_reg_segment_0[4].ACLR
reset_n => dbs_8_reg_segment_0[5].ACLR
reset_n => dbs_8_reg_segment_0[6].ACLR
reset_n => dbs_8_reg_segment_0[7].ACLR
reset_n => dbs_8_reg_segment_1[0].ACLR
reset_n => dbs_8_reg_segment_1[1].ACLR
reset_n => dbs_8_reg_segment_1[2].ACLR
reset_n => dbs_8_reg_segment_1[3].ACLR
reset_n => dbs_8_reg_segment_1[4].ACLR
reset_n => dbs_8_reg_segment_1[5].ACLR
reset_n => dbs_8_reg_segment_1[6].ACLR
reset_n => dbs_8_reg_segment_1[7].ACLR
reset_n => dbs_8_reg_segment_2[0].ACLR
reset_n => dbs_8_reg_segment_2[1].ACLR
reset_n => dbs_8_reg_segment_2[2].ACLR
reset_n => dbs_8_reg_segment_2[3].ACLR
reset_n => dbs_8_reg_segment_2[4].ACLR
reset_n => dbs_8_reg_segment_2[5].ACLR
reset_n => dbs_8_reg_segment_2[6].ACLR
reset_n => dbs_8_reg_segment_2[7].ACLR
sram_0_avalon_slave_0_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
sram_0_avalon_slave_0_readdata_from_sa[0] => p1_dbs_16_reg_segment_0[0].DATAB
sram_0_avalon_slave_0_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
sram_0_avalon_slave_0_readdata_from_sa[1] => p1_dbs_16_reg_segment_0[1].DATAB
sram_0_avalon_slave_0_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
sram_0_avalon_slave_0_readdata_from_sa[2] => p1_dbs_16_reg_segment_0[2].DATAB
sram_0_avalon_slave_0_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
sram_0_avalon_slave_0_readdata_from_sa[3] => p1_dbs_16_reg_segment_0[3].DATAB
sram_0_avalon_slave_0_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
sram_0_avalon_slave_0_readdata_from_sa[4] => p1_dbs_16_reg_segment_0[4].DATAB
sram_0_avalon_slave_0_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
sram_0_avalon_slave_0_readdata_from_sa[5] => p1_dbs_16_reg_segment_0[5].DATAB
sram_0_avalon_slave_0_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
sram_0_avalon_slave_0_readdata_from_sa[6] => p1_dbs_16_reg_segment_0[6].DATAB
sram_0_avalon_slave_0_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
sram_0_avalon_slave_0_readdata_from_sa[7] => p1_dbs_16_reg_segment_0[7].DATAB
sram_0_avalon_slave_0_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
sram_0_avalon_slave_0_readdata_from_sa[8] => p1_dbs_16_reg_segment_0[8].DATAB
sram_0_avalon_slave_0_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
sram_0_avalon_slave_0_readdata_from_sa[9] => p1_dbs_16_reg_segment_0[9].DATAB
sram_0_avalon_slave_0_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
sram_0_avalon_slave_0_readdata_from_sa[10] => p1_dbs_16_reg_segment_0[10].DATAB
sram_0_avalon_slave_0_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
sram_0_avalon_slave_0_readdata_from_sa[11] => p1_dbs_16_reg_segment_0[11].DATAB
sram_0_avalon_slave_0_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
sram_0_avalon_slave_0_readdata_from_sa[12] => p1_dbs_16_reg_segment_0[12].DATAB
sram_0_avalon_slave_0_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
sram_0_avalon_slave_0_readdata_from_sa[13] => p1_dbs_16_reg_segment_0[13].DATAB
sram_0_avalon_slave_0_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
sram_0_avalon_slave_0_readdata_from_sa[14] => p1_dbs_16_reg_segment_0[14].DATAB
sram_0_avalon_slave_0_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
sram_0_avalon_slave_0_readdata_from_sa[15] => p1_dbs_16_reg_segment_0[15].DATAB
sram_0_avalon_slave_0_wait_counter_eq_0 => pre_dbs_count_enable.IN1
sram_0_avalon_slave_0_wait_counter_eq_1 => r_4.IN1
switch_pio_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
switch_pio_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
switch_pio_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
switch_pio_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
switch_pio_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
switch_pio_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
switch_pio_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
switch_pio_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
switch_pio_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
switch_pio_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
switch_pio_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
switch_pio_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
switch_pio_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
switch_pio_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
switch_pio_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
switch_pio_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
switch_pio_s1_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
switch_pio_s1_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
system_0_clock_1_in_readdata_from_sa[0] => p1_registered_cpu_0_data_master_readdata.IN1
system_0_clock_1_in_readdata_from_sa[0] => p1_dbs_16_reg_segment_0[0].DATAA
system_0_clock_1_in_readdata_from_sa[1] => p1_registered_cpu_0_data_master_readdata.IN1
system_0_clock_1_in_readdata_from_sa[1] => p1_dbs_16_reg_segment_0[1].DATAA
system_0_clock_1_in_readdata_from_sa[2] => p1_registered_cpu_0_data_master_readdata.IN1
system_0_clock_1_in_readdata_from_sa[2] => p1_dbs_16_reg_segment_0[2].DATAA
system_0_clock_1_in_readdata_from_sa[3] => p1_registered_cpu_0_data_master_readdata.IN1
system_0_clock_1_in_readdata_from_sa[3] => p1_dbs_16_reg_segment_0[3].DATAA
system_0_clock_1_in_readdata_from_sa[4] => p1_registered_cpu_0_data_master_readdata.IN1
system_0_clock_1_in_readdata_from_sa[4] => p1_dbs_16_reg_segment_0[4].DATAA
system_0_clock_1_in_readdata_from_sa[5] => p1_registered_cpu_0_data_master_readdata.IN1
system_0_clock_1_in_readdata_from_sa[5] => p1_dbs_16_reg_segment_0[5].DATAA
system_0_clock_1_in_readdata_from_sa[6] => p1_registered_cpu_0_data_master_readdata.IN1
system_0_clock_1_in_readdata_from_sa[6] => p1_dbs_16_reg_segment_0[6].DATAA
system_0_clock_1_in_readdata_from_sa[7] => p1_registered_cpu_0_data_master_readdata.IN1
system_0_clock_1_in_readdata_from_sa[7] => p1_dbs_16_reg_segment_0[7].DATAA
system_0_clock_1_in_readdata_from_sa[8] => p1_registered_cpu_0_data_master_readdata.IN1
system_0_clock_1_in_readdata_from_sa[8] => p1_dbs_16_reg_segment_0[8].DATAA
system_0_clock_1_in_readdata_from_sa[9] => p1_registered_cpu_0_data_master_readdata.IN1
system_0_clock_1_in_readdata_from_sa[9] => p1_dbs_16_reg_segment_0[9].DATAA
system_0_clock_1_in_readdata_from_sa[10] => p1_registered_cpu_0_data_master_readdata.IN1
system_0_clock_1_in_readdata_from_sa[10] => p1_dbs_16_reg_segment_0[10].DATAA
system_0_clock_1_in_readdata_from_sa[11] => p1_registered_cpu_0_data_master_readdata.IN1
system_0_clock_1_in_readdata_from_sa[11] => p1_dbs_16_reg_segment_0[11].DATAA
system_0_clock_1_in_readdata_from_sa[12] => p1_registered_cpu_0_data_master_readdata.IN1
system_0_clock_1_in_readdata_from_sa[12] => p1_dbs_16_reg_segment_0[12].DATAA
system_0_clock_1_in_readdata_from_sa[13] => p1_registered_cpu_0_data_master_readdata.IN1
system_0_clock_1_in_readdata_from_sa[13] => p1_dbs_16_reg_segment_0[13].DATAA
system_0_clock_1_in_readdata_from_sa[14] => p1_registered_cpu_0_data_master_readdata.IN1
system_0_clock_1_in_readdata_from_sa[14] => p1_dbs_16_reg_segment_0[14].DATAA
system_0_clock_1_in_readdata_from_sa[15] => p1_registered_cpu_0_data_master_readdata.IN1
system_0_clock_1_in_readdata_from_sa[15] => p1_dbs_16_reg_segment_0[15].DATAA
system_0_clock_1_in_waitrequest_from_sa => pre_dbs_count_enable.IN1
system_0_clock_1_in_waitrequest_from_sa => pre_dbs_count_enable.IN1
system_0_clock_1_in_waitrequest_from_sa => r_4.IN1
timer_0_s1_irq_from_sa => cpu_0_data_master_irq[3].DATAIN
timer_0_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
timer_1_s1_irq_from_sa => cpu_0_data_master_irq[4].DATAIN
timer_1_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
timer_1_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
timer_1_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
timer_1_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
timer_1_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
timer_1_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
timer_1_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
timer_1_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
timer_1_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
timer_1_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
timer_1_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
timer_1_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
timer_1_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
timer_1_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
timer_1_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
timer_1_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
uart_0_s1_irq_from_sa => cpu_0_data_master_irq[2].DATAIN
uart_0_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
uart_0_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
uart_0_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
uart_0_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
uart_0_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
uart_0_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
uart_0_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
uart_0_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
uart_0_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
uart_0_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
uart_0_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
uart_0_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
uart_0_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
uart_0_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
uart_0_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
uart_0_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
cpu_0_data_master_address_to_slave[0] <= cpu_0_data_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[1] <= cpu_0_data_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[2] <= cpu_0_data_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[3] <= cpu_0_data_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[4] <= cpu_0_data_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[5] <= cpu_0_data_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[6] <= cpu_0_data_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[7] <= cpu_0_data_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[8] <= cpu_0_data_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[9] <= cpu_0_data_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[10] <= cpu_0_data_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[11] <= cpu_0_data_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[12] <= cpu_0_data_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[13] <= cpu_0_data_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[14] <= cpu_0_data_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[15] <= cpu_0_data_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[16] <= cpu_0_data_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[17] <= cpu_0_data_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[18] <= cpu_0_data_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[19] <= cpu_0_data_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[20] <= cpu_0_data_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[21] <= cpu_0_data_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[22] <= cpu_0_data_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[23] <= cpu_0_data_master_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_address[0] <= cpu_0_data_master_dbs_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_address[1] <= cpu_0_data_master_dbs_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[0] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[1] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[2] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[3] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[4] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[5] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[6] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[7] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[8] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[9] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[10] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[11] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[12] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[13] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[14] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[15] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_8[0] <= cpu_0_data_master_dbs_write_8.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_8[1] <= cpu_0_data_master_dbs_write_8.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_8[2] <= cpu_0_data_master_dbs_write_8.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_8[3] <= cpu_0_data_master_dbs_write_8.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_8[4] <= cpu_0_data_master_dbs_write_8.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_8[5] <= cpu_0_data_master_dbs_write_8.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_8[6] <= cpu_0_data_master_dbs_write_8.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_8[7] <= cpu_0_data_master_dbs_write_8.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[0] <= epcs_controller_epcs_control_port_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[1] <= jtag_uart_0_avalon_jtag_slave_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[2] <= uart_0_s1_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[3] <= timer_0_s1_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[4] <= timer_1_s1_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[5] <= button_pio_s1_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[6] <= DM9000A_avalon_slave_0_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[7] <= ISP1362_avalon_slave_0_irq_n_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[8] <= ISP1362_avalon_slave_1_irq_n_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[9] <= <GND>
cpu_0_data_master_irq[10] <= <GND>
cpu_0_data_master_irq[11] <= <GND>
cpu_0_data_master_irq[12] <= <GND>
cpu_0_data_master_irq[13] <= <GND>
cpu_0_data_master_irq[14] <= <GND>
cpu_0_data_master_irq[15] <= <GND>
cpu_0_data_master_irq[16] <= <GND>
cpu_0_data_master_irq[17] <= <GND>
cpu_0_data_master_irq[18] <= <GND>
cpu_0_data_master_irq[19] <= <GND>
cpu_0_data_master_irq[20] <= <GND>
cpu_0_data_master_irq[21] <= <GND>
cpu_0_data_master_irq[22] <= <GND>
cpu_0_data_master_irq[23] <= <GND>
cpu_0_data_master_irq[24] <= <GND>
cpu_0_data_master_irq[25] <= <GND>
cpu_0_data_master_irq[26] <= <GND>
cpu_0_data_master_irq[27] <= <GND>
cpu_0_data_master_irq[28] <= <GND>
cpu_0_data_master_irq[29] <= <GND>
cpu_0_data_master_irq[30] <= <GND>
cpu_0_data_master_irq[31] <= <GND>
cpu_0_data_master_no_byte_enables_and_last_term <= cpu_0_data_master_no_byte_enables_and_last_term~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[0] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[1] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[2] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[3] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[4] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[5] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[6] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[7] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[8] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[9] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[10] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[11] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[12] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[13] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[14] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[15] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[16] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[17] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[18] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[19] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[20] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[21] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[22] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[23] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[24] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[25] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[26] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[27] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[28] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[29] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[30] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[31] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_waitrequest <= cpu_0_data_master_waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master
cfi_flash_0_s1_wait_counter_eq_0 => pre_dbs_count_enable.IN0
cfi_flash_0_s1_wait_counter_eq_1 => ~NO_FANOUT~
clk => cpu_0_instruction_master_dbs_rdv_counter[0].CLK
clk => cpu_0_instruction_master_dbs_rdv_counter[1].CLK
clk => dbs_latent_8_reg_segment_2[0].CLK
clk => dbs_latent_8_reg_segment_2[1].CLK
clk => dbs_latent_8_reg_segment_2[2].CLK
clk => dbs_latent_8_reg_segment_2[3].CLK
clk => dbs_latent_8_reg_segment_2[4].CLK
clk => dbs_latent_8_reg_segment_2[5].CLK
clk => dbs_latent_8_reg_segment_2[6].CLK
clk => dbs_latent_8_reg_segment_2[7].CLK
clk => dbs_latent_8_reg_segment_1[0].CLK
clk => dbs_latent_8_reg_segment_1[1].CLK
clk => dbs_latent_8_reg_segment_1[2].CLK
clk => dbs_latent_8_reg_segment_1[3].CLK
clk => dbs_latent_8_reg_segment_1[4].CLK
clk => dbs_latent_8_reg_segment_1[5].CLK
clk => dbs_latent_8_reg_segment_1[6].CLK
clk => dbs_latent_8_reg_segment_1[7].CLK
clk => dbs_latent_8_reg_segment_0[0].CLK
clk => dbs_latent_8_reg_segment_0[1].CLK
clk => dbs_latent_8_reg_segment_0[2].CLK
clk => dbs_latent_8_reg_segment_0[3].CLK
clk => dbs_latent_8_reg_segment_0[4].CLK
clk => dbs_latent_8_reg_segment_0[5].CLK
clk => dbs_latent_8_reg_segment_0[6].CLK
clk => dbs_latent_8_reg_segment_0[7].CLK
clk => cpu_0_instruction_master_dbs_address[0]~reg0.CLK
clk => cpu_0_instruction_master_dbs_address[1]~reg0.CLK
clk => dbs_16_reg_segment_0[0].CLK
clk => dbs_16_reg_segment_0[1].CLK
clk => dbs_16_reg_segment_0[2].CLK
clk => dbs_16_reg_segment_0[3].CLK
clk => dbs_16_reg_segment_0[4].CLK
clk => dbs_16_reg_segment_0[5].CLK
clk => dbs_16_reg_segment_0[6].CLK
clk => dbs_16_reg_segment_0[7].CLK
clk => dbs_16_reg_segment_0[8].CLK
clk => dbs_16_reg_segment_0[9].CLK
clk => dbs_16_reg_segment_0[10].CLK
clk => dbs_16_reg_segment_0[11].CLK
clk => dbs_16_reg_segment_0[12].CLK
clk => dbs_16_reg_segment_0[13].CLK
clk => dbs_16_reg_segment_0[14].CLK
clk => dbs_16_reg_segment_0[15].CLK
clk => cpu_0_instruction_master_latency_counter[0]~reg0.CLK
clk => cpu_0_instruction_master_latency_counter[1]~reg0.CLK
clk => cpu_0_instruction_master_read_but_no_slave_selected.CLK
cpu_0_instruction_master_address[0] => cpu_0_instruction_master_address_to_slave[0].DATAIN
cpu_0_instruction_master_address[1] => cpu_0_instruction_master_address_to_slave[1].DATAIN
cpu_0_instruction_master_address[2] => cpu_0_instruction_master_address_to_slave[2].DATAIN
cpu_0_instruction_master_address[3] => cpu_0_instruction_master_address_to_slave[3].DATAIN
cpu_0_instruction_master_address[4] => cpu_0_instruction_master_address_to_slave[4].DATAIN
cpu_0_instruction_master_address[5] => cpu_0_instruction_master_address_to_slave[5].DATAIN
cpu_0_instruction_master_address[6] => cpu_0_instruction_master_address_to_slave[6].DATAIN
cpu_0_instruction_master_address[7] => cpu_0_instruction_master_address_to_slave[7].DATAIN
cpu_0_instruction_master_address[8] => cpu_0_instruction_master_address_to_slave[8].DATAIN
cpu_0_instruction_master_address[9] => cpu_0_instruction_master_address_to_slave[9].DATAIN
cpu_0_instruction_master_address[10] => cpu_0_instruction_master_address_to_slave[10].DATAIN
cpu_0_instruction_master_address[11] => cpu_0_instruction_master_address_to_slave[11].DATAIN
cpu_0_instruction_master_address[12] => cpu_0_instruction_master_address_to_slave[12].DATAIN
cpu_0_instruction_master_address[13] => cpu_0_instruction_master_address_to_slave[13].DATAIN
cpu_0_instruction_master_address[14] => cpu_0_instruction_master_address_to_slave[14].DATAIN
cpu_0_instruction_master_address[15] => cpu_0_instruction_master_address_to_slave[15].DATAIN
cpu_0_instruction_master_address[16] => cpu_0_instruction_master_address_to_slave[16].DATAIN
cpu_0_instruction_master_address[17] => cpu_0_instruction_master_address_to_slave[17].DATAIN
cpu_0_instruction_master_address[18] => cpu_0_instruction_master_address_to_slave[18].DATAIN
cpu_0_instruction_master_address[19] => cpu_0_instruction_master_address_to_slave[19].DATAIN
cpu_0_instruction_master_address[20] => cpu_0_instruction_master_address_to_slave[20].DATAIN
cpu_0_instruction_master_address[21] => cpu_0_instruction_master_address_to_slave[21].DATAIN
cpu_0_instruction_master_address[22] => cpu_0_instruction_master_address_to_slave[22].DATAIN
cpu_0_instruction_master_address[23] => cpu_0_instruction_master_address_to_slave[23].DATAIN
cpu_0_instruction_master_granted_cfi_flash_0_s1 => r_5.IN0
cpu_0_instruction_master_granted_cfi_flash_0_s1 => cpu_0_instruction_master_is_granted_some_slave.IN1
cpu_0_instruction_master_granted_cfi_flash_0_s1 => pre_dbs_count_enable.IN0
cpu_0_instruction_master_granted_cpu_0_jtag_debug_module => r_3.IN0
cpu_0_instruction_master_granted_cpu_0_jtag_debug_module => cpu_0_instruction_master_is_granted_some_slave.IN0
cpu_0_instruction_master_granted_epcs_controller_epcs_control_port => r_3.IN0
cpu_0_instruction_master_granted_epcs_controller_epcs_control_port => cpu_0_instruction_master_is_granted_some_slave.IN1
cpu_0_instruction_master_granted_sram_0_avalon_slave_0 => r_4.IN0
cpu_0_instruction_master_granted_sram_0_avalon_slave_0 => cpu_0_instruction_master_is_granted_some_slave.IN1
cpu_0_instruction_master_granted_sram_0_avalon_slave_0 => pre_dbs_count_enable.IN0
cpu_0_instruction_master_granted_system_0_clock_0_in => cpu_0_instruction_master_is_granted_some_slave.IN1
cpu_0_instruction_master_granted_system_0_clock_0_in => pre_dbs_count_enable.IN0
cpu_0_instruction_master_qualified_request_cfi_flash_0_s1 => r_5.IN0
cpu_0_instruction_master_qualified_request_cfi_flash_0_s1 => r_5.IN0
cpu_0_instruction_master_qualified_request_cfi_flash_0_s1 => r_5.IN1
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => r_3.IN0
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => r_3.IN0
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => r_3.IN1
cpu_0_instruction_master_qualified_request_epcs_controller_epcs_control_port => r_3.IN0
cpu_0_instruction_master_qualified_request_epcs_controller_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_qualified_request_epcs_controller_epcs_control_port => r_3.IN0
cpu_0_instruction_master_qualified_request_epcs_controller_epcs_control_port => r_3.IN1
cpu_0_instruction_master_qualified_request_sram_0_avalon_slave_0 => r_4.IN0
cpu_0_instruction_master_qualified_request_sram_0_avalon_slave_0 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_qualified_request_sram_0_avalon_slave_0 => r_4.IN0
cpu_0_instruction_master_qualified_request_sram_0_avalon_slave_0 => r_4.IN1
cpu_0_instruction_master_qualified_request_system_0_clock_0_in => r_4.IN0
cpu_0_instruction_master_qualified_request_system_0_clock_0_in => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_qualified_request_system_0_clock_0_in => r_4.IN0
cpu_0_instruction_master_read => r_3.IN0
cpu_0_instruction_master_read => r_3.IN0
cpu_0_instruction_master_read => r_4.IN1
cpu_0_instruction_master_read => r_4.IN1
cpu_0_instruction_master_read => r_5.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read => p1_cpu_0_instruction_master_latency_counter.IN1
cpu_0_instruction_master_read => pre_dbs_count_enable.IN1
cpu_0_instruction_master_read => pre_dbs_count_enable.IN1
cpu_0_instruction_master_read => pre_dbs_count_enable.IN1
cpu_0_instruction_master_read => r_5.IN1
cpu_0_instruction_master_read => r_4.IN1
cpu_0_instruction_master_read => r_4.IN1
cpu_0_instruction_master_read => r_3.IN1
cpu_0_instruction_master_read => r_3.IN1
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => always4.IN1
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => always5.IN1
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => always6.IN1
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => pre_flush_cpu_0_instruction_master_readdatavalid.IN1
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_dbs_rdv_counter[0].ENA
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => cpu_0_instruction_master_dbs_rdv_counter[1].ENA
cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdatavalid.IN1
cpu_0_instruction_master_read_data_valid_epcs_controller_epcs_control_port => cpu_0_instruction_master_readdatavalid.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_slave_0 => cpu_0_instruction_master_readdatavalid.IN1
cpu_0_instruction_master_read_data_valid_system_0_clock_0_in => cpu_0_instruction_master_readdatavalid.IN1
cpu_0_instruction_master_requests_cfi_flash_0_s1 => p1_cpu_0_instruction_master_latency_counter[1].DATAB
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_dbs_increment.DATAA
cpu_0_instruction_master_requests_cfi_flash_0_s1 => r_5.IN1
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => r_3.IN1
cpu_0_instruction_master_requests_epcs_controller_epcs_control_port => r_3.IN1
cpu_0_instruction_master_requests_sram_0_avalon_slave_0 => cpu_0_instruction_master_dbs_increment[1].OUTPUTSELECT
cpu_0_instruction_master_requests_sram_0_avalon_slave_0 => cpu_0_instruction_master_dbs_increment[0].OUTPUTSELECT
cpu_0_instruction_master_requests_sram_0_avalon_slave_0 => r_4.IN1
cpu_0_instruction_master_requests_system_0_clock_0_in => cpu_0_instruction_master_dbs_increment.OUTPUTSELECT
cpu_0_instruction_master_requests_system_0_clock_0_in => cpu_0_instruction_master_dbs_increment[1].DATAA
cpu_0_instruction_master_requests_system_0_clock_0_in => r_4.IN1
cpu_0_jtag_debug_module_readdata_from_sa[0] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[1] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[2] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[3] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[4] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[5] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[6] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[7] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[8] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[9] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[10] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[11] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[12] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[13] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[14] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[15] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[16] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[17] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[18] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[19] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[20] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[21] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[22] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[23] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[24] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[25] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[26] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[27] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[28] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[29] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[30] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[31] => cpu_0_instruction_master_readdata.IN1
d1_cpu_0_jtag_debug_module_end_xfer => r_3.IN1
d1_epcs_controller_epcs_control_port_end_xfer => r_3.IN1
d1_sram_0_avalon_slave_0_end_xfer => pre_dbs_count_enable.IN0
d1_system_0_clock_0_in_end_xfer => ~NO_FANOUT~
d1_tri_state_bridge_0_avalon_slave_end_xfer => pre_dbs_count_enable.IN1
epcs_controller_epcs_control_port_readdata_from_sa[0] => cpu_0_instruction_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[1] => cpu_0_instruction_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[2] => cpu_0_instruction_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[3] => cpu_0_instruction_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[4] => cpu_0_instruction_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[5] => cpu_0_instruction_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[6] => cpu_0_instruction_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[7] => cpu_0_instruction_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[8] => cpu_0_instruction_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[9] => cpu_0_instruction_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[10] => cpu_0_instruction_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[11] => cpu_0_instruction_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[12] => cpu_0_instruction_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[13] => cpu_0_instruction_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[14] => cpu_0_instruction_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[15] => cpu_0_instruction_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[16] => cpu_0_instruction_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[17] => cpu_0_instruction_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[18] => cpu_0_instruction_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[19] => cpu_0_instruction_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[20] => cpu_0_instruction_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[21] => cpu_0_instruction_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[22] => cpu_0_instruction_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[23] => cpu_0_instruction_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[24] => cpu_0_instruction_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[25] => cpu_0_instruction_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[26] => cpu_0_instruction_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[27] => cpu_0_instruction_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[28] => cpu_0_instruction_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[29] => cpu_0_instruction_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[30] => cpu_0_instruction_master_readdata.IN1
epcs_controller_epcs_control_port_readdata_from_sa[31] => cpu_0_instruction_master_readdata.IN1
incoming_tri_state_bridge_0_data[0] => cpu_0_instruction_master_readdata.IN1
incoming_tri_state_bridge_0_data[0] => dbs_latent_8_reg_segment_0[0].DATAIN
incoming_tri_state_bridge_0_data[0] => dbs_latent_8_reg_segment_1[0].DATAIN
incoming_tri_state_bridge_0_data[0] => dbs_latent_8_reg_segment_2[0].DATAIN
incoming_tri_state_bridge_0_data[1] => cpu_0_instruction_master_readdata.IN1
incoming_tri_state_bridge_0_data[1] => dbs_latent_8_reg_segment_0[1].DATAIN
incoming_tri_state_bridge_0_data[1] => dbs_latent_8_reg_segment_1[1].DATAIN
incoming_tri_state_bridge_0_data[1] => dbs_latent_8_reg_segment_2[1].DATAIN
incoming_tri_state_bridge_0_data[2] => cpu_0_instruction_master_readdata.IN1
incoming_tri_state_bridge_0_data[2] => dbs_latent_8_reg_segment_0[2].DATAIN
incoming_tri_state_bridge_0_data[2] => dbs_latent_8_reg_segment_1[2].DATAIN
incoming_tri_state_bridge_0_data[2] => dbs_latent_8_reg_segment_2[2].DATAIN
incoming_tri_state_bridge_0_data[3] => cpu_0_instruction_master_readdata.IN1
incoming_tri_state_bridge_0_data[3] => dbs_latent_8_reg_segment_0[3].DATAIN
incoming_tri_state_bridge_0_data[3] => dbs_latent_8_reg_segment_1[3].DATAIN
incoming_tri_state_bridge_0_data[3] => dbs_latent_8_reg_segment_2[3].DATAIN
incoming_tri_state_bridge_0_data[4] => cpu_0_instruction_master_readdata.IN1
incoming_tri_state_bridge_0_data[4] => dbs_latent_8_reg_segment_0[4].DATAIN
incoming_tri_state_bridge_0_data[4] => dbs_latent_8_reg_segment_1[4].DATAIN
incoming_tri_state_bridge_0_data[4] => dbs_latent_8_reg_segment_2[4].DATAIN
incoming_tri_state_bridge_0_data[5] => cpu_0_instruction_master_readdata.IN1
incoming_tri_state_bridge_0_data[5] => dbs_latent_8_reg_segment_0[5].DATAIN
incoming_tri_state_bridge_0_data[5] => dbs_latent_8_reg_segment_1[5].DATAIN
incoming_tri_state_bridge_0_data[5] => dbs_latent_8_reg_segment_2[5].DATAIN
incoming_tri_state_bridge_0_data[6] => cpu_0_instruction_master_readdata.IN1
incoming_tri_state_bridge_0_data[6] => dbs_latent_8_reg_segment_0[6].DATAIN
incoming_tri_state_bridge_0_data[6] => dbs_latent_8_reg_segment_1[6].DATAIN
incoming_tri_state_bridge_0_data[6] => dbs_latent_8_reg_segment_2[6].DATAIN
incoming_tri_state_bridge_0_data[7] => cpu_0_instruction_master_readdata.IN1
incoming_tri_state_bridge_0_data[7] => dbs_latent_8_reg_segment_0[7].DATAIN
incoming_tri_state_bridge_0_data[7] => dbs_latent_8_reg_segment_1[7].DATAIN
incoming_tri_state_bridge_0_data[7] => dbs_latent_8_reg_segment_2[7].DATAIN
reset_n => dbs_16_reg_segment_0[0].ACLR
reset_n => dbs_16_reg_segment_0[1].ACLR
reset_n => dbs_16_reg_segment_0[2].ACLR
reset_n => dbs_16_reg_segment_0[3].ACLR
reset_n => dbs_16_reg_segment_0[4].ACLR
reset_n => dbs_16_reg_segment_0[5].ACLR
reset_n => dbs_16_reg_segment_0[6].ACLR
reset_n => dbs_16_reg_segment_0[7].ACLR
reset_n => dbs_16_reg_segment_0[8].ACLR
reset_n => dbs_16_reg_segment_0[9].ACLR
reset_n => dbs_16_reg_segment_0[10].ACLR
reset_n => dbs_16_reg_segment_0[11].ACLR
reset_n => dbs_16_reg_segment_0[12].ACLR
reset_n => dbs_16_reg_segment_0[13].ACLR
reset_n => dbs_16_reg_segment_0[14].ACLR
reset_n => dbs_16_reg_segment_0[15].ACLR
reset_n => cpu_0_instruction_master_dbs_address[0]~reg0.ACLR
reset_n => cpu_0_instruction_master_dbs_address[1]~reg0.ACLR
reset_n => cpu_0_instruction_master_latency_counter[0]~reg0.ACLR
reset_n => cpu_0_instruction_master_latency_counter[1]~reg0.ACLR
reset_n => cpu_0_instruction_master_read_but_no_slave_selected.ACLR
reset_n => dbs_latent_8_reg_segment_0[0].ACLR
reset_n => dbs_latent_8_reg_segment_0[1].ACLR
reset_n => dbs_latent_8_reg_segment_0[2].ACLR
reset_n => dbs_latent_8_reg_segment_0[3].ACLR
reset_n => dbs_latent_8_reg_segment_0[4].ACLR
reset_n => dbs_latent_8_reg_segment_0[5].ACLR
reset_n => dbs_latent_8_reg_segment_0[6].ACLR
reset_n => dbs_latent_8_reg_segment_0[7].ACLR
reset_n => dbs_latent_8_reg_segment_1[0].ACLR
reset_n => dbs_latent_8_reg_segment_1[1].ACLR
reset_n => dbs_latent_8_reg_segment_1[2].ACLR
reset_n => dbs_latent_8_reg_segment_1[3].ACLR
reset_n => dbs_latent_8_reg_segment_1[4].ACLR
reset_n => dbs_latent_8_reg_segment_1[5].ACLR
reset_n => dbs_latent_8_reg_segment_1[6].ACLR
reset_n => dbs_latent_8_reg_segment_1[7].ACLR
reset_n => cpu_0_instruction_master_dbs_rdv_counter[0].ACLR
reset_n => cpu_0_instruction_master_dbs_rdv_counter[1].ACLR
reset_n => dbs_latent_8_reg_segment_2[0].ACLR
reset_n => dbs_latent_8_reg_segment_2[1].ACLR
reset_n => dbs_latent_8_reg_segment_2[2].ACLR
reset_n => dbs_latent_8_reg_segment_2[3].ACLR
reset_n => dbs_latent_8_reg_segment_2[4].ACLR
reset_n => dbs_latent_8_reg_segment_2[5].ACLR
reset_n => dbs_latent_8_reg_segment_2[6].ACLR
reset_n => dbs_latent_8_reg_segment_2[7].ACLR
sram_0_avalon_slave_0_readdata_from_sa[0] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_slave_0_readdata_from_sa[0] => p1_dbs_16_reg_segment_0[0].DATAB
sram_0_avalon_slave_0_readdata_from_sa[1] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_slave_0_readdata_from_sa[1] => p1_dbs_16_reg_segment_0[1].DATAB
sram_0_avalon_slave_0_readdata_from_sa[2] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_slave_0_readdata_from_sa[2] => p1_dbs_16_reg_segment_0[2].DATAB
sram_0_avalon_slave_0_readdata_from_sa[3] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_slave_0_readdata_from_sa[3] => p1_dbs_16_reg_segment_0[3].DATAB
sram_0_avalon_slave_0_readdata_from_sa[4] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_slave_0_readdata_from_sa[4] => p1_dbs_16_reg_segment_0[4].DATAB
sram_0_avalon_slave_0_readdata_from_sa[5] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_slave_0_readdata_from_sa[5] => p1_dbs_16_reg_segment_0[5].DATAB
sram_0_avalon_slave_0_readdata_from_sa[6] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_slave_0_readdata_from_sa[6] => p1_dbs_16_reg_segment_0[6].DATAB
sram_0_avalon_slave_0_readdata_from_sa[7] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_slave_0_readdata_from_sa[7] => p1_dbs_16_reg_segment_0[7].DATAB
sram_0_avalon_slave_0_readdata_from_sa[8] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_slave_0_readdata_from_sa[8] => p1_dbs_16_reg_segment_0[8].DATAB
sram_0_avalon_slave_0_readdata_from_sa[9] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_slave_0_readdata_from_sa[9] => p1_dbs_16_reg_segment_0[9].DATAB
sram_0_avalon_slave_0_readdata_from_sa[10] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_slave_0_readdata_from_sa[10] => p1_dbs_16_reg_segment_0[10].DATAB
sram_0_avalon_slave_0_readdata_from_sa[11] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_slave_0_readdata_from_sa[11] => p1_dbs_16_reg_segment_0[11].DATAB
sram_0_avalon_slave_0_readdata_from_sa[12] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_slave_0_readdata_from_sa[12] => p1_dbs_16_reg_segment_0[12].DATAB
sram_0_avalon_slave_0_readdata_from_sa[13] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_slave_0_readdata_from_sa[13] => p1_dbs_16_reg_segment_0[13].DATAB
sram_0_avalon_slave_0_readdata_from_sa[14] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_slave_0_readdata_from_sa[14] => p1_dbs_16_reg_segment_0[14].DATAB
sram_0_avalon_slave_0_readdata_from_sa[15] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_slave_0_readdata_from_sa[15] => p1_dbs_16_reg_segment_0[15].DATAB
sram_0_avalon_slave_0_wait_counter_eq_0 => pre_dbs_count_enable.IN1
sram_0_avalon_slave_0_wait_counter_eq_1 => ~NO_FANOUT~
system_0_clock_0_in_readdata_from_sa[0] => cpu_0_instruction_master_readdata.IN1
system_0_clock_0_in_readdata_from_sa[0] => p1_dbs_16_reg_segment_0[0].DATAA
system_0_clock_0_in_readdata_from_sa[1] => cpu_0_instruction_master_readdata.IN1
system_0_clock_0_in_readdata_from_sa[1] => p1_dbs_16_reg_segment_0[1].DATAA
system_0_clock_0_in_readdata_from_sa[2] => cpu_0_instruction_master_readdata.IN1
system_0_clock_0_in_readdata_from_sa[2] => p1_dbs_16_reg_segment_0[2].DATAA
system_0_clock_0_in_readdata_from_sa[3] => cpu_0_instruction_master_readdata.IN1
system_0_clock_0_in_readdata_from_sa[3] => p1_dbs_16_reg_segment_0[3].DATAA
system_0_clock_0_in_readdata_from_sa[4] => cpu_0_instruction_master_readdata.IN1
system_0_clock_0_in_readdata_from_sa[4] => p1_dbs_16_reg_segment_0[4].DATAA
system_0_clock_0_in_readdata_from_sa[5] => cpu_0_instruction_master_readdata.IN1
system_0_clock_0_in_readdata_from_sa[5] => p1_dbs_16_reg_segment_0[5].DATAA
system_0_clock_0_in_readdata_from_sa[6] => cpu_0_instruction_master_readdata.IN1
system_0_clock_0_in_readdata_from_sa[6] => p1_dbs_16_reg_segment_0[6].DATAA
system_0_clock_0_in_readdata_from_sa[7] => cpu_0_instruction_master_readdata.IN1
system_0_clock_0_in_readdata_from_sa[7] => p1_dbs_16_reg_segment_0[7].DATAA
system_0_clock_0_in_readdata_from_sa[8] => cpu_0_instruction_master_readdata.IN1
system_0_clock_0_in_readdata_from_sa[8] => p1_dbs_16_reg_segment_0[8].DATAA
system_0_clock_0_in_readdata_from_sa[9] => cpu_0_instruction_master_readdata.IN1
system_0_clock_0_in_readdata_from_sa[9] => p1_dbs_16_reg_segment_0[9].DATAA
system_0_clock_0_in_readdata_from_sa[10] => cpu_0_instruction_master_readdata.IN1
system_0_clock_0_in_readdata_from_sa[10] => p1_dbs_16_reg_segment_0[10].DATAA
system_0_clock_0_in_readdata_from_sa[11] => cpu_0_instruction_master_readdata.IN1
system_0_clock_0_in_readdata_from_sa[11] => p1_dbs_16_reg_segment_0[11].DATAA
system_0_clock_0_in_readdata_from_sa[12] => cpu_0_instruction_master_readdata.IN1
system_0_clock_0_in_readdata_from_sa[12] => p1_dbs_16_reg_segment_0[12].DATAA
system_0_clock_0_in_readdata_from_sa[13] => cpu_0_instruction_master_readdata.IN1
system_0_clock_0_in_readdata_from_sa[13] => p1_dbs_16_reg_segment_0[13].DATAA
system_0_clock_0_in_readdata_from_sa[14] => cpu_0_instruction_master_readdata.IN1
system_0_clock_0_in_readdata_from_sa[14] => p1_dbs_16_reg_segment_0[14].DATAA
system_0_clock_0_in_readdata_from_sa[15] => cpu_0_instruction_master_readdata.IN1
system_0_clock_0_in_readdata_from_sa[15] => p1_dbs_16_reg_segment_0[15].DATAA
system_0_clock_0_in_waitrequest_from_sa => pre_dbs_count_enable.IN1
system_0_clock_0_in_waitrequest_from_sa => r_4.IN1
cpu_0_instruction_master_address_to_slave[0] <= cpu_0_instruction_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[1] <= cpu_0_instruction_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[2] <= cpu_0_instruction_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[3] <= cpu_0_instruction_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[4] <= cpu_0_instruction_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[5] <= cpu_0_instruction_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[6] <= cpu_0_instruction_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[7] <= cpu_0_instruction_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[8] <= cpu_0_instruction_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[9] <= cpu_0_instruction_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[10] <= cpu_0_instruction_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[11] <= cpu_0_instruction_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[12] <= cpu_0_instruction_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[13] <= cpu_0_instruction_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[14] <= cpu_0_instruction_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[15] <= cpu_0_instruction_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[16] <= cpu_0_instruction_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[17] <= cpu_0_instruction_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[18] <= cpu_0_instruction_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[19] <= cpu_0_instruction_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[20] <= cpu_0_instruction_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[21] <= cpu_0_instruction_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[22] <= cpu_0_instruction_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[23] <= cpu_0_instruction_master_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_dbs_address[0] <= cpu_0_instruction_master_dbs_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_dbs_address[1] <= cpu_0_instruction_master_dbs_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_latency_counter[0] <= cpu_0_instruction_master_latency_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_latency_counter[1] <= cpu_0_instruction_master_latency_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[0] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[1] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[2] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[3] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[4] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[5] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[6] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[7] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[8] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[9] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[10] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[11] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[12] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[13] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[14] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[15] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[16] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[17] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[18] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[19] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[20] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[21] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[22] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[23] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[24] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[25] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[26] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[27] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[28] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[29] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[30] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[31] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdatavalid <= cpu_0_instruction_master_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_waitrequest <= cpu_0_instruction_master_run.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|cpu_0:the_cpu_0
clk => clk.IN12
d_irq[0] => A_ipending_reg_irq0_nxt.IN0
d_irq[1] => A_ipending_reg_irq1_nxt.IN0
d_irq[2] => A_ipending_reg_irq2_nxt.IN0
d_irq[3] => A_ipending_reg_irq3_nxt.IN0
d_irq[4] => A_ipending_reg_irq4_nxt.IN0
d_irq[5] => A_ipending_reg_irq5_nxt.IN0
d_irq[6] => A_ipending_reg_irq6_nxt.IN0
d_irq[7] => A_ipending_reg_irq7_nxt.IN0
d_irq[8] => A_ipending_reg_irq8_nxt.IN0
d_irq[9] => ~NO_FANOUT~
d_irq[10] => ~NO_FANOUT~
d_irq[11] => ~NO_FANOUT~
d_irq[12] => ~NO_FANOUT~
d_irq[13] => ~NO_FANOUT~
d_irq[14] => ~NO_FANOUT~
d_irq[15] => ~NO_FANOUT~
d_irq[16] => ~NO_FANOUT~
d_irq[17] => ~NO_FANOUT~
d_irq[18] => ~NO_FANOUT~
d_irq[19] => ~NO_FANOUT~
d_irq[20] => ~NO_FANOUT~
d_irq[21] => ~NO_FANOUT~
d_irq[22] => ~NO_FANOUT~
d_irq[23] => ~NO_FANOUT~
d_irq[24] => ~NO_FANOUT~
d_irq[25] => ~NO_FANOUT~
d_irq[26] => ~NO_FANOUT~
d_irq[27] => ~NO_FANOUT~
d_irq[28] => ~NO_FANOUT~
d_irq[29] => ~NO_FANOUT~
d_irq[30] => ~NO_FANOUT~
d_irq[31] => ~NO_FANOUT~
d_readdata[0] => d_readdata_d1[0].DATAIN
d_readdata[1] => d_readdata_d1[1].DATAIN
d_readdata[2] => d_readdata_d1[2].DATAIN
d_readdata[3] => d_readdata_d1[3].DATAIN
d_readdata[4] => d_readdata_d1[4].DATAIN
d_readdata[5] => d_readdata_d1[5].DATAIN
d_readdata[6] => d_readdata_d1[6].DATAIN
d_readdata[7] => d_readdata_d1[7].DATAIN
d_readdata[8] => d_readdata_d1[8].DATAIN
d_readdata[9] => d_readdata_d1[9].DATAIN
d_readdata[10] => d_readdata_d1[10].DATAIN
d_readdata[11] => d_readdata_d1[11].DATAIN
d_readdata[12] => d_readdata_d1[12].DATAIN
d_readdata[13] => d_readdata_d1[13].DATAIN
d_readdata[14] => d_readdata_d1[14].DATAIN
d_readdata[15] => d_readdata_d1[15].DATAIN
d_readdata[16] => d_readdata_d1[16].DATAIN
d_readdata[17] => d_readdata_d1[17].DATAIN
d_readdata[18] => d_readdata_d1[18].DATAIN
d_readdata[19] => d_readdata_d1[19].DATAIN
d_readdata[20] => d_readdata_d1[20].DATAIN
d_readdata[21] => d_readdata_d1[21].DATAIN
d_readdata[22] => d_readdata_d1[22].DATAIN
d_readdata[23] => d_readdata_d1[23].DATAIN
d_readdata[24] => d_readdata_d1[24].DATAIN
d_readdata[25] => d_readdata_d1[25].DATAIN
d_readdata[26] => d_readdata_d1[26].DATAIN
d_readdata[27] => d_readdata_d1[27].DATAIN
d_readdata[28] => d_readdata_d1[28].DATAIN
d_readdata[29] => d_readdata_d1[29].DATAIN
d_readdata[30] => d_readdata_d1[30].DATAIN
d_readdata[31] => d_readdata_d1[31].DATAIN
d_waitrequest => A_wr_stall.IN1
d_waitrequest => d_read_nxt.IN1
d_waitrequest => av_wr_data_transfer.IN0
d_waitrequest => av_rd_data_transfer.IN0
i_readdata[0] => i_readdata_d1[0].DATAIN
i_readdata[1] => i_readdata_d1[1].DATAIN
i_readdata[2] => i_readdata_d1[2].DATAIN
i_readdata[3] => i_readdata_d1[3].DATAIN
i_readdata[4] => i_readdata_d1[4].DATAIN
i_readdata[5] => i_readdata_d1[5].DATAIN
i_readdata[6] => i_readdata_d1[6].DATAIN
i_readdata[7] => i_readdata_d1[7].DATAIN
i_readdata[8] => i_readdata_d1[8].DATAIN
i_readdata[9] => i_readdata_d1[9].DATAIN
i_readdata[10] => i_readdata_d1[10].DATAIN
i_readdata[11] => i_readdata_d1[11].DATAIN
i_readdata[12] => i_readdata_d1[12].DATAIN
i_readdata[13] => i_readdata_d1[13].DATAIN
i_readdata[14] => i_readdata_d1[14].DATAIN
i_readdata[15] => i_readdata_d1[15].DATAIN
i_readdata[16] => i_readdata_d1[16].DATAIN
i_readdata[17] => i_readdata_d1[17].DATAIN
i_readdata[18] => i_readdata_d1[18].DATAIN
i_readdata[19] => i_readdata_d1[19].DATAIN
i_readdata[20] => i_readdata_d1[20].DATAIN
i_readdata[21] => i_readdata_d1[21].DATAIN
i_readdata[22] => i_readdata_d1[22].DATAIN
i_readdata[23] => i_readdata_d1[23].DATAIN
i_readdata[24] => i_readdata_d1[24].DATAIN
i_readdata[25] => i_readdata_d1[25].DATAIN
i_readdata[26] => i_readdata_d1[26].DATAIN
i_readdata[27] => i_readdata_d1[27].DATAIN
i_readdata[28] => i_readdata_d1[28].DATAIN
i_readdata[29] => i_readdata_d1[29].DATAIN
i_readdata[30] => i_readdata_d1[30].DATAIN
i_readdata[31] => i_readdata_d1[31].DATAIN
i_readdatavalid => i_readdatavalid.IN1
i_waitrequest => i_read_nxt.IN1
i_waitrequest => ic_fill_req_accepted.IN0
jtag_debug_module_address[0] => jtag_debug_module_address[0].IN1
jtag_debug_module_address[1] => jtag_debug_module_address[1].IN1
jtag_debug_module_address[2] => jtag_debug_module_address[2].IN1
jtag_debug_module_address[3] => jtag_debug_module_address[3].IN1
jtag_debug_module_address[4] => jtag_debug_module_address[4].IN1
jtag_debug_module_address[5] => jtag_debug_module_address[5].IN1
jtag_debug_module_address[6] => jtag_debug_module_address[6].IN1
jtag_debug_module_address[7] => jtag_debug_module_address[7].IN1
jtag_debug_module_address[8] => jtag_debug_module_address[8].IN1
jtag_debug_module_begintransfer => jtag_debug_module_begintransfer.IN1
jtag_debug_module_byteenable[0] => jtag_debug_module_byteenable[0].IN1
jtag_debug_module_byteenable[1] => jtag_debug_module_byteenable[1].IN1
jtag_debug_module_byteenable[2] => jtag_debug_module_byteenable[2].IN1
jtag_debug_module_byteenable[3] => jtag_debug_module_byteenable[3].IN1
jtag_debug_module_debugaccess => jtag_debug_module_debugaccess.IN1
jtag_debug_module_select => jtag_debug_module_select.IN1
jtag_debug_module_write => jtag_debug_module_write.IN1
jtag_debug_module_writedata[0] => jtag_debug_module_writedata[0].IN1
jtag_debug_module_writedata[1] => jtag_debug_module_writedata[1].IN1
jtag_debug_module_writedata[2] => jtag_debug_module_writedata[2].IN1
jtag_debug_module_writedata[3] => jtag_debug_module_writedata[3].IN1
jtag_debug_module_writedata[4] => jtag_debug_module_writedata[4].IN1
jtag_debug_module_writedata[5] => jtag_debug_module_writedata[5].IN1
jtag_debug_module_writedata[6] => jtag_debug_module_writedata[6].IN1
jtag_debug_module_writedata[7] => jtag_debug_module_writedata[7].IN1
jtag_debug_module_writedata[8] => jtag_debug_module_writedata[8].IN1
jtag_debug_module_writedata[9] => jtag_debug_module_writedata[9].IN1
jtag_debug_module_writedata[10] => jtag_debug_module_writedata[10].IN1
jtag_debug_module_writedata[11] => jtag_debug_module_writedata[11].IN1
jtag_debug_module_writedata[12] => jtag_debug_module_writedata[12].IN1
jtag_debug_module_writedata[13] => jtag_debug_module_writedata[13].IN1
jtag_debug_module_writedata[14] => jtag_debug_module_writedata[14].IN1
jtag_debug_module_writedata[15] => jtag_debug_module_writedata[15].IN1
jtag_debug_module_writedata[16] => jtag_debug_module_writedata[16].IN1
jtag_debug_module_writedata[17] => jtag_debug_module_writedata[17].IN1
jtag_debug_module_writedata[18] => jtag_debug_module_writedata[18].IN1
jtag_debug_module_writedata[19] => jtag_debug_module_writedata[19].IN1
jtag_debug_module_writedata[20] => jtag_debug_module_writedata[20].IN1
jtag_debug_module_writedata[21] => jtag_debug_module_writedata[21].IN1
jtag_debug_module_writedata[22] => jtag_debug_module_writedata[22].IN1
jtag_debug_module_writedata[23] => jtag_debug_module_writedata[23].IN1
jtag_debug_module_writedata[24] => jtag_debug_module_writedata[24].IN1
jtag_debug_module_writedata[25] => jtag_debug_module_writedata[25].IN1
jtag_debug_module_writedata[26] => jtag_debug_module_writedata[26].IN1
jtag_debug_module_writedata[27] => jtag_debug_module_writedata[27].IN1
jtag_debug_module_writedata[28] => jtag_debug_module_writedata[28].IN1
jtag_debug_module_writedata[29] => jtag_debug_module_writedata[29].IN1
jtag_debug_module_writedata[30] => jtag_debug_module_writedata[30].IN1
jtag_debug_module_writedata[31] => jtag_debug_module_writedata[31].IN1
reset_n => reset_n.IN3
d_address[0] <= d_address[0].DB_MAX_OUTPUT_PORT_TYPE
d_address[1] <= d_address[1].DB_MAX_OUTPUT_PORT_TYPE
d_address[2] <= d_address[2].DB_MAX_OUTPUT_PORT_TYPE
d_address[3] <= d_address[3].DB_MAX_OUTPUT_PORT_TYPE
d_address[4] <= d_address[4].DB_MAX_OUTPUT_PORT_TYPE
d_address[5] <= d_address[5].DB_MAX_OUTPUT_PORT_TYPE
d_address[6] <= d_address[6].DB_MAX_OUTPUT_PORT_TYPE
d_address[7] <= d_address[7].DB_MAX_OUTPUT_PORT_TYPE
d_address[8] <= d_address[8].DB_MAX_OUTPUT_PORT_TYPE
d_address[9] <= d_address[9].DB_MAX_OUTPUT_PORT_TYPE
d_address[10] <= d_address[10].DB_MAX_OUTPUT_PORT_TYPE
d_address[11] <= d_address[11].DB_MAX_OUTPUT_PORT_TYPE
d_address[12] <= d_address[12].DB_MAX_OUTPUT_PORT_TYPE
d_address[13] <= d_address[13].DB_MAX_OUTPUT_PORT_TYPE
d_address[14] <= d_address[14].DB_MAX_OUTPUT_PORT_TYPE
d_address[15] <= d_address[15].DB_MAX_OUTPUT_PORT_TYPE
d_address[16] <= d_address[16].DB_MAX_OUTPUT_PORT_TYPE
d_address[17] <= d_address[17].DB_MAX_OUTPUT_PORT_TYPE
d_address[18] <= d_address[18].DB_MAX_OUTPUT_PORT_TYPE
d_address[19] <= d_address[19].DB_MAX_OUTPUT_PORT_TYPE
d_address[20] <= d_address[20].DB_MAX_OUTPUT_PORT_TYPE
d_address[21] <= d_address[21].DB_MAX_OUTPUT_PORT_TYPE
d_address[22] <= d_address[22].DB_MAX_OUTPUT_PORT_TYPE
d_address[23] <= d_address[23].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[0] <= d_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[1] <= d_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[2] <= d_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[3] <= d_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
d_read <= d_read.DB_MAX_OUTPUT_PORT_TYPE
d_write <= d_write.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[0] <= d_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[1] <= d_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[2] <= d_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[3] <= d_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[4] <= d_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[5] <= d_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[6] <= d_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[7] <= d_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[8] <= d_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[9] <= d_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[10] <= d_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[11] <= d_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[12] <= d_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[13] <= d_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[14] <= d_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[15] <= d_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[16] <= d_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[17] <= d_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[18] <= d_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[19] <= d_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[20] <= d_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[21] <= d_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[22] <= d_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[23] <= d_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[24] <= d_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[25] <= d_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[26] <= d_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[27] <= d_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[28] <= d_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[29] <= d_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[30] <= d_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[31] <= d_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_address[0] <= i_address[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[1] <= i_address[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[2] <= i_address[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[3] <= i_address[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[4] <= i_address[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[5] <= ic_fill_line[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[6] <= ic_fill_line[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[7] <= ic_fill_line[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[8] <= ic_fill_line[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[9] <= ic_fill_line[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[10] <= ic_fill_line[5].DB_MAX_OUTPUT_PORT_TYPE
i_address[11] <= ic_fill_line[6].DB_MAX_OUTPUT_PORT_TYPE
i_address[12] <= i_address[12].DB_MAX_OUTPUT_PORT_TYPE
i_address[13] <= i_address[13].DB_MAX_OUTPUT_PORT_TYPE
i_address[14] <= i_address[14].DB_MAX_OUTPUT_PORT_TYPE
i_address[15] <= i_address[15].DB_MAX_OUTPUT_PORT_TYPE
i_address[16] <= i_address[16].DB_MAX_OUTPUT_PORT_TYPE
i_address[17] <= i_address[17].DB_MAX_OUTPUT_PORT_TYPE
i_address[18] <= i_address[18].DB_MAX_OUTPUT_PORT_TYPE
i_address[19] <= i_address[19].DB_MAX_OUTPUT_PORT_TYPE
i_address[20] <= i_address[20].DB_MAX_OUTPUT_PORT_TYPE
i_address[21] <= i_address[21].DB_MAX_OUTPUT_PORT_TYPE
i_address[22] <= i_address[22].DB_MAX_OUTPUT_PORT_TYPE
i_address[23] <= i_address[23].DB_MAX_OUTPUT_PORT_TYPE
i_read <= i_read.DB_MAX_OUTPUT_PORT_TYPE
jtag_debug_module_debugaccess_to_roms <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.jtag_debug_module_debugaccess_to_roms
jtag_debug_module_readdata[0] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[1] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[2] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[3] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[4] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[5] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[6] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[7] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[8] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[9] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[10] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[11] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[12] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[13] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[14] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[15] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[16] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[17] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[18] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[19] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[20] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[21] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[22] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[23] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[24] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[25] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[26] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[27] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[28] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[29] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[30] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[31] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_resetrequest <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.resetrequest


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench
A_bstatus_reg[0] => ~NO_FANOUT~
A_bstatus_reg[1] => ~NO_FANOUT~
A_bstatus_reg[2] => ~NO_FANOUT~
A_bstatus_reg[3] => ~NO_FANOUT~
A_bstatus_reg[4] => ~NO_FANOUT~
A_bstatus_reg[5] => ~NO_FANOUT~
A_bstatus_reg[6] => ~NO_FANOUT~
A_bstatus_reg[7] => ~NO_FANOUT~
A_bstatus_reg[8] => ~NO_FANOUT~
A_bstatus_reg[9] => ~NO_FANOUT~
A_bstatus_reg[10] => ~NO_FANOUT~
A_bstatus_reg[11] => ~NO_FANOUT~
A_bstatus_reg[12] => ~NO_FANOUT~
A_bstatus_reg[13] => ~NO_FANOUT~
A_bstatus_reg[14] => ~NO_FANOUT~
A_bstatus_reg[15] => ~NO_FANOUT~
A_bstatus_reg[16] => ~NO_FANOUT~
A_bstatus_reg[17] => ~NO_FANOUT~
A_bstatus_reg[18] => ~NO_FANOUT~
A_bstatus_reg[19] => ~NO_FANOUT~
A_bstatus_reg[20] => ~NO_FANOUT~
A_bstatus_reg[21] => ~NO_FANOUT~
A_bstatus_reg[22] => ~NO_FANOUT~
A_bstatus_reg[23] => ~NO_FANOUT~
A_bstatus_reg[24] => ~NO_FANOUT~
A_bstatus_reg[25] => ~NO_FANOUT~
A_bstatus_reg[26] => ~NO_FANOUT~
A_bstatus_reg[27] => ~NO_FANOUT~
A_bstatus_reg[28] => ~NO_FANOUT~
A_bstatus_reg[29] => ~NO_FANOUT~
A_bstatus_reg[30] => ~NO_FANOUT~
A_bstatus_reg[31] => ~NO_FANOUT~
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_ctrl_ld_non_bypass => ~NO_FANOUT~
A_dst_regnum[0] => ~NO_FANOUT~
A_dst_regnum[1] => ~NO_FANOUT~
A_dst_regnum[2] => ~NO_FANOUT~
A_dst_regnum[3] => ~NO_FANOUT~
A_dst_regnum[4] => ~NO_FANOUT~
A_en => ~NO_FANOUT~
A_estatus_reg[0] => ~NO_FANOUT~
A_estatus_reg[1] => ~NO_FANOUT~
A_estatus_reg[2] => ~NO_FANOUT~
A_estatus_reg[3] => ~NO_FANOUT~
A_estatus_reg[4] => ~NO_FANOUT~
A_estatus_reg[5] => ~NO_FANOUT~
A_estatus_reg[6] => ~NO_FANOUT~
A_estatus_reg[7] => ~NO_FANOUT~
A_estatus_reg[8] => ~NO_FANOUT~
A_estatus_reg[9] => ~NO_FANOUT~
A_estatus_reg[10] => ~NO_FANOUT~
A_estatus_reg[11] => ~NO_FANOUT~
A_estatus_reg[12] => ~NO_FANOUT~
A_estatus_reg[13] => ~NO_FANOUT~
A_estatus_reg[14] => ~NO_FANOUT~
A_estatus_reg[15] => ~NO_FANOUT~
A_estatus_reg[16] => ~NO_FANOUT~
A_estatus_reg[17] => ~NO_FANOUT~
A_estatus_reg[18] => ~NO_FANOUT~
A_estatus_reg[19] => ~NO_FANOUT~
A_estatus_reg[20] => ~NO_FANOUT~
A_estatus_reg[21] => ~NO_FANOUT~
A_estatus_reg[22] => ~NO_FANOUT~
A_estatus_reg[23] => ~NO_FANOUT~
A_estatus_reg[24] => ~NO_FANOUT~
A_estatus_reg[25] => ~NO_FANOUT~
A_estatus_reg[26] => ~NO_FANOUT~
A_estatus_reg[27] => ~NO_FANOUT~
A_estatus_reg[28] => ~NO_FANOUT~
A_estatus_reg[29] => ~NO_FANOUT~
A_estatus_reg[30] => ~NO_FANOUT~
A_estatus_reg[31] => ~NO_FANOUT~
A_ienable_reg[0] => ~NO_FANOUT~
A_ienable_reg[1] => ~NO_FANOUT~
A_ienable_reg[2] => ~NO_FANOUT~
A_ienable_reg[3] => ~NO_FANOUT~
A_ienable_reg[4] => ~NO_FANOUT~
A_ienable_reg[5] => ~NO_FANOUT~
A_ienable_reg[6] => ~NO_FANOUT~
A_ienable_reg[7] => ~NO_FANOUT~
A_ienable_reg[8] => ~NO_FANOUT~
A_ienable_reg[9] => ~NO_FANOUT~
A_ienable_reg[10] => ~NO_FANOUT~
A_ienable_reg[11] => ~NO_FANOUT~
A_ienable_reg[12] => ~NO_FANOUT~
A_ienable_reg[13] => ~NO_FANOUT~
A_ienable_reg[14] => ~NO_FANOUT~
A_ienable_reg[15] => ~NO_FANOUT~
A_ienable_reg[16] => ~NO_FANOUT~
A_ienable_reg[17] => ~NO_FANOUT~
A_ienable_reg[18] => ~NO_FANOUT~
A_ienable_reg[19] => ~NO_FANOUT~
A_ienable_reg[20] => ~NO_FANOUT~
A_ienable_reg[21] => ~NO_FANOUT~
A_ienable_reg[22] => ~NO_FANOUT~
A_ienable_reg[23] => ~NO_FANOUT~
A_ienable_reg[24] => ~NO_FANOUT~
A_ienable_reg[25] => ~NO_FANOUT~
A_ienable_reg[26] => ~NO_FANOUT~
A_ienable_reg[27] => ~NO_FANOUT~
A_ienable_reg[28] => ~NO_FANOUT~
A_ienable_reg[29] => ~NO_FANOUT~
A_ienable_reg[30] => ~NO_FANOUT~
A_ienable_reg[31] => ~NO_FANOUT~
A_ipending_reg[0] => ~NO_FANOUT~
A_ipending_reg[1] => ~NO_FANOUT~
A_ipending_reg[2] => ~NO_FANOUT~
A_ipending_reg[3] => ~NO_FANOUT~
A_ipending_reg[4] => ~NO_FANOUT~
A_ipending_reg[5] => ~NO_FANOUT~
A_ipending_reg[6] => ~NO_FANOUT~
A_ipending_reg[7] => ~NO_FANOUT~
A_ipending_reg[8] => ~NO_FANOUT~
A_ipending_reg[9] => ~NO_FANOUT~
A_ipending_reg[10] => ~NO_FANOUT~
A_ipending_reg[11] => ~NO_FANOUT~
A_ipending_reg[12] => ~NO_FANOUT~
A_ipending_reg[13] => ~NO_FANOUT~
A_ipending_reg[14] => ~NO_FANOUT~
A_ipending_reg[15] => ~NO_FANOUT~
A_ipending_reg[16] => ~NO_FANOUT~
A_ipending_reg[17] => ~NO_FANOUT~
A_ipending_reg[18] => ~NO_FANOUT~
A_ipending_reg[19] => ~NO_FANOUT~
A_ipending_reg[20] => ~NO_FANOUT~
A_ipending_reg[21] => ~NO_FANOUT~
A_ipending_reg[22] => ~NO_FANOUT~
A_ipending_reg[23] => ~NO_FANOUT~
A_ipending_reg[24] => ~NO_FANOUT~
A_ipending_reg[25] => ~NO_FANOUT~
A_ipending_reg[26] => ~NO_FANOUT~
A_ipending_reg[27] => ~NO_FANOUT~
A_ipending_reg[28] => ~NO_FANOUT~
A_ipending_reg[29] => ~NO_FANOUT~
A_ipending_reg[30] => ~NO_FANOUT~
A_ipending_reg[31] => ~NO_FANOUT~
A_iw[0] => ~NO_FANOUT~
A_iw[1] => ~NO_FANOUT~
A_iw[2] => ~NO_FANOUT~
A_iw[3] => ~NO_FANOUT~
A_iw[4] => ~NO_FANOUT~
A_iw[5] => ~NO_FANOUT~
A_iw[6] => ~NO_FANOUT~
A_iw[7] => ~NO_FANOUT~
A_iw[8] => ~NO_FANOUT~
A_iw[9] => ~NO_FANOUT~
A_iw[10] => ~NO_FANOUT~
A_iw[11] => ~NO_FANOUT~
A_iw[12] => ~NO_FANOUT~
A_iw[13] => ~NO_FANOUT~
A_iw[14] => ~NO_FANOUT~
A_iw[15] => ~NO_FANOUT~
A_iw[16] => ~NO_FANOUT~
A_iw[17] => ~NO_FANOUT~
A_iw[18] => ~NO_FANOUT~
A_iw[19] => ~NO_FANOUT~
A_iw[20] => ~NO_FANOUT~
A_iw[21] => ~NO_FANOUT~
A_iw[22] => ~NO_FANOUT~
A_iw[23] => ~NO_FANOUT~
A_iw[24] => ~NO_FANOUT~
A_iw[25] => ~NO_FANOUT~
A_iw[26] => ~NO_FANOUT~
A_iw[27] => ~NO_FANOUT~
A_iw[28] => ~NO_FANOUT~
A_iw[29] => ~NO_FANOUT~
A_iw[30] => ~NO_FANOUT~
A_iw[31] => ~NO_FANOUT~
A_mem_byte_en[0] => ~NO_FANOUT~
A_mem_byte_en[1] => ~NO_FANOUT~
A_mem_byte_en[2] => ~NO_FANOUT~
A_mem_byte_en[3] => ~NO_FANOUT~
A_op_hbreak => ~NO_FANOUT~
A_op_intr => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_pcb[17] => ~NO_FANOUT~
A_pcb[18] => ~NO_FANOUT~
A_pcb[19] => ~NO_FANOUT~
A_pcb[20] => ~NO_FANOUT~
A_pcb[21] => ~NO_FANOUT~
A_pcb[22] => ~NO_FANOUT~
A_pcb[23] => ~NO_FANOUT~
A_st_data[0] => ~NO_FANOUT~
A_st_data[1] => ~NO_FANOUT~
A_st_data[2] => ~NO_FANOUT~
A_st_data[3] => ~NO_FANOUT~
A_st_data[4] => ~NO_FANOUT~
A_st_data[5] => ~NO_FANOUT~
A_st_data[6] => ~NO_FANOUT~
A_st_data[7] => ~NO_FANOUT~
A_st_data[8] => ~NO_FANOUT~
A_st_data[9] => ~NO_FANOUT~
A_st_data[10] => ~NO_FANOUT~
A_st_data[11] => ~NO_FANOUT~
A_st_data[12] => ~NO_FANOUT~
A_st_data[13] => ~NO_FANOUT~
A_st_data[14] => ~NO_FANOUT~
A_st_data[15] => ~NO_FANOUT~
A_st_data[16] => ~NO_FANOUT~
A_st_data[17] => ~NO_FANOUT~
A_st_data[18] => ~NO_FANOUT~
A_st_data[19] => ~NO_FANOUT~
A_st_data[20] => ~NO_FANOUT~
A_st_data[21] => ~NO_FANOUT~
A_st_data[22] => ~NO_FANOUT~
A_st_data[23] => ~NO_FANOUT~
A_st_data[24] => ~NO_FANOUT~
A_st_data[25] => ~NO_FANOUT~
A_st_data[26] => ~NO_FANOUT~
A_st_data[27] => ~NO_FANOUT~
A_st_data[28] => ~NO_FANOUT~
A_st_data[29] => ~NO_FANOUT~
A_st_data[30] => ~NO_FANOUT~
A_st_data[31] => ~NO_FANOUT~
A_status_reg[0] => ~NO_FANOUT~
A_status_reg[1] => ~NO_FANOUT~
A_status_reg[2] => ~NO_FANOUT~
A_status_reg[3] => ~NO_FANOUT~
A_status_reg[4] => ~NO_FANOUT~
A_status_reg[5] => ~NO_FANOUT~
A_status_reg[6] => ~NO_FANOUT~
A_status_reg[7] => ~NO_FANOUT~
A_status_reg[8] => ~NO_FANOUT~
A_status_reg[9] => ~NO_FANOUT~
A_status_reg[10] => ~NO_FANOUT~
A_status_reg[11] => ~NO_FANOUT~
A_status_reg[12] => ~NO_FANOUT~
A_status_reg[13] => ~NO_FANOUT~
A_status_reg[14] => ~NO_FANOUT~
A_status_reg[15] => ~NO_FANOUT~
A_status_reg[16] => ~NO_FANOUT~
A_status_reg[17] => ~NO_FANOUT~
A_status_reg[18] => ~NO_FANOUT~
A_status_reg[19] => ~NO_FANOUT~
A_status_reg[20] => ~NO_FANOUT~
A_status_reg[21] => ~NO_FANOUT~
A_status_reg[22] => ~NO_FANOUT~
A_status_reg[23] => ~NO_FANOUT~
A_status_reg[24] => ~NO_FANOUT~
A_status_reg[25] => ~NO_FANOUT~
A_status_reg[26] => ~NO_FANOUT~
A_status_reg[27] => ~NO_FANOUT~
A_status_reg[28] => ~NO_FANOUT~
A_status_reg[29] => ~NO_FANOUT~
A_status_reg[30] => ~NO_FANOUT~
A_status_reg[31] => ~NO_FANOUT~
A_valid => ~NO_FANOUT~
A_wr_data_unfiltered[0] => A_wr_data_filtered[0].DATAIN
A_wr_data_unfiltered[1] => A_wr_data_filtered[1].DATAIN
A_wr_data_unfiltered[2] => A_wr_data_filtered[2].DATAIN
A_wr_data_unfiltered[3] => A_wr_data_filtered[3].DATAIN
A_wr_data_unfiltered[4] => A_wr_data_filtered[4].DATAIN
A_wr_data_unfiltered[5] => A_wr_data_filtered[5].DATAIN
A_wr_data_unfiltered[6] => A_wr_data_filtered[6].DATAIN
A_wr_data_unfiltered[7] => A_wr_data_filtered[7].DATAIN
A_wr_data_unfiltered[8] => A_wr_data_filtered[8].DATAIN
A_wr_data_unfiltered[9] => A_wr_data_filtered[9].DATAIN
A_wr_data_unfiltered[10] => A_wr_data_filtered[10].DATAIN
A_wr_data_unfiltered[11] => A_wr_data_filtered[11].DATAIN
A_wr_data_unfiltered[12] => A_wr_data_filtered[12].DATAIN
A_wr_data_unfiltered[13] => A_wr_data_filtered[13].DATAIN
A_wr_data_unfiltered[14] => A_wr_data_filtered[14].DATAIN
A_wr_data_unfiltered[15] => A_wr_data_filtered[15].DATAIN
A_wr_data_unfiltered[16] => A_wr_data_filtered[16].DATAIN
A_wr_data_unfiltered[17] => A_wr_data_filtered[17].DATAIN
A_wr_data_unfiltered[18] => A_wr_data_filtered[18].DATAIN
A_wr_data_unfiltered[19] => A_wr_data_filtered[19].DATAIN
A_wr_data_unfiltered[20] => A_wr_data_filtered[20].DATAIN
A_wr_data_unfiltered[21] => A_wr_data_filtered[21].DATAIN
A_wr_data_unfiltered[22] => A_wr_data_filtered[22].DATAIN
A_wr_data_unfiltered[23] => A_wr_data_filtered[23].DATAIN
A_wr_data_unfiltered[24] => A_wr_data_filtered[24].DATAIN
A_wr_data_unfiltered[25] => A_wr_data_filtered[25].DATAIN
A_wr_data_unfiltered[26] => A_wr_data_filtered[26].DATAIN
A_wr_data_unfiltered[27] => A_wr_data_filtered[27].DATAIN
A_wr_data_unfiltered[28] => A_wr_data_filtered[28].DATAIN
A_wr_data_unfiltered[29] => A_wr_data_filtered[29].DATAIN
A_wr_data_unfiltered[30] => A_wr_data_filtered[30].DATAIN
A_wr_data_unfiltered[31] => A_wr_data_filtered[31].DATAIN
A_wr_dst_reg => ~NO_FANOUT~
E_add_br_to_taken_history_unfiltered => E_add_br_to_taken_history_filtered.DATAIN
E_logic_result[0] => Equal0.IN31
E_logic_result[1] => Equal0.IN30
E_logic_result[2] => Equal0.IN29
E_logic_result[3] => Equal0.IN28
E_logic_result[4] => Equal0.IN27
E_logic_result[5] => Equal0.IN26
E_logic_result[6] => Equal0.IN25
E_logic_result[7] => Equal0.IN24
E_logic_result[8] => Equal0.IN23
E_logic_result[9] => Equal0.IN22
E_logic_result[10] => Equal0.IN21
E_logic_result[11] => Equal0.IN20
E_logic_result[12] => Equal0.IN19
E_logic_result[13] => Equal0.IN18
E_logic_result[14] => Equal0.IN17
E_logic_result[15] => Equal0.IN16
E_logic_result[16] => Equal0.IN15
E_logic_result[17] => Equal0.IN14
E_logic_result[18] => Equal0.IN13
E_logic_result[19] => Equal0.IN12
E_logic_result[20] => Equal0.IN11
E_logic_result[21] => Equal0.IN10
E_logic_result[22] => Equal0.IN9
E_logic_result[23] => Equal0.IN8
E_logic_result[24] => Equal0.IN7
E_logic_result[25] => Equal0.IN6
E_logic_result[26] => Equal0.IN5
E_logic_result[27] => Equal0.IN4
E_logic_result[28] => Equal0.IN3
E_logic_result[29] => Equal0.IN2
E_logic_result[30] => Equal0.IN1
E_logic_result[31] => Equal0.IN0
E_valid => ~NO_FANOUT~
M_bht_ptr_unfiltered[0] => M_bht_ptr_filtered[0].DATAIN
M_bht_ptr_unfiltered[1] => M_bht_ptr_filtered[1].DATAIN
M_bht_ptr_unfiltered[2] => M_bht_ptr_filtered[2].DATAIN
M_bht_ptr_unfiltered[3] => M_bht_ptr_filtered[3].DATAIN
M_bht_ptr_unfiltered[4] => M_bht_ptr_filtered[4].DATAIN
M_bht_ptr_unfiltered[5] => M_bht_ptr_filtered[5].DATAIN
M_bht_ptr_unfiltered[6] => M_bht_ptr_filtered[6].DATAIN
M_bht_ptr_unfiltered[7] => M_bht_ptr_filtered[7].DATAIN
M_bht_wr_data_unfiltered[0] => M_bht_wr_data_filtered[0].DATAIN
M_bht_wr_data_unfiltered[1] => M_bht_wr_data_filtered[1].DATAIN
M_bht_wr_en_unfiltered => M_bht_wr_en_filtered.DATAIN
M_mem_baddr[0] => ~NO_FANOUT~
M_mem_baddr[1] => ~NO_FANOUT~
M_mem_baddr[2] => ~NO_FANOUT~
M_mem_baddr[3] => ~NO_FANOUT~
M_mem_baddr[4] => ~NO_FANOUT~
M_mem_baddr[5] => ~NO_FANOUT~
M_mem_baddr[6] => ~NO_FANOUT~
M_mem_baddr[7] => ~NO_FANOUT~
M_mem_baddr[8] => ~NO_FANOUT~
M_mem_baddr[9] => ~NO_FANOUT~
M_mem_baddr[10] => ~NO_FANOUT~
M_mem_baddr[11] => ~NO_FANOUT~
M_mem_baddr[12] => ~NO_FANOUT~
M_mem_baddr[13] => ~NO_FANOUT~
M_mem_baddr[14] => ~NO_FANOUT~
M_mem_baddr[15] => ~NO_FANOUT~
M_mem_baddr[16] => ~NO_FANOUT~
M_mem_baddr[17] => ~NO_FANOUT~
M_mem_baddr[18] => ~NO_FANOUT~
M_mem_baddr[19] => ~NO_FANOUT~
M_mem_baddr[20] => ~NO_FANOUT~
M_mem_baddr[21] => ~NO_FANOUT~
M_mem_baddr[22] => ~NO_FANOUT~
M_mem_baddr[23] => ~NO_FANOUT~
M_target_pcb[0] => ~NO_FANOUT~
M_target_pcb[1] => ~NO_FANOUT~
M_target_pcb[2] => ~NO_FANOUT~
M_target_pcb[3] => ~NO_FANOUT~
M_target_pcb[4] => ~NO_FANOUT~
M_target_pcb[5] => ~NO_FANOUT~
M_target_pcb[6] => ~NO_FANOUT~
M_target_pcb[7] => ~NO_FANOUT~
M_target_pcb[8] => ~NO_FANOUT~
M_target_pcb[9] => ~NO_FANOUT~
M_target_pcb[10] => ~NO_FANOUT~
M_target_pcb[11] => ~NO_FANOUT~
M_target_pcb[12] => ~NO_FANOUT~
M_target_pcb[13] => ~NO_FANOUT~
M_target_pcb[14] => ~NO_FANOUT~
M_target_pcb[15] => ~NO_FANOUT~
M_target_pcb[16] => ~NO_FANOUT~
M_target_pcb[17] => ~NO_FANOUT~
M_target_pcb[18] => ~NO_FANOUT~
M_target_pcb[19] => ~NO_FANOUT~
M_target_pcb[20] => ~NO_FANOUT~
M_target_pcb[21] => ~NO_FANOUT~
M_target_pcb[22] => ~NO_FANOUT~
M_target_pcb[23] => ~NO_FANOUT~
M_valid => ~NO_FANOUT~
W_dst_regnum[0] => ~NO_FANOUT~
W_dst_regnum[1] => ~NO_FANOUT~
W_dst_regnum[2] => ~NO_FANOUT~
W_dst_regnum[3] => ~NO_FANOUT~
W_dst_regnum[4] => ~NO_FANOUT~
W_iw[0] => ~NO_FANOUT~
W_iw[1] => ~NO_FANOUT~
W_iw[2] => ~NO_FANOUT~
W_iw[3] => ~NO_FANOUT~
W_iw[4] => ~NO_FANOUT~
W_iw[5] => ~NO_FANOUT~
W_iw[6] => ~NO_FANOUT~
W_iw[7] => ~NO_FANOUT~
W_iw[8] => ~NO_FANOUT~
W_iw[9] => ~NO_FANOUT~
W_iw[10] => ~NO_FANOUT~
W_iw[11] => ~NO_FANOUT~
W_iw[12] => ~NO_FANOUT~
W_iw[13] => ~NO_FANOUT~
W_iw[14] => ~NO_FANOUT~
W_iw[15] => ~NO_FANOUT~
W_iw[16] => ~NO_FANOUT~
W_iw[17] => ~NO_FANOUT~
W_iw[18] => ~NO_FANOUT~
W_iw[19] => ~NO_FANOUT~
W_iw[20] => ~NO_FANOUT~
W_iw[21] => ~NO_FANOUT~
W_iw[22] => ~NO_FANOUT~
W_iw[23] => ~NO_FANOUT~
W_iw[24] => ~NO_FANOUT~
W_iw[25] => ~NO_FANOUT~
W_iw[26] => ~NO_FANOUT~
W_iw[27] => ~NO_FANOUT~
W_iw[28] => ~NO_FANOUT~
W_iw[29] => ~NO_FANOUT~
W_iw[30] => ~NO_FANOUT~
W_iw[31] => ~NO_FANOUT~
W_iw_op[0] => ~NO_FANOUT~
W_iw_op[1] => ~NO_FANOUT~
W_iw_op[2] => ~NO_FANOUT~
W_iw_op[3] => ~NO_FANOUT~
W_iw_op[4] => ~NO_FANOUT~
W_iw_op[5] => ~NO_FANOUT~
W_iw_opx[0] => ~NO_FANOUT~
W_iw_opx[1] => ~NO_FANOUT~
W_iw_opx[2] => ~NO_FANOUT~
W_iw_opx[3] => ~NO_FANOUT~
W_iw_opx[4] => ~NO_FANOUT~
W_iw_opx[5] => ~NO_FANOUT~
W_pcb[0] => ~NO_FANOUT~
W_pcb[1] => ~NO_FANOUT~
W_pcb[2] => ~NO_FANOUT~
W_pcb[3] => ~NO_FANOUT~
W_pcb[4] => ~NO_FANOUT~
W_pcb[5] => ~NO_FANOUT~
W_pcb[6] => ~NO_FANOUT~
W_pcb[7] => ~NO_FANOUT~
W_pcb[8] => ~NO_FANOUT~
W_pcb[9] => ~NO_FANOUT~
W_pcb[10] => ~NO_FANOUT~
W_pcb[11] => ~NO_FANOUT~
W_pcb[12] => ~NO_FANOUT~
W_pcb[13] => ~NO_FANOUT~
W_pcb[14] => ~NO_FANOUT~
W_pcb[15] => ~NO_FANOUT~
W_pcb[16] => ~NO_FANOUT~
W_pcb[17] => ~NO_FANOUT~
W_pcb[18] => ~NO_FANOUT~
W_pcb[19] => ~NO_FANOUT~
W_pcb[20] => ~NO_FANOUT~
W_pcb[21] => ~NO_FANOUT~
W_pcb[22] => ~NO_FANOUT~
W_pcb[23] => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_vinst[0] => ~NO_FANOUT~
W_vinst[1] => ~NO_FANOUT~
W_vinst[2] => ~NO_FANOUT~
W_vinst[3] => ~NO_FANOUT~
W_vinst[4] => ~NO_FANOUT~
W_vinst[5] => ~NO_FANOUT~
W_vinst[6] => ~NO_FANOUT~
W_vinst[7] => ~NO_FANOUT~
W_vinst[8] => ~NO_FANOUT~
W_vinst[9] => ~NO_FANOUT~
W_vinst[10] => ~NO_FANOUT~
W_vinst[11] => ~NO_FANOUT~
W_vinst[12] => ~NO_FANOUT~
W_vinst[13] => ~NO_FANOUT~
W_vinst[14] => ~NO_FANOUT~
W_vinst[15] => ~NO_FANOUT~
W_vinst[16] => ~NO_FANOUT~
W_vinst[17] => ~NO_FANOUT~
W_vinst[18] => ~NO_FANOUT~
W_vinst[19] => ~NO_FANOUT~
W_vinst[20] => ~NO_FANOUT~
W_vinst[21] => ~NO_FANOUT~
W_vinst[22] => ~NO_FANOUT~
W_vinst[23] => ~NO_FANOUT~
W_vinst[24] => ~NO_FANOUT~
W_vinst[25] => ~NO_FANOUT~
W_vinst[26] => ~NO_FANOUT~
W_vinst[27] => ~NO_FANOUT~
W_vinst[28] => ~NO_FANOUT~
W_vinst[29] => ~NO_FANOUT~
W_vinst[30] => ~NO_FANOUT~
W_vinst[31] => ~NO_FANOUT~
W_vinst[32] => ~NO_FANOUT~
W_vinst[33] => ~NO_FANOUT~
W_vinst[34] => ~NO_FANOUT~
W_vinst[35] => ~NO_FANOUT~
W_vinst[36] => ~NO_FANOUT~
W_vinst[37] => ~NO_FANOUT~
W_vinst[38] => ~NO_FANOUT~
W_vinst[39] => ~NO_FANOUT~
W_vinst[40] => ~NO_FANOUT~
W_vinst[41] => ~NO_FANOUT~
W_vinst[42] => ~NO_FANOUT~
W_vinst[43] => ~NO_FANOUT~
W_vinst[44] => ~NO_FANOUT~
W_vinst[45] => ~NO_FANOUT~
W_vinst[46] => ~NO_FANOUT~
W_vinst[47] => ~NO_FANOUT~
W_vinst[48] => ~NO_FANOUT~
W_vinst[49] => ~NO_FANOUT~
W_vinst[50] => ~NO_FANOUT~
W_vinst[51] => ~NO_FANOUT~
W_vinst[52] => ~NO_FANOUT~
W_vinst[53] => ~NO_FANOUT~
W_vinst[54] => ~NO_FANOUT~
W_vinst[55] => ~NO_FANOUT~
W_wr_dst_reg => ~NO_FANOUT~
clk => ~NO_FANOUT~
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_address[14] => ~NO_FANOUT~
d_address[15] => ~NO_FANOUT~
d_address[16] => ~NO_FANOUT~
d_address[17] => ~NO_FANOUT~
d_address[18] => ~NO_FANOUT~
d_address[19] => ~NO_FANOUT~
d_address[20] => ~NO_FANOUT~
d_address[21] => ~NO_FANOUT~
d_address[22] => ~NO_FANOUT~
d_address[23] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_write => ~NO_FANOUT~
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_address[14] => ~NO_FANOUT~
i_address[15] => ~NO_FANOUT~
i_address[16] => ~NO_FANOUT~
i_address[17] => ~NO_FANOUT~
i_address[18] => ~NO_FANOUT~
i_address[19] => ~NO_FANOUT~
i_address[20] => ~NO_FANOUT~
i_address[21] => ~NO_FANOUT~
i_address[22] => ~NO_FANOUT~
i_address[23] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdatavalid => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
A_wr_data_filtered[0] <= A_wr_data_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[1] <= A_wr_data_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[2] <= A_wr_data_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[3] <= A_wr_data_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[4] <= A_wr_data_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[5] <= A_wr_data_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[6] <= A_wr_data_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[7] <= A_wr_data_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[8] <= A_wr_data_unfiltered[8].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[9] <= A_wr_data_unfiltered[9].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[10] <= A_wr_data_unfiltered[10].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[11] <= A_wr_data_unfiltered[11].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[12] <= A_wr_data_unfiltered[12].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[13] <= A_wr_data_unfiltered[13].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[14] <= A_wr_data_unfiltered[14].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[15] <= A_wr_data_unfiltered[15].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[16] <= A_wr_data_unfiltered[16].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[17] <= A_wr_data_unfiltered[17].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[18] <= A_wr_data_unfiltered[18].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[19] <= A_wr_data_unfiltered[19].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[20] <= A_wr_data_unfiltered[20].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[21] <= A_wr_data_unfiltered[21].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[22] <= A_wr_data_unfiltered[22].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[23] <= A_wr_data_unfiltered[23].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[24] <= A_wr_data_unfiltered[24].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[25] <= A_wr_data_unfiltered[25].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[26] <= A_wr_data_unfiltered[26].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[27] <= A_wr_data_unfiltered[27].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[28] <= A_wr_data_unfiltered[28].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[29] <= A_wr_data_unfiltered[29].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[30] <= A_wr_data_unfiltered[30].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[31] <= A_wr_data_unfiltered[31].DB_MAX_OUTPUT_PORT_TYPE
E_add_br_to_taken_history_filtered <= E_add_br_to_taken_history_unfiltered.DB_MAX_OUTPUT_PORT_TYPE
E_src1_eq_src2 <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[0] <= M_bht_ptr_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[1] <= M_bht_ptr_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[2] <= M_bht_ptr_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[3] <= M_bht_ptr_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[4] <= M_bht_ptr_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[5] <= M_bht_ptr_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[6] <= M_bht_ptr_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[7] <= M_bht_ptr_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_data_filtered[0] <= M_bht_wr_data_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_data_filtered[1] <= M_bht_wr_data_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_en_filtered <= M_bht_wr_en_unfiltered.DB_MAX_OUTPUT_PORT_TYPE
test_has_ended <= <GND>


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram
wren_a => altsyncram_qed1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_qed1:auto_generated.rden_b
data_a[0] => altsyncram_qed1:auto_generated.data_a[0]
data_a[1] => altsyncram_qed1:auto_generated.data_a[1]
data_a[2] => altsyncram_qed1:auto_generated.data_a[2]
data_a[3] => altsyncram_qed1:auto_generated.data_a[3]
data_a[4] => altsyncram_qed1:auto_generated.data_a[4]
data_a[5] => altsyncram_qed1:auto_generated.data_a[5]
data_a[6] => altsyncram_qed1:auto_generated.data_a[6]
data_a[7] => altsyncram_qed1:auto_generated.data_a[7]
data_a[8] => altsyncram_qed1:auto_generated.data_a[8]
data_a[9] => altsyncram_qed1:auto_generated.data_a[9]
data_a[10] => altsyncram_qed1:auto_generated.data_a[10]
data_a[11] => altsyncram_qed1:auto_generated.data_a[11]
data_a[12] => altsyncram_qed1:auto_generated.data_a[12]
data_a[13] => altsyncram_qed1:auto_generated.data_a[13]
data_a[14] => altsyncram_qed1:auto_generated.data_a[14]
data_a[15] => altsyncram_qed1:auto_generated.data_a[15]
data_a[16] => altsyncram_qed1:auto_generated.data_a[16]
data_a[17] => altsyncram_qed1:auto_generated.data_a[17]
data_a[18] => altsyncram_qed1:auto_generated.data_a[18]
data_a[19] => altsyncram_qed1:auto_generated.data_a[19]
data_a[20] => altsyncram_qed1:auto_generated.data_a[20]
data_a[21] => altsyncram_qed1:auto_generated.data_a[21]
data_a[22] => altsyncram_qed1:auto_generated.data_a[22]
data_a[23] => altsyncram_qed1:auto_generated.data_a[23]
data_a[24] => altsyncram_qed1:auto_generated.data_a[24]
data_a[25] => altsyncram_qed1:auto_generated.data_a[25]
data_a[26] => altsyncram_qed1:auto_generated.data_a[26]
data_a[27] => altsyncram_qed1:auto_generated.data_a[27]
data_a[28] => altsyncram_qed1:auto_generated.data_a[28]
data_a[29] => altsyncram_qed1:auto_generated.data_a[29]
data_a[30] => altsyncram_qed1:auto_generated.data_a[30]
data_a[31] => altsyncram_qed1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_qed1:auto_generated.address_a[0]
address_a[1] => altsyncram_qed1:auto_generated.address_a[1]
address_a[2] => altsyncram_qed1:auto_generated.address_a[2]
address_a[3] => altsyncram_qed1:auto_generated.address_a[3]
address_a[4] => altsyncram_qed1:auto_generated.address_a[4]
address_a[5] => altsyncram_qed1:auto_generated.address_a[5]
address_a[6] => altsyncram_qed1:auto_generated.address_a[6]
address_a[7] => altsyncram_qed1:auto_generated.address_a[7]
address_a[8] => altsyncram_qed1:auto_generated.address_a[8]
address_a[9] => altsyncram_qed1:auto_generated.address_a[9]
address_b[0] => altsyncram_qed1:auto_generated.address_b[0]
address_b[1] => altsyncram_qed1:auto_generated.address_b[1]
address_b[2] => altsyncram_qed1:auto_generated.address_b[2]
address_b[3] => altsyncram_qed1:auto_generated.address_b[3]
address_b[4] => altsyncram_qed1:auto_generated.address_b[4]
address_b[5] => altsyncram_qed1:auto_generated.address_b[5]
address_b[6] => altsyncram_qed1:auto_generated.address_b[6]
address_b[7] => altsyncram_qed1:auto_generated.address_b[7]
address_b[8] => altsyncram_qed1:auto_generated.address_b[8]
address_b[9] => altsyncram_qed1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qed1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_qed1:auto_generated.q_b[0]
q_b[1] <= altsyncram_qed1:auto_generated.q_b[1]
q_b[2] <= altsyncram_qed1:auto_generated.q_b[2]
q_b[3] <= altsyncram_qed1:auto_generated.q_b[3]
q_b[4] <= altsyncram_qed1:auto_generated.q_b[4]
q_b[5] <= altsyncram_qed1:auto_generated.q_b[5]
q_b[6] <= altsyncram_qed1:auto_generated.q_b[6]
q_b[7] <= altsyncram_qed1:auto_generated.q_b[7]
q_b[8] <= altsyncram_qed1:auto_generated.q_b[8]
q_b[9] <= altsyncram_qed1:auto_generated.q_b[9]
q_b[10] <= altsyncram_qed1:auto_generated.q_b[10]
q_b[11] <= altsyncram_qed1:auto_generated.q_b[11]
q_b[12] <= altsyncram_qed1:auto_generated.q_b[12]
q_b[13] <= altsyncram_qed1:auto_generated.q_b[13]
q_b[14] <= altsyncram_qed1:auto_generated.q_b[14]
q_b[15] <= altsyncram_qed1:auto_generated.q_b[15]
q_b[16] <= altsyncram_qed1:auto_generated.q_b[16]
q_b[17] <= altsyncram_qed1:auto_generated.q_b[17]
q_b[18] <= altsyncram_qed1:auto_generated.q_b[18]
q_b[19] <= altsyncram_qed1:auto_generated.q_b[19]
q_b[20] <= altsyncram_qed1:auto_generated.q_b[20]
q_b[21] <= altsyncram_qed1:auto_generated.q_b[21]
q_b[22] <= altsyncram_qed1:auto_generated.q_b[22]
q_b[23] <= altsyncram_qed1:auto_generated.q_b[23]
q_b[24] <= altsyncram_qed1:auto_generated.q_b[24]
q_b[25] <= altsyncram_qed1:auto_generated.q_b[25]
q_b[26] <= altsyncram_qed1:auto_generated.q_b[26]
q_b[27] <= altsyncram_qed1:auto_generated.q_b[27]
q_b[28] <= altsyncram_qed1:auto_generated.q_b[28]
q_b[29] <= altsyncram_qed1:auto_generated.q_b[29]
q_b[30] <= altsyncram_qed1:auto_generated.q_b[30]
q_b[31] <= altsyncram_qed1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram
wren_a => altsyncram_b5g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_b5g1:auto_generated.rden_b
data_a[0] => altsyncram_b5g1:auto_generated.data_a[0]
data_a[1] => altsyncram_b5g1:auto_generated.data_a[1]
data_a[2] => altsyncram_b5g1:auto_generated.data_a[2]
data_a[3] => altsyncram_b5g1:auto_generated.data_a[3]
data_a[4] => altsyncram_b5g1:auto_generated.data_a[4]
data_a[5] => altsyncram_b5g1:auto_generated.data_a[5]
data_a[6] => altsyncram_b5g1:auto_generated.data_a[6]
data_a[7] => altsyncram_b5g1:auto_generated.data_a[7]
data_a[8] => altsyncram_b5g1:auto_generated.data_a[8]
data_a[9] => altsyncram_b5g1:auto_generated.data_a[9]
data_a[10] => altsyncram_b5g1:auto_generated.data_a[10]
data_a[11] => altsyncram_b5g1:auto_generated.data_a[11]
data_a[12] => altsyncram_b5g1:auto_generated.data_a[12]
data_a[13] => altsyncram_b5g1:auto_generated.data_a[13]
data_a[14] => altsyncram_b5g1:auto_generated.data_a[14]
data_a[15] => altsyncram_b5g1:auto_generated.data_a[15]
data_a[16] => altsyncram_b5g1:auto_generated.data_a[16]
data_a[17] => altsyncram_b5g1:auto_generated.data_a[17]
data_a[18] => altsyncram_b5g1:auto_generated.data_a[18]
data_a[19] => altsyncram_b5g1:auto_generated.data_a[19]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
address_a[0] => altsyncram_b5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_b5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_b5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_b5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_b5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_b5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_b5g1:auto_generated.address_a[6]
address_b[0] => altsyncram_b5g1:auto_generated.address_b[0]
address_b[1] => altsyncram_b5g1:auto_generated.address_b[1]
address_b[2] => altsyncram_b5g1:auto_generated.address_b[2]
address_b[3] => altsyncram_b5g1:auto_generated.address_b[3]
address_b[4] => altsyncram_b5g1:auto_generated.address_b[4]
address_b[5] => altsyncram_b5g1:auto_generated.address_b[5]
address_b[6] => altsyncram_b5g1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_b[0] <= altsyncram_b5g1:auto_generated.q_b[0]
q_b[1] <= altsyncram_b5g1:auto_generated.q_b[1]
q_b[2] <= altsyncram_b5g1:auto_generated.q_b[2]
q_b[3] <= altsyncram_b5g1:auto_generated.q_b[3]
q_b[4] <= altsyncram_b5g1:auto_generated.q_b[4]
q_b[5] <= altsyncram_b5g1:auto_generated.q_b[5]
q_b[6] <= altsyncram_b5g1:auto_generated.q_b[6]
q_b[7] <= altsyncram_b5g1:auto_generated.q_b[7]
q_b[8] <= altsyncram_b5g1:auto_generated.q_b[8]
q_b[9] <= altsyncram_b5g1:auto_generated.q_b[9]
q_b[10] <= altsyncram_b5g1:auto_generated.q_b[10]
q_b[11] <= altsyncram_b5g1:auto_generated.q_b[11]
q_b[12] <= altsyncram_b5g1:auto_generated.q_b[12]
q_b[13] <= altsyncram_b5g1:auto_generated.q_b[13]
q_b[14] <= altsyncram_b5g1:auto_generated.q_b[14]
q_b[15] <= altsyncram_b5g1:auto_generated.q_b[15]
q_b[16] <= altsyncram_b5g1:auto_generated.q_b[16]
q_b[17] <= altsyncram_b5g1:auto_generated.q_b[17]
q_b[18] <= altsyncram_b5g1:auto_generated.q_b[18]
q_b[19] <= altsyncram_b5g1:auto_generated.q_b[19]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_b5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram
wren_a => altsyncram_8pf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_8pf1:auto_generated.rden_b
data_a[0] => altsyncram_8pf1:auto_generated.data_a[0]
data_a[1] => altsyncram_8pf1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_8pf1:auto_generated.address_a[0]
address_a[1] => altsyncram_8pf1:auto_generated.address_a[1]
address_a[2] => altsyncram_8pf1:auto_generated.address_a[2]
address_a[3] => altsyncram_8pf1:auto_generated.address_a[3]
address_a[4] => altsyncram_8pf1:auto_generated.address_a[4]
address_a[5] => altsyncram_8pf1:auto_generated.address_a[5]
address_a[6] => altsyncram_8pf1:auto_generated.address_a[6]
address_a[7] => altsyncram_8pf1:auto_generated.address_a[7]
address_b[0] => altsyncram_8pf1:auto_generated.address_b[0]
address_b[1] => altsyncram_8pf1:auto_generated.address_b[1]
address_b[2] => altsyncram_8pf1:auto_generated.address_b[2]
address_b[3] => altsyncram_8pf1:auto_generated.address_b[3]
address_b[4] => altsyncram_8pf1:auto_generated.address_b[4]
address_b[5] => altsyncram_8pf1:auto_generated.address_b[5]
address_b[6] => altsyncram_8pf1:auto_generated.address_b[6]
address_b[7] => altsyncram_8pf1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8pf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altsyncram_8pf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_8pf1:auto_generated.q_b[1]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram
wren_a => altsyncram_87f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_87f1:auto_generated.data_a[0]
data_a[1] => altsyncram_87f1:auto_generated.data_a[1]
data_a[2] => altsyncram_87f1:auto_generated.data_a[2]
data_a[3] => altsyncram_87f1:auto_generated.data_a[3]
data_a[4] => altsyncram_87f1:auto_generated.data_a[4]
data_a[5] => altsyncram_87f1:auto_generated.data_a[5]
data_a[6] => altsyncram_87f1:auto_generated.data_a[6]
data_a[7] => altsyncram_87f1:auto_generated.data_a[7]
data_a[8] => altsyncram_87f1:auto_generated.data_a[8]
data_a[9] => altsyncram_87f1:auto_generated.data_a[9]
data_a[10] => altsyncram_87f1:auto_generated.data_a[10]
data_a[11] => altsyncram_87f1:auto_generated.data_a[11]
data_a[12] => altsyncram_87f1:auto_generated.data_a[12]
data_a[13] => altsyncram_87f1:auto_generated.data_a[13]
data_a[14] => altsyncram_87f1:auto_generated.data_a[14]
data_a[15] => altsyncram_87f1:auto_generated.data_a[15]
data_a[16] => altsyncram_87f1:auto_generated.data_a[16]
data_a[17] => altsyncram_87f1:auto_generated.data_a[17]
data_a[18] => altsyncram_87f1:auto_generated.data_a[18]
data_a[19] => altsyncram_87f1:auto_generated.data_a[19]
data_a[20] => altsyncram_87f1:auto_generated.data_a[20]
data_a[21] => altsyncram_87f1:auto_generated.data_a[21]
data_a[22] => altsyncram_87f1:auto_generated.data_a[22]
data_a[23] => altsyncram_87f1:auto_generated.data_a[23]
data_a[24] => altsyncram_87f1:auto_generated.data_a[24]
data_a[25] => altsyncram_87f1:auto_generated.data_a[25]
data_a[26] => altsyncram_87f1:auto_generated.data_a[26]
data_a[27] => altsyncram_87f1:auto_generated.data_a[27]
data_a[28] => altsyncram_87f1:auto_generated.data_a[28]
data_a[29] => altsyncram_87f1:auto_generated.data_a[29]
data_a[30] => altsyncram_87f1:auto_generated.data_a[30]
data_a[31] => altsyncram_87f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_87f1:auto_generated.address_a[0]
address_a[1] => altsyncram_87f1:auto_generated.address_a[1]
address_a[2] => altsyncram_87f1:auto_generated.address_a[2]
address_a[3] => altsyncram_87f1:auto_generated.address_a[3]
address_a[4] => altsyncram_87f1:auto_generated.address_a[4]
address_b[0] => altsyncram_87f1:auto_generated.address_b[0]
address_b[1] => altsyncram_87f1:auto_generated.address_b[1]
address_b[2] => altsyncram_87f1:auto_generated.address_b[2]
address_b[3] => altsyncram_87f1:auto_generated.address_b[3]
address_b[4] => altsyncram_87f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_87f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_87f1:auto_generated.q_b[0]
q_b[1] <= altsyncram_87f1:auto_generated.q_b[1]
q_b[2] <= altsyncram_87f1:auto_generated.q_b[2]
q_b[3] <= altsyncram_87f1:auto_generated.q_b[3]
q_b[4] <= altsyncram_87f1:auto_generated.q_b[4]
q_b[5] <= altsyncram_87f1:auto_generated.q_b[5]
q_b[6] <= altsyncram_87f1:auto_generated.q_b[6]
q_b[7] <= altsyncram_87f1:auto_generated.q_b[7]
q_b[8] <= altsyncram_87f1:auto_generated.q_b[8]
q_b[9] <= altsyncram_87f1:auto_generated.q_b[9]
q_b[10] <= altsyncram_87f1:auto_generated.q_b[10]
q_b[11] <= altsyncram_87f1:auto_generated.q_b[11]
q_b[12] <= altsyncram_87f1:auto_generated.q_b[12]
q_b[13] <= altsyncram_87f1:auto_generated.q_b[13]
q_b[14] <= altsyncram_87f1:auto_generated.q_b[14]
q_b[15] <= altsyncram_87f1:auto_generated.q_b[15]
q_b[16] <= altsyncram_87f1:auto_generated.q_b[16]
q_b[17] <= altsyncram_87f1:auto_generated.q_b[17]
q_b[18] <= altsyncram_87f1:auto_generated.q_b[18]
q_b[19] <= altsyncram_87f1:auto_generated.q_b[19]
q_b[20] <= altsyncram_87f1:auto_generated.q_b[20]
q_b[21] <= altsyncram_87f1:auto_generated.q_b[21]
q_b[22] <= altsyncram_87f1:auto_generated.q_b[22]
q_b[23] <= altsyncram_87f1:auto_generated.q_b[23]
q_b[24] <= altsyncram_87f1:auto_generated.q_b[24]
q_b[25] <= altsyncram_87f1:auto_generated.q_b[25]
q_b[26] <= altsyncram_87f1:auto_generated.q_b[26]
q_b[27] <= altsyncram_87f1:auto_generated.q_b[27]
q_b[28] <= altsyncram_87f1:auto_generated.q_b[28]
q_b[29] <= altsyncram_87f1:auto_generated.q_b[29]
q_b[30] <= altsyncram_87f1:auto_generated.q_b[30]
q_b[31] <= altsyncram_87f1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram
wren_a => altsyncram_97f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_97f1:auto_generated.data_a[0]
data_a[1] => altsyncram_97f1:auto_generated.data_a[1]
data_a[2] => altsyncram_97f1:auto_generated.data_a[2]
data_a[3] => altsyncram_97f1:auto_generated.data_a[3]
data_a[4] => altsyncram_97f1:auto_generated.data_a[4]
data_a[5] => altsyncram_97f1:auto_generated.data_a[5]
data_a[6] => altsyncram_97f1:auto_generated.data_a[6]
data_a[7] => altsyncram_97f1:auto_generated.data_a[7]
data_a[8] => altsyncram_97f1:auto_generated.data_a[8]
data_a[9] => altsyncram_97f1:auto_generated.data_a[9]
data_a[10] => altsyncram_97f1:auto_generated.data_a[10]
data_a[11] => altsyncram_97f1:auto_generated.data_a[11]
data_a[12] => altsyncram_97f1:auto_generated.data_a[12]
data_a[13] => altsyncram_97f1:auto_generated.data_a[13]
data_a[14] => altsyncram_97f1:auto_generated.data_a[14]
data_a[15] => altsyncram_97f1:auto_generated.data_a[15]
data_a[16] => altsyncram_97f1:auto_generated.data_a[16]
data_a[17] => altsyncram_97f1:auto_generated.data_a[17]
data_a[18] => altsyncram_97f1:auto_generated.data_a[18]
data_a[19] => altsyncram_97f1:auto_generated.data_a[19]
data_a[20] => altsyncram_97f1:auto_generated.data_a[20]
data_a[21] => altsyncram_97f1:auto_generated.data_a[21]
data_a[22] => altsyncram_97f1:auto_generated.data_a[22]
data_a[23] => altsyncram_97f1:auto_generated.data_a[23]
data_a[24] => altsyncram_97f1:auto_generated.data_a[24]
data_a[25] => altsyncram_97f1:auto_generated.data_a[25]
data_a[26] => altsyncram_97f1:auto_generated.data_a[26]
data_a[27] => altsyncram_97f1:auto_generated.data_a[27]
data_a[28] => altsyncram_97f1:auto_generated.data_a[28]
data_a[29] => altsyncram_97f1:auto_generated.data_a[29]
data_a[30] => altsyncram_97f1:auto_generated.data_a[30]
data_a[31] => altsyncram_97f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_97f1:auto_generated.address_a[0]
address_a[1] => altsyncram_97f1:auto_generated.address_a[1]
address_a[2] => altsyncram_97f1:auto_generated.address_a[2]
address_a[3] => altsyncram_97f1:auto_generated.address_a[3]
address_a[4] => altsyncram_97f1:auto_generated.address_a[4]
address_b[0] => altsyncram_97f1:auto_generated.address_b[0]
address_b[1] => altsyncram_97f1:auto_generated.address_b[1]
address_b[2] => altsyncram_97f1:auto_generated.address_b[2]
address_b[3] => altsyncram_97f1:auto_generated.address_b[3]
address_b[4] => altsyncram_97f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_97f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_97f1:auto_generated.q_b[0]
q_b[1] <= altsyncram_97f1:auto_generated.q_b[1]
q_b[2] <= altsyncram_97f1:auto_generated.q_b[2]
q_b[3] <= altsyncram_97f1:auto_generated.q_b[3]
q_b[4] <= altsyncram_97f1:auto_generated.q_b[4]
q_b[5] <= altsyncram_97f1:auto_generated.q_b[5]
q_b[6] <= altsyncram_97f1:auto_generated.q_b[6]
q_b[7] <= altsyncram_97f1:auto_generated.q_b[7]
q_b[8] <= altsyncram_97f1:auto_generated.q_b[8]
q_b[9] <= altsyncram_97f1:auto_generated.q_b[9]
q_b[10] <= altsyncram_97f1:auto_generated.q_b[10]
q_b[11] <= altsyncram_97f1:auto_generated.q_b[11]
q_b[12] <= altsyncram_97f1:auto_generated.q_b[12]
q_b[13] <= altsyncram_97f1:auto_generated.q_b[13]
q_b[14] <= altsyncram_97f1:auto_generated.q_b[14]
q_b[15] <= altsyncram_97f1:auto_generated.q_b[15]
q_b[16] <= altsyncram_97f1:auto_generated.q_b[16]
q_b[17] <= altsyncram_97f1:auto_generated.q_b[17]
q_b[18] <= altsyncram_97f1:auto_generated.q_b[18]
q_b[19] <= altsyncram_97f1:auto_generated.q_b[19]
q_b[20] <= altsyncram_97f1:auto_generated.q_b[20]
q_b[21] <= altsyncram_97f1:auto_generated.q_b[21]
q_b[22] <= altsyncram_97f1:auto_generated.q_b[22]
q_b[23] <= altsyncram_97f1:auto_generated.q_b[23]
q_b[24] <= altsyncram_97f1:auto_generated.q_b[24]
q_b[25] <= altsyncram_97f1:auto_generated.q_b[25]
q_b[26] <= altsyncram_97f1:auto_generated.q_b[26]
q_b[27] <= altsyncram_97f1:auto_generated.q_b[27]
q_b[28] <= altsyncram_97f1:auto_generated.q_b[28]
q_b[29] <= altsyncram_97f1:auto_generated.q_b[29]
q_b[30] <= altsyncram_97f1:auto_generated.q_b[30]
q_b[31] <= altsyncram_97f1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
clock0 => clock0.IN1
clock1 => clock1.IN1
clocken0 => clocken0.IN1
clocken1 => clocken1.IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:the_altsyncram.q_a
q_a[1] <= altsyncram:the_altsyncram.q_a
q_a[2] <= altsyncram:the_altsyncram.q_a
q_a[3] <= altsyncram:the_altsyncram.q_a
q_a[4] <= altsyncram:the_altsyncram.q_a
q_a[5] <= altsyncram:the_altsyncram.q_a
q_a[6] <= altsyncram:the_altsyncram.q_a
q_a[7] <= altsyncram:the_altsyncram.q_a
q_a[8] <= altsyncram:the_altsyncram.q_a
q_a[9] <= altsyncram:the_altsyncram.q_a
q_a[10] <= altsyncram:the_altsyncram.q_a
q_a[11] <= altsyncram:the_altsyncram.q_a
q_a[12] <= altsyncram:the_altsyncram.q_a
q_a[13] <= altsyncram:the_altsyncram.q_a
q_a[14] <= altsyncram:the_altsyncram.q_a
q_b[0] <= altsyncram:the_altsyncram.q_b
q_b[1] <= altsyncram:the_altsyncram.q_b
q_b[2] <= altsyncram:the_altsyncram.q_b
q_b[3] <= altsyncram:the_altsyncram.q_b
q_b[4] <= altsyncram:the_altsyncram.q_b
q_b[5] <= altsyncram:the_altsyncram.q_b
q_b[6] <= altsyncram:the_altsyncram.q_b
q_b[7] <= altsyncram:the_altsyncram.q_b
q_b[8] <= altsyncram:the_altsyncram.q_b
q_b[9] <= altsyncram:the_altsyncram.q_b
q_b[10] <= altsyncram:the_altsyncram.q_b
q_b[11] <= altsyncram:the_altsyncram.q_b
q_b[12] <= altsyncram:the_altsyncram.q_b
q_b[13] <= altsyncram:the_altsyncram.q_b
q_b[14] <= altsyncram:the_altsyncram.q_b


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => altsyncram_vf22:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vf22:auto_generated.data_a[0]
data_a[1] => altsyncram_vf22:auto_generated.data_a[1]
data_a[2] => altsyncram_vf22:auto_generated.data_a[2]
data_a[3] => altsyncram_vf22:auto_generated.data_a[3]
data_a[4] => altsyncram_vf22:auto_generated.data_a[4]
data_a[5] => altsyncram_vf22:auto_generated.data_a[5]
data_a[6] => altsyncram_vf22:auto_generated.data_a[6]
data_a[7] => altsyncram_vf22:auto_generated.data_a[7]
data_a[8] => altsyncram_vf22:auto_generated.data_a[8]
data_a[9] => altsyncram_vf22:auto_generated.data_a[9]
data_a[10] => altsyncram_vf22:auto_generated.data_a[10]
data_a[11] => altsyncram_vf22:auto_generated.data_a[11]
data_a[12] => altsyncram_vf22:auto_generated.data_a[12]
data_a[13] => altsyncram_vf22:auto_generated.data_a[13]
data_a[14] => altsyncram_vf22:auto_generated.data_a[14]
data_b[0] => altsyncram_vf22:auto_generated.data_b[0]
data_b[1] => altsyncram_vf22:auto_generated.data_b[1]
data_b[2] => altsyncram_vf22:auto_generated.data_b[2]
data_b[3] => altsyncram_vf22:auto_generated.data_b[3]
data_b[4] => altsyncram_vf22:auto_generated.data_b[4]
data_b[5] => altsyncram_vf22:auto_generated.data_b[5]
data_b[6] => altsyncram_vf22:auto_generated.data_b[6]
data_b[7] => altsyncram_vf22:auto_generated.data_b[7]
data_b[8] => altsyncram_vf22:auto_generated.data_b[8]
data_b[9] => altsyncram_vf22:auto_generated.data_b[9]
data_b[10] => altsyncram_vf22:auto_generated.data_b[10]
data_b[11] => altsyncram_vf22:auto_generated.data_b[11]
data_b[12] => altsyncram_vf22:auto_generated.data_b[12]
data_b[13] => altsyncram_vf22:auto_generated.data_b[13]
data_b[14] => altsyncram_vf22:auto_generated.data_b[14]
address_a[0] => altsyncram_vf22:auto_generated.address_a[0]
address_a[1] => altsyncram_vf22:auto_generated.address_a[1]
address_a[2] => altsyncram_vf22:auto_generated.address_a[2]
address_a[3] => altsyncram_vf22:auto_generated.address_a[3]
address_a[4] => altsyncram_vf22:auto_generated.address_a[4]
address_a[5] => altsyncram_vf22:auto_generated.address_a[5]
address_a[6] => altsyncram_vf22:auto_generated.address_a[6]
address_a[7] => altsyncram_vf22:auto_generated.address_a[7]
address_a[8] => altsyncram_vf22:auto_generated.address_a[8]
address_b[0] => altsyncram_vf22:auto_generated.address_b[0]
address_b[1] => altsyncram_vf22:auto_generated.address_b[1]
address_b[2] => altsyncram_vf22:auto_generated.address_b[2]
address_b[3] => altsyncram_vf22:auto_generated.address_b[3]
address_b[4] => altsyncram_vf22:auto_generated.address_b[4]
address_b[5] => altsyncram_vf22:auto_generated.address_b[5]
address_b[6] => altsyncram_vf22:auto_generated.address_b[6]
address_b[7] => altsyncram_vf22:auto_generated.address_b[7]
address_b[8] => altsyncram_vf22:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vf22:auto_generated.clock0
clock1 => altsyncram_vf22:auto_generated.clock1
clocken0 => altsyncram_vf22:auto_generated.clocken0
clocken1 => altsyncram_vf22:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vf22:auto_generated.q_a[0]
q_a[1] <= altsyncram_vf22:auto_generated.q_a[1]
q_a[2] <= altsyncram_vf22:auto_generated.q_a[2]
q_a[3] <= altsyncram_vf22:auto_generated.q_a[3]
q_a[4] <= altsyncram_vf22:auto_generated.q_a[4]
q_a[5] <= altsyncram_vf22:auto_generated.q_a[5]
q_a[6] <= altsyncram_vf22:auto_generated.q_a[6]
q_a[7] <= altsyncram_vf22:auto_generated.q_a[7]
q_a[8] <= altsyncram_vf22:auto_generated.q_a[8]
q_a[9] <= altsyncram_vf22:auto_generated.q_a[9]
q_a[10] <= altsyncram_vf22:auto_generated.q_a[10]
q_a[11] <= altsyncram_vf22:auto_generated.q_a[11]
q_a[12] <= altsyncram_vf22:auto_generated.q_a[12]
q_a[13] <= altsyncram_vf22:auto_generated.q_a[13]
q_a[14] <= altsyncram_vf22:auto_generated.q_a[14]
q_b[0] <= altsyncram_vf22:auto_generated.q_b[0]
q_b[1] <= altsyncram_vf22:auto_generated.q_b[1]
q_b[2] <= altsyncram_vf22:auto_generated.q_b[2]
q_b[3] <= altsyncram_vf22:auto_generated.q_b[3]
q_b[4] <= altsyncram_vf22:auto_generated.q_b[4]
q_b[5] <= altsyncram_vf22:auto_generated.q_b[5]
q_b[6] <= altsyncram_vf22:auto_generated.q_b[6]
q_b[7] <= altsyncram_vf22:auto_generated.q_b[7]
q_b[8] <= altsyncram_vf22:auto_generated.q_b[8]
q_b[9] <= altsyncram_vf22:auto_generated.q_b[9]
q_b[10] <= altsyncram_vf22:auto_generated.q_b[10]
q_b[11] <= altsyncram_vf22:auto_generated.q_b[11]
q_b[12] <= altsyncram_vf22:auto_generated.q_b[12]
q_b[13] <= altsyncram_vf22:auto_generated.q_b[13]
q_b[14] <= altsyncram_vf22:auto_generated.q_b[14]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_vf22:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
byteena_b[0] => byteena_b[0].IN1
byteena_b[1] => byteena_b[1].IN1
byteena_b[2] => byteena_b[2].IN1
byteena_b[3] => byteena_b[3].IN1
clock0 => clock0.IN1
clock1 => clock1.IN1
clocken0 => clocken0.IN1
clocken1 => clocken1.IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:the_altsyncram.q_a
q_a[1] <= altsyncram:the_altsyncram.q_a
q_a[2] <= altsyncram:the_altsyncram.q_a
q_a[3] <= altsyncram:the_altsyncram.q_a
q_a[4] <= altsyncram:the_altsyncram.q_a
q_a[5] <= altsyncram:the_altsyncram.q_a
q_a[6] <= altsyncram:the_altsyncram.q_a
q_a[7] <= altsyncram:the_altsyncram.q_a
q_a[8] <= altsyncram:the_altsyncram.q_a
q_a[9] <= altsyncram:the_altsyncram.q_a
q_a[10] <= altsyncram:the_altsyncram.q_a
q_a[11] <= altsyncram:the_altsyncram.q_a
q_a[12] <= altsyncram:the_altsyncram.q_a
q_a[13] <= altsyncram:the_altsyncram.q_a
q_a[14] <= altsyncram:the_altsyncram.q_a
q_a[15] <= altsyncram:the_altsyncram.q_a
q_a[16] <= altsyncram:the_altsyncram.q_a
q_a[17] <= altsyncram:the_altsyncram.q_a
q_a[18] <= altsyncram:the_altsyncram.q_a
q_a[19] <= altsyncram:the_altsyncram.q_a
q_a[20] <= altsyncram:the_altsyncram.q_a
q_a[21] <= altsyncram:the_altsyncram.q_a
q_a[22] <= altsyncram:the_altsyncram.q_a
q_a[23] <= altsyncram:the_altsyncram.q_a
q_a[24] <= altsyncram:the_altsyncram.q_a
q_a[25] <= altsyncram:the_altsyncram.q_a
q_a[26] <= altsyncram:the_altsyncram.q_a
q_a[27] <= altsyncram:the_altsyncram.q_a
q_a[28] <= altsyncram:the_altsyncram.q_a
q_a[29] <= altsyncram:the_altsyncram.q_a
q_a[30] <= altsyncram:the_altsyncram.q_a
q_a[31] <= altsyncram:the_altsyncram.q_a
q_b[0] <= altsyncram:the_altsyncram.q_b
q_b[1] <= altsyncram:the_altsyncram.q_b
q_b[2] <= altsyncram:the_altsyncram.q_b
q_b[3] <= altsyncram:the_altsyncram.q_b
q_b[4] <= altsyncram:the_altsyncram.q_b
q_b[5] <= altsyncram:the_altsyncram.q_b
q_b[6] <= altsyncram:the_altsyncram.q_b
q_b[7] <= altsyncram:the_altsyncram.q_b
q_b[8] <= altsyncram:the_altsyncram.q_b
q_b[9] <= altsyncram:the_altsyncram.q_b
q_b[10] <= altsyncram:the_altsyncram.q_b
q_b[11] <= altsyncram:the_altsyncram.q_b
q_b[12] <= altsyncram:the_altsyncram.q_b
q_b[13] <= altsyncram:the_altsyncram.q_b
q_b[14] <= altsyncram:the_altsyncram.q_b
q_b[15] <= altsyncram:the_altsyncram.q_b
q_b[16] <= altsyncram:the_altsyncram.q_b
q_b[17] <= altsyncram:the_altsyncram.q_b
q_b[18] <= altsyncram:the_altsyncram.q_b
q_b[19] <= altsyncram:the_altsyncram.q_b
q_b[20] <= altsyncram:the_altsyncram.q_b
q_b[21] <= altsyncram:the_altsyncram.q_b
q_b[22] <= altsyncram:the_altsyncram.q_b
q_b[23] <= altsyncram:the_altsyncram.q_b
q_b[24] <= altsyncram:the_altsyncram.q_b
q_b[25] <= altsyncram:the_altsyncram.q_b
q_b[26] <= altsyncram:the_altsyncram.q_b
q_b[27] <= altsyncram:the_altsyncram.q_b
q_b[28] <= altsyncram:the_altsyncram.q_b
q_b[29] <= altsyncram:the_altsyncram.q_b
q_b[30] <= altsyncram:the_altsyncram.q_b
q_b[31] <= altsyncram:the_altsyncram.q_b


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => altsyncram_a422:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_a422:auto_generated.data_a[0]
data_a[1] => altsyncram_a422:auto_generated.data_a[1]
data_a[2] => altsyncram_a422:auto_generated.data_a[2]
data_a[3] => altsyncram_a422:auto_generated.data_a[3]
data_a[4] => altsyncram_a422:auto_generated.data_a[4]
data_a[5] => altsyncram_a422:auto_generated.data_a[5]
data_a[6] => altsyncram_a422:auto_generated.data_a[6]
data_a[7] => altsyncram_a422:auto_generated.data_a[7]
data_a[8] => altsyncram_a422:auto_generated.data_a[8]
data_a[9] => altsyncram_a422:auto_generated.data_a[9]
data_a[10] => altsyncram_a422:auto_generated.data_a[10]
data_a[11] => altsyncram_a422:auto_generated.data_a[11]
data_a[12] => altsyncram_a422:auto_generated.data_a[12]
data_a[13] => altsyncram_a422:auto_generated.data_a[13]
data_a[14] => altsyncram_a422:auto_generated.data_a[14]
data_a[15] => altsyncram_a422:auto_generated.data_a[15]
data_a[16] => altsyncram_a422:auto_generated.data_a[16]
data_a[17] => altsyncram_a422:auto_generated.data_a[17]
data_a[18] => altsyncram_a422:auto_generated.data_a[18]
data_a[19] => altsyncram_a422:auto_generated.data_a[19]
data_a[20] => altsyncram_a422:auto_generated.data_a[20]
data_a[21] => altsyncram_a422:auto_generated.data_a[21]
data_a[22] => altsyncram_a422:auto_generated.data_a[22]
data_a[23] => altsyncram_a422:auto_generated.data_a[23]
data_a[24] => altsyncram_a422:auto_generated.data_a[24]
data_a[25] => altsyncram_a422:auto_generated.data_a[25]
data_a[26] => altsyncram_a422:auto_generated.data_a[26]
data_a[27] => altsyncram_a422:auto_generated.data_a[27]
data_a[28] => altsyncram_a422:auto_generated.data_a[28]
data_a[29] => altsyncram_a422:auto_generated.data_a[29]
data_a[30] => altsyncram_a422:auto_generated.data_a[30]
data_a[31] => altsyncram_a422:auto_generated.data_a[31]
data_b[0] => altsyncram_a422:auto_generated.data_b[0]
data_b[1] => altsyncram_a422:auto_generated.data_b[1]
data_b[2] => altsyncram_a422:auto_generated.data_b[2]
data_b[3] => altsyncram_a422:auto_generated.data_b[3]
data_b[4] => altsyncram_a422:auto_generated.data_b[4]
data_b[5] => altsyncram_a422:auto_generated.data_b[5]
data_b[6] => altsyncram_a422:auto_generated.data_b[6]
data_b[7] => altsyncram_a422:auto_generated.data_b[7]
data_b[8] => altsyncram_a422:auto_generated.data_b[8]
data_b[9] => altsyncram_a422:auto_generated.data_b[9]
data_b[10] => altsyncram_a422:auto_generated.data_b[10]
data_b[11] => altsyncram_a422:auto_generated.data_b[11]
data_b[12] => altsyncram_a422:auto_generated.data_b[12]
data_b[13] => altsyncram_a422:auto_generated.data_b[13]
data_b[14] => altsyncram_a422:auto_generated.data_b[14]
data_b[15] => altsyncram_a422:auto_generated.data_b[15]
data_b[16] => altsyncram_a422:auto_generated.data_b[16]
data_b[17] => altsyncram_a422:auto_generated.data_b[17]
data_b[18] => altsyncram_a422:auto_generated.data_b[18]
data_b[19] => altsyncram_a422:auto_generated.data_b[19]
data_b[20] => altsyncram_a422:auto_generated.data_b[20]
data_b[21] => altsyncram_a422:auto_generated.data_b[21]
data_b[22] => altsyncram_a422:auto_generated.data_b[22]
data_b[23] => altsyncram_a422:auto_generated.data_b[23]
data_b[24] => altsyncram_a422:auto_generated.data_b[24]
data_b[25] => altsyncram_a422:auto_generated.data_b[25]
data_b[26] => altsyncram_a422:auto_generated.data_b[26]
data_b[27] => altsyncram_a422:auto_generated.data_b[27]
data_b[28] => altsyncram_a422:auto_generated.data_b[28]
data_b[29] => altsyncram_a422:auto_generated.data_b[29]
data_b[30] => altsyncram_a422:auto_generated.data_b[30]
data_b[31] => altsyncram_a422:auto_generated.data_b[31]
address_a[0] => altsyncram_a422:auto_generated.address_a[0]
address_a[1] => altsyncram_a422:auto_generated.address_a[1]
address_a[2] => altsyncram_a422:auto_generated.address_a[2]
address_a[3] => altsyncram_a422:auto_generated.address_a[3]
address_a[4] => altsyncram_a422:auto_generated.address_a[4]
address_a[5] => altsyncram_a422:auto_generated.address_a[5]
address_a[6] => altsyncram_a422:auto_generated.address_a[6]
address_a[7] => altsyncram_a422:auto_generated.address_a[7]
address_a[8] => altsyncram_a422:auto_generated.address_a[8]
address_b[0] => altsyncram_a422:auto_generated.address_b[0]
address_b[1] => altsyncram_a422:auto_generated.address_b[1]
address_b[2] => altsyncram_a422:auto_generated.address_b[2]
address_b[3] => altsyncram_a422:auto_generated.address_b[3]
address_b[4] => altsyncram_a422:auto_generated.address_b[4]
address_b[5] => altsyncram_a422:auto_generated.address_b[5]
address_b[6] => altsyncram_a422:auto_generated.address_b[6]
address_b[7] => altsyncram_a422:auto_generated.address_b[7]
address_b[8] => altsyncram_a422:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a422:auto_generated.clock0
clock1 => altsyncram_a422:auto_generated.clock1
clocken0 => altsyncram_a422:auto_generated.clocken0
clocken1 => altsyncram_a422:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => altsyncram_a422:auto_generated.byteena_b[0]
byteena_b[1] => altsyncram_a422:auto_generated.byteena_b[1]
byteena_b[2] => altsyncram_a422:auto_generated.byteena_b[2]
byteena_b[3] => altsyncram_a422:auto_generated.byteena_b[3]
q_a[0] <= altsyncram_a422:auto_generated.q_a[0]
q_a[1] <= altsyncram_a422:auto_generated.q_a[1]
q_a[2] <= altsyncram_a422:auto_generated.q_a[2]
q_a[3] <= altsyncram_a422:auto_generated.q_a[3]
q_a[4] <= altsyncram_a422:auto_generated.q_a[4]
q_a[5] <= altsyncram_a422:auto_generated.q_a[5]
q_a[6] <= altsyncram_a422:auto_generated.q_a[6]
q_a[7] <= altsyncram_a422:auto_generated.q_a[7]
q_a[8] <= altsyncram_a422:auto_generated.q_a[8]
q_a[9] <= altsyncram_a422:auto_generated.q_a[9]
q_a[10] <= altsyncram_a422:auto_generated.q_a[10]
q_a[11] <= altsyncram_a422:auto_generated.q_a[11]
q_a[12] <= altsyncram_a422:auto_generated.q_a[12]
q_a[13] <= altsyncram_a422:auto_generated.q_a[13]
q_a[14] <= altsyncram_a422:auto_generated.q_a[14]
q_a[15] <= altsyncram_a422:auto_generated.q_a[15]
q_a[16] <= altsyncram_a422:auto_generated.q_a[16]
q_a[17] <= altsyncram_a422:auto_generated.q_a[17]
q_a[18] <= altsyncram_a422:auto_generated.q_a[18]
q_a[19] <= altsyncram_a422:auto_generated.q_a[19]
q_a[20] <= altsyncram_a422:auto_generated.q_a[20]
q_a[21] <= altsyncram_a422:auto_generated.q_a[21]
q_a[22] <= altsyncram_a422:auto_generated.q_a[22]
q_a[23] <= altsyncram_a422:auto_generated.q_a[23]
q_a[24] <= altsyncram_a422:auto_generated.q_a[24]
q_a[25] <= altsyncram_a422:auto_generated.q_a[25]
q_a[26] <= altsyncram_a422:auto_generated.q_a[26]
q_a[27] <= altsyncram_a422:auto_generated.q_a[27]
q_a[28] <= altsyncram_a422:auto_generated.q_a[28]
q_a[29] <= altsyncram_a422:auto_generated.q_a[29]
q_a[30] <= altsyncram_a422:auto_generated.q_a[30]
q_a[31] <= altsyncram_a422:auto_generated.q_a[31]
q_b[0] <= altsyncram_a422:auto_generated.q_b[0]
q_b[1] <= altsyncram_a422:auto_generated.q_b[1]
q_b[2] <= altsyncram_a422:auto_generated.q_b[2]
q_b[3] <= altsyncram_a422:auto_generated.q_b[3]
q_b[4] <= altsyncram_a422:auto_generated.q_b[4]
q_b[5] <= altsyncram_a422:auto_generated.q_b[5]
q_b[6] <= altsyncram_a422:auto_generated.q_b[6]
q_b[7] <= altsyncram_a422:auto_generated.q_b[7]
q_b[8] <= altsyncram_a422:auto_generated.q_b[8]
q_b[9] <= altsyncram_a422:auto_generated.q_b[9]
q_b[10] <= altsyncram_a422:auto_generated.q_b[10]
q_b[11] <= altsyncram_a422:auto_generated.q_b[11]
q_b[12] <= altsyncram_a422:auto_generated.q_b[12]
q_b[13] <= altsyncram_a422:auto_generated.q_b[13]
q_b[14] <= altsyncram_a422:auto_generated.q_b[14]
q_b[15] <= altsyncram_a422:auto_generated.q_b[15]
q_b[16] <= altsyncram_a422:auto_generated.q_b[16]
q_b[17] <= altsyncram_a422:auto_generated.q_b[17]
q_b[18] <= altsyncram_a422:auto_generated.q_b[18]
q_b[19] <= altsyncram_a422:auto_generated.q_b[19]
q_b[20] <= altsyncram_a422:auto_generated.q_b[20]
q_b[21] <= altsyncram_a422:auto_generated.q_b[21]
q_b[22] <= altsyncram_a422:auto_generated.q_b[22]
q_b[23] <= altsyncram_a422:auto_generated.q_b[23]
q_b[24] <= altsyncram_a422:auto_generated.q_b[24]
q_b[25] <= altsyncram_a422:auto_generated.q_b[25]
q_b[26] <= altsyncram_a422:auto_generated.q_b[26]
q_b[27] <= altsyncram_a422:auto_generated.q_b[27]
q_b[28] <= altsyncram_a422:auto_generated.q_b[28]
q_b[29] <= altsyncram_a422:auto_generated.q_b[29]
q_b[30] <= altsyncram_a422:auto_generated.q_b[30]
q_b[31] <= altsyncram_a422:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_a422:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
byteena_b[0] => ram_block1a0.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a1.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a2.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a3.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a4.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a5.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a6.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a7.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a8.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a9.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a10.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a11.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a12.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a13.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a14.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a15.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a16.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a17.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a18.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a19.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a20.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a21.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a22.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a23.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a24.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a25.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a26.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a27.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a28.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a29.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a30.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a31.PORTBBYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell
A_mul_src1[0] => A_mul_src1[0].IN1
A_mul_src1[1] => A_mul_src1[1].IN1
A_mul_src1[2] => A_mul_src1[2].IN1
A_mul_src1[3] => A_mul_src1[3].IN1
A_mul_src1[4] => A_mul_src1[4].IN1
A_mul_src1[5] => A_mul_src1[5].IN1
A_mul_src1[6] => A_mul_src1[6].IN1
A_mul_src1[7] => A_mul_src1[7].IN1
A_mul_src1[8] => A_mul_src1[8].IN1
A_mul_src1[9] => A_mul_src1[9].IN1
A_mul_src1[10] => A_mul_src1[10].IN1
A_mul_src1[11] => A_mul_src1[11].IN1
A_mul_src1[12] => A_mul_src1[12].IN1
A_mul_src1[13] => A_mul_src1[13].IN1
A_mul_src1[14] => A_mul_src1[14].IN1
A_mul_src1[15] => A_mul_src1[15].IN1
A_mul_src1[16] => A_mul_src1[16].IN1
A_mul_src1[17] => A_mul_src1[17].IN1
A_mul_src1[18] => A_mul_src1[18].IN1
A_mul_src1[19] => A_mul_src1[19].IN1
A_mul_src1[20] => A_mul_src1[20].IN1
A_mul_src1[21] => A_mul_src1[21].IN1
A_mul_src1[22] => A_mul_src1[22].IN1
A_mul_src1[23] => A_mul_src1[23].IN1
A_mul_src1[24] => A_mul_src1[24].IN1
A_mul_src1[25] => A_mul_src1[25].IN1
A_mul_src1[26] => A_mul_src1[26].IN1
A_mul_src1[27] => A_mul_src1[27].IN1
A_mul_src1[28] => A_mul_src1[28].IN1
A_mul_src1[29] => A_mul_src1[29].IN1
A_mul_src1[30] => A_mul_src1[30].IN1
A_mul_src1[31] => A_mul_src1[31].IN1
A_mul_src2[0] => A_mul_src2[0].IN2
A_mul_src2[1] => A_mul_src2[1].IN2
A_mul_src2[2] => A_mul_src2[2].IN2
A_mul_src2[3] => A_mul_src2[3].IN2
A_mul_src2[4] => A_mul_src2[4].IN2
A_mul_src2[5] => A_mul_src2[5].IN2
A_mul_src2[6] => A_mul_src2[6].IN2
A_mul_src2[7] => A_mul_src2[7].IN2
A_mul_src2[8] => A_mul_src2[8].IN2
A_mul_src2[9] => A_mul_src2[9].IN2
A_mul_src2[10] => A_mul_src2[10].IN2
A_mul_src2[11] => A_mul_src2[11].IN2
A_mul_src2[12] => A_mul_src2[12].IN2
A_mul_src2[13] => A_mul_src2[13].IN2
A_mul_src2[14] => A_mul_src2[14].IN2
A_mul_src2[15] => A_mul_src2[15].IN2
A_mul_src2[16] => ~NO_FANOUT~
A_mul_src2[17] => ~NO_FANOUT~
A_mul_src2[18] => ~NO_FANOUT~
A_mul_src2[19] => ~NO_FANOUT~
A_mul_src2[20] => ~NO_FANOUT~
A_mul_src2[21] => ~NO_FANOUT~
A_mul_src2[22] => ~NO_FANOUT~
A_mul_src2[23] => ~NO_FANOUT~
A_mul_src2[24] => ~NO_FANOUT~
A_mul_src2[25] => ~NO_FANOUT~
A_mul_src2[26] => ~NO_FANOUT~
A_mul_src2[27] => ~NO_FANOUT~
A_mul_src2[28] => ~NO_FANOUT~
A_mul_src2[29] => ~NO_FANOUT~
A_mul_src2[30] => ~NO_FANOUT~
A_mul_src2[31] => ~NO_FANOUT~
clk => clk.IN2
reset_n => mul_clr.IN2
A_mul_cell_result[0] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[1] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[2] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[3] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[4] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[5] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[6] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[7] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[8] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[9] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[10] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[11] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[12] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[13] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[14] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[15] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_4cr2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_4cr2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_4cr2:auto_generated.dataa[0]
dataa[1] => mult_add_4cr2:auto_generated.dataa[1]
dataa[2] => mult_add_4cr2:auto_generated.dataa[2]
dataa[3] => mult_add_4cr2:auto_generated.dataa[3]
dataa[4] => mult_add_4cr2:auto_generated.dataa[4]
dataa[5] => mult_add_4cr2:auto_generated.dataa[5]
dataa[6] => mult_add_4cr2:auto_generated.dataa[6]
dataa[7] => mult_add_4cr2:auto_generated.dataa[7]
dataa[8] => mult_add_4cr2:auto_generated.dataa[8]
dataa[9] => mult_add_4cr2:auto_generated.dataa[9]
dataa[10] => mult_add_4cr2:auto_generated.dataa[10]
dataa[11] => mult_add_4cr2:auto_generated.dataa[11]
dataa[12] => mult_add_4cr2:auto_generated.dataa[12]
dataa[13] => mult_add_4cr2:auto_generated.dataa[13]
dataa[14] => mult_add_4cr2:auto_generated.dataa[14]
dataa[15] => mult_add_4cr2:auto_generated.dataa[15]
datab[0] => mult_add_4cr2:auto_generated.datab[0]
datab[1] => mult_add_4cr2:auto_generated.datab[1]
datab[2] => mult_add_4cr2:auto_generated.datab[2]
datab[3] => mult_add_4cr2:auto_generated.datab[3]
datab[4] => mult_add_4cr2:auto_generated.datab[4]
datab[5] => mult_add_4cr2:auto_generated.datab[5]
datab[6] => mult_add_4cr2:auto_generated.datab[6]
datab[7] => mult_add_4cr2:auto_generated.datab[7]
datab[8] => mult_add_4cr2:auto_generated.datab[8]
datab[9] => mult_add_4cr2:auto_generated.datab[9]
datab[10] => mult_add_4cr2:auto_generated.datab[10]
datab[11] => mult_add_4cr2:auto_generated.datab[11]
datab[12] => mult_add_4cr2:auto_generated.datab[12]
datab[13] => mult_add_4cr2:auto_generated.datab[13]
datab[14] => mult_add_4cr2:auto_generated.datab[14]
datab[15] => mult_add_4cr2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_4cr2:auto_generated.result[0]
result[1] <= mult_add_4cr2:auto_generated.result[1]
result[2] <= mult_add_4cr2:auto_generated.result[2]
result[3] <= mult_add_4cr2:auto_generated.result[3]
result[4] <= mult_add_4cr2:auto_generated.result[4]
result[5] <= mult_add_4cr2:auto_generated.result[5]
result[6] <= mult_add_4cr2:auto_generated.result[6]
result[7] <= mult_add_4cr2:auto_generated.result[7]
result[8] <= mult_add_4cr2:auto_generated.result[8]
result[9] <= mult_add_4cr2:auto_generated.result[9]
result[10] <= mult_add_4cr2:auto_generated.result[10]
result[11] <= mult_add_4cr2:auto_generated.result[11]
result[12] <= mult_add_4cr2:auto_generated.result[12]
result[13] <= mult_add_4cr2:auto_generated.result[13]
result[14] <= mult_add_4cr2:auto_generated.result[14]
result[15] <= mult_add_4cr2:auto_generated.result[15]
result[16] <= mult_add_4cr2:auto_generated.result[16]
result[17] <= mult_add_4cr2:auto_generated.result[17]
result[18] <= mult_add_4cr2:auto_generated.result[18]
result[19] <= mult_add_4cr2:auto_generated.result[19]
result[20] <= mult_add_4cr2:auto_generated.result[20]
result[21] <= mult_add_4cr2:auto_generated.result[21]
result[22] <= mult_add_4cr2:auto_generated.result[22]
result[23] <= mult_add_4cr2:auto_generated.result[23]
result[24] <= mult_add_4cr2:auto_generated.result[24]
result[25] <= mult_add_4cr2:auto_generated.result[25]
result[26] <= mult_add_4cr2:auto_generated.result[26]
result[27] <= mult_add_4cr2:auto_generated.result[27]
result[28] <= mult_add_4cr2:auto_generated.result[28]
result[29] <= mult_add_4cr2:auto_generated.result[29]
result[30] <= mult_add_4cr2:auto_generated.result[30]
result[31] <= mult_add_4cr2:auto_generated.result[31]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated
aclr0 => ded_mult_2o81:ded_mult1.aclr[0]
clock0 => ded_mult_2o81:ded_mult1.clock[0]
dataa[0] => ded_mult_2o81:ded_mult1.dataa[0]
dataa[1] => ded_mult_2o81:ded_mult1.dataa[1]
dataa[2] => ded_mult_2o81:ded_mult1.dataa[2]
dataa[3] => ded_mult_2o81:ded_mult1.dataa[3]
dataa[4] => ded_mult_2o81:ded_mult1.dataa[4]
dataa[5] => ded_mult_2o81:ded_mult1.dataa[5]
dataa[6] => ded_mult_2o81:ded_mult1.dataa[6]
dataa[7] => ded_mult_2o81:ded_mult1.dataa[7]
dataa[8] => ded_mult_2o81:ded_mult1.dataa[8]
dataa[9] => ded_mult_2o81:ded_mult1.dataa[9]
dataa[10] => ded_mult_2o81:ded_mult1.dataa[10]
dataa[11] => ded_mult_2o81:ded_mult1.dataa[11]
dataa[12] => ded_mult_2o81:ded_mult1.dataa[12]
dataa[13] => ded_mult_2o81:ded_mult1.dataa[13]
dataa[14] => ded_mult_2o81:ded_mult1.dataa[14]
dataa[15] => ded_mult_2o81:ded_mult1.dataa[15]
datab[0] => ded_mult_2o81:ded_mult1.datab[0]
datab[1] => ded_mult_2o81:ded_mult1.datab[1]
datab[2] => ded_mult_2o81:ded_mult1.datab[2]
datab[3] => ded_mult_2o81:ded_mult1.datab[3]
datab[4] => ded_mult_2o81:ded_mult1.datab[4]
datab[5] => ded_mult_2o81:ded_mult1.datab[5]
datab[6] => ded_mult_2o81:ded_mult1.datab[6]
datab[7] => ded_mult_2o81:ded_mult1.datab[7]
datab[8] => ded_mult_2o81:ded_mult1.datab[8]
datab[9] => ded_mult_2o81:ded_mult1.datab[9]
datab[10] => ded_mult_2o81:ded_mult1.datab[10]
datab[11] => ded_mult_2o81:ded_mult1.datab[11]
datab[12] => ded_mult_2o81:ded_mult1.datab[12]
datab[13] => ded_mult_2o81:ded_mult1.datab[13]
datab[14] => ded_mult_2o81:ded_mult1.datab[14]
datab[15] => ded_mult_2o81:ded_mult1.datab[15]
result[0] <= pre_result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pre_result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pre_result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pre_result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pre_result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pre_result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pre_result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pre_result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pre_result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pre_result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pre_result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pre_result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pre_result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pre_result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pre_result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pre_result[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pre_result[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pre_result[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pre_result[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pre_result[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pre_result[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pre_result[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pre_result[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pre_result[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pre_result[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pre_result[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pre_result[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pre_result[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pre_result[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pre_result[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pre_result[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pre_result[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_6cr2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_6cr2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_6cr2:auto_generated.dataa[0]
dataa[1] => mult_add_6cr2:auto_generated.dataa[1]
dataa[2] => mult_add_6cr2:auto_generated.dataa[2]
dataa[3] => mult_add_6cr2:auto_generated.dataa[3]
dataa[4] => mult_add_6cr2:auto_generated.dataa[4]
dataa[5] => mult_add_6cr2:auto_generated.dataa[5]
dataa[6] => mult_add_6cr2:auto_generated.dataa[6]
dataa[7] => mult_add_6cr2:auto_generated.dataa[7]
dataa[8] => mult_add_6cr2:auto_generated.dataa[8]
dataa[9] => mult_add_6cr2:auto_generated.dataa[9]
dataa[10] => mult_add_6cr2:auto_generated.dataa[10]
dataa[11] => mult_add_6cr2:auto_generated.dataa[11]
dataa[12] => mult_add_6cr2:auto_generated.dataa[12]
dataa[13] => mult_add_6cr2:auto_generated.dataa[13]
dataa[14] => mult_add_6cr2:auto_generated.dataa[14]
dataa[15] => mult_add_6cr2:auto_generated.dataa[15]
datab[0] => mult_add_6cr2:auto_generated.datab[0]
datab[1] => mult_add_6cr2:auto_generated.datab[1]
datab[2] => mult_add_6cr2:auto_generated.datab[2]
datab[3] => mult_add_6cr2:auto_generated.datab[3]
datab[4] => mult_add_6cr2:auto_generated.datab[4]
datab[5] => mult_add_6cr2:auto_generated.datab[5]
datab[6] => mult_add_6cr2:auto_generated.datab[6]
datab[7] => mult_add_6cr2:auto_generated.datab[7]
datab[8] => mult_add_6cr2:auto_generated.datab[8]
datab[9] => mult_add_6cr2:auto_generated.datab[9]
datab[10] => mult_add_6cr2:auto_generated.datab[10]
datab[11] => mult_add_6cr2:auto_generated.datab[11]
datab[12] => mult_add_6cr2:auto_generated.datab[12]
datab[13] => mult_add_6cr2:auto_generated.datab[13]
datab[14] => mult_add_6cr2:auto_generated.datab[14]
datab[15] => mult_add_6cr2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_6cr2:auto_generated.result[0]
result[1] <= mult_add_6cr2:auto_generated.result[1]
result[2] <= mult_add_6cr2:auto_generated.result[2]
result[3] <= mult_add_6cr2:auto_generated.result[3]
result[4] <= mult_add_6cr2:auto_generated.result[4]
result[5] <= mult_add_6cr2:auto_generated.result[5]
result[6] <= mult_add_6cr2:auto_generated.result[6]
result[7] <= mult_add_6cr2:auto_generated.result[7]
result[8] <= mult_add_6cr2:auto_generated.result[8]
result[9] <= mult_add_6cr2:auto_generated.result[9]
result[10] <= mult_add_6cr2:auto_generated.result[10]
result[11] <= mult_add_6cr2:auto_generated.result[11]
result[12] <= mult_add_6cr2:auto_generated.result[12]
result[13] <= mult_add_6cr2:auto_generated.result[13]
result[14] <= mult_add_6cr2:auto_generated.result[14]
result[15] <= mult_add_6cr2:auto_generated.result[15]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated
aclr0 => ded_mult_2o81:ded_mult1.aclr[0]
clock0 => ded_mult_2o81:ded_mult1.clock[0]
dataa[0] => ded_mult_2o81:ded_mult1.dataa[0]
dataa[1] => ded_mult_2o81:ded_mult1.dataa[1]
dataa[2] => ded_mult_2o81:ded_mult1.dataa[2]
dataa[3] => ded_mult_2o81:ded_mult1.dataa[3]
dataa[4] => ded_mult_2o81:ded_mult1.dataa[4]
dataa[5] => ded_mult_2o81:ded_mult1.dataa[5]
dataa[6] => ded_mult_2o81:ded_mult1.dataa[6]
dataa[7] => ded_mult_2o81:ded_mult1.dataa[7]
dataa[8] => ded_mult_2o81:ded_mult1.dataa[8]
dataa[9] => ded_mult_2o81:ded_mult1.dataa[9]
dataa[10] => ded_mult_2o81:ded_mult1.dataa[10]
dataa[11] => ded_mult_2o81:ded_mult1.dataa[11]
dataa[12] => ded_mult_2o81:ded_mult1.dataa[12]
dataa[13] => ded_mult_2o81:ded_mult1.dataa[13]
dataa[14] => ded_mult_2o81:ded_mult1.dataa[14]
dataa[15] => ded_mult_2o81:ded_mult1.dataa[15]
datab[0] => ded_mult_2o81:ded_mult1.datab[0]
datab[1] => ded_mult_2o81:ded_mult1.datab[1]
datab[2] => ded_mult_2o81:ded_mult1.datab[2]
datab[3] => ded_mult_2o81:ded_mult1.datab[3]
datab[4] => ded_mult_2o81:ded_mult1.datab[4]
datab[5] => ded_mult_2o81:ded_mult1.datab[5]
datab[6] => ded_mult_2o81:ded_mult1.datab[6]
datab[7] => ded_mult_2o81:ded_mult1.datab[7]
datab[8] => ded_mult_2o81:ded_mult1.datab[8]
datab[9] => ded_mult_2o81:ded_mult1.datab[9]
datab[10] => ded_mult_2o81:ded_mult1.datab[10]
datab[11] => ded_mult_2o81:ded_mult1.datab[11]
datab[12] => ded_mult_2o81:ded_mult1.datab[12]
datab[13] => ded_mult_2o81:ded_mult1.datab[13]
datab[14] => ded_mult_2o81:ded_mult1.datab[14]
datab[15] => ded_mult_2o81:ded_mult1.datab[15]
result[0] <= pre_result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pre_result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pre_result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pre_result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pre_result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pre_result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pre_result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pre_result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pre_result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pre_result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pre_result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pre_result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pre_result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pre_result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pre_result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pre_result[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci
A_cmp_result => A_cmp_result.IN1
A_ctrl_exception => A_ctrl_exception.IN1
A_ctrl_ld => A_ctrl_ld.IN1
A_ctrl_st => A_ctrl_st.IN1
A_en => A_en.IN2
A_mem_baddr[0] => A_mem_baddr[0].IN1
A_mem_baddr[1] => A_mem_baddr[1].IN1
A_mem_baddr[2] => A_mem_baddr[2].IN1
A_mem_baddr[3] => A_mem_baddr[3].IN1
A_mem_baddr[4] => A_mem_baddr[4].IN1
A_mem_baddr[5] => A_mem_baddr[5].IN1
A_mem_baddr[6] => A_mem_baddr[6].IN1
A_mem_baddr[7] => A_mem_baddr[7].IN1
A_mem_baddr[8] => A_mem_baddr[8].IN1
A_mem_baddr[9] => A_mem_baddr[9].IN1
A_mem_baddr[10] => A_mem_baddr[10].IN1
A_mem_baddr[11] => A_mem_baddr[11].IN1
A_mem_baddr[12] => A_mem_baddr[12].IN1
A_mem_baddr[13] => A_mem_baddr[13].IN1
A_mem_baddr[14] => A_mem_baddr[14].IN1
A_mem_baddr[15] => A_mem_baddr[15].IN1
A_mem_baddr[16] => A_mem_baddr[16].IN1
A_mem_baddr[17] => A_mem_baddr[17].IN1
A_mem_baddr[18] => A_mem_baddr[18].IN1
A_mem_baddr[19] => A_mem_baddr[19].IN1
A_mem_baddr[20] => A_mem_baddr[20].IN1
A_mem_baddr[21] => A_mem_baddr[21].IN1
A_mem_baddr[22] => A_mem_baddr[22].IN1
A_mem_baddr[23] => A_mem_baddr[23].IN1
A_op_beq => A_op_beq.IN1
A_op_bge => A_op_bge.IN1
A_op_bgeu => A_op_bgeu.IN1
A_op_blt => A_op_blt.IN1
A_op_bltu => A_op_bltu.IN1
A_op_bne => A_op_bne.IN1
A_op_br => A_op_br.IN1
A_op_bret => A_op_bret.IN1
A_op_call => A_op_call.IN1
A_op_callr => A_op_callr.IN1
A_op_eret => A_op_eret.IN1
A_op_jmp => A_op_jmp.IN1
A_op_jmpi => A_op_jmpi.IN1
A_op_ret => A_op_ret.IN1
A_pcb[0] => A_pcb[0].IN1
A_pcb[1] => A_pcb[1].IN1
A_pcb[2] => A_pcb[2].IN1
A_pcb[3] => A_pcb[3].IN1
A_pcb[4] => A_pcb[4].IN1
A_pcb[5] => A_pcb[5].IN1
A_pcb[6] => A_pcb[6].IN1
A_pcb[7] => A_pcb[7].IN1
A_pcb[8] => A_pcb[8].IN1
A_pcb[9] => A_pcb[9].IN1
A_pcb[10] => A_pcb[10].IN1
A_pcb[11] => A_pcb[11].IN1
A_pcb[12] => A_pcb[12].IN1
A_pcb[13] => A_pcb[13].IN1
A_pcb[14] => A_pcb[14].IN1
A_pcb[15] => A_pcb[15].IN1
A_pcb[16] => A_pcb[16].IN1
A_pcb[17] => A_pcb[17].IN1
A_pcb[18] => A_pcb[18].IN1
A_pcb[19] => A_pcb[19].IN1
A_pcb[20] => A_pcb[20].IN1
A_pcb[21] => A_pcb[21].IN1
A_pcb[22] => A_pcb[22].IN1
A_pcb[23] => A_pcb[23].IN1
A_st_data[0] => A_st_data[0].IN1
A_st_data[1] => A_st_data[1].IN1
A_st_data[2] => A_st_data[2].IN1
A_st_data[3] => A_st_data[3].IN1
A_st_data[4] => A_st_data[4].IN1
A_st_data[5] => A_st_data[5].IN1
A_st_data[6] => A_st_data[6].IN1
A_st_data[7] => A_st_data[7].IN1
A_st_data[8] => A_st_data[8].IN1
A_st_data[9] => A_st_data[9].IN1
A_st_data[10] => A_st_data[10].IN1
A_st_data[11] => A_st_data[11].IN1
A_st_data[12] => A_st_data[12].IN1
A_st_data[13] => A_st_data[13].IN1
A_st_data[14] => A_st_data[14].IN1
A_st_data[15] => A_st_data[15].IN1
A_st_data[16] => A_st_data[16].IN1
A_st_data[17] => A_st_data[17].IN1
A_st_data[18] => A_st_data[18].IN1
A_st_data[19] => A_st_data[19].IN1
A_st_data[20] => A_st_data[20].IN1
A_st_data[21] => A_st_data[21].IN1
A_st_data[22] => A_st_data[22].IN1
A_st_data[23] => A_st_data[23].IN1
A_st_data[24] => A_st_data[24].IN1
A_st_data[25] => A_st_data[25].IN1
A_st_data[26] => A_st_data[26].IN1
A_st_data[27] => A_st_data[27].IN1
A_st_data[28] => A_st_data[28].IN1
A_st_data[29] => A_st_data[29].IN1
A_st_data[30] => A_st_data[30].IN1
A_st_data[31] => A_st_data[31].IN1
A_valid => A_valid.IN2
A_wr_data_filtered[0] => A_wr_data_filtered[0].IN2
A_wr_data_filtered[1] => A_wr_data_filtered[1].IN2
A_wr_data_filtered[2] => A_wr_data_filtered[2].IN2
A_wr_data_filtered[3] => A_wr_data_filtered[3].IN2
A_wr_data_filtered[4] => A_wr_data_filtered[4].IN2
A_wr_data_filtered[5] => A_wr_data_filtered[5].IN2
A_wr_data_filtered[6] => A_wr_data_filtered[6].IN2
A_wr_data_filtered[7] => A_wr_data_filtered[7].IN2
A_wr_data_filtered[8] => A_wr_data_filtered[8].IN2
A_wr_data_filtered[9] => A_wr_data_filtered[9].IN2
A_wr_data_filtered[10] => A_wr_data_filtered[10].IN2
A_wr_data_filtered[11] => A_wr_data_filtered[11].IN2
A_wr_data_filtered[12] => A_wr_data_filtered[12].IN2
A_wr_data_filtered[13] => A_wr_data_filtered[13].IN2
A_wr_data_filtered[14] => A_wr_data_filtered[14].IN2
A_wr_data_filtered[15] => A_wr_data_filtered[15].IN2
A_wr_data_filtered[16] => A_wr_data_filtered[16].IN2
A_wr_data_filtered[17] => A_wr_data_filtered[17].IN2
A_wr_data_filtered[18] => A_wr_data_filtered[18].IN2
A_wr_data_filtered[19] => A_wr_data_filtered[19].IN2
A_wr_data_filtered[20] => A_wr_data_filtered[20].IN2
A_wr_data_filtered[21] => A_wr_data_filtered[21].IN2
A_wr_data_filtered[22] => A_wr_data_filtered[22].IN2
A_wr_data_filtered[23] => A_wr_data_filtered[23].IN2
A_wr_data_filtered[24] => A_wr_data_filtered[24].IN2
A_wr_data_filtered[25] => A_wr_data_filtered[25].IN2
A_wr_data_filtered[26] => A_wr_data_filtered[26].IN2
A_wr_data_filtered[27] => A_wr_data_filtered[27].IN2
A_wr_data_filtered[28] => A_wr_data_filtered[28].IN2
A_wr_data_filtered[29] => A_wr_data_filtered[29].IN2
A_wr_data_filtered[30] => A_wr_data_filtered[30].IN2
A_wr_data_filtered[31] => A_wr_data_filtered[31].IN2
D_en => D_en.IN1
E_en => E_en.IN1
E_valid => E_valid.IN1
F_pc[0] => F_pc[0].IN1
F_pc[1] => F_pc[1].IN1
F_pc[2] => F_pc[2].IN1
F_pc[3] => F_pc[3].IN1
F_pc[4] => F_pc[4].IN1
F_pc[5] => F_pc[5].IN1
F_pc[6] => F_pc[6].IN1
F_pc[7] => F_pc[7].IN1
F_pc[8] => F_pc[8].IN1
F_pc[9] => F_pc[9].IN1
F_pc[10] => F_pc[10].IN1
F_pc[11] => F_pc[11].IN1
F_pc[12] => F_pc[12].IN1
F_pc[13] => F_pc[13].IN1
F_pc[14] => F_pc[14].IN1
F_pc[15] => F_pc[15].IN1
F_pc[16] => F_pc[16].IN1
F_pc[17] => F_pc[17].IN1
F_pc[18] => F_pc[18].IN1
F_pc[19] => F_pc[19].IN1
F_pc[20] => F_pc[20].IN1
F_pc[21] => F_pc[21].IN1
M_en => M_en.IN1
address[0] => address[0].IN2
address[1] => address[1].IN2
address[2] => address[2].IN2
address[3] => address[3].IN2
address[4] => address[4].IN2
address[5] => address[5].IN2
address[6] => address[6].IN2
address[7] => address[7].IN2
address[8] => address[8].IN2
begintransfer => begintransfer.IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => chipselect.IN2
clk => clk.IN12
debugaccess => debugaccess.IN2
hbreak_enabled => hbreak_enabled.IN1
reset => reset.IN1
reset_n => reset_n.IN8
test_ending => test_ending.IN1
test_has_ended => test_has_ended.IN1
write => write.IN2
writedata[0] => writedata[0].IN2
writedata[1] => writedata[1].IN2
writedata[2] => writedata[2].IN2
writedata[3] => writedata[3].IN2
writedata[4] => writedata[4].IN2
writedata[5] => writedata[5].IN2
writedata[6] => writedata[6].IN2
writedata[7] => writedata[7].IN2
writedata[8] => writedata[8].IN2
writedata[9] => writedata[9].IN2
writedata[10] => writedata[10].IN2
writedata[11] => writedata[11].IN2
writedata[12] => writedata[12].IN2
writedata[13] => writedata[13].IN2
writedata[14] => writedata[14].IN2
writedata[15] => writedata[15].IN2
writedata[16] => writedata[16].IN2
writedata[17] => writedata[17].IN2
writedata[18] => writedata[18].IN2
writedata[19] => writedata[19].IN2
writedata[20] => writedata[20].IN2
writedata[21] => writedata[21].IN2
writedata[22] => writedata[22].IN2
writedata[23] => writedata[23].IN2
writedata[24] => writedata[24].IN2
writedata[25] => writedata[25].IN2
writedata[26] => writedata[26].IN2
writedata[27] => writedata[27].IN2
writedata[28] => writedata[28].IN2
writedata[29] => writedata[29].IN2
writedata[30] => writedata[30].IN2
writedata[31] => writedata[31].IN2
jtag_debug_module_debugaccess_to_roms <= debugack.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug.oci_hbreak_req
oci_ienable[0] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[1] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[2] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[3] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[4] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[5] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[6] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[7] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[8] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[9] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[10] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[11] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[12] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[13] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[14] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[15] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[16] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[17] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[18] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[19] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[20] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[21] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[22] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[23] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[24] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[25] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[26] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[27] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[28] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[29] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[30] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[31] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_single_step_mode <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_single_step_mode
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug
clk => monitor_go~reg0.CLK
clk => monitor_error~reg0.CLK
clk => monitor_ready~reg0.CLK
clk => resetlatch~reg0.CLK
clk => jtag_break.CLK
clk => resetrequest~reg0.CLK
clk => probepresent.CLK
dbrk_break => oci_hbreak_req.IN1
debugreq => always0.IN0
debugreq => oci_hbreak_req.IN1
hbreak_enabled => always0.IN1
hbreak_enabled => debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jdo[16] => ~NO_FANOUT~
jdo[17] => ~NO_FANOUT~
jdo[18] => probepresent.OUTPUTSELECT
jdo[19] => probepresent.OUTPUTSELECT
jdo[20] => jtag_break.OUTPUTSELECT
jdo[21] => jtag_break.OUTPUTSELECT
jdo[22] => resetrequest~reg0.DATAIN
jdo[23] => always1.IN0
jdo[24] => resetlatch.OUTPUTSELECT
jdo[25] => always1.IN0
jdo[26] => ~NO_FANOUT~
jdo[27] => ~NO_FANOUT~
jdo[28] => ~NO_FANOUT~
jdo[29] => ~NO_FANOUT~
jdo[30] => ~NO_FANOUT~
jdo[31] => ~NO_FANOUT~
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => monitor_go~reg0.ACLR
jrst_n => monitor_error~reg0.ACLR
jrst_n => monitor_ready~reg0.ACLR
jrst_n => jtag_break.ACLR
jrst_n => resetrequest~reg0.ACLR
jrst_n => probepresent.ACLR
jrst_n => resetlatch~reg0.ENA
ocireg_ers => always1.IN0
ocireg_mrs => always1.IN0
reset => jtag_break.OUTPUTSELECT
reset => resetlatch.OUTPUTSELECT
st_ready_test_idle => monitor_go.OUTPUTSELECT
take_action_ocimem_a => jtag_break.OUTPUTSELECT
take_action_ocimem_a => resetlatch.OUTPUTSELECT
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => probepresent.ENA
take_action_ocimem_a => resetrequest~reg0.ENA
take_action_ocireg => always1.IN1
take_action_ocireg => always1.IN1
xbrk_break => oci_hbreak_req.IN1
debugack <= hbreak_enabled.DB_MAX_OUTPUT_PORT_TYPE
monitor_error <= monitor_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_go <= monitor_go~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_ready <= monitor_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= oci_hbreak_req.DB_MAX_OUTPUT_PORT_TYPE
resetlatch <= resetlatch~reg0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => comb.IN1
begintransfer => avalon.IN0
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => comb.IN0
clk => clk.IN2
debugaccess => comb.IN1
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => MonDReg.DATAB
jdo[4] => MonDReg.DATAB
jdo[5] => MonDReg.DATAB
jdo[6] => MonDReg.DATAB
jdo[7] => MonDReg.DATAB
jdo[8] => MonDReg.DATAB
jdo[9] => MonDReg.DATAB
jdo[10] => MonDReg.DATAB
jdo[11] => MonDReg.DATAB
jdo[12] => MonDReg.DATAB
jdo[13] => MonDReg.DATAB
jdo[14] => MonDReg.DATAB
jdo[15] => MonDReg.DATAB
jdo[16] => MonDReg.DATAB
jdo[17] => MonDReg.DATAB
jdo[17] => MonAReg.DATAB
jdo[18] => MonDReg.DATAB
jdo[19] => MonDReg.DATAB
jdo[20] => MonDReg.DATAB
jdo[21] => MonDReg.DATAB
jdo[22] => MonDReg.DATAB
jdo[23] => MonDReg.DATAB
jdo[24] => MonDReg.DATAB
jdo[25] => MonDReg.DATAB
jdo[26] => MonDReg.DATAB
jdo[26] => MonAReg.DATAB
jdo[27] => MonDReg.DATAB
jdo[27] => MonAReg.DATAB
jdo[28] => MonDReg.DATAB
jdo[28] => MonAReg.DATAB
jdo[29] => MonDReg.DATAB
jdo[29] => MonAReg.DATAB
jdo[30] => MonDReg.DATAB
jdo[30] => MonAReg.DATAB
jdo[31] => MonDReg.DATAB
jdo[31] => MonAReg.DATAB
jdo[32] => MonDReg.DATAB
jdo[32] => MonAReg.DATAB
jdo[33] => MonDReg.DATAB
jdo[33] => MonAReg.DATAB
jdo[34] => MonDReg.DATAB
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => MonDReg[0]~reg0.ACLR
jrst_n => MonDReg[1]~reg0.ACLR
jrst_n => MonDReg[2]~reg0.ACLR
jrst_n => MonDReg[3]~reg0.ACLR
jrst_n => MonDReg[4]~reg0.ACLR
jrst_n => MonDReg[5]~reg0.ACLR
jrst_n => MonDReg[6]~reg0.ACLR
jrst_n => MonDReg[7]~reg0.ACLR
jrst_n => MonDReg[8]~reg0.ACLR
jrst_n => MonDReg[9]~reg0.ACLR
jrst_n => MonDReg[10]~reg0.ACLR
jrst_n => MonDReg[11]~reg0.ACLR
jrst_n => MonDReg[12]~reg0.ACLR
jrst_n => MonDReg[13]~reg0.ACLR
jrst_n => MonDReg[14]~reg0.ACLR
jrst_n => MonDReg[15]~reg0.ACLR
jrst_n => MonDReg[16]~reg0.ACLR
jrst_n => MonDReg[17]~reg0.ACLR
jrst_n => MonDReg[18]~reg0.ACLR
jrst_n => MonDReg[19]~reg0.ACLR
jrst_n => MonDReg[20]~reg0.ACLR
jrst_n => MonDReg[21]~reg0.ACLR
jrst_n => MonDReg[22]~reg0.ACLR
jrst_n => MonDReg[23]~reg0.ACLR
jrst_n => MonDReg[24]~reg0.ACLR
jrst_n => MonDReg[25]~reg0.ACLR
jrst_n => MonDReg[26]~reg0.ACLR
jrst_n => MonDReg[27]~reg0.ACLR
jrst_n => MonDReg[28]~reg0.ACLR
jrst_n => MonDReg[29]~reg0.ACLR
jrst_n => MonDReg[30]~reg0.ACLR
jrst_n => MonDReg[31]~reg0.ACLR
jrst_n => MonAReg[2].ACLR
jrst_n => MonAReg[3].ACLR
jrst_n => MonAReg[4].ACLR
jrst_n => MonAReg[5].ACLR
jrst_n => MonAReg[6].ACLR
jrst_n => MonAReg[7].ACLR
jrst_n => MonAReg[8].ACLR
jrst_n => MonAReg[9].ACLR
jrst_n => MonAReg[10].ACLR
jrst_n => MonRd1.ACLR
jrst_n => MonRd.ACLR
jrst_n => MonWr.ACLR
resetrequest => avalon.IN1
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonRd.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonWr.OUTPUTSELECT
write => comb.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1
MonDReg[0] <= MonDReg[0].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[1] <= MonDReg[1].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[2] <= MonDReg[2].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[3] <= MonDReg[3].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[4] <= MonDReg[4].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[5] <= MonDReg[5].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[6] <= MonDReg[6].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[7] <= MonDReg[7].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[8] <= MonDReg[8].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[9] <= MonDReg[9].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[10] <= MonDReg[10].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[11] <= MonDReg[11].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[12] <= MonDReg[12].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[13] <= MonDReg[13].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[14] <= MonDReg[14].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[15] <= MonDReg[15].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[16] <= MonDReg[16].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[17] <= MonDReg[17].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[18] <= MonDReg[18].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[19] <= MonDReg[19].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[20] <= MonDReg[20].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[21] <= MonDReg[21].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[22] <= MonDReg[22].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[23] <= MonDReg[23].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[24] <= MonDReg[24].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[25] <= MonDReg[25].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[26] <= MonDReg[26].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[27] <= MonDReg[27].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[28] <= MonDReg[28].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[29] <= MonDReg[29].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[30] <= MonDReg[30].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[31] <= MonDReg[31].DB_MAX_OUTPUT_PORT_TYPE
oci_ram_readdata[0] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[1] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[2] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[3] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[4] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[5] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[6] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[7] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[8] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[9] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[10] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[11] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[12] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[13] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[14] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[15] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[16] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[17] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[18] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[19] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[20] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[21] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[22] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[23] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[24] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[25] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[26] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[27] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[28] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[29] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[30] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[31] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
byteena_a[0] => byteena_a[0].IN1
byteena_a[1] => byteena_a[1].IN1
byteena_a[2] => byteena_a[2].IN1
byteena_a[3] => byteena_a[3].IN1
clock0 => clock0.IN1
clock1 => clock1.IN1
clocken0 => clocken0.IN1
clocken1 => clocken1.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:the_altsyncram.q_a
q_a[1] <= altsyncram:the_altsyncram.q_a
q_a[2] <= altsyncram:the_altsyncram.q_a
q_a[3] <= altsyncram:the_altsyncram.q_a
q_a[4] <= altsyncram:the_altsyncram.q_a
q_a[5] <= altsyncram:the_altsyncram.q_a
q_a[6] <= altsyncram:the_altsyncram.q_a
q_a[7] <= altsyncram:the_altsyncram.q_a
q_a[8] <= altsyncram:the_altsyncram.q_a
q_a[9] <= altsyncram:the_altsyncram.q_a
q_a[10] <= altsyncram:the_altsyncram.q_a
q_a[11] <= altsyncram:the_altsyncram.q_a
q_a[12] <= altsyncram:the_altsyncram.q_a
q_a[13] <= altsyncram:the_altsyncram.q_a
q_a[14] <= altsyncram:the_altsyncram.q_a
q_a[15] <= altsyncram:the_altsyncram.q_a
q_a[16] <= altsyncram:the_altsyncram.q_a
q_a[17] <= altsyncram:the_altsyncram.q_a
q_a[18] <= altsyncram:the_altsyncram.q_a
q_a[19] <= altsyncram:the_altsyncram.q_a
q_a[20] <= altsyncram:the_altsyncram.q_a
q_a[21] <= altsyncram:the_altsyncram.q_a
q_a[22] <= altsyncram:the_altsyncram.q_a
q_a[23] <= altsyncram:the_altsyncram.q_a
q_a[24] <= altsyncram:the_altsyncram.q_a
q_a[25] <= altsyncram:the_altsyncram.q_a
q_a[26] <= altsyncram:the_altsyncram.q_a
q_a[27] <= altsyncram:the_altsyncram.q_a
q_a[28] <= altsyncram:the_altsyncram.q_a
q_a[29] <= altsyncram:the_altsyncram.q_a
q_a[30] <= altsyncram:the_altsyncram.q_a
q_a[31] <= altsyncram:the_altsyncram.q_a
q_b[0] <= altsyncram:the_altsyncram.q_b
q_b[1] <= altsyncram:the_altsyncram.q_b
q_b[2] <= altsyncram:the_altsyncram.q_b
q_b[3] <= altsyncram:the_altsyncram.q_b
q_b[4] <= altsyncram:the_altsyncram.q_b
q_b[5] <= altsyncram:the_altsyncram.q_b
q_b[6] <= altsyncram:the_altsyncram.q_b
q_b[7] <= altsyncram:the_altsyncram.q_b
q_b[8] <= altsyncram:the_altsyncram.q_b
q_b[9] <= altsyncram:the_altsyncram.q_b
q_b[10] <= altsyncram:the_altsyncram.q_b
q_b[11] <= altsyncram:the_altsyncram.q_b
q_b[12] <= altsyncram:the_altsyncram.q_b
q_b[13] <= altsyncram:the_altsyncram.q_b
q_b[14] <= altsyncram:the_altsyncram.q_b
q_b[15] <= altsyncram:the_altsyncram.q_b
q_b[16] <= altsyncram:the_altsyncram.q_b
q_b[17] <= altsyncram:the_altsyncram.q_b
q_b[18] <= altsyncram:the_altsyncram.q_b
q_b[19] <= altsyncram:the_altsyncram.q_b
q_b[20] <= altsyncram:the_altsyncram.q_b
q_b[21] <= altsyncram:the_altsyncram.q_b
q_b[22] <= altsyncram:the_altsyncram.q_b
q_b[23] <= altsyncram:the_altsyncram.q_b
q_b[24] <= altsyncram:the_altsyncram.q_b
q_b[25] <= altsyncram:the_altsyncram.q_b
q_b[26] <= altsyncram:the_altsyncram.q_b
q_b[27] <= altsyncram:the_altsyncram.q_b
q_b[28] <= altsyncram:the_altsyncram.q_b
q_b[29] <= altsyncram:the_altsyncram.q_b
q_b[30] <= altsyncram:the_altsyncram.q_b
q_b[31] <= altsyncram:the_altsyncram.q_b


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_c572:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_c572:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_c572:auto_generated.data_a[0]
data_a[1] => altsyncram_c572:auto_generated.data_a[1]
data_a[2] => altsyncram_c572:auto_generated.data_a[2]
data_a[3] => altsyncram_c572:auto_generated.data_a[3]
data_a[4] => altsyncram_c572:auto_generated.data_a[4]
data_a[5] => altsyncram_c572:auto_generated.data_a[5]
data_a[6] => altsyncram_c572:auto_generated.data_a[6]
data_a[7] => altsyncram_c572:auto_generated.data_a[7]
data_a[8] => altsyncram_c572:auto_generated.data_a[8]
data_a[9] => altsyncram_c572:auto_generated.data_a[9]
data_a[10] => altsyncram_c572:auto_generated.data_a[10]
data_a[11] => altsyncram_c572:auto_generated.data_a[11]
data_a[12] => altsyncram_c572:auto_generated.data_a[12]
data_a[13] => altsyncram_c572:auto_generated.data_a[13]
data_a[14] => altsyncram_c572:auto_generated.data_a[14]
data_a[15] => altsyncram_c572:auto_generated.data_a[15]
data_a[16] => altsyncram_c572:auto_generated.data_a[16]
data_a[17] => altsyncram_c572:auto_generated.data_a[17]
data_a[18] => altsyncram_c572:auto_generated.data_a[18]
data_a[19] => altsyncram_c572:auto_generated.data_a[19]
data_a[20] => altsyncram_c572:auto_generated.data_a[20]
data_a[21] => altsyncram_c572:auto_generated.data_a[21]
data_a[22] => altsyncram_c572:auto_generated.data_a[22]
data_a[23] => altsyncram_c572:auto_generated.data_a[23]
data_a[24] => altsyncram_c572:auto_generated.data_a[24]
data_a[25] => altsyncram_c572:auto_generated.data_a[25]
data_a[26] => altsyncram_c572:auto_generated.data_a[26]
data_a[27] => altsyncram_c572:auto_generated.data_a[27]
data_a[28] => altsyncram_c572:auto_generated.data_a[28]
data_a[29] => altsyncram_c572:auto_generated.data_a[29]
data_a[30] => altsyncram_c572:auto_generated.data_a[30]
data_a[31] => altsyncram_c572:auto_generated.data_a[31]
data_b[0] => altsyncram_c572:auto_generated.data_b[0]
data_b[1] => altsyncram_c572:auto_generated.data_b[1]
data_b[2] => altsyncram_c572:auto_generated.data_b[2]
data_b[3] => altsyncram_c572:auto_generated.data_b[3]
data_b[4] => altsyncram_c572:auto_generated.data_b[4]
data_b[5] => altsyncram_c572:auto_generated.data_b[5]
data_b[6] => altsyncram_c572:auto_generated.data_b[6]
data_b[7] => altsyncram_c572:auto_generated.data_b[7]
data_b[8] => altsyncram_c572:auto_generated.data_b[8]
data_b[9] => altsyncram_c572:auto_generated.data_b[9]
data_b[10] => altsyncram_c572:auto_generated.data_b[10]
data_b[11] => altsyncram_c572:auto_generated.data_b[11]
data_b[12] => altsyncram_c572:auto_generated.data_b[12]
data_b[13] => altsyncram_c572:auto_generated.data_b[13]
data_b[14] => altsyncram_c572:auto_generated.data_b[14]
data_b[15] => altsyncram_c572:auto_generated.data_b[15]
data_b[16] => altsyncram_c572:auto_generated.data_b[16]
data_b[17] => altsyncram_c572:auto_generated.data_b[17]
data_b[18] => altsyncram_c572:auto_generated.data_b[18]
data_b[19] => altsyncram_c572:auto_generated.data_b[19]
data_b[20] => altsyncram_c572:auto_generated.data_b[20]
data_b[21] => altsyncram_c572:auto_generated.data_b[21]
data_b[22] => altsyncram_c572:auto_generated.data_b[22]
data_b[23] => altsyncram_c572:auto_generated.data_b[23]
data_b[24] => altsyncram_c572:auto_generated.data_b[24]
data_b[25] => altsyncram_c572:auto_generated.data_b[25]
data_b[26] => altsyncram_c572:auto_generated.data_b[26]
data_b[27] => altsyncram_c572:auto_generated.data_b[27]
data_b[28] => altsyncram_c572:auto_generated.data_b[28]
data_b[29] => altsyncram_c572:auto_generated.data_b[29]
data_b[30] => altsyncram_c572:auto_generated.data_b[30]
data_b[31] => altsyncram_c572:auto_generated.data_b[31]
address_a[0] => altsyncram_c572:auto_generated.address_a[0]
address_a[1] => altsyncram_c572:auto_generated.address_a[1]
address_a[2] => altsyncram_c572:auto_generated.address_a[2]
address_a[3] => altsyncram_c572:auto_generated.address_a[3]
address_a[4] => altsyncram_c572:auto_generated.address_a[4]
address_a[5] => altsyncram_c572:auto_generated.address_a[5]
address_a[6] => altsyncram_c572:auto_generated.address_a[6]
address_a[7] => altsyncram_c572:auto_generated.address_a[7]
address_b[0] => altsyncram_c572:auto_generated.address_b[0]
address_b[1] => altsyncram_c572:auto_generated.address_b[1]
address_b[2] => altsyncram_c572:auto_generated.address_b[2]
address_b[3] => altsyncram_c572:auto_generated.address_b[3]
address_b[4] => altsyncram_c572:auto_generated.address_b[4]
address_b[5] => altsyncram_c572:auto_generated.address_b[5]
address_b[6] => altsyncram_c572:auto_generated.address_b[6]
address_b[7] => altsyncram_c572:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c572:auto_generated.clock0
clock1 => altsyncram_c572:auto_generated.clock1
clocken0 => altsyncram_c572:auto_generated.clocken0
clocken1 => altsyncram_c572:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_c572:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_c572:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_c572:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_c572:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_c572:auto_generated.q_a[0]
q_a[1] <= altsyncram_c572:auto_generated.q_a[1]
q_a[2] <= altsyncram_c572:auto_generated.q_a[2]
q_a[3] <= altsyncram_c572:auto_generated.q_a[3]
q_a[4] <= altsyncram_c572:auto_generated.q_a[4]
q_a[5] <= altsyncram_c572:auto_generated.q_a[5]
q_a[6] <= altsyncram_c572:auto_generated.q_a[6]
q_a[7] <= altsyncram_c572:auto_generated.q_a[7]
q_a[8] <= altsyncram_c572:auto_generated.q_a[8]
q_a[9] <= altsyncram_c572:auto_generated.q_a[9]
q_a[10] <= altsyncram_c572:auto_generated.q_a[10]
q_a[11] <= altsyncram_c572:auto_generated.q_a[11]
q_a[12] <= altsyncram_c572:auto_generated.q_a[12]
q_a[13] <= altsyncram_c572:auto_generated.q_a[13]
q_a[14] <= altsyncram_c572:auto_generated.q_a[14]
q_a[15] <= altsyncram_c572:auto_generated.q_a[15]
q_a[16] <= altsyncram_c572:auto_generated.q_a[16]
q_a[17] <= altsyncram_c572:auto_generated.q_a[17]
q_a[18] <= altsyncram_c572:auto_generated.q_a[18]
q_a[19] <= altsyncram_c572:auto_generated.q_a[19]
q_a[20] <= altsyncram_c572:auto_generated.q_a[20]
q_a[21] <= altsyncram_c572:auto_generated.q_a[21]
q_a[22] <= altsyncram_c572:auto_generated.q_a[22]
q_a[23] <= altsyncram_c572:auto_generated.q_a[23]
q_a[24] <= altsyncram_c572:auto_generated.q_a[24]
q_a[25] <= altsyncram_c572:auto_generated.q_a[25]
q_a[26] <= altsyncram_c572:auto_generated.q_a[26]
q_a[27] <= altsyncram_c572:auto_generated.q_a[27]
q_a[28] <= altsyncram_c572:auto_generated.q_a[28]
q_a[29] <= altsyncram_c572:auto_generated.q_a[29]
q_a[30] <= altsyncram_c572:auto_generated.q_a[30]
q_a[31] <= altsyncram_c572:auto_generated.q_a[31]
q_b[0] <= altsyncram_c572:auto_generated.q_b[0]
q_b[1] <= altsyncram_c572:auto_generated.q_b[1]
q_b[2] <= altsyncram_c572:auto_generated.q_b[2]
q_b[3] <= altsyncram_c572:auto_generated.q_b[3]
q_b[4] <= altsyncram_c572:auto_generated.q_b[4]
q_b[5] <= altsyncram_c572:auto_generated.q_b[5]
q_b[6] <= altsyncram_c572:auto_generated.q_b[6]
q_b[7] <= altsyncram_c572:auto_generated.q_b[7]
q_b[8] <= altsyncram_c572:auto_generated.q_b[8]
q_b[9] <= altsyncram_c572:auto_generated.q_b[9]
q_b[10] <= altsyncram_c572:auto_generated.q_b[10]
q_b[11] <= altsyncram_c572:auto_generated.q_b[11]
q_b[12] <= altsyncram_c572:auto_generated.q_b[12]
q_b[13] <= altsyncram_c572:auto_generated.q_b[13]
q_b[14] <= altsyncram_c572:auto_generated.q_b[14]
q_b[15] <= altsyncram_c572:auto_generated.q_b[15]
q_b[16] <= altsyncram_c572:auto_generated.q_b[16]
q_b[17] <= altsyncram_c572:auto_generated.q_b[17]
q_b[18] <= altsyncram_c572:auto_generated.q_b[18]
q_b[19] <= altsyncram_c572:auto_generated.q_b[19]
q_b[20] <= altsyncram_c572:auto_generated.q_b[20]
q_b[21] <= altsyncram_c572:auto_generated.q_b[21]
q_b[22] <= altsyncram_c572:auto_generated.q_b[22]
q_b[23] <= altsyncram_c572:auto_generated.q_b[23]
q_b[24] <= altsyncram_c572:auto_generated.q_b[24]
q_b[25] <= altsyncram_c572:auto_generated.q_b[25]
q_b[26] <= altsyncram_c572:auto_generated.q_b[26]
q_b[27] <= altsyncram_c572:auto_generated.q_b[27]
q_b[28] <= altsyncram_c572:auto_generated.q_b[28]
q_b[29] <= altsyncram_c572:auto_generated.q_b[29]
q_b[30] <= altsyncram_c572:auto_generated.q_b[30]
q_b[31] <= altsyncram_c572:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg
address[0] => Equal0.IN8
address[0] => Equal1.IN1
address[1] => Equal0.IN7
address[1] => Equal1.IN8
address[2] => Equal0.IN6
address[2] => Equal1.IN7
address[3] => Equal0.IN5
address[3] => Equal1.IN6
address[4] => Equal0.IN4
address[4] => Equal1.IN5
address[5] => Equal0.IN3
address[5] => Equal1.IN4
address[6] => Equal0.IN2
address[6] => Equal1.IN3
address[7] => Equal0.IN1
address[7] => Equal1.IN2
address[8] => Equal0.IN0
address[8] => Equal1.IN0
chipselect => write_strobe.IN0
clk => oci_ienable[0]~reg0.CLK
clk => oci_ienable[1]~reg0.CLK
clk => oci_ienable[2]~reg0.CLK
clk => oci_ienable[3]~reg0.CLK
clk => oci_ienable[4]~reg0.CLK
clk => oci_ienable[5]~reg0.CLK
clk => oci_ienable[6]~reg0.CLK
clk => oci_ienable[7]~reg0.CLK
clk => oci_ienable[8]~reg0.CLK
clk => oci_ienable[9]~reg0.CLK
clk => oci_ienable[10]~reg0.CLK
clk => oci_ienable[11]~reg0.CLK
clk => oci_ienable[12]~reg0.CLK
clk => oci_ienable[13]~reg0.CLK
clk => oci_ienable[14]~reg0.CLK
clk => oci_ienable[15]~reg0.CLK
clk => oci_ienable[16]~reg0.CLK
clk => oci_ienable[17]~reg0.CLK
clk => oci_ienable[18]~reg0.CLK
clk => oci_ienable[19]~reg0.CLK
clk => oci_ienable[20]~reg0.CLK
clk => oci_ienable[21]~reg0.CLK
clk => oci_ienable[22]~reg0.CLK
clk => oci_ienable[23]~reg0.CLK
clk => oci_ienable[24]~reg0.CLK
clk => oci_ienable[25]~reg0.CLK
clk => oci_ienable[26]~reg0.CLK
clk => oci_ienable[27]~reg0.CLK
clk => oci_ienable[28]~reg0.CLK
clk => oci_ienable[29]~reg0.CLK
clk => oci_ienable[30]~reg0.CLK
clk => oci_ienable[31]~reg0.CLK
clk => oci_single_step_mode~reg0.CLK
debugaccess => write_strobe.IN1
monitor_error => oci_reg_readdata.DATAB
monitor_go => oci_reg_readdata.DATAB
monitor_ready => oci_reg_readdata.DATAB
reset_n => oci_ienable[0]~reg0.PRESET
reset_n => oci_ienable[1]~reg0.PRESET
reset_n => oci_ienable[2]~reg0.PRESET
reset_n => oci_ienable[3]~reg0.PRESET
reset_n => oci_ienable[4]~reg0.PRESET
reset_n => oci_ienable[5]~reg0.PRESET
reset_n => oci_ienable[6]~reg0.PRESET
reset_n => oci_ienable[7]~reg0.PRESET
reset_n => oci_ienable[8]~reg0.PRESET
reset_n => oci_ienable[9]~reg0.ACLR
reset_n => oci_ienable[10]~reg0.ACLR
reset_n => oci_ienable[11]~reg0.ACLR
reset_n => oci_ienable[12]~reg0.ACLR
reset_n => oci_ienable[13]~reg0.ACLR
reset_n => oci_ienable[14]~reg0.ACLR
reset_n => oci_ienable[15]~reg0.ACLR
reset_n => oci_ienable[16]~reg0.ACLR
reset_n => oci_ienable[17]~reg0.ACLR
reset_n => oci_ienable[18]~reg0.ACLR
reset_n => oci_ienable[19]~reg0.ACLR
reset_n => oci_ienable[20]~reg0.ACLR
reset_n => oci_ienable[21]~reg0.ACLR
reset_n => oci_ienable[22]~reg0.ACLR
reset_n => oci_ienable[23]~reg0.ACLR
reset_n => oci_ienable[24]~reg0.ACLR
reset_n => oci_ienable[25]~reg0.ACLR
reset_n => oci_ienable[26]~reg0.ACLR
reset_n => oci_ienable[27]~reg0.ACLR
reset_n => oci_ienable[28]~reg0.ACLR
reset_n => oci_ienable[29]~reg0.ACLR
reset_n => oci_ienable[30]~reg0.ACLR
reset_n => oci_ienable[31]~reg0.ACLR
reset_n => oci_single_step_mode~reg0.ACLR
write => write_strobe.IN1
writedata[0] => ocireg_mrs.DATAIN
writedata[0] => oci_ienable[0]~reg0.DATAIN
writedata[1] => ocireg_ers.DATAIN
writedata[1] => oci_ienable[1]~reg0.DATAIN
writedata[2] => oci_ienable[2]~reg0.DATAIN
writedata[3] => oci_single_step_mode~reg0.DATAIN
writedata[3] => oci_ienable[3]~reg0.DATAIN
writedata[4] => oci_ienable[4]~reg0.DATAIN
writedata[5] => oci_ienable[5]~reg0.DATAIN
writedata[6] => oci_ienable[6]~reg0.DATAIN
writedata[7] => oci_ienable[7]~reg0.DATAIN
writedata[8] => oci_ienable[8]~reg0.DATAIN
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
oci_ienable[0] <= oci_ienable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[1] <= oci_ienable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[2] <= oci_ienable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[3] <= oci_ienable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[4] <= oci_ienable[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[5] <= oci_ienable[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[6] <= oci_ienable[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[7] <= oci_ienable[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[8] <= oci_ienable[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[9] <= oci_ienable[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[10] <= oci_ienable[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[11] <= oci_ienable[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[12] <= oci_ienable[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[13] <= oci_ienable[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[14] <= oci_ienable[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[15] <= oci_ienable[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[16] <= oci_ienable[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[17] <= oci_ienable[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[18] <= oci_ienable[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[19] <= oci_ienable[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[20] <= oci_ienable[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[21] <= oci_ienable[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[22] <= oci_ienable[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[23] <= oci_ienable[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[24] <= oci_ienable[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[25] <= oci_ienable[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[26] <= oci_ienable[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[27] <= oci_ienable[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[28] <= oci_ienable[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[29] <= oci_ienable[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[30] <= oci_ienable[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[31] <= oci_ienable[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[0] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[1] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[2] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[3] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[4] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[5] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[6] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[7] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[8] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[9] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[10] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[11] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[12] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[13] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[14] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[15] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[16] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[17] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[18] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[19] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[20] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[21] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[22] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[23] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[24] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[25] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[26] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[27] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[28] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[29] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[30] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[31] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_single_step_mode <= oci_single_step_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
ocireg_ers <= writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ocireg_mrs <= writedata[0].DB_MAX_OUTPUT_PORT_TYPE
take_action_ocireg <= take_action_ocireg.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break
clk => trigger_state.CLK
clk => break_readreg[0]~reg0.CLK
clk => break_readreg[1]~reg0.CLK
clk => break_readreg[2]~reg0.CLK
clk => break_readreg[3]~reg0.CLK
clk => break_readreg[4]~reg0.CLK
clk => break_readreg[5]~reg0.CLK
clk => break_readreg[6]~reg0.CLK
clk => break_readreg[7]~reg0.CLK
clk => break_readreg[8]~reg0.CLK
clk => break_readreg[9]~reg0.CLK
clk => break_readreg[10]~reg0.CLK
clk => break_readreg[11]~reg0.CLK
clk => break_readreg[12]~reg0.CLK
clk => break_readreg[13]~reg0.CLK
clk => break_readreg[14]~reg0.CLK
clk => break_readreg[15]~reg0.CLK
clk => break_readreg[16]~reg0.CLK
clk => break_readreg[17]~reg0.CLK
clk => break_readreg[18]~reg0.CLK
clk => break_readreg[19]~reg0.CLK
clk => break_readreg[20]~reg0.CLK
clk => break_readreg[21]~reg0.CLK
clk => break_readreg[22]~reg0.CLK
clk => break_readreg[23]~reg0.CLK
clk => break_readreg[24]~reg0.CLK
clk => break_readreg[25]~reg0.CLK
clk => break_readreg[26]~reg0.CLK
clk => break_readreg[27]~reg0.CLK
clk => break_readreg[28]~reg0.CLK
clk => break_readreg[29]~reg0.CLK
clk => break_readreg[30]~reg0.CLK
clk => break_readreg[31]~reg0.CLK
clk => trigbrktype~reg0.CLK
dbrk_break => trigbrktype.OUTPUTSELECT
dbrk_goto0 => always2.IN0
dbrk_goto1 => always2.IN0
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => break_readreg[0]~reg0.ACLR
jrst_n => break_readreg[1]~reg0.ACLR
jrst_n => break_readreg[2]~reg0.ACLR
jrst_n => break_readreg[3]~reg0.ACLR
jrst_n => break_readreg[4]~reg0.ACLR
jrst_n => break_readreg[5]~reg0.ACLR
jrst_n => break_readreg[6]~reg0.ACLR
jrst_n => break_readreg[7]~reg0.ACLR
jrst_n => break_readreg[8]~reg0.ACLR
jrst_n => break_readreg[9]~reg0.ACLR
jrst_n => break_readreg[10]~reg0.ACLR
jrst_n => break_readreg[11]~reg0.ACLR
jrst_n => break_readreg[12]~reg0.ACLR
jrst_n => break_readreg[13]~reg0.ACLR
jrst_n => break_readreg[14]~reg0.ACLR
jrst_n => break_readreg[15]~reg0.ACLR
jrst_n => break_readreg[16]~reg0.ACLR
jrst_n => break_readreg[17]~reg0.ACLR
jrst_n => break_readreg[18]~reg0.ACLR
jrst_n => break_readreg[19]~reg0.ACLR
jrst_n => break_readreg[20]~reg0.ACLR
jrst_n => break_readreg[21]~reg0.ACLR
jrst_n => break_readreg[22]~reg0.ACLR
jrst_n => break_readreg[23]~reg0.ACLR
jrst_n => break_readreg[24]~reg0.ACLR
jrst_n => break_readreg[25]~reg0.ACLR
jrst_n => break_readreg[26]~reg0.ACLR
jrst_n => break_readreg[27]~reg0.ACLR
jrst_n => break_readreg[28]~reg0.ACLR
jrst_n => break_readreg[29]~reg0.ACLR
jrst_n => break_readreg[30]~reg0.ACLR
jrst_n => break_readreg[31]~reg0.ACLR
jrst_n => trigbrktype~reg0.ACLR
reset_n => trigger_state.ACLR
take_action_break_a => take_action_any_break.IN0
take_action_break_b => take_action_any_break.IN1
take_action_break_c => take_action_any_break.IN1
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
xbrk_goto0 => always2.IN1
xbrk_goto1 => always2.IN1
break_readreg[0] <= break_readreg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[1] <= break_readreg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[2] <= break_readreg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[3] <= break_readreg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[4] <= break_readreg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[5] <= break_readreg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[6] <= break_readreg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[7] <= break_readreg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[8] <= break_readreg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[9] <= break_readreg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[10] <= break_readreg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[11] <= break_readreg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[12] <= break_readreg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[13] <= break_readreg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[14] <= break_readreg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[15] <= break_readreg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[16] <= break_readreg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[17] <= break_readreg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[18] <= break_readreg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[19] <= break_readreg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[20] <= break_readreg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[21] <= break_readreg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[22] <= break_readreg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[23] <= break_readreg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[24] <= break_readreg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[25] <= break_readreg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[26] <= break_readreg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[27] <= break_readreg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[28] <= break_readreg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[29] <= break_readreg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[30] <= break_readreg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[31] <= break_readreg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit0_latch <= <GND>
dbrk_hit1_latch <= <GND>
dbrk_hit2_latch <= <GND>
dbrk_hit3_latch <= <GND>
trigbrktype <= trigbrktype~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_0 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_1 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[0] <= <GND>
xbrk_ctrl0[1] <= <GND>
xbrk_ctrl0[2] <= <GND>
xbrk_ctrl0[3] <= <GND>
xbrk_ctrl0[4] <= <GND>
xbrk_ctrl0[5] <= <GND>
xbrk_ctrl0[6] <= <GND>
xbrk_ctrl0[7] <= <GND>
xbrk_ctrl1[0] <= <GND>
xbrk_ctrl1[1] <= <GND>
xbrk_ctrl1[2] <= <GND>
xbrk_ctrl1[3] <= <GND>
xbrk_ctrl1[4] <= <GND>
xbrk_ctrl1[5] <= <GND>
xbrk_ctrl1[6] <= <GND>
xbrk_ctrl1[7] <= <GND>
xbrk_ctrl2[0] <= <GND>
xbrk_ctrl2[1] <= <GND>
xbrk_ctrl2[2] <= <GND>
xbrk_ctrl2[3] <= <GND>
xbrk_ctrl2[4] <= <GND>
xbrk_ctrl2[5] <= <GND>
xbrk_ctrl2[6] <= <GND>
xbrk_ctrl2[7] <= <GND>
xbrk_ctrl3[0] <= <GND>
xbrk_ctrl3[1] <= <GND>
xbrk_ctrl3[2] <= <GND>
xbrk_ctrl3[3] <= <GND>
xbrk_ctrl3[4] <= <GND>
xbrk_ctrl3[5] <= <GND>
xbrk_ctrl3[6] <= <GND>
xbrk_ctrl3[7] <= <GND>


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk
D_en => ~NO_FANOUT~
E_en => xbrk_break~reg0.ENA
E_en => E_xbrk_traceon.ENA
E_en => E_xbrk_traceoff.ENA
E_en => E_xbrk_trigout.ENA
E_en => E_xbrk_goto0.ENA
E_en => E_xbrk_goto1.ENA
E_valid => M_xbrk_traceon.IN1
E_valid => M_xbrk_traceoff.IN1
E_valid => M_xbrk_trigout.IN1
E_valid => M_xbrk_goto0.IN1
E_valid => M_xbrk_goto1.IN1
F_pc[0] => ~NO_FANOUT~
F_pc[1] => ~NO_FANOUT~
F_pc[2] => ~NO_FANOUT~
F_pc[3] => ~NO_FANOUT~
F_pc[4] => ~NO_FANOUT~
F_pc[5] => ~NO_FANOUT~
F_pc[6] => ~NO_FANOUT~
F_pc[7] => ~NO_FANOUT~
F_pc[8] => ~NO_FANOUT~
F_pc[9] => ~NO_FANOUT~
F_pc[10] => ~NO_FANOUT~
F_pc[11] => ~NO_FANOUT~
F_pc[12] => ~NO_FANOUT~
F_pc[13] => ~NO_FANOUT~
F_pc[14] => ~NO_FANOUT~
F_pc[15] => ~NO_FANOUT~
F_pc[16] => ~NO_FANOUT~
F_pc[17] => ~NO_FANOUT~
F_pc[18] => ~NO_FANOUT~
F_pc[19] => ~NO_FANOUT~
F_pc[20] => ~NO_FANOUT~
F_pc[21] => ~NO_FANOUT~
M_en => M_xbrk_traceon.ENA
M_en => M_xbrk_traceoff.ENA
M_en => M_xbrk_trigout.ENA
M_en => M_xbrk_goto0.ENA
M_en => M_xbrk_goto1.ENA
clk => M_xbrk_goto1.CLK
clk => M_xbrk_goto0.CLK
clk => M_xbrk_trigout.CLK
clk => M_xbrk_traceoff.CLK
clk => M_xbrk_traceon.CLK
clk => E_xbrk_goto1.CLK
clk => E_xbrk_goto0.CLK
clk => E_xbrk_trigout.CLK
clk => E_xbrk_traceoff.CLK
clk => E_xbrk_traceon.CLK
clk => xbrk_break~reg0.CLK
reset_n => xbrk_break~reg0.ACLR
reset_n => M_xbrk_goto0.ACLR
reset_n => M_xbrk_goto1.ACLR
reset_n => M_xbrk_traceoff.ACLR
reset_n => M_xbrk_traceon.ACLR
reset_n => M_xbrk_trigout.ACLR
reset_n => E_xbrk_traceon.ACLR
reset_n => E_xbrk_traceoff.ACLR
reset_n => E_xbrk_trigout.ACLR
reset_n => E_xbrk_goto0.ACLR
reset_n => E_xbrk_goto1.ACLR
trigger_state_0 => ~NO_FANOUT~
trigger_state_1 => ~NO_FANOUT~
xbrk_ctrl0[0] => ~NO_FANOUT~
xbrk_ctrl0[1] => ~NO_FANOUT~
xbrk_ctrl0[2] => ~NO_FANOUT~
xbrk_ctrl0[3] => ~NO_FANOUT~
xbrk_ctrl0[4] => ~NO_FANOUT~
xbrk_ctrl0[5] => ~NO_FANOUT~
xbrk_ctrl0[6] => ~NO_FANOUT~
xbrk_ctrl0[7] => ~NO_FANOUT~
xbrk_ctrl1[0] => ~NO_FANOUT~
xbrk_ctrl1[1] => ~NO_FANOUT~
xbrk_ctrl1[2] => ~NO_FANOUT~
xbrk_ctrl1[3] => ~NO_FANOUT~
xbrk_ctrl1[4] => ~NO_FANOUT~
xbrk_ctrl1[5] => ~NO_FANOUT~
xbrk_ctrl1[6] => ~NO_FANOUT~
xbrk_ctrl1[7] => ~NO_FANOUT~
xbrk_ctrl2[0] => ~NO_FANOUT~
xbrk_ctrl2[1] => ~NO_FANOUT~
xbrk_ctrl2[2] => ~NO_FANOUT~
xbrk_ctrl2[3] => ~NO_FANOUT~
xbrk_ctrl2[4] => ~NO_FANOUT~
xbrk_ctrl2[5] => ~NO_FANOUT~
xbrk_ctrl2[6] => ~NO_FANOUT~
xbrk_ctrl2[7] => ~NO_FANOUT~
xbrk_ctrl3[0] => ~NO_FANOUT~
xbrk_ctrl3[1] => ~NO_FANOUT~
xbrk_ctrl3[2] => ~NO_FANOUT~
xbrk_ctrl3[3] => ~NO_FANOUT~
xbrk_ctrl3[4] => ~NO_FANOUT~
xbrk_ctrl3[5] => ~NO_FANOUT~
xbrk_ctrl3[6] => ~NO_FANOUT~
xbrk_ctrl3[7] => ~NO_FANOUT~
xbrk_break <= xbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto0 <= M_xbrk_goto0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto1 <= M_xbrk_goto1.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceoff <= M_xbrk_traceoff.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceon <= M_xbrk_traceon.DB_MAX_OUTPUT_PORT_TYPE
xbrk_trigout <= M_xbrk_trigout.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk
A_ctrl_ld => cpu_d_read.IN0
A_ctrl_st => cpu_d_write.IN0
A_en => cpu_d_wait.DATAIN
A_mem_baddr[0] => cpu_d_address[0].DATAIN
A_mem_baddr[1] => cpu_d_address[1].DATAIN
A_mem_baddr[2] => cpu_d_address[2].DATAIN
A_mem_baddr[3] => cpu_d_address[3].DATAIN
A_mem_baddr[4] => cpu_d_address[4].DATAIN
A_mem_baddr[5] => cpu_d_address[5].DATAIN
A_mem_baddr[6] => cpu_d_address[6].DATAIN
A_mem_baddr[7] => cpu_d_address[7].DATAIN
A_mem_baddr[8] => cpu_d_address[8].DATAIN
A_mem_baddr[9] => cpu_d_address[9].DATAIN
A_mem_baddr[10] => cpu_d_address[10].DATAIN
A_mem_baddr[11] => cpu_d_address[11].DATAIN
A_mem_baddr[12] => cpu_d_address[12].DATAIN
A_mem_baddr[13] => cpu_d_address[13].DATAIN
A_mem_baddr[14] => cpu_d_address[14].DATAIN
A_mem_baddr[15] => cpu_d_address[15].DATAIN
A_mem_baddr[16] => cpu_d_address[16].DATAIN
A_mem_baddr[17] => cpu_d_address[17].DATAIN
A_mem_baddr[18] => cpu_d_address[18].DATAIN
A_mem_baddr[19] => cpu_d_address[19].DATAIN
A_mem_baddr[20] => cpu_d_address[20].DATAIN
A_mem_baddr[21] => cpu_d_address[21].DATAIN
A_mem_baddr[22] => cpu_d_address[22].DATAIN
A_mem_baddr[23] => cpu_d_address[23].DATAIN
A_st_data[0] => cpu_d_writedata[0].DATAIN
A_st_data[1] => cpu_d_writedata[1].DATAIN
A_st_data[2] => cpu_d_writedata[2].DATAIN
A_st_data[3] => cpu_d_writedata[3].DATAIN
A_st_data[4] => cpu_d_writedata[4].DATAIN
A_st_data[5] => cpu_d_writedata[5].DATAIN
A_st_data[6] => cpu_d_writedata[6].DATAIN
A_st_data[7] => cpu_d_writedata[7].DATAIN
A_st_data[8] => cpu_d_writedata[8].DATAIN
A_st_data[9] => cpu_d_writedata[9].DATAIN
A_st_data[10] => cpu_d_writedata[10].DATAIN
A_st_data[11] => cpu_d_writedata[11].DATAIN
A_st_data[12] => cpu_d_writedata[12].DATAIN
A_st_data[13] => cpu_d_writedata[13].DATAIN
A_st_data[14] => cpu_d_writedata[14].DATAIN
A_st_data[15] => cpu_d_writedata[15].DATAIN
A_st_data[16] => cpu_d_writedata[16].DATAIN
A_st_data[17] => cpu_d_writedata[17].DATAIN
A_st_data[18] => cpu_d_writedata[18].DATAIN
A_st_data[19] => cpu_d_writedata[19].DATAIN
A_st_data[20] => cpu_d_writedata[20].DATAIN
A_st_data[21] => cpu_d_writedata[21].DATAIN
A_st_data[22] => cpu_d_writedata[22].DATAIN
A_st_data[23] => cpu_d_writedata[23].DATAIN
A_st_data[24] => cpu_d_writedata[24].DATAIN
A_st_data[25] => cpu_d_writedata[25].DATAIN
A_st_data[26] => cpu_d_writedata[26].DATAIN
A_st_data[27] => cpu_d_writedata[27].DATAIN
A_st_data[28] => cpu_d_writedata[28].DATAIN
A_st_data[29] => cpu_d_writedata[29].DATAIN
A_st_data[30] => cpu_d_writedata[30].DATAIN
A_st_data[31] => cpu_d_writedata[31].DATAIN
A_valid => cpu_d_read.IN1
A_valid => cpu_d_write.IN1
A_wr_data_filtered[0] => cpu_d_readdata[0].DATAIN
A_wr_data_filtered[1] => cpu_d_readdata[1].DATAIN
A_wr_data_filtered[2] => cpu_d_readdata[2].DATAIN
A_wr_data_filtered[3] => cpu_d_readdata[3].DATAIN
A_wr_data_filtered[4] => cpu_d_readdata[4].DATAIN
A_wr_data_filtered[5] => cpu_d_readdata[5].DATAIN
A_wr_data_filtered[6] => cpu_d_readdata[6].DATAIN
A_wr_data_filtered[7] => cpu_d_readdata[7].DATAIN
A_wr_data_filtered[8] => cpu_d_readdata[8].DATAIN
A_wr_data_filtered[9] => cpu_d_readdata[9].DATAIN
A_wr_data_filtered[10] => cpu_d_readdata[10].DATAIN
A_wr_data_filtered[11] => cpu_d_readdata[11].DATAIN
A_wr_data_filtered[12] => cpu_d_readdata[12].DATAIN
A_wr_data_filtered[13] => cpu_d_readdata[13].DATAIN
A_wr_data_filtered[14] => cpu_d_readdata[14].DATAIN
A_wr_data_filtered[15] => cpu_d_readdata[15].DATAIN
A_wr_data_filtered[16] => cpu_d_readdata[16].DATAIN
A_wr_data_filtered[17] => cpu_d_readdata[17].DATAIN
A_wr_data_filtered[18] => cpu_d_readdata[18].DATAIN
A_wr_data_filtered[19] => cpu_d_readdata[19].DATAIN
A_wr_data_filtered[20] => cpu_d_readdata[20].DATAIN
A_wr_data_filtered[21] => cpu_d_readdata[21].DATAIN
A_wr_data_filtered[22] => cpu_d_readdata[22].DATAIN
A_wr_data_filtered[23] => cpu_d_readdata[23].DATAIN
A_wr_data_filtered[24] => cpu_d_readdata[24].DATAIN
A_wr_data_filtered[25] => cpu_d_readdata[25].DATAIN
A_wr_data_filtered[26] => cpu_d_readdata[26].DATAIN
A_wr_data_filtered[27] => cpu_d_readdata[27].DATAIN
A_wr_data_filtered[28] => cpu_d_readdata[28].DATAIN
A_wr_data_filtered[29] => cpu_d_readdata[29].DATAIN
A_wr_data_filtered[30] => cpu_d_readdata[30].DATAIN
A_wr_data_filtered[31] => cpu_d_readdata[31].DATAIN
clk => dbrk_goto1~reg0.CLK
clk => dbrk_goto0~reg0.CLK
clk => dbrk_traceme~reg0.CLK
clk => dbrk_traceon~reg0.CLK
clk => dbrk_traceoff~reg0.CLK
clk => dbrk_break_pulse.CLK
clk => dbrk_trigout~reg0.CLK
clk => dbrk_break~reg0.CLK
debugack => dbrk_break.DATAB
reset_n => dbrk_goto1~reg0.ACLR
reset_n => dbrk_goto0~reg0.ACLR
reset_n => dbrk_traceme~reg0.ACLR
reset_n => dbrk_traceon~reg0.ACLR
reset_n => dbrk_traceoff~reg0.ACLR
reset_n => dbrk_break_pulse.ACLR
reset_n => dbrk_trigout~reg0.ACLR
reset_n => dbrk_break~reg0.ACLR
cpu_d_address[0] <= A_mem_baddr[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[1] <= A_mem_baddr[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[2] <= A_mem_baddr[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[3] <= A_mem_baddr[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[4] <= A_mem_baddr[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[5] <= A_mem_baddr[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[6] <= A_mem_baddr[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[7] <= A_mem_baddr[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[8] <= A_mem_baddr[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[9] <= A_mem_baddr[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[10] <= A_mem_baddr[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[11] <= A_mem_baddr[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[12] <= A_mem_baddr[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[13] <= A_mem_baddr[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[14] <= A_mem_baddr[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[15] <= A_mem_baddr[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[16] <= A_mem_baddr[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[17] <= A_mem_baddr[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[18] <= A_mem_baddr[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[19] <= A_mem_baddr[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[20] <= A_mem_baddr[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[21] <= A_mem_baddr[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[22] <= A_mem_baddr[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[23] <= A_mem_baddr[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_read <= cpu_d_read.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[0] <= A_wr_data_filtered[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[1] <= A_wr_data_filtered[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[2] <= A_wr_data_filtered[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[3] <= A_wr_data_filtered[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[4] <= A_wr_data_filtered[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[5] <= A_wr_data_filtered[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[6] <= A_wr_data_filtered[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[7] <= A_wr_data_filtered[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[8] <= A_wr_data_filtered[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[9] <= A_wr_data_filtered[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[10] <= A_wr_data_filtered[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[11] <= A_wr_data_filtered[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[12] <= A_wr_data_filtered[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[13] <= A_wr_data_filtered[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[14] <= A_wr_data_filtered[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[15] <= A_wr_data_filtered[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[16] <= A_wr_data_filtered[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[17] <= A_wr_data_filtered[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[18] <= A_wr_data_filtered[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[19] <= A_wr_data_filtered[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[20] <= A_wr_data_filtered[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[21] <= A_wr_data_filtered[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[22] <= A_wr_data_filtered[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[23] <= A_wr_data_filtered[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[24] <= A_wr_data_filtered[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[25] <= A_wr_data_filtered[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[26] <= A_wr_data_filtered[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[27] <= A_wr_data_filtered[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[28] <= A_wr_data_filtered[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[29] <= A_wr_data_filtered[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[30] <= A_wr_data_filtered[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[31] <= A_wr_data_filtered[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_wait <= A_en.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_write <= cpu_d_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[0] <= A_st_data[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[1] <= A_st_data[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[2] <= A_st_data[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[3] <= A_st_data[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[4] <= A_st_data[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[5] <= A_st_data[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[6] <= A_st_data[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[7] <= A_st_data[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[8] <= A_st_data[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[9] <= A_st_data[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[10] <= A_st_data[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[11] <= A_st_data[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[12] <= A_st_data[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[13] <= A_st_data[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[14] <= A_st_data[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[15] <= A_st_data[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[16] <= A_st_data[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[17] <= A_st_data[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[18] <= A_st_data[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[19] <= A_st_data[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[20] <= A_st_data[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[21] <= A_st_data[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[22] <= A_st_data[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[23] <= A_st_data[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[24] <= A_st_data[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[25] <= A_st_data[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[26] <= A_st_data[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[27] <= A_st_data[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[28] <= A_st_data[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[29] <= A_st_data[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[30] <= A_st_data[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[31] <= A_st_data[31].DB_MAX_OUTPUT_PORT_TYPE
dbrk_break <= dbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto0 <= dbrk_goto0~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto1 <= dbrk_goto1~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceme <= dbrk_traceme~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceoff <= dbrk_traceoff~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceon <= dbrk_traceon~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_trigout <= dbrk_trigout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_en => instr_retired.IN0
A_op_beq => ~NO_FANOUT~
A_op_bge => ~NO_FANOUT~
A_op_bgeu => ~NO_FANOUT~
A_op_blt => ~NO_FANOUT~
A_op_bltu => ~NO_FANOUT~
A_op_bne => ~NO_FANOUT~
A_op_br => ~NO_FANOUT~
A_op_bret => ~NO_FANOUT~
A_op_call => ~NO_FANOUT~
A_op_callr => ~NO_FANOUT~
A_op_eret => ~NO_FANOUT~
A_op_jmp => ~NO_FANOUT~
A_op_jmpi => ~NO_FANOUT~
A_op_ret => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_pcb[17] => ~NO_FANOUT~
A_pcb[18] => ~NO_FANOUT~
A_pcb[19] => ~NO_FANOUT~
A_pcb[20] => ~NO_FANOUT~
A_pcb[21] => ~NO_FANOUT~
A_pcb[22] => ~NO_FANOUT~
A_pcb[23] => ~NO_FANOUT~
A_valid => instr_retired.IN1
A_wr_data_filtered[0] => ~NO_FANOUT~
A_wr_data_filtered[1] => ~NO_FANOUT~
A_wr_data_filtered[2] => ~NO_FANOUT~
A_wr_data_filtered[3] => ~NO_FANOUT~
A_wr_data_filtered[4] => ~NO_FANOUT~
A_wr_data_filtered[5] => ~NO_FANOUT~
A_wr_data_filtered[6] => ~NO_FANOUT~
A_wr_data_filtered[7] => ~NO_FANOUT~
A_wr_data_filtered[8] => ~NO_FANOUT~
A_wr_data_filtered[9] => ~NO_FANOUT~
A_wr_data_filtered[10] => ~NO_FANOUT~
A_wr_data_filtered[11] => ~NO_FANOUT~
A_wr_data_filtered[12] => ~NO_FANOUT~
A_wr_data_filtered[13] => ~NO_FANOUT~
A_wr_data_filtered[14] => ~NO_FANOUT~
A_wr_data_filtered[15] => ~NO_FANOUT~
A_wr_data_filtered[16] => ~NO_FANOUT~
A_wr_data_filtered[17] => ~NO_FANOUT~
A_wr_data_filtered[18] => ~NO_FANOUT~
A_wr_data_filtered[19] => ~NO_FANOUT~
A_wr_data_filtered[20] => ~NO_FANOUT~
A_wr_data_filtered[21] => ~NO_FANOUT~
A_wr_data_filtered[22] => ~NO_FANOUT~
A_wr_data_filtered[23] => ~NO_FANOUT~
A_wr_data_filtered[24] => ~NO_FANOUT~
A_wr_data_filtered[25] => ~NO_FANOUT~
A_wr_data_filtered[26] => ~NO_FANOUT~
A_wr_data_filtered[27] => ~NO_FANOUT~
A_wr_data_filtered[28] => ~NO_FANOUT~
A_wr_data_filtered[29] => ~NO_FANOUT~
A_wr_data_filtered[30] => ~NO_FANOUT~
A_wr_data_filtered[31] => ~NO_FANOUT~
clk => dct_count[0]~reg0.CLK
clk => dct_count[1]~reg0.CLK
clk => dct_count[2]~reg0.CLK
clk => dct_count[3]~reg0.CLK
clk => dct_buffer[0]~reg0.CLK
clk => dct_buffer[1]~reg0.CLK
clk => dct_buffer[2]~reg0.CLK
clk => dct_buffer[3]~reg0.CLK
clk => dct_buffer[4]~reg0.CLK
clk => dct_buffer[5]~reg0.CLK
clk => dct_buffer[6]~reg0.CLK
clk => dct_buffer[7]~reg0.CLK
clk => dct_buffer[8]~reg0.CLK
clk => dct_buffer[9]~reg0.CLK
clk => dct_buffer[10]~reg0.CLK
clk => dct_buffer[11]~reg0.CLK
clk => dct_buffer[12]~reg0.CLK
clk => dct_buffer[13]~reg0.CLK
clk => dct_buffer[14]~reg0.CLK
clk => dct_buffer[15]~reg0.CLK
clk => dct_buffer[16]~reg0.CLK
clk => dct_buffer[17]~reg0.CLK
clk => dct_buffer[18]~reg0.CLK
clk => dct_buffer[19]~reg0.CLK
clk => dct_buffer[20]~reg0.CLK
clk => dct_buffer[21]~reg0.CLK
clk => dct_buffer[22]~reg0.CLK
clk => dct_buffer[23]~reg0.CLK
clk => dct_buffer[24]~reg0.CLK
clk => dct_buffer[25]~reg0.CLK
clk => dct_buffer[26]~reg0.CLK
clk => dct_buffer[27]~reg0.CLK
clk => dct_buffer[28]~reg0.CLK
clk => dct_buffer[29]~reg0.CLK
clk => itm[0]~reg0.CLK
clk => itm[1]~reg0.CLK
clk => itm[2]~reg0.CLK
clk => itm[3]~reg0.CLK
clk => itm[4]~reg0.CLK
clk => itm[5]~reg0.CLK
clk => itm[6]~reg0.CLK
clk => itm[7]~reg0.CLK
clk => itm[8]~reg0.CLK
clk => itm[9]~reg0.CLK
clk => itm[10]~reg0.CLK
clk => itm[11]~reg0.CLK
clk => itm[12]~reg0.CLK
clk => itm[13]~reg0.CLK
clk => itm[14]~reg0.CLK
clk => itm[15]~reg0.CLK
clk => itm[16]~reg0.CLK
clk => itm[17]~reg0.CLK
clk => itm[18]~reg0.CLK
clk => itm[19]~reg0.CLK
clk => itm[20]~reg0.CLK
clk => itm[21]~reg0.CLK
clk => itm[22]~reg0.CLK
clk => itm[23]~reg0.CLK
clk => itm[24]~reg0.CLK
clk => itm[25]~reg0.CLK
clk => itm[26]~reg0.CLK
clk => itm[27]~reg0.CLK
clk => itm[28]~reg0.CLK
clk => itm[29]~reg0.CLK
clk => itm[30]~reg0.CLK
clk => itm[31]~reg0.CLK
clk => itm[32]~reg0.CLK
clk => itm[33]~reg0.CLK
clk => itm[34]~reg0.CLK
clk => itm[35]~reg0.CLK
clk => d1_debugack.CLK
dbrk_traceoff => ~NO_FANOUT~
dbrk_traceon => ~NO_FANOUT~
debugack => d1_debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jrst_n => dct_count[0]~reg0.ACLR
jrst_n => dct_count[1]~reg0.ACLR
jrst_n => dct_count[2]~reg0.ACLR
jrst_n => dct_count[3]~reg0.ACLR
jrst_n => dct_buffer[0]~reg0.ACLR
jrst_n => dct_buffer[1]~reg0.ACLR
jrst_n => dct_buffer[2]~reg0.ACLR
jrst_n => dct_buffer[3]~reg0.ACLR
jrst_n => dct_buffer[4]~reg0.ACLR
jrst_n => dct_buffer[5]~reg0.ACLR
jrst_n => dct_buffer[6]~reg0.ACLR
jrst_n => dct_buffer[7]~reg0.ACLR
jrst_n => dct_buffer[8]~reg0.ACLR
jrst_n => dct_buffer[9]~reg0.ACLR
jrst_n => dct_buffer[10]~reg0.ACLR
jrst_n => dct_buffer[11]~reg0.ACLR
jrst_n => dct_buffer[12]~reg0.ACLR
jrst_n => dct_buffer[13]~reg0.ACLR
jrst_n => dct_buffer[14]~reg0.ACLR
jrst_n => dct_buffer[15]~reg0.ACLR
jrst_n => dct_buffer[16]~reg0.ACLR
jrst_n => dct_buffer[17]~reg0.ACLR
jrst_n => dct_buffer[18]~reg0.ACLR
jrst_n => dct_buffer[19]~reg0.ACLR
jrst_n => dct_buffer[20]~reg0.ACLR
jrst_n => dct_buffer[21]~reg0.ACLR
jrst_n => dct_buffer[22]~reg0.ACLR
jrst_n => dct_buffer[23]~reg0.ACLR
jrst_n => dct_buffer[24]~reg0.ACLR
jrst_n => dct_buffer[25]~reg0.ACLR
jrst_n => dct_buffer[26]~reg0.ACLR
jrst_n => dct_buffer[27]~reg0.ACLR
jrst_n => dct_buffer[28]~reg0.ACLR
jrst_n => dct_buffer[29]~reg0.ACLR
jrst_n => itm[0]~reg0.ACLR
jrst_n => itm[1]~reg0.ACLR
jrst_n => itm[2]~reg0.ACLR
jrst_n => itm[3]~reg0.ACLR
jrst_n => itm[4]~reg0.ACLR
jrst_n => itm[5]~reg0.ACLR
jrst_n => itm[6]~reg0.ACLR
jrst_n => itm[7]~reg0.ACLR
jrst_n => itm[8]~reg0.ACLR
jrst_n => itm[9]~reg0.ACLR
jrst_n => itm[10]~reg0.ACLR
jrst_n => itm[11]~reg0.ACLR
jrst_n => itm[12]~reg0.ACLR
jrst_n => itm[13]~reg0.ACLR
jrst_n => itm[14]~reg0.ACLR
jrst_n => itm[15]~reg0.ACLR
jrst_n => itm[16]~reg0.ACLR
jrst_n => itm[17]~reg0.ACLR
jrst_n => itm[18]~reg0.ACLR
jrst_n => itm[19]~reg0.ACLR
jrst_n => itm[20]~reg0.ACLR
jrst_n => itm[21]~reg0.ACLR
jrst_n => itm[22]~reg0.ACLR
jrst_n => itm[23]~reg0.ACLR
jrst_n => itm[24]~reg0.ACLR
jrst_n => itm[25]~reg0.ACLR
jrst_n => itm[26]~reg0.ACLR
jrst_n => itm[27]~reg0.ACLR
jrst_n => itm[28]~reg0.ACLR
jrst_n => itm[29]~reg0.ACLR
jrst_n => itm[30]~reg0.ACLR
jrst_n => itm[31]~reg0.ACLR
jrst_n => itm[32]~reg0.ACLR
jrst_n => itm[33]~reg0.ACLR
jrst_n => itm[34]~reg0.ACLR
jrst_n => itm[35]~reg0.ACLR
reset_n => d1_debugack.ACLR
take_action_tracectrl => ~NO_FANOUT~
trc_enb => ~NO_FANOUT~
xbrk_traceoff => ~NO_FANOUT~
xbrk_traceon => ~NO_FANOUT~
xbrk_wrap_traceoff => ~NO_FANOUT~
dct_buffer[0] <= dct_buffer[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[1] <= dct_buffer[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[2] <= dct_buffer[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[3] <= dct_buffer[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[4] <= dct_buffer[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[5] <= dct_buffer[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[6] <= dct_buffer[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[7] <= dct_buffer[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[8] <= dct_buffer[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[9] <= dct_buffer[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[10] <= dct_buffer[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[11] <= dct_buffer[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[12] <= dct_buffer[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[13] <= dct_buffer[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[14] <= dct_buffer[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[15] <= dct_buffer[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[16] <= dct_buffer[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[17] <= dct_buffer[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[18] <= dct_buffer[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[19] <= dct_buffer[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[20] <= dct_buffer[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[21] <= dct_buffer[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[22] <= dct_buffer[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[23] <= dct_buffer[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[24] <= dct_buffer[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[25] <= dct_buffer[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[26] <= dct_buffer[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[27] <= dct_buffer[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[28] <= dct_buffer[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[29] <= dct_buffer[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[0] <= dct_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[1] <= dct_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[2] <= dct_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[3] <= dct_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[0] <= itm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[1] <= itm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[2] <= itm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[3] <= itm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[4] <= itm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[5] <= itm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[6] <= itm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[7] <= itm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[8] <= itm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[9] <= itm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[10] <= itm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[11] <= itm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[12] <= itm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[13] <= itm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[14] <= itm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[15] <= itm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[16] <= itm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[17] <= itm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[18] <= itm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[19] <= itm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[20] <= itm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[21] <= itm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[22] <= itm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[23] <= itm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[24] <= itm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[25] <= itm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[26] <= itm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[27] <= itm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[28] <= itm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[29] <= itm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[30] <= itm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[31] <= itm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[32] <= itm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[33] <= itm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[34] <= itm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[35] <= itm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[0] <= <GND>
trc_ctrl[1] <= <GND>
trc_ctrl[2] <= <GND>
trc_ctrl[3] <= <GND>
trc_ctrl[4] <= <GND>
trc_ctrl[5] <= <GND>
trc_ctrl[6] <= <GND>
trc_ctrl[7] <= <GND>
trc_ctrl[8] <= <GND>
trc_ctrl[9] <= <GND>
trc_ctrl[10] <= <GND>
trc_ctrl[11] <= <GND>
trc_ctrl[12] <= <GND>
trc_ctrl[13] <= <GND>
trc_ctrl[14] <= <GND>
trc_ctrl[15] <= <GND>
trc_on <= <GND>


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace
clk => dtm[0]~reg0.CLK
clk => dtm[1]~reg0.CLK
clk => dtm[2]~reg0.CLK
clk => dtm[3]~reg0.CLK
clk => dtm[4]~reg0.CLK
clk => dtm[5]~reg0.CLK
clk => dtm[6]~reg0.CLK
clk => dtm[7]~reg0.CLK
clk => dtm[8]~reg0.CLK
clk => dtm[9]~reg0.CLK
clk => dtm[10]~reg0.CLK
clk => dtm[11]~reg0.CLK
clk => dtm[12]~reg0.CLK
clk => dtm[13]~reg0.CLK
clk => dtm[14]~reg0.CLK
clk => dtm[15]~reg0.CLK
clk => dtm[16]~reg0.CLK
clk => dtm[17]~reg0.CLK
clk => dtm[18]~reg0.CLK
clk => dtm[19]~reg0.CLK
clk => dtm[20]~reg0.CLK
clk => dtm[21]~reg0.CLK
clk => dtm[22]~reg0.CLK
clk => dtm[23]~reg0.CLK
clk => dtm[24]~reg0.CLK
clk => dtm[25]~reg0.CLK
clk => dtm[26]~reg0.CLK
clk => dtm[27]~reg0.CLK
clk => dtm[28]~reg0.CLK
clk => dtm[29]~reg0.CLK
clk => dtm[30]~reg0.CLK
clk => dtm[31]~reg0.CLK
clk => dtm[32]~reg0.CLK
clk => dtm[33]~reg0.CLK
clk => dtm[34]~reg0.CLK
clk => dtm[35]~reg0.CLK
clk => atm[0]~reg0.CLK
clk => atm[1]~reg0.CLK
clk => atm[2]~reg0.CLK
clk => atm[3]~reg0.CLK
clk => atm[4]~reg0.CLK
clk => atm[5]~reg0.CLK
clk => atm[6]~reg0.CLK
clk => atm[7]~reg0.CLK
clk => atm[8]~reg0.CLK
clk => atm[9]~reg0.CLK
clk => atm[10]~reg0.CLK
clk => atm[11]~reg0.CLK
clk => atm[12]~reg0.CLK
clk => atm[13]~reg0.CLK
clk => atm[14]~reg0.CLK
clk => atm[15]~reg0.CLK
clk => atm[16]~reg0.CLK
clk => atm[17]~reg0.CLK
clk => atm[18]~reg0.CLK
clk => atm[19]~reg0.CLK
clk => atm[20]~reg0.CLK
clk => atm[21]~reg0.CLK
clk => atm[22]~reg0.CLK
clk => atm[23]~reg0.CLK
clk => atm[24]~reg0.CLK
clk => atm[25]~reg0.CLK
clk => atm[26]~reg0.CLK
clk => atm[27]~reg0.CLK
clk => atm[28]~reg0.CLK
clk => atm[29]~reg0.CLK
clk => atm[30]~reg0.CLK
clk => atm[31]~reg0.CLK
clk => atm[32]~reg0.CLK
clk => atm[33]~reg0.CLK
clk => atm[34]~reg0.CLK
clk => atm[35]~reg0.CLK
cpu_d_address[0] => ~NO_FANOUT~
cpu_d_address[1] => ~NO_FANOUT~
cpu_d_address[2] => ~NO_FANOUT~
cpu_d_address[3] => ~NO_FANOUT~
cpu_d_address[4] => ~NO_FANOUT~
cpu_d_address[5] => ~NO_FANOUT~
cpu_d_address[6] => ~NO_FANOUT~
cpu_d_address[7] => ~NO_FANOUT~
cpu_d_address[8] => ~NO_FANOUT~
cpu_d_address[9] => ~NO_FANOUT~
cpu_d_address[10] => ~NO_FANOUT~
cpu_d_address[11] => ~NO_FANOUT~
cpu_d_address[12] => ~NO_FANOUT~
cpu_d_address[13] => ~NO_FANOUT~
cpu_d_address[14] => ~NO_FANOUT~
cpu_d_address[15] => ~NO_FANOUT~
cpu_d_address[16] => ~NO_FANOUT~
cpu_d_address[17] => ~NO_FANOUT~
cpu_d_address[18] => ~NO_FANOUT~
cpu_d_address[19] => ~NO_FANOUT~
cpu_d_address[20] => ~NO_FANOUT~
cpu_d_address[21] => ~NO_FANOUT~
cpu_d_address[22] => ~NO_FANOUT~
cpu_d_address[23] => ~NO_FANOUT~
cpu_d_read => ~NO_FANOUT~
cpu_d_readdata[0] => ~NO_FANOUT~
cpu_d_readdata[1] => ~NO_FANOUT~
cpu_d_readdata[2] => ~NO_FANOUT~
cpu_d_readdata[3] => ~NO_FANOUT~
cpu_d_readdata[4] => ~NO_FANOUT~
cpu_d_readdata[5] => ~NO_FANOUT~
cpu_d_readdata[6] => ~NO_FANOUT~
cpu_d_readdata[7] => ~NO_FANOUT~
cpu_d_readdata[8] => ~NO_FANOUT~
cpu_d_readdata[9] => ~NO_FANOUT~
cpu_d_readdata[10] => ~NO_FANOUT~
cpu_d_readdata[11] => ~NO_FANOUT~
cpu_d_readdata[12] => ~NO_FANOUT~
cpu_d_readdata[13] => ~NO_FANOUT~
cpu_d_readdata[14] => ~NO_FANOUT~
cpu_d_readdata[15] => ~NO_FANOUT~
cpu_d_readdata[16] => ~NO_FANOUT~
cpu_d_readdata[17] => ~NO_FANOUT~
cpu_d_readdata[18] => ~NO_FANOUT~
cpu_d_readdata[19] => ~NO_FANOUT~
cpu_d_readdata[20] => ~NO_FANOUT~
cpu_d_readdata[21] => ~NO_FANOUT~
cpu_d_readdata[22] => ~NO_FANOUT~
cpu_d_readdata[23] => ~NO_FANOUT~
cpu_d_readdata[24] => ~NO_FANOUT~
cpu_d_readdata[25] => ~NO_FANOUT~
cpu_d_readdata[26] => ~NO_FANOUT~
cpu_d_readdata[27] => ~NO_FANOUT~
cpu_d_readdata[28] => ~NO_FANOUT~
cpu_d_readdata[29] => ~NO_FANOUT~
cpu_d_readdata[30] => ~NO_FANOUT~
cpu_d_readdata[31] => ~NO_FANOUT~
cpu_d_wait => ~NO_FANOUT~
cpu_d_write => ~NO_FANOUT~
cpu_d_writedata[0] => ~NO_FANOUT~
cpu_d_writedata[1] => ~NO_FANOUT~
cpu_d_writedata[2] => ~NO_FANOUT~
cpu_d_writedata[3] => ~NO_FANOUT~
cpu_d_writedata[4] => ~NO_FANOUT~
cpu_d_writedata[5] => ~NO_FANOUT~
cpu_d_writedata[6] => ~NO_FANOUT~
cpu_d_writedata[7] => ~NO_FANOUT~
cpu_d_writedata[8] => ~NO_FANOUT~
cpu_d_writedata[9] => ~NO_FANOUT~
cpu_d_writedata[10] => ~NO_FANOUT~
cpu_d_writedata[11] => ~NO_FANOUT~
cpu_d_writedata[12] => ~NO_FANOUT~
cpu_d_writedata[13] => ~NO_FANOUT~
cpu_d_writedata[14] => ~NO_FANOUT~
cpu_d_writedata[15] => ~NO_FANOUT~
cpu_d_writedata[16] => ~NO_FANOUT~
cpu_d_writedata[17] => ~NO_FANOUT~
cpu_d_writedata[18] => ~NO_FANOUT~
cpu_d_writedata[19] => ~NO_FANOUT~
cpu_d_writedata[20] => ~NO_FANOUT~
cpu_d_writedata[21] => ~NO_FANOUT~
cpu_d_writedata[22] => ~NO_FANOUT~
cpu_d_writedata[23] => ~NO_FANOUT~
cpu_d_writedata[24] => ~NO_FANOUT~
cpu_d_writedata[25] => ~NO_FANOUT~
cpu_d_writedata[26] => ~NO_FANOUT~
cpu_d_writedata[27] => ~NO_FANOUT~
cpu_d_writedata[28] => ~NO_FANOUT~
cpu_d_writedata[29] => ~NO_FANOUT~
cpu_d_writedata[30] => ~NO_FANOUT~
cpu_d_writedata[31] => ~NO_FANOUT~
jrst_n => dtm[0]~reg0.ACLR
jrst_n => dtm[1]~reg0.ACLR
jrst_n => dtm[2]~reg0.ACLR
jrst_n => dtm[3]~reg0.ACLR
jrst_n => dtm[4]~reg0.ACLR
jrst_n => dtm[5]~reg0.ACLR
jrst_n => dtm[6]~reg0.ACLR
jrst_n => dtm[7]~reg0.ACLR
jrst_n => dtm[8]~reg0.ACLR
jrst_n => dtm[9]~reg0.ACLR
jrst_n => dtm[10]~reg0.ACLR
jrst_n => dtm[11]~reg0.ACLR
jrst_n => dtm[12]~reg0.ACLR
jrst_n => dtm[13]~reg0.ACLR
jrst_n => dtm[14]~reg0.ACLR
jrst_n => dtm[15]~reg0.ACLR
jrst_n => dtm[16]~reg0.ACLR
jrst_n => dtm[17]~reg0.ACLR
jrst_n => dtm[18]~reg0.ACLR
jrst_n => dtm[19]~reg0.ACLR
jrst_n => dtm[20]~reg0.ACLR
jrst_n => dtm[21]~reg0.ACLR
jrst_n => dtm[22]~reg0.ACLR
jrst_n => dtm[23]~reg0.ACLR
jrst_n => dtm[24]~reg0.ACLR
jrst_n => dtm[25]~reg0.ACLR
jrst_n => dtm[26]~reg0.ACLR
jrst_n => dtm[27]~reg0.ACLR
jrst_n => dtm[28]~reg0.ACLR
jrst_n => dtm[29]~reg0.ACLR
jrst_n => dtm[30]~reg0.ACLR
jrst_n => dtm[31]~reg0.ACLR
jrst_n => dtm[32]~reg0.ACLR
jrst_n => dtm[33]~reg0.ACLR
jrst_n => dtm[34]~reg0.ACLR
jrst_n => dtm[35]~reg0.ACLR
jrst_n => atm[0]~reg0.ACLR
jrst_n => atm[1]~reg0.ACLR
jrst_n => atm[2]~reg0.ACLR
jrst_n => atm[3]~reg0.ACLR
jrst_n => atm[4]~reg0.ACLR
jrst_n => atm[5]~reg0.ACLR
jrst_n => atm[6]~reg0.ACLR
jrst_n => atm[7]~reg0.ACLR
jrst_n => atm[8]~reg0.ACLR
jrst_n => atm[9]~reg0.ACLR
jrst_n => atm[10]~reg0.ACLR
jrst_n => atm[11]~reg0.ACLR
jrst_n => atm[12]~reg0.ACLR
jrst_n => atm[13]~reg0.ACLR
jrst_n => atm[14]~reg0.ACLR
jrst_n => atm[15]~reg0.ACLR
jrst_n => atm[16]~reg0.ACLR
jrst_n => atm[17]~reg0.ACLR
jrst_n => atm[18]~reg0.ACLR
jrst_n => atm[19]~reg0.ACLR
jrst_n => atm[20]~reg0.ACLR
jrst_n => atm[21]~reg0.ACLR
jrst_n => atm[22]~reg0.ACLR
jrst_n => atm[23]~reg0.ACLR
jrst_n => atm[24]~reg0.ACLR
jrst_n => atm[25]~reg0.ACLR
jrst_n => atm[26]~reg0.ACLR
jrst_n => atm[27]~reg0.ACLR
jrst_n => atm[28]~reg0.ACLR
jrst_n => atm[29]~reg0.ACLR
jrst_n => atm[30]~reg0.ACLR
jrst_n => atm[31]~reg0.ACLR
jrst_n => atm[32]~reg0.ACLR
jrst_n => atm[33]~reg0.ACLR
jrst_n => atm[34]~reg0.ACLR
jrst_n => atm[35]~reg0.ACLR
trc_ctrl[0] => trc_ctrl[0].IN1
trc_ctrl[1] => trc_ctrl[1].IN1
trc_ctrl[2] => trc_ctrl[2].IN1
trc_ctrl[3] => trc_ctrl[3].IN1
trc_ctrl[4] => trc_ctrl[4].IN1
trc_ctrl[5] => trc_ctrl[5].IN1
trc_ctrl[6] => trc_ctrl[6].IN1
trc_ctrl[7] => trc_ctrl[7].IN1
trc_ctrl[8] => trc_ctrl[8].IN1
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => ~NO_FANOUT~
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
atm[0] <= atm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[1] <= atm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[2] <= atm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[3] <= atm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[4] <= atm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[5] <= atm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[6] <= atm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[7] <= atm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[8] <= atm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[9] <= atm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[10] <= atm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[11] <= atm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[12] <= atm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[13] <= atm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[14] <= atm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[15] <= atm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[16] <= atm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[17] <= atm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[18] <= atm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[19] <= atm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[20] <= atm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[21] <= atm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[22] <= atm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[23] <= atm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[24] <= atm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[25] <= atm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[26] <= atm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[27] <= atm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[28] <= atm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[29] <= atm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[30] <= atm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[31] <= atm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[32] <= atm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[33] <= atm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[34] <= atm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[35] <= atm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[0] <= dtm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[1] <= dtm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[2] <= dtm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[3] <= dtm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[4] <= dtm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[5] <= dtm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[6] <= dtm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[7] <= dtm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[8] <= dtm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[9] <= dtm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[10] <= dtm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[11] <= dtm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[12] <= dtm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[13] <= dtm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[14] <= dtm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[15] <= dtm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[16] <= dtm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[17] <= dtm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[18] <= dtm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[19] <= dtm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[20] <= dtm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[21] <= dtm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[22] <= dtm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[23] <= dtm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[24] <= dtm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[25] <= dtm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[26] <= dtm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[27] <= dtm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[28] <= dtm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[29] <= dtm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[30] <= dtm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[31] <= dtm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[32] <= dtm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[33] <= dtm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[34] <= dtm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[35] <= dtm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode
ctrl[0] => ~NO_FANOUT~
ctrl[1] => ~NO_FANOUT~
ctrl[2] => ~NO_FANOUT~
ctrl[3] => ~NO_FANOUT~
ctrl[4] => ~NO_FANOUT~
ctrl[5] => Decoder0.IN2
ctrl[5] => td_mode[3].DATAIN
ctrl[6] => Decoder0.IN1
ctrl[6] => Decoder1.IN1
ctrl[6] => td_mode[2].DATAIN
ctrl[7] => Decoder0.IN0
ctrl[7] => Decoder1.IN0
ctrl[8] => ~NO_FANOUT~
td_mode[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
td_mode[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
td_mode[2] <= ctrl[6].DB_MAX_OUTPUT_PORT_TYPE
td_mode[3] <= ctrl[5].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo
atm[0] => ~NO_FANOUT~
atm[1] => ~NO_FANOUT~
atm[2] => ~NO_FANOUT~
atm[3] => ~NO_FANOUT~
atm[4] => ~NO_FANOUT~
atm[5] => ~NO_FANOUT~
atm[6] => ~NO_FANOUT~
atm[7] => ~NO_FANOUT~
atm[8] => ~NO_FANOUT~
atm[9] => ~NO_FANOUT~
atm[10] => ~NO_FANOUT~
atm[11] => ~NO_FANOUT~
atm[12] => ~NO_FANOUT~
atm[13] => ~NO_FANOUT~
atm[14] => ~NO_FANOUT~
atm[15] => ~NO_FANOUT~
atm[16] => ~NO_FANOUT~
atm[17] => ~NO_FANOUT~
atm[18] => ~NO_FANOUT~
atm[19] => ~NO_FANOUT~
atm[20] => ~NO_FANOUT~
atm[21] => ~NO_FANOUT~
atm[22] => ~NO_FANOUT~
atm[23] => ~NO_FANOUT~
atm[24] => ~NO_FANOUT~
atm[25] => ~NO_FANOUT~
atm[26] => ~NO_FANOUT~
atm[27] => ~NO_FANOUT~
atm[28] => ~NO_FANOUT~
atm[29] => ~NO_FANOUT~
atm[30] => ~NO_FANOUT~
atm[31] => ~NO_FANOUT~
atm[32] => WideOr1.IN0
atm[33] => WideOr1.IN1
atm[34] => WideOr1.IN2
atm[35] => WideOr1.IN3
clk => fifocount[0].CLK
clk => fifocount[1].CLK
clk => fifocount[2].CLK
clk => fifocount[3].CLK
clk => fifocount[4].CLK
dbrk_traceme => trc_this.IN1
dbrk_traceoff => trc_this.IN0
dbrk_traceon => trc_this.IN1
dct_buffer[0] => dct_buffer[0].IN1
dct_buffer[1] => dct_buffer[1].IN1
dct_buffer[2] => dct_buffer[2].IN1
dct_buffer[3] => dct_buffer[3].IN1
dct_buffer[4] => dct_buffer[4].IN1
dct_buffer[5] => dct_buffer[5].IN1
dct_buffer[6] => dct_buffer[6].IN1
dct_buffer[7] => dct_buffer[7].IN1
dct_buffer[8] => dct_buffer[8].IN1
dct_buffer[9] => dct_buffer[9].IN1
dct_buffer[10] => dct_buffer[10].IN1
dct_buffer[11] => dct_buffer[11].IN1
dct_buffer[12] => dct_buffer[12].IN1
dct_buffer[13] => dct_buffer[13].IN1
dct_buffer[14] => dct_buffer[14].IN1
dct_buffer[15] => dct_buffer[15].IN1
dct_buffer[16] => dct_buffer[16].IN1
dct_buffer[17] => dct_buffer[17].IN1
dct_buffer[18] => dct_buffer[18].IN1
dct_buffer[19] => dct_buffer[19].IN1
dct_buffer[20] => dct_buffer[20].IN1
dct_buffer[21] => dct_buffer[21].IN1
dct_buffer[22] => dct_buffer[22].IN1
dct_buffer[23] => dct_buffer[23].IN1
dct_buffer[24] => dct_buffer[24].IN1
dct_buffer[25] => dct_buffer[25].IN1
dct_buffer[26] => dct_buffer[26].IN1
dct_buffer[27] => dct_buffer[27].IN1
dct_buffer[28] => dct_buffer[28].IN1
dct_buffer[29] => dct_buffer[29].IN1
dct_count[0] => dct_count[0].IN1
dct_count[1] => dct_count[1].IN1
dct_count[2] => dct_count[2].IN1
dct_count[3] => dct_count[3].IN1
dtm[0] => ~NO_FANOUT~
dtm[1] => ~NO_FANOUT~
dtm[2] => ~NO_FANOUT~
dtm[3] => ~NO_FANOUT~
dtm[4] => ~NO_FANOUT~
dtm[5] => ~NO_FANOUT~
dtm[6] => ~NO_FANOUT~
dtm[7] => ~NO_FANOUT~
dtm[8] => ~NO_FANOUT~
dtm[9] => ~NO_FANOUT~
dtm[10] => ~NO_FANOUT~
dtm[11] => ~NO_FANOUT~
dtm[12] => ~NO_FANOUT~
dtm[13] => ~NO_FANOUT~
dtm[14] => ~NO_FANOUT~
dtm[15] => ~NO_FANOUT~
dtm[16] => ~NO_FANOUT~
dtm[17] => ~NO_FANOUT~
dtm[18] => ~NO_FANOUT~
dtm[19] => ~NO_FANOUT~
dtm[20] => ~NO_FANOUT~
dtm[21] => ~NO_FANOUT~
dtm[22] => ~NO_FANOUT~
dtm[23] => ~NO_FANOUT~
dtm[24] => ~NO_FANOUT~
dtm[25] => ~NO_FANOUT~
dtm[26] => ~NO_FANOUT~
dtm[27] => ~NO_FANOUT~
dtm[28] => ~NO_FANOUT~
dtm[29] => ~NO_FANOUT~
dtm[30] => ~NO_FANOUT~
dtm[31] => ~NO_FANOUT~
dtm[32] => WideOr2.IN0
dtm[33] => WideOr2.IN1
dtm[34] => WideOr2.IN2
dtm[35] => WideOr2.IN3
itm[0] => tw[0].DATAIN
itm[1] => tw[1].DATAIN
itm[2] => tw[2].DATAIN
itm[3] => tw[3].DATAIN
itm[4] => tw[4].DATAIN
itm[5] => tw[5].DATAIN
itm[6] => tw[6].DATAIN
itm[7] => tw[7].DATAIN
itm[8] => tw[8].DATAIN
itm[9] => tw[9].DATAIN
itm[10] => tw[10].DATAIN
itm[11] => tw[11].DATAIN
itm[12] => tw[12].DATAIN
itm[13] => tw[13].DATAIN
itm[14] => tw[14].DATAIN
itm[15] => tw[15].DATAIN
itm[16] => tw[16].DATAIN
itm[17] => tw[17].DATAIN
itm[18] => tw[18].DATAIN
itm[19] => tw[19].DATAIN
itm[20] => tw[20].DATAIN
itm[21] => tw[21].DATAIN
itm[22] => tw[22].DATAIN
itm[23] => tw[23].DATAIN
itm[24] => tw[24].DATAIN
itm[25] => tw[25].DATAIN
itm[26] => tw[26].DATAIN
itm[27] => tw[27].DATAIN
itm[28] => tw[28].DATAIN
itm[29] => tw[29].DATAIN
itm[30] => tw[30].DATAIN
itm[31] => tw[31].DATAIN
itm[32] => WideOr0.IN0
itm[32] => tw[32].DATAIN
itm[33] => WideOr0.IN1
itm[33] => tw[33].DATAIN
itm[34] => WideOr0.IN2
itm[34] => tw[34].DATAIN
itm[35] => WideOr0.IN3
itm[35] => tw[35].DATAIN
jrst_n => fifocount[0].ACLR
jrst_n => fifocount[1].ACLR
jrst_n => fifocount[2].ACLR
jrst_n => fifocount[3].ACLR
jrst_n => fifocount[4].ACLR
reset_n => ~NO_FANOUT~
test_ending => test_ending.IN1
test_has_ended => test_has_ended.IN1
trc_on => trc_this.IN1
tw[0] <= itm[0].DB_MAX_OUTPUT_PORT_TYPE
tw[1] <= itm[1].DB_MAX_OUTPUT_PORT_TYPE
tw[2] <= itm[2].DB_MAX_OUTPUT_PORT_TYPE
tw[3] <= itm[3].DB_MAX_OUTPUT_PORT_TYPE
tw[4] <= itm[4].DB_MAX_OUTPUT_PORT_TYPE
tw[5] <= itm[5].DB_MAX_OUTPUT_PORT_TYPE
tw[6] <= itm[6].DB_MAX_OUTPUT_PORT_TYPE
tw[7] <= itm[7].DB_MAX_OUTPUT_PORT_TYPE
tw[8] <= itm[8].DB_MAX_OUTPUT_PORT_TYPE
tw[9] <= itm[9].DB_MAX_OUTPUT_PORT_TYPE
tw[10] <= itm[10].DB_MAX_OUTPUT_PORT_TYPE
tw[11] <= itm[11].DB_MAX_OUTPUT_PORT_TYPE
tw[12] <= itm[12].DB_MAX_OUTPUT_PORT_TYPE
tw[13] <= itm[13].DB_MAX_OUTPUT_PORT_TYPE
tw[14] <= itm[14].DB_MAX_OUTPUT_PORT_TYPE
tw[15] <= itm[15].DB_MAX_OUTPUT_PORT_TYPE
tw[16] <= itm[16].DB_MAX_OUTPUT_PORT_TYPE
tw[17] <= itm[17].DB_MAX_OUTPUT_PORT_TYPE
tw[18] <= itm[18].DB_MAX_OUTPUT_PORT_TYPE
tw[19] <= itm[19].DB_MAX_OUTPUT_PORT_TYPE
tw[20] <= itm[20].DB_MAX_OUTPUT_PORT_TYPE
tw[21] <= itm[21].DB_MAX_OUTPUT_PORT_TYPE
tw[22] <= itm[22].DB_MAX_OUTPUT_PORT_TYPE
tw[23] <= itm[23].DB_MAX_OUTPUT_PORT_TYPE
tw[24] <= itm[24].DB_MAX_OUTPUT_PORT_TYPE
tw[25] <= itm[25].DB_MAX_OUTPUT_PORT_TYPE
tw[26] <= itm[26].DB_MAX_OUTPUT_PORT_TYPE
tw[27] <= itm[27].DB_MAX_OUTPUT_PORT_TYPE
tw[28] <= itm[28].DB_MAX_OUTPUT_PORT_TYPE
tw[29] <= itm[29].DB_MAX_OUTPUT_PORT_TYPE
tw[30] <= itm[30].DB_MAX_OUTPUT_PORT_TYPE
tw[31] <= itm[31].DB_MAX_OUTPUT_PORT_TYPE
tw[32] <= itm[32].DB_MAX_OUTPUT_PORT_TYPE
tw[33] <= itm[33].DB_MAX_OUTPUT_PORT_TYPE
tw[34] <= itm[34].DB_MAX_OUTPUT_PORT_TYPE
tw[35] <= itm[35].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count
atm_valid => Decoder0.IN1
dtm_valid => Decoder0.IN2
itm_valid => Decoder0.IN0
compute_tm_count[0] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
compute_tm_count[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp
free2 => always0.IN1
free3 => always0.IN1
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => Equal0.IN1
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => Equal0.IN0
fifowp_inc[0] <= fifowp_inc.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[1] <= fifowp_inc.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[2] <= <GND>
fifowp_inc[3] <= <GND>


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
free2 => always0.IN1
free3 => always0.IN1
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => fifocount_inc.DATAB
tm_count[0] => Equal0.IN1
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => fifocount_inc.DATAB
tm_count[1] => Equal0.IN0
fifocount_inc[0] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[1] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[2] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[3] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[4] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench
dct_buffer[0] => ~NO_FANOUT~
dct_buffer[1] => ~NO_FANOUT~
dct_buffer[2] => ~NO_FANOUT~
dct_buffer[3] => ~NO_FANOUT~
dct_buffer[4] => ~NO_FANOUT~
dct_buffer[5] => ~NO_FANOUT~
dct_buffer[6] => ~NO_FANOUT~
dct_buffer[7] => ~NO_FANOUT~
dct_buffer[8] => ~NO_FANOUT~
dct_buffer[9] => ~NO_FANOUT~
dct_buffer[10] => ~NO_FANOUT~
dct_buffer[11] => ~NO_FANOUT~
dct_buffer[12] => ~NO_FANOUT~
dct_buffer[13] => ~NO_FANOUT~
dct_buffer[14] => ~NO_FANOUT~
dct_buffer[15] => ~NO_FANOUT~
dct_buffer[16] => ~NO_FANOUT~
dct_buffer[17] => ~NO_FANOUT~
dct_buffer[18] => ~NO_FANOUT~
dct_buffer[19] => ~NO_FANOUT~
dct_buffer[20] => ~NO_FANOUT~
dct_buffer[21] => ~NO_FANOUT~
dct_buffer[22] => ~NO_FANOUT~
dct_buffer[23] => ~NO_FANOUT~
dct_buffer[24] => ~NO_FANOUT~
dct_buffer[25] => ~NO_FANOUT~
dct_buffer[26] => ~NO_FANOUT~
dct_buffer[27] => ~NO_FANOUT~
dct_buffer[28] => ~NO_FANOUT~
dct_buffer[29] => ~NO_FANOUT~
dct_count[0] => ~NO_FANOUT~
dct_count[1] => ~NO_FANOUT~
dct_count[2] => ~NO_FANOUT~
dct_count[3] => ~NO_FANOUT~
test_ending => ~NO_FANOUT~
test_has_ended => ~NO_FANOUT~


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib
clk => ~NO_FANOUT~
clkx2 => ~NO_FANOUT~
jrst_n => ~NO_FANOUT~
tw[0] => ~NO_FANOUT~
tw[1] => ~NO_FANOUT~
tw[2] => ~NO_FANOUT~
tw[3] => ~NO_FANOUT~
tw[4] => ~NO_FANOUT~
tw[5] => ~NO_FANOUT~
tw[6] => ~NO_FANOUT~
tw[7] => ~NO_FANOUT~
tw[8] => ~NO_FANOUT~
tw[9] => ~NO_FANOUT~
tw[10] => ~NO_FANOUT~
tw[11] => ~NO_FANOUT~
tw[12] => ~NO_FANOUT~
tw[13] => ~NO_FANOUT~
tw[14] => ~NO_FANOUT~
tw[15] => ~NO_FANOUT~
tw[16] => ~NO_FANOUT~
tw[17] => ~NO_FANOUT~
tw[18] => ~NO_FANOUT~
tw[19] => ~NO_FANOUT~
tw[20] => ~NO_FANOUT~
tw[21] => ~NO_FANOUT~
tw[22] => ~NO_FANOUT~
tw[23] => ~NO_FANOUT~
tw[24] => ~NO_FANOUT~
tw[25] => ~NO_FANOUT~
tw[26] => ~NO_FANOUT~
tw[27] => ~NO_FANOUT~
tw[28] => ~NO_FANOUT~
tw[29] => ~NO_FANOUT~
tw[30] => ~NO_FANOUT~
tw[31] => ~NO_FANOUT~
tw[32] => ~NO_FANOUT~
tw[33] => ~NO_FANOUT~
tw[34] => ~NO_FANOUT~
tw[35] => ~NO_FANOUT~
tr_clk <= <GND>
tr_data[0] <= <GND>
tr_data[1] <= <GND>
tr_data[2] <= <GND>
tr_data[3] <= <GND>
tr_data[4] <= <GND>
tr_data[5] <= <GND>
tr_data[6] <= <GND>
tr_data[7] <= <GND>
tr_data[8] <= <GND>
tr_data[9] <= <GND>
tr_data[10] <= <GND>
tr_data[11] <= <GND>
tr_data[12] <= <GND>
tr_data[13] <= <GND>
tr_data[14] <= <GND>
tr_data[15] <= <GND>
tr_data[16] <= <GND>
tr_data[17] <= <GND>


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im
clk => clk.IN2
jdo[0] => ~NO_FANOUT~
jdo[1] => jdo[1].IN1
jdo[2] => jdo[2].IN1
jdo[3] => jdo[3].IN1
jdo[4] => jdo[4].IN1
jdo[5] => jdo[5].IN1
jdo[6] => jdo[6].IN1
jdo[7] => jdo[7].IN1
jdo[8] => jdo[8].IN1
jdo[9] => jdo[9].IN1
jdo[10] => jdo[10].IN1
jdo[11] => jdo[11].IN1
jdo[12] => jdo[12].IN1
jdo[13] => jdo[13].IN1
jdo[14] => jdo[14].IN1
jdo[15] => jdo[15].IN1
jdo[16] => jdo[16].IN1
jdo[17] => jdo[17].IN1
jdo[18] => jdo[18].IN1
jdo[19] => jdo[19].IN1
jdo[20] => jdo[20].IN1
jdo[21] => jdo[21].IN1
jdo[22] => jdo[22].IN1
jdo[23] => jdo[23].IN1
jdo[24] => jdo[24].IN1
jdo[25] => jdo[25].IN1
jdo[26] => jdo[26].IN1
jdo[27] => jdo[27].IN1
jdo[28] => jdo[28].IN1
jdo[29] => jdo[29].IN1
jdo[30] => jdo[30].IN1
jdo[31] => jdo[31].IN1
jdo[32] => jdo[32].IN1
jdo[33] => jdo[33].IN1
jdo[34] => jdo[34].IN1
jdo[35] => jdo[35].IN1
jdo[36] => jdo[36].IN1
jdo[37] => ~NO_FANOUT~
jrst_n => trc_wrap~reg0.ACLR
jrst_n => trc_im_addr[0]~reg0.ACLR
jrst_n => trc_im_addr[1]~reg0.ACLR
jrst_n => trc_im_addr[2]~reg0.ACLR
jrst_n => trc_im_addr[3]~reg0.ACLR
jrst_n => trc_im_addr[4]~reg0.ACLR
jrst_n => trc_im_addr[5]~reg0.ACLR
jrst_n => trc_im_addr[6]~reg0.ACLR
reset_n => trc_jtag_addr[0].ACLR
reset_n => trc_jtag_addr[1].ACLR
reset_n => trc_jtag_addr[2].ACLR
reset_n => trc_jtag_addr[3].ACLR
reset_n => trc_jtag_addr[4].ACLR
reset_n => trc_jtag_addr[5].ACLR
reset_n => trc_jtag_addr[6].ACLR
reset_n => trc_jtag_addr[7].ACLR
reset_n => trc_jtag_addr[8].ACLR
reset_n => trc_jtag_addr[9].ACLR
reset_n => trc_jtag_addr[10].ACLR
reset_n => trc_jtag_addr[11].ACLR
reset_n => trc_jtag_addr[12].ACLR
reset_n => trc_jtag_addr[13].ACLR
reset_n => trc_jtag_addr[14].ACLR
reset_n => trc_jtag_addr[15].ACLR
reset_n => trc_jtag_addr[16].ACLR
take_action_tracectrl => ~NO_FANOUT~
take_action_tracemem_a => always1.IN0
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_b => take_action_tracemem_b.IN1
take_no_action_tracemem_a => always1.IN1
trc_ctrl[0] => comb.IN1
trc_ctrl[0] => trc_enb.DATAIN
trc_ctrl[0] => tracemem_on.DATAIN
trc_ctrl[1] => ~NO_FANOUT~
trc_ctrl[2] => ~NO_FANOUT~
trc_ctrl[3] => ~NO_FANOUT~
trc_ctrl[4] => ~NO_FANOUT~
trc_ctrl[5] => ~NO_FANOUT~
trc_ctrl[6] => ~NO_FANOUT~
trc_ctrl[7] => ~NO_FANOUT~
trc_ctrl[8] => ~NO_FANOUT~
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => xbrk_wrap_traceoff.IN1
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
tw[0] => trc_im_data[0].IN1
tw[1] => trc_im_data[1].IN1
tw[2] => trc_im_data[2].IN1
tw[3] => trc_im_data[3].IN1
tw[4] => trc_im_data[4].IN1
tw[5] => trc_im_data[5].IN1
tw[6] => trc_im_data[6].IN1
tw[7] => trc_im_data[7].IN1
tw[8] => trc_im_data[8].IN1
tw[9] => trc_im_data[9].IN1
tw[10] => trc_im_data[10].IN1
tw[11] => trc_im_data[11].IN1
tw[12] => trc_im_data[12].IN1
tw[13] => trc_im_data[13].IN1
tw[14] => trc_im_data[14].IN1
tw[15] => trc_im_data[15].IN1
tw[16] => trc_im_data[16].IN1
tw[17] => trc_im_data[17].IN1
tw[18] => trc_im_data[18].IN1
tw[19] => trc_im_data[19].IN1
tw[20] => trc_im_data[20].IN1
tw[21] => trc_im_data[21].IN1
tw[22] => trc_im_data[22].IN1
tw[23] => trc_im_data[23].IN1
tw[24] => trc_im_data[24].IN1
tw[25] => trc_im_data[25].IN1
tw[26] => trc_im_data[26].IN1
tw[27] => trc_im_data[27].IN1
tw[28] => trc_im_data[28].IN1
tw[29] => trc_im_data[29].IN1
tw[30] => trc_im_data[30].IN1
tw[31] => trc_im_data[31].IN1
tw[32] => trc_im_data[32].IN1
tw[33] => trc_im_data[33].IN1
tw[34] => trc_im_data[34].IN1
tw[35] => trc_im_data[35].IN1
tracemem_on <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
tracemem_trcdata[0] <= <GND>
tracemem_trcdata[1] <= <GND>
tracemem_trcdata[2] <= <GND>
tracemem_trcdata[3] <= <GND>
tracemem_trcdata[4] <= <GND>
tracemem_trcdata[5] <= <GND>
tracemem_trcdata[6] <= <GND>
tracemem_trcdata[7] <= <GND>
tracemem_trcdata[8] <= <GND>
tracemem_trcdata[9] <= <GND>
tracemem_trcdata[10] <= <GND>
tracemem_trcdata[11] <= <GND>
tracemem_trcdata[12] <= <GND>
tracemem_trcdata[13] <= <GND>
tracemem_trcdata[14] <= <GND>
tracemem_trcdata[15] <= <GND>
tracemem_trcdata[16] <= <GND>
tracemem_trcdata[17] <= <GND>
tracemem_trcdata[18] <= <GND>
tracemem_trcdata[19] <= <GND>
tracemem_trcdata[20] <= <GND>
tracemem_trcdata[21] <= <GND>
tracemem_trcdata[22] <= <GND>
tracemem_trcdata[23] <= <GND>
tracemem_trcdata[24] <= <GND>
tracemem_trcdata[25] <= <GND>
tracemem_trcdata[26] <= <GND>
tracemem_trcdata[27] <= <GND>
tracemem_trcdata[28] <= <GND>
tracemem_trcdata[29] <= <GND>
tracemem_trcdata[30] <= <GND>
tracemem_trcdata[31] <= <GND>
tracemem_trcdata[32] <= <GND>
tracemem_trcdata[33] <= <GND>
tracemem_trcdata[34] <= <GND>
tracemem_trcdata[35] <= <GND>
tracemem_tw <= tracemem_tw.DB_MAX_OUTPUT_PORT_TYPE
trc_enb <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[0] <= trc_im_addr[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[1] <= trc_im_addr[1].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[2] <= trc_im_addr[2].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[3] <= trc_im_addr[3].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[4] <= trc_im_addr[4].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[5] <= trc_im_addr[5].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[6] <= trc_im_addr[6].DB_MAX_OUTPUT_PORT_TYPE
trc_wrap <= trc_wrap~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_wrap_traceoff <= xbrk_wrap_traceoff.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock0 => clock0.IN1
clock1 => clock1.IN1
clocken0 => clocken0.IN1
clocken1 => clocken1.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_a[32] => data_a[32].IN1
data_a[33] => data_a[33].IN1
data_a[34] => data_a[34].IN1
data_a[35] => data_a[35].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
data_b[32] => data_b[32].IN1
data_b[33] => data_b[33].IN1
data_b[34] => data_b[34].IN1
data_b[35] => data_b[35].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:the_altsyncram.q_a
q_a[1] <= altsyncram:the_altsyncram.q_a
q_a[2] <= altsyncram:the_altsyncram.q_a
q_a[3] <= altsyncram:the_altsyncram.q_a
q_a[4] <= altsyncram:the_altsyncram.q_a
q_a[5] <= altsyncram:the_altsyncram.q_a
q_a[6] <= altsyncram:the_altsyncram.q_a
q_a[7] <= altsyncram:the_altsyncram.q_a
q_a[8] <= altsyncram:the_altsyncram.q_a
q_a[9] <= altsyncram:the_altsyncram.q_a
q_a[10] <= altsyncram:the_altsyncram.q_a
q_a[11] <= altsyncram:the_altsyncram.q_a
q_a[12] <= altsyncram:the_altsyncram.q_a
q_a[13] <= altsyncram:the_altsyncram.q_a
q_a[14] <= altsyncram:the_altsyncram.q_a
q_a[15] <= altsyncram:the_altsyncram.q_a
q_a[16] <= altsyncram:the_altsyncram.q_a
q_a[17] <= altsyncram:the_altsyncram.q_a
q_a[18] <= altsyncram:the_altsyncram.q_a
q_a[19] <= altsyncram:the_altsyncram.q_a
q_a[20] <= altsyncram:the_altsyncram.q_a
q_a[21] <= altsyncram:the_altsyncram.q_a
q_a[22] <= altsyncram:the_altsyncram.q_a
q_a[23] <= altsyncram:the_altsyncram.q_a
q_a[24] <= altsyncram:the_altsyncram.q_a
q_a[25] <= altsyncram:the_altsyncram.q_a
q_a[26] <= altsyncram:the_altsyncram.q_a
q_a[27] <= altsyncram:the_altsyncram.q_a
q_a[28] <= altsyncram:the_altsyncram.q_a
q_a[29] <= altsyncram:the_altsyncram.q_a
q_a[30] <= altsyncram:the_altsyncram.q_a
q_a[31] <= altsyncram:the_altsyncram.q_a
q_a[32] <= altsyncram:the_altsyncram.q_a
q_a[33] <= altsyncram:the_altsyncram.q_a
q_a[34] <= altsyncram:the_altsyncram.q_a
q_a[35] <= altsyncram:the_altsyncram.q_a
q_b[0] <= altsyncram:the_altsyncram.q_b
q_b[1] <= altsyncram:the_altsyncram.q_b
q_b[2] <= altsyncram:the_altsyncram.q_b
q_b[3] <= altsyncram:the_altsyncram.q_b
q_b[4] <= altsyncram:the_altsyncram.q_b
q_b[5] <= altsyncram:the_altsyncram.q_b
q_b[6] <= altsyncram:the_altsyncram.q_b
q_b[7] <= altsyncram:the_altsyncram.q_b
q_b[8] <= altsyncram:the_altsyncram.q_b
q_b[9] <= altsyncram:the_altsyncram.q_b
q_b[10] <= altsyncram:the_altsyncram.q_b
q_b[11] <= altsyncram:the_altsyncram.q_b
q_b[12] <= altsyncram:the_altsyncram.q_b
q_b[13] <= altsyncram:the_altsyncram.q_b
q_b[14] <= altsyncram:the_altsyncram.q_b
q_b[15] <= altsyncram:the_altsyncram.q_b
q_b[16] <= altsyncram:the_altsyncram.q_b
q_b[17] <= altsyncram:the_altsyncram.q_b
q_b[18] <= altsyncram:the_altsyncram.q_b
q_b[19] <= altsyncram:the_altsyncram.q_b
q_b[20] <= altsyncram:the_altsyncram.q_b
q_b[21] <= altsyncram:the_altsyncram.q_b
q_b[22] <= altsyncram:the_altsyncram.q_b
q_b[23] <= altsyncram:the_altsyncram.q_b
q_b[24] <= altsyncram:the_altsyncram.q_b
q_b[25] <= altsyncram:the_altsyncram.q_b
q_b[26] <= altsyncram:the_altsyncram.q_b
q_b[27] <= altsyncram:the_altsyncram.q_b
q_b[28] <= altsyncram:the_altsyncram.q_b
q_b[29] <= altsyncram:the_altsyncram.q_b
q_b[30] <= altsyncram:the_altsyncram.q_b
q_b[31] <= altsyncram:the_altsyncram.q_b
q_b[32] <= altsyncram:the_altsyncram.q_b
q_b[33] <= altsyncram:the_altsyncram.q_b
q_b[34] <= altsyncram:the_altsyncram.q_b
q_b[35] <= altsyncram:the_altsyncram.q_b


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_e502:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_e502:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_e502:auto_generated.data_a[0]
data_a[1] => altsyncram_e502:auto_generated.data_a[1]
data_a[2] => altsyncram_e502:auto_generated.data_a[2]
data_a[3] => altsyncram_e502:auto_generated.data_a[3]
data_a[4] => altsyncram_e502:auto_generated.data_a[4]
data_a[5] => altsyncram_e502:auto_generated.data_a[5]
data_a[6] => altsyncram_e502:auto_generated.data_a[6]
data_a[7] => altsyncram_e502:auto_generated.data_a[7]
data_a[8] => altsyncram_e502:auto_generated.data_a[8]
data_a[9] => altsyncram_e502:auto_generated.data_a[9]
data_a[10] => altsyncram_e502:auto_generated.data_a[10]
data_a[11] => altsyncram_e502:auto_generated.data_a[11]
data_a[12] => altsyncram_e502:auto_generated.data_a[12]
data_a[13] => altsyncram_e502:auto_generated.data_a[13]
data_a[14] => altsyncram_e502:auto_generated.data_a[14]
data_a[15] => altsyncram_e502:auto_generated.data_a[15]
data_a[16] => altsyncram_e502:auto_generated.data_a[16]
data_a[17] => altsyncram_e502:auto_generated.data_a[17]
data_a[18] => altsyncram_e502:auto_generated.data_a[18]
data_a[19] => altsyncram_e502:auto_generated.data_a[19]
data_a[20] => altsyncram_e502:auto_generated.data_a[20]
data_a[21] => altsyncram_e502:auto_generated.data_a[21]
data_a[22] => altsyncram_e502:auto_generated.data_a[22]
data_a[23] => altsyncram_e502:auto_generated.data_a[23]
data_a[24] => altsyncram_e502:auto_generated.data_a[24]
data_a[25] => altsyncram_e502:auto_generated.data_a[25]
data_a[26] => altsyncram_e502:auto_generated.data_a[26]
data_a[27] => altsyncram_e502:auto_generated.data_a[27]
data_a[28] => altsyncram_e502:auto_generated.data_a[28]
data_a[29] => altsyncram_e502:auto_generated.data_a[29]
data_a[30] => altsyncram_e502:auto_generated.data_a[30]
data_a[31] => altsyncram_e502:auto_generated.data_a[31]
data_a[32] => altsyncram_e502:auto_generated.data_a[32]
data_a[33] => altsyncram_e502:auto_generated.data_a[33]
data_a[34] => altsyncram_e502:auto_generated.data_a[34]
data_a[35] => altsyncram_e502:auto_generated.data_a[35]
data_b[0] => altsyncram_e502:auto_generated.data_b[0]
data_b[1] => altsyncram_e502:auto_generated.data_b[1]
data_b[2] => altsyncram_e502:auto_generated.data_b[2]
data_b[3] => altsyncram_e502:auto_generated.data_b[3]
data_b[4] => altsyncram_e502:auto_generated.data_b[4]
data_b[5] => altsyncram_e502:auto_generated.data_b[5]
data_b[6] => altsyncram_e502:auto_generated.data_b[6]
data_b[7] => altsyncram_e502:auto_generated.data_b[7]
data_b[8] => altsyncram_e502:auto_generated.data_b[8]
data_b[9] => altsyncram_e502:auto_generated.data_b[9]
data_b[10] => altsyncram_e502:auto_generated.data_b[10]
data_b[11] => altsyncram_e502:auto_generated.data_b[11]
data_b[12] => altsyncram_e502:auto_generated.data_b[12]
data_b[13] => altsyncram_e502:auto_generated.data_b[13]
data_b[14] => altsyncram_e502:auto_generated.data_b[14]
data_b[15] => altsyncram_e502:auto_generated.data_b[15]
data_b[16] => altsyncram_e502:auto_generated.data_b[16]
data_b[17] => altsyncram_e502:auto_generated.data_b[17]
data_b[18] => altsyncram_e502:auto_generated.data_b[18]
data_b[19] => altsyncram_e502:auto_generated.data_b[19]
data_b[20] => altsyncram_e502:auto_generated.data_b[20]
data_b[21] => altsyncram_e502:auto_generated.data_b[21]
data_b[22] => altsyncram_e502:auto_generated.data_b[22]
data_b[23] => altsyncram_e502:auto_generated.data_b[23]
data_b[24] => altsyncram_e502:auto_generated.data_b[24]
data_b[25] => altsyncram_e502:auto_generated.data_b[25]
data_b[26] => altsyncram_e502:auto_generated.data_b[26]
data_b[27] => altsyncram_e502:auto_generated.data_b[27]
data_b[28] => altsyncram_e502:auto_generated.data_b[28]
data_b[29] => altsyncram_e502:auto_generated.data_b[29]
data_b[30] => altsyncram_e502:auto_generated.data_b[30]
data_b[31] => altsyncram_e502:auto_generated.data_b[31]
data_b[32] => altsyncram_e502:auto_generated.data_b[32]
data_b[33] => altsyncram_e502:auto_generated.data_b[33]
data_b[34] => altsyncram_e502:auto_generated.data_b[34]
data_b[35] => altsyncram_e502:auto_generated.data_b[35]
address_a[0] => altsyncram_e502:auto_generated.address_a[0]
address_a[1] => altsyncram_e502:auto_generated.address_a[1]
address_a[2] => altsyncram_e502:auto_generated.address_a[2]
address_a[3] => altsyncram_e502:auto_generated.address_a[3]
address_a[4] => altsyncram_e502:auto_generated.address_a[4]
address_a[5] => altsyncram_e502:auto_generated.address_a[5]
address_a[6] => altsyncram_e502:auto_generated.address_a[6]
address_b[0] => altsyncram_e502:auto_generated.address_b[0]
address_b[1] => altsyncram_e502:auto_generated.address_b[1]
address_b[2] => altsyncram_e502:auto_generated.address_b[2]
address_b[3] => altsyncram_e502:auto_generated.address_b[3]
address_b[4] => altsyncram_e502:auto_generated.address_b[4]
address_b[5] => altsyncram_e502:auto_generated.address_b[5]
address_b[6] => altsyncram_e502:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_e502:auto_generated.clock0
clock1 => altsyncram_e502:auto_generated.clock1
clocken0 => altsyncram_e502:auto_generated.clocken0
clocken1 => altsyncram_e502:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_e502:auto_generated.q_a[0]
q_a[1] <= altsyncram_e502:auto_generated.q_a[1]
q_a[2] <= altsyncram_e502:auto_generated.q_a[2]
q_a[3] <= altsyncram_e502:auto_generated.q_a[3]
q_a[4] <= altsyncram_e502:auto_generated.q_a[4]
q_a[5] <= altsyncram_e502:auto_generated.q_a[5]
q_a[6] <= altsyncram_e502:auto_generated.q_a[6]
q_a[7] <= altsyncram_e502:auto_generated.q_a[7]
q_a[8] <= altsyncram_e502:auto_generated.q_a[8]
q_a[9] <= altsyncram_e502:auto_generated.q_a[9]
q_a[10] <= altsyncram_e502:auto_generated.q_a[10]
q_a[11] <= altsyncram_e502:auto_generated.q_a[11]
q_a[12] <= altsyncram_e502:auto_generated.q_a[12]
q_a[13] <= altsyncram_e502:auto_generated.q_a[13]
q_a[14] <= altsyncram_e502:auto_generated.q_a[14]
q_a[15] <= altsyncram_e502:auto_generated.q_a[15]
q_a[16] <= altsyncram_e502:auto_generated.q_a[16]
q_a[17] <= altsyncram_e502:auto_generated.q_a[17]
q_a[18] <= altsyncram_e502:auto_generated.q_a[18]
q_a[19] <= altsyncram_e502:auto_generated.q_a[19]
q_a[20] <= altsyncram_e502:auto_generated.q_a[20]
q_a[21] <= altsyncram_e502:auto_generated.q_a[21]
q_a[22] <= altsyncram_e502:auto_generated.q_a[22]
q_a[23] <= altsyncram_e502:auto_generated.q_a[23]
q_a[24] <= altsyncram_e502:auto_generated.q_a[24]
q_a[25] <= altsyncram_e502:auto_generated.q_a[25]
q_a[26] <= altsyncram_e502:auto_generated.q_a[26]
q_a[27] <= altsyncram_e502:auto_generated.q_a[27]
q_a[28] <= altsyncram_e502:auto_generated.q_a[28]
q_a[29] <= altsyncram_e502:auto_generated.q_a[29]
q_a[30] <= altsyncram_e502:auto_generated.q_a[30]
q_a[31] <= altsyncram_e502:auto_generated.q_a[31]
q_a[32] <= altsyncram_e502:auto_generated.q_a[32]
q_a[33] <= altsyncram_e502:auto_generated.q_a[33]
q_a[34] <= altsyncram_e502:auto_generated.q_a[34]
q_a[35] <= altsyncram_e502:auto_generated.q_a[35]
q_b[0] <= altsyncram_e502:auto_generated.q_b[0]
q_b[1] <= altsyncram_e502:auto_generated.q_b[1]
q_b[2] <= altsyncram_e502:auto_generated.q_b[2]
q_b[3] <= altsyncram_e502:auto_generated.q_b[3]
q_b[4] <= altsyncram_e502:auto_generated.q_b[4]
q_b[5] <= altsyncram_e502:auto_generated.q_b[5]
q_b[6] <= altsyncram_e502:auto_generated.q_b[6]
q_b[7] <= altsyncram_e502:auto_generated.q_b[7]
q_b[8] <= altsyncram_e502:auto_generated.q_b[8]
q_b[9] <= altsyncram_e502:auto_generated.q_b[9]
q_b[10] <= altsyncram_e502:auto_generated.q_b[10]
q_b[11] <= altsyncram_e502:auto_generated.q_b[11]
q_b[12] <= altsyncram_e502:auto_generated.q_b[12]
q_b[13] <= altsyncram_e502:auto_generated.q_b[13]
q_b[14] <= altsyncram_e502:auto_generated.q_b[14]
q_b[15] <= altsyncram_e502:auto_generated.q_b[15]
q_b[16] <= altsyncram_e502:auto_generated.q_b[16]
q_b[17] <= altsyncram_e502:auto_generated.q_b[17]
q_b[18] <= altsyncram_e502:auto_generated.q_b[18]
q_b[19] <= altsyncram_e502:auto_generated.q_b[19]
q_b[20] <= altsyncram_e502:auto_generated.q_b[20]
q_b[21] <= altsyncram_e502:auto_generated.q_b[21]
q_b[22] <= altsyncram_e502:auto_generated.q_b[22]
q_b[23] <= altsyncram_e502:auto_generated.q_b[23]
q_b[24] <= altsyncram_e502:auto_generated.q_b[24]
q_b[25] <= altsyncram_e502:auto_generated.q_b[25]
q_b[26] <= altsyncram_e502:auto_generated.q_b[26]
q_b[27] <= altsyncram_e502:auto_generated.q_b[27]
q_b[28] <= altsyncram_e502:auto_generated.q_b[28]
q_b[29] <= altsyncram_e502:auto_generated.q_b[29]
q_b[30] <= altsyncram_e502:auto_generated.q_b[30]
q_b[31] <= altsyncram_e502:auto_generated.q_b[31]
q_b[32] <= altsyncram_e502:auto_generated.q_b[32]
q_b[33] <= altsyncram_e502:auto_generated.q_b[33]
q_b[34] <= altsyncram_e502:auto_generated.q_b[34]
q_b[35] <= altsyncram_e502:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE
wren_b => ram_block1a32.PORTBRE
wren_b => ram_block1a33.PORTBRE
wren_b => ram_block1a34.PORTBRE
wren_b => ram_block1a35.PORTBRE


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper
MonDReg[0] => MonDReg[0].IN1
MonDReg[1] => MonDReg[1].IN1
MonDReg[2] => MonDReg[2].IN1
MonDReg[3] => MonDReg[3].IN1
MonDReg[4] => MonDReg[4].IN1
MonDReg[5] => MonDReg[5].IN1
MonDReg[6] => MonDReg[6].IN1
MonDReg[7] => MonDReg[7].IN1
MonDReg[8] => MonDReg[8].IN1
MonDReg[9] => MonDReg[9].IN1
MonDReg[10] => MonDReg[10].IN1
MonDReg[11] => MonDReg[11].IN1
MonDReg[12] => MonDReg[12].IN1
MonDReg[13] => MonDReg[13].IN1
MonDReg[14] => MonDReg[14].IN1
MonDReg[15] => MonDReg[15].IN1
MonDReg[16] => MonDReg[16].IN1
MonDReg[17] => MonDReg[17].IN1
MonDReg[18] => MonDReg[18].IN1
MonDReg[19] => MonDReg[19].IN1
MonDReg[20] => MonDReg[20].IN1
MonDReg[21] => MonDReg[21].IN1
MonDReg[22] => MonDReg[22].IN1
MonDReg[23] => MonDReg[23].IN1
MonDReg[24] => MonDReg[24].IN1
MonDReg[25] => MonDReg[25].IN1
MonDReg[26] => MonDReg[26].IN1
MonDReg[27] => MonDReg[27].IN1
MonDReg[28] => MonDReg[28].IN1
MonDReg[29] => MonDReg[29].IN1
MonDReg[30] => MonDReg[30].IN1
MonDReg[31] => MonDReg[31].IN1
break_readreg[0] => break_readreg[0].IN1
break_readreg[1] => break_readreg[1].IN1
break_readreg[2] => break_readreg[2].IN1
break_readreg[3] => break_readreg[3].IN1
break_readreg[4] => break_readreg[4].IN1
break_readreg[5] => break_readreg[5].IN1
break_readreg[6] => break_readreg[6].IN1
break_readreg[7] => break_readreg[7].IN1
break_readreg[8] => break_readreg[8].IN1
break_readreg[9] => break_readreg[9].IN1
break_readreg[10] => break_readreg[10].IN1
break_readreg[11] => break_readreg[11].IN1
break_readreg[12] => break_readreg[12].IN1
break_readreg[13] => break_readreg[13].IN1
break_readreg[14] => break_readreg[14].IN1
break_readreg[15] => break_readreg[15].IN1
break_readreg[16] => break_readreg[16].IN1
break_readreg[17] => break_readreg[17].IN1
break_readreg[18] => break_readreg[18].IN1
break_readreg[19] => break_readreg[19].IN1
break_readreg[20] => break_readreg[20].IN1
break_readreg[21] => break_readreg[21].IN1
break_readreg[22] => break_readreg[22].IN1
break_readreg[23] => break_readreg[23].IN1
break_readreg[24] => break_readreg[24].IN1
break_readreg[25] => break_readreg[25].IN1
break_readreg[26] => break_readreg[26].IN1
break_readreg[27] => break_readreg[27].IN1
break_readreg[28] => break_readreg[28].IN1
break_readreg[29] => break_readreg[29].IN1
break_readreg[30] => break_readreg[30].IN1
break_readreg[31] => break_readreg[31].IN1
clk => clk.IN1
dbrk_hit0_latch => dbrk_hit0_latch.IN1
dbrk_hit1_latch => dbrk_hit1_latch.IN1
dbrk_hit2_latch => dbrk_hit2_latch.IN1
dbrk_hit3_latch => dbrk_hit3_latch.IN1
debugack => debugack.IN1
monitor_error => monitor_error.IN1
monitor_ready => monitor_ready.IN1
reset_n => reset_n.IN1
resetlatch => resetlatch.IN1
tracemem_on => tracemem_on.IN1
tracemem_trcdata[0] => tracemem_trcdata[0].IN1
tracemem_trcdata[1] => tracemem_trcdata[1].IN1
tracemem_trcdata[2] => tracemem_trcdata[2].IN1
tracemem_trcdata[3] => tracemem_trcdata[3].IN1
tracemem_trcdata[4] => tracemem_trcdata[4].IN1
tracemem_trcdata[5] => tracemem_trcdata[5].IN1
tracemem_trcdata[6] => tracemem_trcdata[6].IN1
tracemem_trcdata[7] => tracemem_trcdata[7].IN1
tracemem_trcdata[8] => tracemem_trcdata[8].IN1
tracemem_trcdata[9] => tracemem_trcdata[9].IN1
tracemem_trcdata[10] => tracemem_trcdata[10].IN1
tracemem_trcdata[11] => tracemem_trcdata[11].IN1
tracemem_trcdata[12] => tracemem_trcdata[12].IN1
tracemem_trcdata[13] => tracemem_trcdata[13].IN1
tracemem_trcdata[14] => tracemem_trcdata[14].IN1
tracemem_trcdata[15] => tracemem_trcdata[15].IN1
tracemem_trcdata[16] => tracemem_trcdata[16].IN1
tracemem_trcdata[17] => tracemem_trcdata[17].IN1
tracemem_trcdata[18] => tracemem_trcdata[18].IN1
tracemem_trcdata[19] => tracemem_trcdata[19].IN1
tracemem_trcdata[20] => tracemem_trcdata[20].IN1
tracemem_trcdata[21] => tracemem_trcdata[21].IN1
tracemem_trcdata[22] => tracemem_trcdata[22].IN1
tracemem_trcdata[23] => tracemem_trcdata[23].IN1
tracemem_trcdata[24] => tracemem_trcdata[24].IN1
tracemem_trcdata[25] => tracemem_trcdata[25].IN1
tracemem_trcdata[26] => tracemem_trcdata[26].IN1
tracemem_trcdata[27] => tracemem_trcdata[27].IN1
tracemem_trcdata[28] => tracemem_trcdata[28].IN1
tracemem_trcdata[29] => tracemem_trcdata[29].IN1
tracemem_trcdata[30] => tracemem_trcdata[30].IN1
tracemem_trcdata[31] => tracemem_trcdata[31].IN1
tracemem_trcdata[32] => tracemem_trcdata[32].IN1
tracemem_trcdata[33] => tracemem_trcdata[33].IN1
tracemem_trcdata[34] => tracemem_trcdata[34].IN1
tracemem_trcdata[35] => tracemem_trcdata[35].IN1
tracemem_tw => tracemem_tw.IN1
trc_im_addr[0] => trc_im_addr[0].IN1
trc_im_addr[1] => trc_im_addr[1].IN1
trc_im_addr[2] => trc_im_addr[2].IN1
trc_im_addr[3] => trc_im_addr[3].IN1
trc_im_addr[4] => trc_im_addr[4].IN1
trc_im_addr[5] => trc_im_addr[5].IN1
trc_im_addr[6] => trc_im_addr[6].IN1
trc_on => trc_on.IN1
trc_wrap => trc_wrap.IN1
trigbrktype => trigbrktype.IN1
trigger_state_1 => trigger_state_1.IN1
jdo[0] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[1] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[2] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[3] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[4] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[5] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[6] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[7] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[8] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[9] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[10] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[11] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[12] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[13] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[14] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[15] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[16] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[17] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[18] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[19] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[20] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[21] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[22] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[23] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[24] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[25] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[26] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[27] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[28] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[29] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[30] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[31] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[32] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[33] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[34] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[35] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[36] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[37] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jrst_n <= cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.jrst_n
st_ready_test_idle <= cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.st_ready_test_idle
take_action_break_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_break_a
take_action_break_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_break_b
take_action_break_c <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_break_c
take_action_ocimem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_ocimem_a
take_action_ocimem_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_ocimem_b
take_action_tracectrl <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_tracectrl
take_action_tracemem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_tracemem_a
take_action_tracemem_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_tracemem_b
take_no_action_break_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_break_a
take_no_action_break_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_break_b
take_no_action_break_c <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_break_c
take_no_action_ocimem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_ocimem_a
take_no_action_tracemem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_tracemem_a


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck
MonDReg[0] => Mux36.IN0
MonDReg[1] => Mux35.IN0
MonDReg[2] => Mux34.IN0
MonDReg[3] => Mux33.IN0
MonDReg[4] => Mux32.IN0
MonDReg[5] => Mux31.IN0
MonDReg[6] => Mux30.IN0
MonDReg[7] => Mux29.IN0
MonDReg[8] => Mux28.IN1
MonDReg[9] => Mux27.IN1
MonDReg[10] => Mux26.IN1
MonDReg[11] => Mux25.IN1
MonDReg[12] => Mux24.IN1
MonDReg[13] => Mux23.IN1
MonDReg[14] => Mux22.IN1
MonDReg[15] => Mux21.IN1
MonDReg[16] => Mux20.IN1
MonDReg[17] => Mux19.IN1
MonDReg[18] => Mux18.IN1
MonDReg[19] => Mux17.IN1
MonDReg[20] => Mux16.IN1
MonDReg[21] => Mux15.IN1
MonDReg[22] => Mux14.IN1
MonDReg[23] => Mux13.IN1
MonDReg[24] => Mux12.IN1
MonDReg[25] => Mux11.IN1
MonDReg[26] => Mux10.IN1
MonDReg[27] => Mux9.IN1
MonDReg[28] => Mux8.IN1
MonDReg[29] => Mux7.IN1
MonDReg[30] => Mux6.IN1
MonDReg[31] => Mux5.IN1
break_readreg[0] => Mux36.IN1
break_readreg[1] => Mux35.IN1
break_readreg[2] => Mux34.IN1
break_readreg[3] => Mux33.IN1
break_readreg[4] => Mux32.IN1
break_readreg[5] => Mux31.IN1
break_readreg[6] => Mux30.IN1
break_readreg[7] => Mux29.IN1
break_readreg[8] => Mux28.IN2
break_readreg[9] => Mux27.IN2
break_readreg[10] => Mux26.IN2
break_readreg[11] => Mux25.IN2
break_readreg[12] => Mux24.IN2
break_readreg[13] => Mux23.IN2
break_readreg[14] => Mux22.IN2
break_readreg[15] => Mux21.IN2
break_readreg[16] => Mux20.IN2
break_readreg[17] => Mux19.IN2
break_readreg[18] => Mux18.IN2
break_readreg[19] => Mux17.IN2
break_readreg[20] => Mux16.IN2
break_readreg[21] => Mux15.IN2
break_readreg[22] => Mux14.IN2
break_readreg[23] => Mux13.IN2
break_readreg[24] => Mux12.IN2
break_readreg[25] => Mux11.IN2
break_readreg[26] => Mux10.IN2
break_readreg[27] => Mux9.IN2
break_readreg[28] => Mux8.IN2
break_readreg[29] => Mux7.IN2
break_readreg[30] => Mux6.IN2
break_readreg[31] => Mux5.IN2
dbrk_hit0_latch => Mux4.IN1
dbrk_hit1_latch => Mux3.IN1
dbrk_hit2_latch => Mux2.IN1
dbrk_hit3_latch => Mux1.IN2
debugack => debugack.IN1
ir_in[0] => Mux0.IN3
ir_in[0] => Mux1.IN4
ir_in[0] => Mux2.IN3
ir_in[0] => Mux3.IN3
ir_in[0] => Mux4.IN3
ir_in[0] => Mux5.IN4
ir_in[0] => Mux6.IN4
ir_in[0] => Mux7.IN4
ir_in[0] => Mux8.IN4
ir_in[0] => Mux9.IN4
ir_in[0] => Mux10.IN4
ir_in[0] => Mux11.IN4
ir_in[0] => Mux12.IN4
ir_in[0] => Mux13.IN4
ir_in[0] => Mux14.IN4
ir_in[0] => Mux15.IN4
ir_in[0] => Mux16.IN4
ir_in[0] => Mux17.IN4
ir_in[0] => Mux18.IN4
ir_in[0] => Mux19.IN4
ir_in[0] => Mux20.IN4
ir_in[0] => Mux21.IN4
ir_in[0] => Mux22.IN4
ir_in[0] => Mux23.IN4
ir_in[0] => Mux24.IN4
ir_in[0] => Mux25.IN4
ir_in[0] => Mux26.IN4
ir_in[0] => Mux27.IN4
ir_in[0] => Mux28.IN4
ir_in[0] => Mux29.IN3
ir_in[0] => Mux30.IN3
ir_in[0] => Mux31.IN3
ir_in[0] => Mux32.IN3
ir_in[0] => Mux33.IN3
ir_in[0] => Mux34.IN3
ir_in[0] => Mux35.IN3
ir_in[0] => Mux36.IN3
ir_in[0] => Mux37.IN1
ir_in[0] => Decoder0.IN1
ir_in[1] => Mux0.IN2
ir_in[1] => Mux1.IN3
ir_in[1] => Mux2.IN2
ir_in[1] => Mux3.IN2
ir_in[1] => Mux4.IN2
ir_in[1] => Mux5.IN3
ir_in[1] => Mux6.IN3
ir_in[1] => Mux7.IN3
ir_in[1] => Mux8.IN3
ir_in[1] => Mux9.IN3
ir_in[1] => Mux10.IN3
ir_in[1] => Mux11.IN3
ir_in[1] => Mux12.IN3
ir_in[1] => Mux13.IN3
ir_in[1] => Mux14.IN3
ir_in[1] => Mux15.IN3
ir_in[1] => Mux16.IN3
ir_in[1] => Mux17.IN3
ir_in[1] => Mux18.IN3
ir_in[1] => Mux19.IN3
ir_in[1] => Mux20.IN3
ir_in[1] => Mux21.IN3
ir_in[1] => Mux22.IN3
ir_in[1] => Mux23.IN3
ir_in[1] => Mux24.IN3
ir_in[1] => Mux25.IN3
ir_in[1] => Mux26.IN3
ir_in[1] => Mux27.IN3
ir_in[1] => Mux28.IN3
ir_in[1] => Mux29.IN2
ir_in[1] => Mux30.IN2
ir_in[1] => Mux31.IN2
ir_in[1] => Mux32.IN2
ir_in[1] => Mux33.IN2
ir_in[1] => Mux34.IN2
ir_in[1] => Mux35.IN2
ir_in[1] => Mux36.IN2
ir_in[1] => Mux37.IN0
ir_in[1] => Decoder0.IN0
jtag_state_rti => st_ready_test_idle.DATAIN
monitor_error => Mux3.IN4
monitor_ready => monitor_ready.IN1
reset_n => ~NO_FANOUT~
resetlatch => Mux4.IN4
tck => tck.IN2
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tracemem_on => Mux1.IN5
tracemem_trcdata[0] => Mux37.IN2
tracemem_trcdata[1] => Mux36.IN4
tracemem_trcdata[2] => Mux35.IN4
tracemem_trcdata[3] => Mux34.IN4
tracemem_trcdata[4] => Mux33.IN4
tracemem_trcdata[5] => Mux32.IN4
tracemem_trcdata[6] => Mux31.IN4
tracemem_trcdata[7] => Mux30.IN4
tracemem_trcdata[8] => Mux29.IN4
tracemem_trcdata[9] => Mux28.IN5
tracemem_trcdata[10] => Mux27.IN5
tracemem_trcdata[11] => Mux26.IN5
tracemem_trcdata[12] => Mux25.IN5
tracemem_trcdata[13] => Mux24.IN5
tracemem_trcdata[14] => Mux23.IN5
tracemem_trcdata[15] => Mux22.IN5
tracemem_trcdata[16] => Mux21.IN5
tracemem_trcdata[17] => Mux20.IN5
tracemem_trcdata[18] => Mux19.IN5
tracemem_trcdata[19] => Mux18.IN5
tracemem_trcdata[20] => Mux17.IN5
tracemem_trcdata[21] => Mux16.IN5
tracemem_trcdata[22] => Mux15.IN5
tracemem_trcdata[23] => Mux14.IN5
tracemem_trcdata[24] => Mux13.IN5
tracemem_trcdata[25] => Mux12.IN5
tracemem_trcdata[26] => Mux11.IN5
tracemem_trcdata[27] => Mux10.IN5
tracemem_trcdata[28] => Mux9.IN5
tracemem_trcdata[29] => Mux8.IN5
tracemem_trcdata[30] => Mux7.IN5
tracemem_trcdata[31] => Mux6.IN5
tracemem_trcdata[32] => Mux5.IN5
tracemem_trcdata[33] => Mux4.IN5
tracemem_trcdata[34] => Mux3.IN5
tracemem_trcdata[35] => Mux2.IN4
tracemem_tw => Mux0.IN4
trc_im_addr[0] => Mux35.IN5
trc_im_addr[1] => Mux34.IN5
trc_im_addr[2] => Mux33.IN5
trc_im_addr[3] => Mux32.IN5
trc_im_addr[4] => Mux31.IN5
trc_im_addr[5] => Mux30.IN5
trc_im_addr[6] => Mux29.IN5
trc_on => Mux37.IN3
trc_wrap => Mux36.IN5
trigbrktype => Mux37.IN4
trigger_state_1 => Mux0.IN5
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
ir_out[0] <= ir_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jrst_n <= unxcomplemented_resetxx1.DB_MAX_OUTPUT_PORT_TYPE
sr[0] <= sr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[1] <= sr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[2] <= sr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[3] <= sr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[4] <= sr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[5] <= sr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[6] <= sr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[7] <= sr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[8] <= sr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[9] <= sr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[10] <= sr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[11] <= sr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[12] <= sr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[13] <= sr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[14] <= sr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[15] <= sr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[16] <= sr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[17] <= sr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[18] <= sr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[19] <= sr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[20] <= sr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[21] <= sr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[22] <= sr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[23] <= sr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[24] <= sr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[25] <= sr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[26] <= sr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[27] <= sr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[28] <= sr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[29] <= sr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[30] <= sr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[31] <= sr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[32] <= sr[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[33] <= sr[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[34] <= sr[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[35] <= sr[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[36] <= sr[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[37] <= sr[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st_ready_test_idle <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk
clk => clk.IN2
ir_in[0] => ir[0].DATAIN
ir_in[1] => ir[1].DATAIN
sr[0] => jdo[0]~reg0.DATAIN
sr[1] => jdo[1]~reg0.DATAIN
sr[2] => jdo[2]~reg0.DATAIN
sr[3] => jdo[3]~reg0.DATAIN
sr[4] => jdo[4]~reg0.DATAIN
sr[5] => jdo[5]~reg0.DATAIN
sr[6] => jdo[6]~reg0.DATAIN
sr[7] => jdo[7]~reg0.DATAIN
sr[8] => jdo[8]~reg0.DATAIN
sr[9] => jdo[9]~reg0.DATAIN
sr[10] => jdo[10]~reg0.DATAIN
sr[11] => jdo[11]~reg0.DATAIN
sr[12] => jdo[12]~reg0.DATAIN
sr[13] => jdo[13]~reg0.DATAIN
sr[14] => jdo[14]~reg0.DATAIN
sr[15] => jdo[15]~reg0.DATAIN
sr[16] => jdo[16]~reg0.DATAIN
sr[17] => jdo[17]~reg0.DATAIN
sr[18] => jdo[18]~reg0.DATAIN
sr[19] => jdo[19]~reg0.DATAIN
sr[20] => jdo[20]~reg0.DATAIN
sr[21] => jdo[21]~reg0.DATAIN
sr[22] => jdo[22]~reg0.DATAIN
sr[23] => jdo[23]~reg0.DATAIN
sr[24] => jdo[24]~reg0.DATAIN
sr[25] => jdo[25]~reg0.DATAIN
sr[26] => jdo[26]~reg0.DATAIN
sr[27] => jdo[27]~reg0.DATAIN
sr[28] => jdo[28]~reg0.DATAIN
sr[29] => jdo[29]~reg0.DATAIN
sr[30] => jdo[30]~reg0.DATAIN
sr[31] => jdo[31]~reg0.DATAIN
sr[32] => jdo[32]~reg0.DATAIN
sr[33] => jdo[33]~reg0.DATAIN
sr[34] => jdo[34]~reg0.DATAIN
sr[35] => jdo[35]~reg0.DATAIN
sr[36] => jdo[36]~reg0.DATAIN
sr[37] => jdo[37]~reg0.DATAIN
vs_udr => vs_udr.IN1
vs_uir => vs_uir.IN1
jdo[0] <= jdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[1] <= jdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[2] <= jdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[3] <= jdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[4] <= jdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[5] <= jdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[6] <= jdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[7] <= jdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[8] <= jdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[9] <= jdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[10] <= jdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[11] <= jdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[12] <= jdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[13] <= jdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[14] <= jdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[15] <= jdo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[16] <= jdo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[17] <= jdo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[18] <= jdo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[19] <= jdo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[20] <= jdo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[21] <= jdo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[22] <= jdo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[23] <= jdo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[24] <= jdo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[25] <= jdo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[26] <= jdo[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[27] <= jdo[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[28] <= jdo[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[29] <= jdo[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[30] <= jdo[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[31] <= jdo[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[32] <= jdo[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[33] <= jdo[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[34] <= jdo[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[35] <= jdo[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[36] <= jdo[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[37] <= jdo[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_a <= take_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_b <= take_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_c <= take_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_a <= take_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_b <= take_action_ocimem_b.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracectrl <= take_action_tracectrl.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_a <= take_action_tracemem_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_b <= take_action_tracemem_b.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_a <= take_no_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_b <= take_no_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_c <= take_no_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_ocimem_a <= take_no_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_tracemem_a <= take_no_action_tracemem_a.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
usr_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
usr_tdo => tdo.DATAIN
usr_ir_out[0] => ir_out[0].DATAIN
usr_ir_out[1] => ir_out[1].DATAIN
usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
raw_tck => usr_tck.DATAIN
raw_tms => usr_tms.DATAIN
tdi => usr_tdi.DATAIN
jtag_state_tlr => usr_jtag_state_tlr.DATAIN
jtag_state_rti => usr_jtag_state_rti.DATAIN
jtag_state_sdrs => usr_jtag_state_sdrs.DATAIN
jtag_state_cdr => virtual_state_cdr.IN1
jtag_state_cdr => usr_virtual_state_cir.DATAIN
jtag_state_cdr => usr_jtag_state_cdr.DATAIN
jtag_state_sdr => virtual_state_sdr.IN1
jtag_state_sdr => usr_jtag_state_sdr.DATAIN
jtag_state_e1dr => virtual_state_e1dr.IN1
jtag_state_e1dr => usr_jtag_state_e1dr.DATAIN
jtag_state_pdr => virtual_state_pdr.IN1
jtag_state_pdr => usr_jtag_state_pdr.DATAIN
jtag_state_e2dr => virtual_state_e2dr.IN1
jtag_state_e2dr => usr_jtag_state_e2dr.DATAIN
jtag_state_udr => virtual_state_udr.IN1
jtag_state_udr => virtual_state_uir.IN1
jtag_state_udr => usr_jtag_state_udr.DATAIN
jtag_state_sirs => usr_jtag_state_sirs.DATAIN
jtag_state_cir => usr_jtag_state_cir.DATAIN
jtag_state_sir => usr_jtag_state_sir.DATAIN
jtag_state_e1ir => usr_jtag_state_e1ir.DATAIN
jtag_state_pir => usr_jtag_state_pir.DATAIN
jtag_state_e2ir => usr_jtag_state_e2ir.DATAIN
jtag_state_uir => usr_jtag_state_uir.DATAIN
usr1 => virtual_ir_scan.IN0
usr1 => virtual_dr_scan.IN0
clr => ~NO_FANOUT~
ena => virtual_dr_scan.IN1
ena => virtual_ir_scan.IN1
ir_in[0] => usr_ir_in[0].DATAIN
ir_in[1] => usr_ir_in[1].DATAIN
tdo <= usr_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= usr_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= usr_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port
clk => d1_epcs_controller_epcs_control_port_end_xfer~reg0.CLK
clk => epcs_controller_epcs_control_port_reg_firsttransfer.CLK
clk => epcs_controller_epcs_control_port_arb_addend[0].CLK
clk => epcs_controller_epcs_control_port_arb_addend[1].CLK
clk => epcs_controller_epcs_control_port_saved_chosen_master_vector[0].CLK
clk => epcs_controller_epcs_control_port_saved_chosen_master_vector[1].CLK
clk => last_cycle_cpu_0_data_master_granted_slave_epcs_controller_epcs_control_port.CLK
clk => last_cycle_cpu_0_instruction_master_granted_slave_epcs_controller_epcs_control_port.CLK
clk => epcs_controller_epcs_control_port_slavearbiterlockenable.CLK
clk => epcs_controller_epcs_control_port_arb_share_counter[0].CLK
clk => epcs_controller_epcs_control_port_arb_share_counter[1].CLK
clk => epcs_controller_epcs_control_port_arb_share_counter[2].CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => epcs_controller_epcs_control_port_address.DATAB
cpu_0_data_master_address_to_slave[3] => epcs_controller_epcs_control_port_address.DATAB
cpu_0_data_master_address_to_slave[4] => epcs_controller_epcs_control_port_address.DATAB
cpu_0_data_master_address_to_slave[5] => epcs_controller_epcs_control_port_address.DATAB
cpu_0_data_master_address_to_slave[6] => epcs_controller_epcs_control_port_address.DATAB
cpu_0_data_master_address_to_slave[7] => epcs_controller_epcs_control_port_address.DATAB
cpu_0_data_master_address_to_slave[8] => epcs_controller_epcs_control_port_address.DATAB
cpu_0_data_master_address_to_slave[9] => epcs_controller_epcs_control_port_address.DATAB
cpu_0_data_master_address_to_slave[10] => epcs_controller_epcs_control_port_address.DATAB
cpu_0_data_master_address_to_slave[11] => Equal0.IN34
cpu_0_data_master_address_to_slave[12] => Equal0.IN8
cpu_0_data_master_address_to_slave[13] => Equal0.IN7
cpu_0_data_master_address_to_slave[14] => Equal0.IN6
cpu_0_data_master_address_to_slave[15] => Equal0.IN5
cpu_0_data_master_address_to_slave[16] => Equal0.IN4
cpu_0_data_master_address_to_slave[17] => Equal0.IN3
cpu_0_data_master_address_to_slave[18] => Equal0.IN2
cpu_0_data_master_address_to_slave[19] => Equal0.IN33
cpu_0_data_master_address_to_slave[20] => Equal0.IN1
cpu_0_data_master_address_to_slave[21] => Equal0.IN32
cpu_0_data_master_address_to_slave[22] => Equal0.IN31
cpu_0_data_master_address_to_slave[23] => Equal0.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_epcs_controller_epcs_control_port.IN0
cpu_0_data_master_read => epcs_controller_epcs_control_port_in_a_read_cycle.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_epcs_controller_epcs_control_port.IN1
cpu_0_data_master_write => in_a_write_cycle.IN1
cpu_0_data_master_writedata[0] => epcs_controller_epcs_control_port_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => epcs_controller_epcs_control_port_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => epcs_controller_epcs_control_port_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => epcs_controller_epcs_control_port_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => epcs_controller_epcs_control_port_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => epcs_controller_epcs_control_port_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => epcs_controller_epcs_control_port_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => epcs_controller_epcs_control_port_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => epcs_controller_epcs_control_port_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => epcs_controller_epcs_control_port_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => epcs_controller_epcs_control_port_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => epcs_controller_epcs_control_port_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => epcs_controller_epcs_control_port_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => epcs_controller_epcs_control_port_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => epcs_controller_epcs_control_port_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => epcs_controller_epcs_control_port_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => epcs_controller_epcs_control_port_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => epcs_controller_epcs_control_port_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => epcs_controller_epcs_control_port_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => epcs_controller_epcs_control_port_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => epcs_controller_epcs_control_port_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => epcs_controller_epcs_control_port_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => epcs_controller_epcs_control_port_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => epcs_controller_epcs_control_port_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => epcs_controller_epcs_control_port_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => epcs_controller_epcs_control_port_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => epcs_controller_epcs_control_port_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => epcs_controller_epcs_control_port_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => epcs_controller_epcs_control_port_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => epcs_controller_epcs_control_port_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => epcs_controller_epcs_control_port_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => epcs_controller_epcs_control_port_writedata[31].DATAIN
cpu_0_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[2] => epcs_controller_epcs_control_port_address.DATAA
cpu_0_instruction_master_address_to_slave[3] => epcs_controller_epcs_control_port_address.DATAA
cpu_0_instruction_master_address_to_slave[4] => epcs_controller_epcs_control_port_address.DATAA
cpu_0_instruction_master_address_to_slave[5] => epcs_controller_epcs_control_port_address.DATAA
cpu_0_instruction_master_address_to_slave[6] => epcs_controller_epcs_control_port_address.DATAA
cpu_0_instruction_master_address_to_slave[7] => epcs_controller_epcs_control_port_address.DATAA
cpu_0_instruction_master_address_to_slave[8] => epcs_controller_epcs_control_port_address.DATAA
cpu_0_instruction_master_address_to_slave[9] => epcs_controller_epcs_control_port_address.DATAA
cpu_0_instruction_master_address_to_slave[10] => epcs_controller_epcs_control_port_address.DATAA
cpu_0_instruction_master_address_to_slave[11] => Equal1.IN34
cpu_0_instruction_master_address_to_slave[12] => Equal1.IN8
cpu_0_instruction_master_address_to_slave[13] => Equal1.IN7
cpu_0_instruction_master_address_to_slave[14] => Equal1.IN6
cpu_0_instruction_master_address_to_slave[15] => Equal1.IN5
cpu_0_instruction_master_address_to_slave[16] => Equal1.IN4
cpu_0_instruction_master_address_to_slave[17] => Equal1.IN3
cpu_0_instruction_master_address_to_slave[18] => Equal1.IN2
cpu_0_instruction_master_address_to_slave[19] => Equal1.IN33
cpu_0_instruction_master_address_to_slave[20] => Equal1.IN1
cpu_0_instruction_master_address_to_slave[21] => Equal1.IN32
cpu_0_instruction_master_address_to_slave[22] => Equal1.IN31
cpu_0_instruction_master_address_to_slave[23] => Equal1.IN0
cpu_0_instruction_master_latency_counter[0] => Equal2.IN31
cpu_0_instruction_master_latency_counter[1] => Equal2.IN30
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_epcs_controller_epcs_control_port.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_epcs_controller_epcs_control_port.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_qualified_request_epcs_controller_epcs_control_port.IN1
cpu_0_instruction_master_read => epcs_controller_epcs_control_port_in_a_read_cycle.IN1
epcs_controller_epcs_control_port_dataavailable => epcs_controller_epcs_control_port_dataavailable_from_sa.DATAIN
epcs_controller_epcs_control_port_endofpacket => epcs_controller_epcs_control_port_endofpacket_from_sa.DATAIN
epcs_controller_epcs_control_port_irq => epcs_controller_epcs_control_port_irq_from_sa.DATAIN
epcs_controller_epcs_control_port_readdata[0] => epcs_controller_epcs_control_port_readdata_from_sa[0].DATAIN
epcs_controller_epcs_control_port_readdata[1] => epcs_controller_epcs_control_port_readdata_from_sa[1].DATAIN
epcs_controller_epcs_control_port_readdata[2] => epcs_controller_epcs_control_port_readdata_from_sa[2].DATAIN
epcs_controller_epcs_control_port_readdata[3] => epcs_controller_epcs_control_port_readdata_from_sa[3].DATAIN
epcs_controller_epcs_control_port_readdata[4] => epcs_controller_epcs_control_port_readdata_from_sa[4].DATAIN
epcs_controller_epcs_control_port_readdata[5] => epcs_controller_epcs_control_port_readdata_from_sa[5].DATAIN
epcs_controller_epcs_control_port_readdata[6] => epcs_controller_epcs_control_port_readdata_from_sa[6].DATAIN
epcs_controller_epcs_control_port_readdata[7] => epcs_controller_epcs_control_port_readdata_from_sa[7].DATAIN
epcs_controller_epcs_control_port_readdata[8] => epcs_controller_epcs_control_port_readdata_from_sa[8].DATAIN
epcs_controller_epcs_control_port_readdata[9] => epcs_controller_epcs_control_port_readdata_from_sa[9].DATAIN
epcs_controller_epcs_control_port_readdata[10] => epcs_controller_epcs_control_port_readdata_from_sa[10].DATAIN
epcs_controller_epcs_control_port_readdata[11] => epcs_controller_epcs_control_port_readdata_from_sa[11].DATAIN
epcs_controller_epcs_control_port_readdata[12] => epcs_controller_epcs_control_port_readdata_from_sa[12].DATAIN
epcs_controller_epcs_control_port_readdata[13] => epcs_controller_epcs_control_port_readdata_from_sa[13].DATAIN
epcs_controller_epcs_control_port_readdata[14] => epcs_controller_epcs_control_port_readdata_from_sa[14].DATAIN
epcs_controller_epcs_control_port_readdata[15] => epcs_controller_epcs_control_port_readdata_from_sa[15].DATAIN
epcs_controller_epcs_control_port_readdata[16] => epcs_controller_epcs_control_port_readdata_from_sa[16].DATAIN
epcs_controller_epcs_control_port_readdata[17] => epcs_controller_epcs_control_port_readdata_from_sa[17].DATAIN
epcs_controller_epcs_control_port_readdata[18] => epcs_controller_epcs_control_port_readdata_from_sa[18].DATAIN
epcs_controller_epcs_control_port_readdata[19] => epcs_controller_epcs_control_port_readdata_from_sa[19].DATAIN
epcs_controller_epcs_control_port_readdata[20] => epcs_controller_epcs_control_port_readdata_from_sa[20].DATAIN
epcs_controller_epcs_control_port_readdata[21] => epcs_controller_epcs_control_port_readdata_from_sa[21].DATAIN
epcs_controller_epcs_control_port_readdata[22] => epcs_controller_epcs_control_port_readdata_from_sa[22].DATAIN
epcs_controller_epcs_control_port_readdata[23] => epcs_controller_epcs_control_port_readdata_from_sa[23].DATAIN
epcs_controller_epcs_control_port_readdata[24] => epcs_controller_epcs_control_port_readdata_from_sa[24].DATAIN
epcs_controller_epcs_control_port_readdata[25] => epcs_controller_epcs_control_port_readdata_from_sa[25].DATAIN
epcs_controller_epcs_control_port_readdata[26] => epcs_controller_epcs_control_port_readdata_from_sa[26].DATAIN
epcs_controller_epcs_control_port_readdata[27] => epcs_controller_epcs_control_port_readdata_from_sa[27].DATAIN
epcs_controller_epcs_control_port_readdata[28] => epcs_controller_epcs_control_port_readdata_from_sa[28].DATAIN
epcs_controller_epcs_control_port_readdata[29] => epcs_controller_epcs_control_port_readdata_from_sa[29].DATAIN
epcs_controller_epcs_control_port_readdata[30] => epcs_controller_epcs_control_port_readdata_from_sa[30].DATAIN
epcs_controller_epcs_control_port_readdata[31] => epcs_controller_epcs_control_port_readdata_from_sa[31].DATAIN
epcs_controller_epcs_control_port_readyfordata => epcs_controller_epcs_control_port_readyfordata_from_sa.DATAIN
reset_n => epcs_controller_epcs_control_port_reset_n.DATAIN
reset_n => d1_epcs_controller_epcs_control_port_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => epcs_controller_epcs_control_port_arb_share_counter[0].ACLR
reset_n => epcs_controller_epcs_control_port_arb_share_counter[1].ACLR
reset_n => epcs_controller_epcs_control_port_arb_share_counter[2].ACLR
reset_n => epcs_controller_epcs_control_port_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_0_instruction_master_granted_slave_epcs_controller_epcs_control_port.ACLR
reset_n => last_cycle_cpu_0_data_master_granted_slave_epcs_controller_epcs_control_port.ACLR
reset_n => epcs_controller_epcs_control_port_saved_chosen_master_vector[0].ACLR
reset_n => epcs_controller_epcs_control_port_saved_chosen_master_vector[1].ACLR
reset_n => epcs_controller_epcs_control_port_arb_addend[0].PRESET
reset_n => epcs_controller_epcs_control_port_arb_addend[1].ACLR
reset_n => epcs_controller_epcs_control_port_reg_firsttransfer.PRESET
cpu_0_data_master_granted_epcs_controller_epcs_control_port <= epcs_controller_epcs_control_port_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_epcs_controller_epcs_control_port <= cpu_0_data_master_qualified_request_epcs_controller_epcs_control_port.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_epcs_controller_epcs_control_port <= <GND>
cpu_0_data_master_requests_epcs_controller_epcs_control_port <= cpu_0_data_master_requests_epcs_controller_epcs_control_port.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_granted_epcs_controller_epcs_control_port <= epcs_controller_epcs_control_port_grant_vector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_qualified_request_epcs_controller_epcs_control_port <= cpu_0_instruction_master_qualified_request_epcs_controller_epcs_control_port.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_epcs_controller_epcs_control_port <= cpu_0_instruction_master_read_data_valid_epcs_controller_epcs_control_port.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_requests_epcs_controller_epcs_control_port <= cpu_0_instruction_master_requests_epcs_controller_epcs_control_port.DB_MAX_OUTPUT_PORT_TYPE
d1_epcs_controller_epcs_control_port_end_xfer <= d1_epcs_controller_epcs_control_port_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_address[0] <= epcs_controller_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_address[1] <= epcs_controller_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_address[2] <= epcs_controller_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_address[3] <= epcs_controller_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_address[4] <= epcs_controller_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_address[5] <= epcs_controller_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_address[6] <= epcs_controller_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_address[7] <= epcs_controller_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_address[8] <= epcs_controller_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_chipselect <= epcs_controller_epcs_control_port_chipselect.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_dataavailable_from_sa <= epcs_controller_epcs_control_port_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_endofpacket_from_sa <= epcs_controller_epcs_control_port_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_irq_from_sa <= epcs_controller_epcs_control_port_irq.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_read_n <= in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[0] <= epcs_controller_epcs_control_port_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[1] <= epcs_controller_epcs_control_port_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[2] <= epcs_controller_epcs_control_port_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[3] <= epcs_controller_epcs_control_port_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[4] <= epcs_controller_epcs_control_port_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[5] <= epcs_controller_epcs_control_port_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[6] <= epcs_controller_epcs_control_port_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[7] <= epcs_controller_epcs_control_port_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[8] <= epcs_controller_epcs_control_port_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[9] <= epcs_controller_epcs_control_port_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[10] <= epcs_controller_epcs_control_port_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[11] <= epcs_controller_epcs_control_port_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[12] <= epcs_controller_epcs_control_port_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[13] <= epcs_controller_epcs_control_port_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[14] <= epcs_controller_epcs_control_port_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[15] <= epcs_controller_epcs_control_port_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[16] <= epcs_controller_epcs_control_port_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[17] <= epcs_controller_epcs_control_port_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[18] <= epcs_controller_epcs_control_port_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[19] <= epcs_controller_epcs_control_port_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[20] <= epcs_controller_epcs_control_port_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[21] <= epcs_controller_epcs_control_port_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[22] <= epcs_controller_epcs_control_port_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[23] <= epcs_controller_epcs_control_port_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[24] <= epcs_controller_epcs_control_port_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[25] <= epcs_controller_epcs_control_port_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[26] <= epcs_controller_epcs_control_port_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[27] <= epcs_controller_epcs_control_port_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[28] <= epcs_controller_epcs_control_port_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[29] <= epcs_controller_epcs_control_port_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[30] <= epcs_controller_epcs_control_port_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[31] <= epcs_controller_epcs_control_port_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readyfordata_from_sa <= epcs_controller_epcs_control_port_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_write_n <= in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|epcs_controller:the_epcs_controller
address[0] => mem_addr[0].IN2
address[1] => mem_addr[1].IN2
address[2] => mem_addr[2].IN2
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => epcs_select.IN0
address[8] => ~NO_FANOUT~
chipselect => epcs_select.IN1
clk => clk.IN2
read_n => read_n.IN1
reset_n => reset_n.IN1
write_n => write_n.IN1
writedata[0] => data_from_cpu[0].IN1
writedata[1] => data_from_cpu[1].IN1
writedata[2] => data_from_cpu[2].IN1
writedata[3] => data_from_cpu[3].IN1
writedata[4] => data_from_cpu[4].IN1
writedata[5] => data_from_cpu[5].IN1
writedata[6] => data_from_cpu[6].IN1
writedata[7] => data_from_cpu[7].IN1
writedata[8] => data_from_cpu[8].IN1
writedata[9] => data_from_cpu[9].IN1
writedata[10] => data_from_cpu[10].IN1
writedata[11] => data_from_cpu[11].IN1
writedata[12] => data_from_cpu[12].IN1
writedata[13] => data_from_cpu[13].IN1
writedata[14] => data_from_cpu[14].IN1
writedata[15] => data_from_cpu[15].IN1
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
dataavailable <= epcs_controller_sub:the_epcs_controller_sub.dataavailable
endofpacket <= epcs_controller_sub:the_epcs_controller_sub.endofpacket
irq <= epcs_controller_sub:the_epcs_controller_sub.irq
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= epcs_controller_sub:the_epcs_controller_sub.readyfordata


|DE2_NET|system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub
MISO => MISO_reg.DATAA
clk => MISO_reg.CLK
clk => SCLK_reg.CLK
clk => transmitting.CLK
clk => tx_holding_primed.CLK
clk => tx_holding_reg[0].CLK
clk => tx_holding_reg[1].CLK
clk => tx_holding_reg[2].CLK
clk => tx_holding_reg[3].CLK
clk => tx_holding_reg[4].CLK
clk => tx_holding_reg[5].CLK
clk => tx_holding_reg[6].CLK
clk => tx_holding_reg[7].CLK
clk => TOE.CLK
clk => ROE.CLK
clk => RRDY.CLK
clk => EOP.CLK
clk => rx_holding_reg[0].CLK
clk => rx_holding_reg[1].CLK
clk => rx_holding_reg[2].CLK
clk => rx_holding_reg[3].CLK
clk => rx_holding_reg[4].CLK
clk => rx_holding_reg[5].CLK
clk => rx_holding_reg[6].CLK
clk => rx_holding_reg[7].CLK
clk => shift_reg[0].CLK
clk => shift_reg[1].CLK
clk => shift_reg[2].CLK
clk => shift_reg[3].CLK
clk => shift_reg[4].CLK
clk => shift_reg[5].CLK
clk => shift_reg[6].CLK
clk => shift_reg[7].CLK
clk => stateZero.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => data_to_cpu[0]~reg0.CLK
clk => data_to_cpu[1]~reg0.CLK
clk => data_to_cpu[2]~reg0.CLK
clk => data_to_cpu[3]~reg0.CLK
clk => data_to_cpu[4]~reg0.CLK
clk => data_to_cpu[5]~reg0.CLK
clk => data_to_cpu[6]~reg0.CLK
clk => data_to_cpu[7]~reg0.CLK
clk => data_to_cpu[8]~reg0.CLK
clk => data_to_cpu[9]~reg0.CLK
clk => data_to_cpu[10]~reg0.CLK
clk => data_to_cpu[11]~reg0.CLK
clk => data_to_cpu[12]~reg0.CLK
clk => data_to_cpu[13]~reg0.CLK
clk => data_to_cpu[14]~reg0.CLK
clk => data_to_cpu[15]~reg0.CLK
clk => endofpacketvalue_reg[0].CLK
clk => endofpacketvalue_reg[1].CLK
clk => endofpacketvalue_reg[2].CLK
clk => endofpacketvalue_reg[3].CLK
clk => endofpacketvalue_reg[4].CLK
clk => endofpacketvalue_reg[5].CLK
clk => endofpacketvalue_reg[6].CLK
clk => endofpacketvalue_reg[7].CLK
clk => endofpacketvalue_reg[8].CLK
clk => endofpacketvalue_reg[9].CLK
clk => endofpacketvalue_reg[10].CLK
clk => endofpacketvalue_reg[11].CLK
clk => endofpacketvalue_reg[12].CLK
clk => endofpacketvalue_reg[13].CLK
clk => endofpacketvalue_reg[14].CLK
clk => endofpacketvalue_reg[15].CLK
clk => slowcount[0].CLK
clk => slowcount[1].CLK
clk => epcs_slave_select_holding_reg[0].CLK
clk => epcs_slave_select_holding_reg[1].CLK
clk => epcs_slave_select_holding_reg[2].CLK
clk => epcs_slave_select_holding_reg[3].CLK
clk => epcs_slave_select_holding_reg[4].CLK
clk => epcs_slave_select_holding_reg[5].CLK
clk => epcs_slave_select_holding_reg[6].CLK
clk => epcs_slave_select_holding_reg[7].CLK
clk => epcs_slave_select_holding_reg[8].CLK
clk => epcs_slave_select_holding_reg[9].CLK
clk => epcs_slave_select_holding_reg[10].CLK
clk => epcs_slave_select_holding_reg[11].CLK
clk => epcs_slave_select_holding_reg[12].CLK
clk => epcs_slave_select_holding_reg[13].CLK
clk => epcs_slave_select_holding_reg[14].CLK
clk => epcs_slave_select_holding_reg[15].CLK
clk => epcs_slave_select_reg[0].CLK
clk => epcs_slave_select_reg[1].CLK
clk => epcs_slave_select_reg[2].CLK
clk => epcs_slave_select_reg[3].CLK
clk => epcs_slave_select_reg[4].CLK
clk => epcs_slave_select_reg[5].CLK
clk => epcs_slave_select_reg[6].CLK
clk => epcs_slave_select_reg[7].CLK
clk => epcs_slave_select_reg[8].CLK
clk => epcs_slave_select_reg[9].CLK
clk => epcs_slave_select_reg[10].CLK
clk => epcs_slave_select_reg[11].CLK
clk => epcs_slave_select_reg[12].CLK
clk => epcs_slave_select_reg[13].CLK
clk => epcs_slave_select_reg[14].CLK
clk => epcs_slave_select_reg[15].CLK
clk => irq_reg.CLK
clk => SSO_reg.CLK
clk => iROE_reg.CLK
clk => iTOE_reg.CLK
clk => iTRDY_reg.CLK
clk => iRRDY_reg.CLK
clk => iE_reg.CLK
clk => iEOP_reg.CLK
clk => data_wr_strobe.CLK
clk => wr_strobe.CLK
clk => data_rd_strobe.CLK
clk => rd_strobe.CLK
data_from_cpu[0] => Equal8.IN15
data_from_cpu[0] => epcs_slave_select_holding_reg[0].DATAIN
data_from_cpu[0] => endofpacketvalue_reg[0].DATAIN
data_from_cpu[0] => tx_holding_reg[0].DATAIN
data_from_cpu[1] => Equal8.IN14
data_from_cpu[1] => epcs_slave_select_holding_reg[1].DATAIN
data_from_cpu[1] => endofpacketvalue_reg[1].DATAIN
data_from_cpu[1] => tx_holding_reg[1].DATAIN
data_from_cpu[2] => Equal8.IN13
data_from_cpu[2] => epcs_slave_select_holding_reg[2].DATAIN
data_from_cpu[2] => endofpacketvalue_reg[2].DATAIN
data_from_cpu[2] => tx_holding_reg[2].DATAIN
data_from_cpu[3] => Equal8.IN12
data_from_cpu[3] => iROE_reg.DATAIN
data_from_cpu[3] => epcs_slave_select_holding_reg[3].DATAIN
data_from_cpu[3] => endofpacketvalue_reg[3].DATAIN
data_from_cpu[3] => tx_holding_reg[3].DATAIN
data_from_cpu[4] => Equal8.IN11
data_from_cpu[4] => iTOE_reg.DATAIN
data_from_cpu[4] => epcs_slave_select_holding_reg[4].DATAIN
data_from_cpu[4] => endofpacketvalue_reg[4].DATAIN
data_from_cpu[4] => tx_holding_reg[4].DATAIN
data_from_cpu[5] => Equal8.IN10
data_from_cpu[5] => epcs_slave_select_holding_reg[5].DATAIN
data_from_cpu[5] => endofpacketvalue_reg[5].DATAIN
data_from_cpu[5] => tx_holding_reg[5].DATAIN
data_from_cpu[6] => Equal8.IN9
data_from_cpu[6] => iTRDY_reg.DATAIN
data_from_cpu[6] => epcs_slave_select_holding_reg[6].DATAIN
data_from_cpu[6] => endofpacketvalue_reg[6].DATAIN
data_from_cpu[6] => tx_holding_reg[6].DATAIN
data_from_cpu[7] => Equal8.IN8
data_from_cpu[7] => iRRDY_reg.DATAIN
data_from_cpu[7] => epcs_slave_select_holding_reg[7].DATAIN
data_from_cpu[7] => endofpacketvalue_reg[7].DATAIN
data_from_cpu[7] => tx_holding_reg[7].DATAIN
data_from_cpu[8] => iE_reg.DATAIN
data_from_cpu[8] => epcs_slave_select_holding_reg[8].DATAIN
data_from_cpu[8] => endofpacketvalue_reg[8].DATAIN
data_from_cpu[9] => iEOP_reg.DATAIN
data_from_cpu[9] => epcs_slave_select_holding_reg[9].DATAIN
data_from_cpu[9] => endofpacketvalue_reg[9].DATAIN
data_from_cpu[10] => always6.IN1
data_from_cpu[10] => SSO_reg.DATAIN
data_from_cpu[10] => epcs_slave_select_holding_reg[10].DATAIN
data_from_cpu[10] => endofpacketvalue_reg[10].DATAIN
data_from_cpu[11] => epcs_slave_select_holding_reg[11].DATAIN
data_from_cpu[11] => endofpacketvalue_reg[11].DATAIN
data_from_cpu[12] => epcs_slave_select_holding_reg[12].DATAIN
data_from_cpu[12] => endofpacketvalue_reg[12].DATAIN
data_from_cpu[13] => epcs_slave_select_holding_reg[13].DATAIN
data_from_cpu[13] => endofpacketvalue_reg[13].DATAIN
data_from_cpu[14] => epcs_slave_select_holding_reg[14].DATAIN
data_from_cpu[14] => endofpacketvalue_reg[14].DATAIN
data_from_cpu[15] => epcs_slave_select_holding_reg[15].DATAIN
data_from_cpu[15] => endofpacketvalue_reg[15].DATAIN
epcs_select => p1_rd_strobe.IN1
epcs_select => p1_wr_strobe.IN1
mem_addr[0] => Equal0.IN31
mem_addr[0] => Equal1.IN0
mem_addr[0] => Equal3.IN31
mem_addr[0] => Equal4.IN1
mem_addr[0] => Equal5.IN31
mem_addr[0] => Equal6.IN1
mem_addr[1] => Equal0.IN30
mem_addr[1] => Equal1.IN31
mem_addr[1] => Equal3.IN0
mem_addr[1] => Equal4.IN0
mem_addr[1] => Equal5.IN1
mem_addr[1] => Equal6.IN31
mem_addr[2] => Equal0.IN29
mem_addr[2] => Equal1.IN30
mem_addr[2] => Equal3.IN30
mem_addr[2] => Equal4.IN31
mem_addr[2] => Equal5.IN0
mem_addr[2] => Equal6.IN0
read_n => p1_rd_strobe.IN1
reset_n => MISO_reg.ACLR
reset_n => SCLK_reg.ACLR
reset_n => transmitting.ACLR
reset_n => tx_holding_primed.ACLR
reset_n => tx_holding_reg[0].ACLR
reset_n => tx_holding_reg[1].ACLR
reset_n => tx_holding_reg[2].ACLR
reset_n => tx_holding_reg[3].ACLR
reset_n => tx_holding_reg[4].ACLR
reset_n => tx_holding_reg[5].ACLR
reset_n => tx_holding_reg[6].ACLR
reset_n => tx_holding_reg[7].ACLR
reset_n => TOE.ACLR
reset_n => ROE.ACLR
reset_n => RRDY.ACLR
reset_n => EOP.ACLR
reset_n => rx_holding_reg[0].ACLR
reset_n => rx_holding_reg[1].ACLR
reset_n => rx_holding_reg[2].ACLR
reset_n => rx_holding_reg[3].ACLR
reset_n => rx_holding_reg[4].ACLR
reset_n => rx_holding_reg[5].ACLR
reset_n => rx_holding_reg[6].ACLR
reset_n => rx_holding_reg[7].ACLR
reset_n => shift_reg[0].ACLR
reset_n => shift_reg[1].ACLR
reset_n => shift_reg[2].ACLR
reset_n => shift_reg[3].ACLR
reset_n => shift_reg[4].ACLR
reset_n => shift_reg[5].ACLR
reset_n => shift_reg[6].ACLR
reset_n => shift_reg[7].ACLR
reset_n => data_to_cpu[0]~reg0.ACLR
reset_n => data_to_cpu[1]~reg0.ACLR
reset_n => data_to_cpu[2]~reg0.ACLR
reset_n => data_to_cpu[3]~reg0.ACLR
reset_n => data_to_cpu[4]~reg0.ACLR
reset_n => data_to_cpu[5]~reg0.ACLR
reset_n => data_to_cpu[6]~reg0.ACLR
reset_n => data_to_cpu[7]~reg0.ACLR
reset_n => data_to_cpu[8]~reg0.ACLR
reset_n => data_to_cpu[9]~reg0.ACLR
reset_n => data_to_cpu[10]~reg0.ACLR
reset_n => data_to_cpu[11]~reg0.ACLR
reset_n => data_to_cpu[12]~reg0.ACLR
reset_n => data_to_cpu[13]~reg0.ACLR
reset_n => data_to_cpu[14]~reg0.ACLR
reset_n => data_to_cpu[15]~reg0.ACLR
reset_n => irq_reg.ACLR
reset_n => rd_strobe.ACLR
reset_n => data_rd_strobe.ACLR
reset_n => wr_strobe.ACLR
reset_n => data_wr_strobe.ACLR
reset_n => SSO_reg.ACLR
reset_n => iROE_reg.ACLR
reset_n => iTOE_reg.ACLR
reset_n => iTRDY_reg.ACLR
reset_n => iRRDY_reg.ACLR
reset_n => iE_reg.ACLR
reset_n => iEOP_reg.ACLR
reset_n => epcs_slave_select_reg[0].PRESET
reset_n => epcs_slave_select_reg[1].ACLR
reset_n => epcs_slave_select_reg[2].ACLR
reset_n => epcs_slave_select_reg[3].ACLR
reset_n => epcs_slave_select_reg[4].ACLR
reset_n => epcs_slave_select_reg[5].ACLR
reset_n => epcs_slave_select_reg[6].ACLR
reset_n => epcs_slave_select_reg[7].ACLR
reset_n => epcs_slave_select_reg[8].ACLR
reset_n => epcs_slave_select_reg[9].ACLR
reset_n => epcs_slave_select_reg[10].ACLR
reset_n => epcs_slave_select_reg[11].ACLR
reset_n => epcs_slave_select_reg[12].ACLR
reset_n => epcs_slave_select_reg[13].ACLR
reset_n => epcs_slave_select_reg[14].ACLR
reset_n => epcs_slave_select_reg[15].ACLR
reset_n => epcs_slave_select_holding_reg[0].PRESET
reset_n => epcs_slave_select_holding_reg[1].ACLR
reset_n => epcs_slave_select_holding_reg[2].ACLR
reset_n => epcs_slave_select_holding_reg[3].ACLR
reset_n => epcs_slave_select_holding_reg[4].ACLR
reset_n => epcs_slave_select_holding_reg[5].ACLR
reset_n => epcs_slave_select_holding_reg[6].ACLR
reset_n => epcs_slave_select_holding_reg[7].ACLR
reset_n => epcs_slave_select_holding_reg[8].ACLR
reset_n => epcs_slave_select_holding_reg[9].ACLR
reset_n => epcs_slave_select_holding_reg[10].ACLR
reset_n => epcs_slave_select_holding_reg[11].ACLR
reset_n => epcs_slave_select_holding_reg[12].ACLR
reset_n => epcs_slave_select_holding_reg[13].ACLR
reset_n => epcs_slave_select_holding_reg[14].ACLR
reset_n => epcs_slave_select_holding_reg[15].ACLR
reset_n => slowcount[0].ACLR
reset_n => slowcount[1].ACLR
reset_n => endofpacketvalue_reg[0].ACLR
reset_n => endofpacketvalue_reg[1].ACLR
reset_n => endofpacketvalue_reg[2].ACLR
reset_n => endofpacketvalue_reg[3].ACLR
reset_n => endofpacketvalue_reg[4].ACLR
reset_n => endofpacketvalue_reg[5].ACLR
reset_n => endofpacketvalue_reg[6].ACLR
reset_n => endofpacketvalue_reg[7].ACLR
reset_n => endofpacketvalue_reg[8].ACLR
reset_n => endofpacketvalue_reg[9].ACLR
reset_n => endofpacketvalue_reg[10].ACLR
reset_n => endofpacketvalue_reg[11].ACLR
reset_n => endofpacketvalue_reg[12].ACLR
reset_n => endofpacketvalue_reg[13].ACLR
reset_n => endofpacketvalue_reg[14].ACLR
reset_n => endofpacketvalue_reg[15].ACLR
reset_n => stateZero.PRESET
reset_n => state[0].ACLR
reset_n => state[1].ACLR
reset_n => state[2].ACLR
reset_n => state[3].ACLR
reset_n => state[4].ACLR
write_n => p1_wr_strobe.IN1
MOSI <= shift_reg[7].DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK_reg.DB_MAX_OUTPUT_PORT_TYPE
SS_n <= SS_n.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[0] <= data_to_cpu[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[1] <= data_to_cpu[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[2] <= data_to_cpu[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[3] <= data_to_cpu[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[4] <= data_to_cpu[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[5] <= data_to_cpu[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[6] <= data_to_cpu[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[7] <= data_to_cpu[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[8] <= data_to_cpu[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[9] <= data_to_cpu[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[10] <= data_to_cpu[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[11] <= data_to_cpu[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[12] <= data_to_cpu[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[13] <= data_to_cpu[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[14] <= data_to_cpu[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[15] <= data_to_cpu[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= RRDY.DB_MAX_OUTPUT_PORT_TYPE
endofpacket <= EOP.DB_MAX_OUTPUT_PORT_TYPE
irq <= irq_reg.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= TRDY.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|epcs_controller:the_epcs_controller|tornado_epcs_controller_atom:the_tornado_epcs_controller_atom
dclkin => the_tornado_spiblock.CLK
oe => the_tornado_spiblock.OE
scein => the_tornado_spiblock.SCEIN
sdoin => the_tornado_spiblock.SDOIN
data0out <= the_tornado_spiblock.DATAOUT


|DE2_NET|system_0:u0|epcs_controller:the_epcs_controller|altsyncram:the_boot_copier_rom
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_lo31:auto_generated.address_a[0]
address_a[1] => altsyncram_lo31:auto_generated.address_a[1]
address_a[2] => altsyncram_lo31:auto_generated.address_a[2]
address_a[3] => altsyncram_lo31:auto_generated.address_a[3]
address_a[4] => altsyncram_lo31:auto_generated.address_a[4]
address_a[5] => altsyncram_lo31:auto_generated.address_a[5]
address_a[6] => altsyncram_lo31:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lo31:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_lo31:auto_generated.q_a[0]
q_a[1] <= altsyncram_lo31:auto_generated.q_a[1]
q_a[2] <= altsyncram_lo31:auto_generated.q_a[2]
q_a[3] <= altsyncram_lo31:auto_generated.q_a[3]
q_a[4] <= altsyncram_lo31:auto_generated.q_a[4]
q_a[5] <= altsyncram_lo31:auto_generated.q_a[5]
q_a[6] <= altsyncram_lo31:auto_generated.q_a[6]
q_a[7] <= altsyncram_lo31:auto_generated.q_a[7]
q_a[8] <= altsyncram_lo31:auto_generated.q_a[8]
q_a[9] <= altsyncram_lo31:auto_generated.q_a[9]
q_a[10] <= altsyncram_lo31:auto_generated.q_a[10]
q_a[11] <= altsyncram_lo31:auto_generated.q_a[11]
q_a[12] <= altsyncram_lo31:auto_generated.q_a[12]
q_a[13] <= altsyncram_lo31:auto_generated.q_a[13]
q_a[14] <= altsyncram_lo31:auto_generated.q_a[14]
q_a[15] <= altsyncram_lo31:auto_generated.q_a[15]
q_a[16] <= altsyncram_lo31:auto_generated.q_a[16]
q_a[17] <= altsyncram_lo31:auto_generated.q_a[17]
q_a[18] <= altsyncram_lo31:auto_generated.q_a[18]
q_a[19] <= altsyncram_lo31:auto_generated.q_a[19]
q_a[20] <= altsyncram_lo31:auto_generated.q_a[20]
q_a[21] <= altsyncram_lo31:auto_generated.q_a[21]
q_a[22] <= altsyncram_lo31:auto_generated.q_a[22]
q_a[23] <= altsyncram_lo31:auto_generated.q_a[23]
q_a[24] <= altsyncram_lo31:auto_generated.q_a[24]
q_a[25] <= altsyncram_lo31:auto_generated.q_a[25]
q_a[26] <= altsyncram_lo31:auto_generated.q_a[26]
q_a[27] <= altsyncram_lo31:auto_generated.q_a[27]
q_a[28] <= altsyncram_lo31:auto_generated.q_a[28]
q_a[29] <= altsyncram_lo31:auto_generated.q_a[29]
q_a[30] <= altsyncram_lo31:auto_generated.q_a[30]
q_a[31] <= altsyncram_lo31:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_NET|system_0:u0|epcs_controller:the_epcs_controller|altsyncram:the_boot_copier_rom|altsyncram_lo31:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|DE2_NET|system_0:u0|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave
clk => d1_jtag_uart_0_avalon_jtag_slave_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => jtag_uart_0_avalon_jtag_slave_address.DATAIN
cpu_0_data_master_address_to_slave[3] => Equal0.IN20
cpu_0_data_master_address_to_slave[4] => Equal0.IN7
cpu_0_data_master_address_to_slave[5] => Equal0.IN6
cpu_0_data_master_address_to_slave[6] => Equal0.IN5
cpu_0_data_master_address_to_slave[7] => Equal0.IN4
cpu_0_data_master_address_to_slave[8] => Equal0.IN19
cpu_0_data_master_address_to_slave[9] => Equal0.IN18
cpu_0_data_master_address_to_slave[10] => Equal0.IN17
cpu_0_data_master_address_to_slave[11] => Equal0.IN16
cpu_0_data_master_address_to_slave[12] => Equal0.IN3
cpu_0_data_master_address_to_slave[13] => Equal0.IN15
cpu_0_data_master_address_to_slave[14] => Equal0.IN14
cpu_0_data_master_address_to_slave[15] => Equal0.IN13
cpu_0_data_master_address_to_slave[16] => Equal0.IN12
cpu_0_data_master_address_to_slave[17] => Equal0.IN11
cpu_0_data_master_address_to_slave[18] => Equal0.IN10
cpu_0_data_master_address_to_slave[19] => Equal0.IN2
cpu_0_data_master_address_to_slave[20] => Equal0.IN9
cpu_0_data_master_address_to_slave[21] => Equal0.IN1
cpu_0_data_master_address_to_slave[22] => Equal0.IN0
cpu_0_data_master_address_to_slave[23] => Equal0.IN8
cpu_0_data_master_read => cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.IN0
cpu_0_data_master_read => jtag_uart_0_avalon_jtag_slave_in_a_read_cycle.IN1
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.IN0
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave.IN1
cpu_0_data_master_write => cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.IN1
cpu_0_data_master_write => jtag_uart_0_avalon_jtag_slave_in_a_write_cycle.IN1
cpu_0_data_master_writedata[0] => jtag_uart_0_avalon_jtag_slave_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => jtag_uart_0_avalon_jtag_slave_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => jtag_uart_0_avalon_jtag_slave_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => jtag_uart_0_avalon_jtag_slave_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => jtag_uart_0_avalon_jtag_slave_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => jtag_uart_0_avalon_jtag_slave_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => jtag_uart_0_avalon_jtag_slave_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => jtag_uart_0_avalon_jtag_slave_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => jtag_uart_0_avalon_jtag_slave_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => jtag_uart_0_avalon_jtag_slave_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => jtag_uart_0_avalon_jtag_slave_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => jtag_uart_0_avalon_jtag_slave_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => jtag_uart_0_avalon_jtag_slave_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => jtag_uart_0_avalon_jtag_slave_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => jtag_uart_0_avalon_jtag_slave_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => jtag_uart_0_avalon_jtag_slave_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => jtag_uart_0_avalon_jtag_slave_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => jtag_uart_0_avalon_jtag_slave_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => jtag_uart_0_avalon_jtag_slave_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => jtag_uart_0_avalon_jtag_slave_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => jtag_uart_0_avalon_jtag_slave_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => jtag_uart_0_avalon_jtag_slave_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => jtag_uart_0_avalon_jtag_slave_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => jtag_uart_0_avalon_jtag_slave_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => jtag_uart_0_avalon_jtag_slave_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => jtag_uart_0_avalon_jtag_slave_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => jtag_uart_0_avalon_jtag_slave_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => jtag_uart_0_avalon_jtag_slave_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => jtag_uart_0_avalon_jtag_slave_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => jtag_uart_0_avalon_jtag_slave_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => jtag_uart_0_avalon_jtag_slave_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => jtag_uart_0_avalon_jtag_slave_writedata[31].DATAIN
jtag_uart_0_avalon_jtag_slave_dataavailable => jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa.DATAIN
jtag_uart_0_avalon_jtag_slave_irq => jtag_uart_0_avalon_jtag_slave_irq_from_sa.DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[0] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[0].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[1] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[1].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[2] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[2].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[3] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[3].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[4] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[4].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[5] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[5].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[6] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[6].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[7] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[7].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[8] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[8].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[9] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[9].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[10] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[10].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[11] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[11].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[12] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[12].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[13] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[13].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[14] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[14].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[15] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[15].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[16] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[16].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[17] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[17].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[18] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[18].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[19] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[19].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[20] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[20].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[21] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[21].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[22] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[22].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[23] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[23].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[24] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[24].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[25] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[25].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[26] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[26].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[27] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[27].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[28] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[28].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[29] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[29].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[30] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[30].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[31] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[31].DATAIN
jtag_uart_0_avalon_jtag_slave_readyfordata => jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa.DATAIN
jtag_uart_0_avalon_jtag_slave_waitrequest => jtag_uart_0_avalon_jtag_slave_waits_for_read.IN1
jtag_uart_0_avalon_jtag_slave_waitrequest => jtag_uart_0_avalon_jtag_slave_waits_for_write.IN1
jtag_uart_0_avalon_jtag_slave_waitrequest => jtag_uart_0_avalon_jtag_slave_waitrequest_from_sa.DATAIN
reset_n => jtag_uart_0_avalon_jtag_slave_reset_n.DATAIN
reset_n => d1_jtag_uart_0_avalon_jtag_slave_end_xfer~reg0.PRESET
cpu_0_data_master_granted_jtag_uart_0_avalon_jtag_slave <= cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave <= cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_jtag_uart_0_avalon_jtag_slave <= <GND>
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave <= cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_jtag_uart_0_avalon_jtag_slave_end_xfer <= d1_jtag_uart_0_avalon_jtag_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_address <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_chipselect <= cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa <= jtag_uart_0_avalon_jtag_slave_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_irq_from_sa <= jtag_uart_0_avalon_jtag_slave_irq.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_read_n <= jtag_uart_0_avalon_jtag_slave_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[0] <= jtag_uart_0_avalon_jtag_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[1] <= jtag_uart_0_avalon_jtag_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[2] <= jtag_uart_0_avalon_jtag_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[3] <= jtag_uart_0_avalon_jtag_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[4] <= jtag_uart_0_avalon_jtag_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[5] <= jtag_uart_0_avalon_jtag_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[6] <= jtag_uart_0_avalon_jtag_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[7] <= jtag_uart_0_avalon_jtag_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[8] <= jtag_uart_0_avalon_jtag_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[9] <= jtag_uart_0_avalon_jtag_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[10] <= jtag_uart_0_avalon_jtag_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[11] <= jtag_uart_0_avalon_jtag_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[12] <= jtag_uart_0_avalon_jtag_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[13] <= jtag_uart_0_avalon_jtag_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[14] <= jtag_uart_0_avalon_jtag_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[15] <= jtag_uart_0_avalon_jtag_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[16] <= jtag_uart_0_avalon_jtag_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[17] <= jtag_uart_0_avalon_jtag_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[18] <= jtag_uart_0_avalon_jtag_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[19] <= jtag_uart_0_avalon_jtag_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[20] <= jtag_uart_0_avalon_jtag_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[21] <= jtag_uart_0_avalon_jtag_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[22] <= jtag_uart_0_avalon_jtag_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[23] <= jtag_uart_0_avalon_jtag_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[24] <= jtag_uart_0_avalon_jtag_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[25] <= jtag_uart_0_avalon_jtag_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[26] <= jtag_uart_0_avalon_jtag_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[27] <= jtag_uart_0_avalon_jtag_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[28] <= jtag_uart_0_avalon_jtag_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[29] <= jtag_uart_0_avalon_jtag_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[30] <= jtag_uart_0_avalon_jtag_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[31] <= jtag_uart_0_avalon_jtag_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa <= jtag_uart_0_avalon_jtag_slave_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_waitrequest_from_sa <= jtag_uart_0_avalon_jtag_slave_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_write_n <= jtag_uart_0_avalon_jtag_slave_in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0
av_address => ien_AF.OUTPUTSELECT
av_address => ien_AE.OUTPUTSELECT
av_address => ac.OUTPUTSELECT
av_address => fifo_wr.OUTPUTSELECT
av_address => woverflow.OUTPUTSELECT
av_address => rvalid.OUTPUTSELECT
av_address => read_0.DATAB
av_address => fifo_rd.IN1
av_chipselect => av_waitrequest.IN1
av_chipselect => always2.IN0
av_chipselect => always2.IN0
av_chipselect => fifo_rd.IN0
av_read_n => always2.IN1
av_read_n => av_waitrequest.IN0
av_read_n => fifo_rd.IN1
av_write_n => always2.IN1
av_write_n => av_waitrequest.IN1
av_writedata[0] => fifo_wdata[0].IN1
av_writedata[1] => fifo_wdata[1].IN1
av_writedata[2] => fifo_wdata[2].IN1
av_writedata[3] => fifo_wdata[3].IN1
av_writedata[4] => fifo_wdata[4].IN1
av_writedata[5] => fifo_wdata[5].IN1
av_writedata[6] => fifo_wdata[6].IN1
av_writedata[7] => fifo_wdata[7].IN1
av_writedata[8] => ~NO_FANOUT~
av_writedata[9] => ~NO_FANOUT~
av_writedata[10] => always2.IN1
av_writedata[11] => ~NO_FANOUT~
av_writedata[12] => ~NO_FANOUT~
av_writedata[13] => ~NO_FANOUT~
av_writedata[14] => ~NO_FANOUT~
av_writedata[15] => ~NO_FANOUT~
av_writedata[16] => ~NO_FANOUT~
av_writedata[17] => ~NO_FANOUT~
av_writedata[18] => ~NO_FANOUT~
av_writedata[19] => ~NO_FANOUT~
av_writedata[20] => ~NO_FANOUT~
av_writedata[21] => ~NO_FANOUT~
av_writedata[22] => ~NO_FANOUT~
av_writedata[23] => ~NO_FANOUT~
av_writedata[24] => ~NO_FANOUT~
av_writedata[25] => ~NO_FANOUT~
av_writedata[26] => ~NO_FANOUT~
av_writedata[27] => ~NO_FANOUT~
av_writedata[28] => ~NO_FANOUT~
av_writedata[29] => ~NO_FANOUT~
av_writedata[30] => ~NO_FANOUT~
av_writedata[31] => ~NO_FANOUT~
clk => clk.IN3
rst_n => rst_n.IN2
av_irq <= av_irq.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= ipen_AF.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= ipen_AE.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= ac.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= <GND>
av_readdata[12] <= jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r.fifo_EF
av_readdata[13] <= jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_FF
av_readdata[14] <= woverflow.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rvalid.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= <GND>
av_readdata[24] <= <GND>
av_readdata[25] <= <GND>
av_readdata[26] <= <GND>
av_readdata[27] <= <GND>
av_readdata[28] <= <GND>
av_readdata[29] <= <GND>
av_readdata[30] <= <GND>
av_readdata[31] <= <GND>
av_waitrequest <= av_waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= dataavailable~reg0.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= readyfordata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_wdata[0] => fifo_wdata[0].IN1
fifo_wdata[1] => fifo_wdata[1].IN1
fifo_wdata[2] => fifo_wdata[2].IN1
fifo_wdata[3] => fifo_wdata[3].IN1
fifo_wdata[4] => fifo_wdata[4].IN1
fifo_wdata[5] => fifo_wdata[5].IN1
fifo_wdata[6] => fifo_wdata[6].IN1
fifo_wdata[7] => fifo_wdata[7].IN1
fifo_wr => fifo_wr.IN1
rd_wfifo => rd_wfifo.IN1
fifo_FF <= scfifo:wfifo.full
r_dat[0] <= scfifo:wfifo.q
r_dat[1] <= scfifo:wfifo.q
r_dat[2] <= scfifo:wfifo.q
r_dat[3] <= scfifo:wfifo.q
r_dat[4] <= scfifo:wfifo.q
r_dat[5] <= scfifo:wfifo.q
r_dat[6] <= scfifo:wfifo.q
r_dat[7] <= scfifo:wfifo.q
wfifo_empty <= scfifo:wfifo.empty
wfifo_used[0] <= scfifo:wfifo.usedw
wfifo_used[1] <= scfifo:wfifo.usedw
wfifo_used[2] <= scfifo:wfifo.usedw
wfifo_used[3] <= scfifo:wfifo.usedw
wfifo_used[4] <= scfifo:wfifo.usedw
wfifo_used[5] <= scfifo:wfifo.usedw


|DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo
data[0] => scfifo_1n21:auto_generated.data[0]
data[1] => scfifo_1n21:auto_generated.data[1]
data[2] => scfifo_1n21:auto_generated.data[2]
data[3] => scfifo_1n21:auto_generated.data[3]
data[4] => scfifo_1n21:auto_generated.data[4]
data[5] => scfifo_1n21:auto_generated.data[5]
data[6] => scfifo_1n21:auto_generated.data[6]
data[7] => scfifo_1n21:auto_generated.data[7]
q[0] <= scfifo_1n21:auto_generated.q[0]
q[1] <= scfifo_1n21:auto_generated.q[1]
q[2] <= scfifo_1n21:auto_generated.q[2]
q[3] <= scfifo_1n21:auto_generated.q[3]
q[4] <= scfifo_1n21:auto_generated.q[4]
q[5] <= scfifo_1n21:auto_generated.q[5]
q[6] <= scfifo_1n21:auto_generated.q[6]
q[7] <= scfifo_1n21:auto_generated.q[7]
wrreq => scfifo_1n21:auto_generated.wrreq
rdreq => scfifo_1n21:auto_generated.rdreq
clock => scfifo_1n21:auto_generated.clock
aclr => scfifo_1n21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_1n21:auto_generated.empty
full <= scfifo_1n21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_1n21:auto_generated.usedw[0]
usedw[1] <= scfifo_1n21:auto_generated.usedw[1]
usedw[2] <= scfifo_1n21:auto_generated.usedw[2]
usedw[3] <= scfifo_1n21:auto_generated.usedw[3]
usedw[4] <= scfifo_1n21:auto_generated.usedw[4]
usedw[5] <= scfifo_1n21:auto_generated.usedw[5]


|DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated
aclr => a_dpfifo_8t21:dpfifo.aclr
clock => a_dpfifo_8t21:dpfifo.clock
data[0] => a_dpfifo_8t21:dpfifo.data[0]
data[1] => a_dpfifo_8t21:dpfifo.data[1]
data[2] => a_dpfifo_8t21:dpfifo.data[2]
data[3] => a_dpfifo_8t21:dpfifo.data[3]
data[4] => a_dpfifo_8t21:dpfifo.data[4]
data[5] => a_dpfifo_8t21:dpfifo.data[5]
data[6] => a_dpfifo_8t21:dpfifo.data[6]
data[7] => a_dpfifo_8t21:dpfifo.data[7]
empty <= a_dpfifo_8t21:dpfifo.empty
full <= a_dpfifo_8t21:dpfifo.full
q[0] <= a_dpfifo_8t21:dpfifo.q[0]
q[1] <= a_dpfifo_8t21:dpfifo.q[1]
q[2] <= a_dpfifo_8t21:dpfifo.q[2]
q[3] <= a_dpfifo_8t21:dpfifo.q[3]
q[4] <= a_dpfifo_8t21:dpfifo.q[4]
q[5] <= a_dpfifo_8t21:dpfifo.q[5]
q[6] <= a_dpfifo_8t21:dpfifo.q[6]
q[7] <= a_dpfifo_8t21:dpfifo.q[7]
rdreq => a_dpfifo_8t21:dpfifo.rreq
usedw[0] <= a_dpfifo_8t21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_8t21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_8t21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_8t21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_8t21:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_8t21:dpfifo.usedw[5]
wrreq => a_dpfifo_8t21:dpfifo.wreq


|DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_fjb:rd_ptr_count.aclr
aclr => cntr_fjb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_5h21:FIFOram.inclock
clock => dpram_5h21:FIFOram.outclock
clock => cntr_fjb:rd_ptr_count.clock
clock => cntr_fjb:wr_ptr.clock
data[0] => dpram_5h21:FIFOram.data[0]
data[1] => dpram_5h21:FIFOram.data[1]
data[2] => dpram_5h21:FIFOram.data[2]
data[3] => dpram_5h21:FIFOram.data[3]
data[4] => dpram_5h21:FIFOram.data[4]
data[5] => dpram_5h21:FIFOram.data[5]
data[6] => dpram_5h21:FIFOram.data[6]
data[7] => dpram_5h21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_5h21:FIFOram.q[0]
q[1] <= dpram_5h21:FIFOram.q[1]
q[2] <= dpram_5h21:FIFOram.q[2]
q[3] <= dpram_5h21:FIFOram.q[3]
q[4] <= dpram_5h21:FIFOram.q[4]
q[5] <= dpram_5h21:FIFOram.q[5]
q[6] <= dpram_5h21:FIFOram.q[6]
q[7] <= dpram_5h21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_fjb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_fjb:rd_ptr_count.sclr
sclr => cntr_fjb:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_5h21:FIFOram.wren
wreq => cntr_fjb:wr_ptr.cnt_en


|DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_rj7:count_usedw.aclr
clock => cntr_rj7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_rj7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_rj7:count_usedw.updown


|DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram
data[0] => altsyncram_9tl1:altsyncram2.data_a[0]
data[1] => altsyncram_9tl1:altsyncram2.data_a[1]
data[2] => altsyncram_9tl1:altsyncram2.data_a[2]
data[3] => altsyncram_9tl1:altsyncram2.data_a[3]
data[4] => altsyncram_9tl1:altsyncram2.data_a[4]
data[5] => altsyncram_9tl1:altsyncram2.data_a[5]
data[6] => altsyncram_9tl1:altsyncram2.data_a[6]
data[7] => altsyncram_9tl1:altsyncram2.data_a[7]
inclock => altsyncram_9tl1:altsyncram2.clock0
outclock => altsyncram_9tl1:altsyncram2.clock1
outclocken => altsyncram_9tl1:altsyncram2.clocken1
q[0] <= altsyncram_9tl1:altsyncram2.q_b[0]
q[1] <= altsyncram_9tl1:altsyncram2.q_b[1]
q[2] <= altsyncram_9tl1:altsyncram2.q_b[2]
q[3] <= altsyncram_9tl1:altsyncram2.q_b[3]
q[4] <= altsyncram_9tl1:altsyncram2.q_b[4]
q[5] <= altsyncram_9tl1:altsyncram2.q_b[5]
q[6] <= altsyncram_9tl1:altsyncram2.q_b[6]
q[7] <= altsyncram_9tl1:altsyncram2.q_b[7]
rdaddress[0] => altsyncram_9tl1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_9tl1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_9tl1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_9tl1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_9tl1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_9tl1:altsyncram2.address_b[5]
wraddress[0] => altsyncram_9tl1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_9tl1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_9tl1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_9tl1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_9tl1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_9tl1:altsyncram2.address_a[5]
wren => altsyncram_9tl1:altsyncram2.wren_a


|DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clocken1 => ram_block3a0.ENA1
clocken1 => ram_block3a1.ENA1
clocken1 => ram_block3a2.ENA1
clocken1 => ram_block3a3.ENA1
clocken1 => ram_block3a4.ENA1
clocken1 => ram_block3a5.ENA1
clocken1 => ram_block3a6.ENA1
clocken1 => ram_block3a7.ENA1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0


|DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_rd => fifo_rd.IN1
rst_n => ~NO_FANOUT~
t_dat[0] => t_dat[0].IN1
t_dat[1] => t_dat[1].IN1
t_dat[2] => t_dat[2].IN1
t_dat[3] => t_dat[3].IN1
t_dat[4] => t_dat[4].IN1
t_dat[5] => t_dat[5].IN1
t_dat[6] => t_dat[6].IN1
t_dat[7] => t_dat[7].IN1
wr_rfifo => wr_rfifo.IN1
fifo_EF <= scfifo:rfifo.empty
fifo_rdata[0] <= scfifo:rfifo.q
fifo_rdata[1] <= scfifo:rfifo.q
fifo_rdata[2] <= scfifo:rfifo.q
fifo_rdata[3] <= scfifo:rfifo.q
fifo_rdata[4] <= scfifo:rfifo.q
fifo_rdata[5] <= scfifo:rfifo.q
fifo_rdata[6] <= scfifo:rfifo.q
fifo_rdata[7] <= scfifo:rfifo.q
rfifo_full <= scfifo:rfifo.full
rfifo_used[0] <= scfifo:rfifo.usedw
rfifo_used[1] <= scfifo:rfifo.usedw
rfifo_used[2] <= scfifo:rfifo.usedw
rfifo_used[3] <= scfifo:rfifo.usedw
rfifo_used[4] <= scfifo:rfifo.usedw
rfifo_used[5] <= scfifo:rfifo.usedw


|DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo
data[0] => scfifo_1n21:auto_generated.data[0]
data[1] => scfifo_1n21:auto_generated.data[1]
data[2] => scfifo_1n21:auto_generated.data[2]
data[3] => scfifo_1n21:auto_generated.data[3]
data[4] => scfifo_1n21:auto_generated.data[4]
data[5] => scfifo_1n21:auto_generated.data[5]
data[6] => scfifo_1n21:auto_generated.data[6]
data[7] => scfifo_1n21:auto_generated.data[7]
q[0] <= scfifo_1n21:auto_generated.q[0]
q[1] <= scfifo_1n21:auto_generated.q[1]
q[2] <= scfifo_1n21:auto_generated.q[2]
q[3] <= scfifo_1n21:auto_generated.q[3]
q[4] <= scfifo_1n21:auto_generated.q[4]
q[5] <= scfifo_1n21:auto_generated.q[5]
q[6] <= scfifo_1n21:auto_generated.q[6]
q[7] <= scfifo_1n21:auto_generated.q[7]
wrreq => scfifo_1n21:auto_generated.wrreq
rdreq => scfifo_1n21:auto_generated.rdreq
clock => scfifo_1n21:auto_generated.clock
aclr => scfifo_1n21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_1n21:auto_generated.empty
full <= scfifo_1n21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_1n21:auto_generated.usedw[0]
usedw[1] <= scfifo_1n21:auto_generated.usedw[1]
usedw[2] <= scfifo_1n21:auto_generated.usedw[2]
usedw[3] <= scfifo_1n21:auto_generated.usedw[3]
usedw[4] <= scfifo_1n21:auto_generated.usedw[4]
usedw[5] <= scfifo_1n21:auto_generated.usedw[5]


|DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated
aclr => a_dpfifo_8t21:dpfifo.aclr
clock => a_dpfifo_8t21:dpfifo.clock
data[0] => a_dpfifo_8t21:dpfifo.data[0]
data[1] => a_dpfifo_8t21:dpfifo.data[1]
data[2] => a_dpfifo_8t21:dpfifo.data[2]
data[3] => a_dpfifo_8t21:dpfifo.data[3]
data[4] => a_dpfifo_8t21:dpfifo.data[4]
data[5] => a_dpfifo_8t21:dpfifo.data[5]
data[6] => a_dpfifo_8t21:dpfifo.data[6]
data[7] => a_dpfifo_8t21:dpfifo.data[7]
empty <= a_dpfifo_8t21:dpfifo.empty
full <= a_dpfifo_8t21:dpfifo.full
q[0] <= a_dpfifo_8t21:dpfifo.q[0]
q[1] <= a_dpfifo_8t21:dpfifo.q[1]
q[2] <= a_dpfifo_8t21:dpfifo.q[2]
q[3] <= a_dpfifo_8t21:dpfifo.q[3]
q[4] <= a_dpfifo_8t21:dpfifo.q[4]
q[5] <= a_dpfifo_8t21:dpfifo.q[5]
q[6] <= a_dpfifo_8t21:dpfifo.q[6]
q[7] <= a_dpfifo_8t21:dpfifo.q[7]
rdreq => a_dpfifo_8t21:dpfifo.rreq
usedw[0] <= a_dpfifo_8t21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_8t21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_8t21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_8t21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_8t21:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_8t21:dpfifo.usedw[5]
wrreq => a_dpfifo_8t21:dpfifo.wreq


|DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_fjb:rd_ptr_count.aclr
aclr => cntr_fjb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_5h21:FIFOram.inclock
clock => dpram_5h21:FIFOram.outclock
clock => cntr_fjb:rd_ptr_count.clock
clock => cntr_fjb:wr_ptr.clock
data[0] => dpram_5h21:FIFOram.data[0]
data[1] => dpram_5h21:FIFOram.data[1]
data[2] => dpram_5h21:FIFOram.data[2]
data[3] => dpram_5h21:FIFOram.data[3]
data[4] => dpram_5h21:FIFOram.data[4]
data[5] => dpram_5h21:FIFOram.data[5]
data[6] => dpram_5h21:FIFOram.data[6]
data[7] => dpram_5h21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_5h21:FIFOram.q[0]
q[1] <= dpram_5h21:FIFOram.q[1]
q[2] <= dpram_5h21:FIFOram.q[2]
q[3] <= dpram_5h21:FIFOram.q[3]
q[4] <= dpram_5h21:FIFOram.q[4]
q[5] <= dpram_5h21:FIFOram.q[5]
q[6] <= dpram_5h21:FIFOram.q[6]
q[7] <= dpram_5h21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_fjb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_fjb:rd_ptr_count.sclr
sclr => cntr_fjb:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_5h21:FIFOram.wren
wreq => cntr_fjb:wr_ptr.cnt_en


|DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_rj7:count_usedw.aclr
clock => cntr_rj7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_rj7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_rj7:count_usedw.updown


|DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram
data[0] => altsyncram_9tl1:altsyncram2.data_a[0]
data[1] => altsyncram_9tl1:altsyncram2.data_a[1]
data[2] => altsyncram_9tl1:altsyncram2.data_a[2]
data[3] => altsyncram_9tl1:altsyncram2.data_a[3]
data[4] => altsyncram_9tl1:altsyncram2.data_a[4]
data[5] => altsyncram_9tl1:altsyncram2.data_a[5]
data[6] => altsyncram_9tl1:altsyncram2.data_a[6]
data[7] => altsyncram_9tl1:altsyncram2.data_a[7]
inclock => altsyncram_9tl1:altsyncram2.clock0
outclock => altsyncram_9tl1:altsyncram2.clock1
outclocken => altsyncram_9tl1:altsyncram2.clocken1
q[0] <= altsyncram_9tl1:altsyncram2.q_b[0]
q[1] <= altsyncram_9tl1:altsyncram2.q_b[1]
q[2] <= altsyncram_9tl1:altsyncram2.q_b[2]
q[3] <= altsyncram_9tl1:altsyncram2.q_b[3]
q[4] <= altsyncram_9tl1:altsyncram2.q_b[4]
q[5] <= altsyncram_9tl1:altsyncram2.q_b[5]
q[6] <= altsyncram_9tl1:altsyncram2.q_b[6]
q[7] <= altsyncram_9tl1:altsyncram2.q_b[7]
rdaddress[0] => altsyncram_9tl1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_9tl1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_9tl1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_9tl1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_9tl1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_9tl1:altsyncram2.address_b[5]
wraddress[0] => altsyncram_9tl1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_9tl1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_9tl1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_9tl1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_9tl1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_9tl1:altsyncram2.address_a[5]
wren => altsyncram_9tl1:altsyncram2.wren_a


|DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clocken1 => ram_block3a0.ENA1
clocken1 => ram_block3a1.ENA1
clocken1 => ram_block3a2.ENA1
clocken1 => ram_block3a3.ENA1
clocken1 => ram_block3a4.ENA1
clocken1 => ram_block3a5.ENA1
clocken1 => ram_block3a6.ENA1
clocken1 => ram_block3a7.ENA1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0


|DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic
raw_tck => write_stalled.CLK
raw_tck => wdata[0].CLK
raw_tck => wdata[1].CLK
raw_tck => wdata[2].CLK
raw_tck => wdata[3].CLK
raw_tck => wdata[4].CLK
raw_tck => wdata[5].CLK
raw_tck => wdata[6].CLK
raw_tck => wdata[7].CLK
raw_tck => read_write.CLK
raw_tck => read_req.CLK
raw_tck => write_valid.CLK
raw_tck => count[0].CLK
raw_tck => count[1].CLK
raw_tck => count[2].CLK
raw_tck => count[3].CLK
raw_tck => count[4].CLK
raw_tck => count[5].CLK
raw_tck => count[6].CLK
raw_tck => count[7].CLK
raw_tck => count[8].CLK
raw_tck => count[9].CLK
raw_tck => state.CLK
raw_tck => user_saw_rvalid.CLK
raw_tck => td_shift[0].CLK
raw_tck => td_shift[1].CLK
raw_tck => td_shift[2].CLK
raw_tck => td_shift[3].CLK
raw_tck => td_shift[4].CLK
raw_tck => td_shift[5].CLK
raw_tck => td_shift[6].CLK
raw_tck => td_shift[7].CLK
raw_tck => td_shift[8].CLK
raw_tck => td_shift[9].CLK
raw_tck => td_shift[10].CLK
raw_tck => jupdate.CLK
tck => ~NO_FANOUT~
tdi => td_shift.OUTPUTSELECT
tdi => count.OUTPUTSELECT
tdi => state.OUTPUTSELECT
tdi => wdata.DATAB
tdi => always0.IN1
tdi => wdata.DATAB
tdi => td_shift.DATAB
rti => ~NO_FANOUT~
shift => ~NO_FANOUT~
update => ~NO_FANOUT~
usr1 => always0.IN0
clr => jupdate.ACLR
clr => write_stalled.ACLR
clr => wdata[0].ACLR
clr => wdata[1].ACLR
clr => wdata[2].ACLR
clr => wdata[3].ACLR
clr => wdata[4].ACLR
clr => wdata[5].ACLR
clr => wdata[6].ACLR
clr => wdata[7].ACLR
clr => read_write.ACLR
clr => read_req.ACLR
clr => write_valid.ACLR
clr => count[0].ACLR
clr => count[1].ACLR
clr => count[2].ACLR
clr => count[3].ACLR
clr => count[4].ACLR
clr => count[5].ACLR
clr => count[6].ACLR
clr => count[7].ACLR
clr => count[8].ACLR
clr => count[9].PRESET
clr => state.ACLR
clr => user_saw_rvalid.ACLR
clr => td_shift[0].ACLR
clr => td_shift[1].ACLR
clr => td_shift[2].ACLR
clr => td_shift[3].ACLR
clr => td_shift[4].ACLR
clr => td_shift[5].ACLR
clr => td_shift[6].ACLR
clr => td_shift[7].ACLR
clr => td_shift[8].ACLR
clr => td_shift[9].ACLR
clr => td_shift[10].ACLR
ena => always0.IN1
ir_in[0] => Decoder1.IN0
ir_in[0] => ir_out[0].DATAIN
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE
irq <= <GND>
ir_out[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_state_cdr => state.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => read_write.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => user_saw_rvalid.OUTPUTSELECT
jtag_state_sdr => write_valid.OUTPUTSELECT
jtag_state_sdr => read_req.OUTPUTSELECT
jtag_state_sdr => write_stalled.OUTPUTSELECT
jtag_state_sdr => state.OUTPUTSELECT
jtag_state_udr => jupdate.OUTPUTSELECT
clk => t_pause~reg0.CLK
clk => t_ena~reg0.CLK
clk => rdata[0].CLK
clk => rdata[1].CLK
clk => rdata[2].CLK
clk => rdata[3].CLK
clk => rdata[4].CLK
clk => rdata[5].CLK
clk => rdata[6].CLK
clk => rdata[7].CLK
clk => rvalid.CLK
clk => rvalid0.CLK
clk => r_ena1.CLK
clk => jupdate2.CLK
clk => jupdate1.CLK
clk => read_write2.CLK
clk => read_write1.CLK
clk => rst2.CLK
clk => rst1.CLK
rst_n => t_pause~reg0.ACLR
rst_n => t_ena~reg0.ACLR
rst_n => rdata[0].ACLR
rst_n => rdata[1].ACLR
rst_n => rdata[2].ACLR
rst_n => rdata[3].ACLR
rst_n => rdata[4].ACLR
rst_n => rdata[5].ACLR
rst_n => rdata[6].ACLR
rst_n => rdata[7].ACLR
rst_n => rvalid.ACLR
rst_n => rvalid0.ACLR
rst_n => r_ena1.ACLR
rst_n => jupdate2.ACLR
rst_n => jupdate1.ACLR
rst_n => read_write2.ACLR
rst_n => read_write1.ACLR
rst_n => rst2.PRESET
rst_n => rst1.PRESET
r_ena <= r_ena.DB_MAX_OUTPUT_PORT_TYPE
r_val => r_ena.IN1
r_dat[0] => rdata[0].DATAIN
r_dat[1] => rdata[1].DATAIN
r_dat[2] => rdata[2].DATAIN
r_dat[3] => rdata[3].DATAIN
r_dat[4] => rdata[4].DATAIN
r_dat[5] => rdata[5].DATAIN
r_dat[6] => rdata[6].DATAIN
r_dat[7] => rdata[7].DATAIN
t_dav => td_shift.DATAB
t_dav => always2.IN1
t_dav => always0.IN1
t_ena <= t_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_dat[0] <= t_dat[0].DB_MAX_OUTPUT_PORT_TYPE
t_dat[1] <= t_dat[1].DB_MAX_OUTPUT_PORT_TYPE
t_dat[2] <= t_dat[2].DB_MAX_OUTPUT_PORT_TYPE
t_dat[3] <= t_dat[3].DB_MAX_OUTPUT_PORT_TYPE
t_dat[4] <= t_dat[4].DB_MAX_OUTPUT_PORT_TYPE
t_dat[5] <= t_dat[5].DB_MAX_OUTPUT_PORT_TYPE
t_dat[6] <= t_dat[6].DB_MAX_OUTPUT_PORT_TYPE
t_dat[7] <= t_dat[7].DB_MAX_OUTPUT_PORT_TYPE
t_pause <= t_pause~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|lcd_16207_0_control_slave_arbitrator:the_lcd_16207_0_control_slave
clk => lcd_16207_0_control_slave_wait_counter[0].CLK
clk => lcd_16207_0_control_slave_wait_counter[1].CLK
clk => lcd_16207_0_control_slave_wait_counter[2].CLK
clk => lcd_16207_0_control_slave_wait_counter[3].CLK
clk => lcd_16207_0_control_slave_wait_counter[4].CLK
clk => lcd_16207_0_control_slave_wait_counter[5].CLK
clk => lcd_16207_0_control_slave_wait_counter[6].CLK
clk => d1_lcd_16207_0_control_slave_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => lcd_16207_0_control_slave_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => lcd_16207_0_control_slave_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN19
cpu_0_data_master_address_to_slave[5] => Equal0.IN5
cpu_0_data_master_address_to_slave[6] => Equal0.IN4
cpu_0_data_master_address_to_slave[7] => Equal0.IN18
cpu_0_data_master_address_to_slave[8] => Equal0.IN17
cpu_0_data_master_address_to_slave[9] => Equal0.IN16
cpu_0_data_master_address_to_slave[10] => Equal0.IN15
cpu_0_data_master_address_to_slave[11] => Equal0.IN14
cpu_0_data_master_address_to_slave[12] => Equal0.IN3
cpu_0_data_master_address_to_slave[13] => Equal0.IN13
cpu_0_data_master_address_to_slave[14] => Equal0.IN12
cpu_0_data_master_address_to_slave[15] => Equal0.IN11
cpu_0_data_master_address_to_slave[16] => Equal0.IN10
cpu_0_data_master_address_to_slave[17] => Equal0.IN9
cpu_0_data_master_address_to_slave[18] => Equal0.IN8
cpu_0_data_master_address_to_slave[19] => Equal0.IN2
cpu_0_data_master_address_to_slave[20] => Equal0.IN7
cpu_0_data_master_address_to_slave[21] => Equal0.IN1
cpu_0_data_master_address_to_slave[22] => Equal0.IN0
cpu_0_data_master_address_to_slave[23] => Equal0.IN6
cpu_0_data_master_byteenable[0] => lcd_16207_0_control_slave_pretend_byte_enable.DATAB
cpu_0_data_master_byteenable[1] => ~NO_FANOUT~
cpu_0_data_master_byteenable[2] => ~NO_FANOUT~
cpu_0_data_master_byteenable[3] => ~NO_FANOUT~
cpu_0_data_master_read => cpu_0_data_master_requests_lcd_16207_0_control_slave.IN0
cpu_0_data_master_read => lcd_16207_0_control_slave_in_a_read_cycle.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_lcd_16207_0_control_slave.IN1
cpu_0_data_master_write => lcd_16207_0_control_slave_in_a_write_cycle.IN1
cpu_0_data_master_writedata[0] => lcd_16207_0_control_slave_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => lcd_16207_0_control_slave_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => lcd_16207_0_control_slave_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => lcd_16207_0_control_slave_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => lcd_16207_0_control_slave_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => lcd_16207_0_control_slave_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => lcd_16207_0_control_slave_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => lcd_16207_0_control_slave_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => ~NO_FANOUT~
cpu_0_data_master_writedata[9] => ~NO_FANOUT~
cpu_0_data_master_writedata[10] => ~NO_FANOUT~
cpu_0_data_master_writedata[11] => ~NO_FANOUT~
cpu_0_data_master_writedata[12] => ~NO_FANOUT~
cpu_0_data_master_writedata[13] => ~NO_FANOUT~
cpu_0_data_master_writedata[14] => ~NO_FANOUT~
cpu_0_data_master_writedata[15] => ~NO_FANOUT~
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
lcd_16207_0_control_slave_readdata[0] => lcd_16207_0_control_slave_readdata_from_sa[0].DATAIN
lcd_16207_0_control_slave_readdata[1] => lcd_16207_0_control_slave_readdata_from_sa[1].DATAIN
lcd_16207_0_control_slave_readdata[2] => lcd_16207_0_control_slave_readdata_from_sa[2].DATAIN
lcd_16207_0_control_slave_readdata[3] => lcd_16207_0_control_slave_readdata_from_sa[3].DATAIN
lcd_16207_0_control_slave_readdata[4] => lcd_16207_0_control_slave_readdata_from_sa[4].DATAIN
lcd_16207_0_control_slave_readdata[5] => lcd_16207_0_control_slave_readdata_from_sa[5].DATAIN
lcd_16207_0_control_slave_readdata[6] => lcd_16207_0_control_slave_readdata_from_sa[6].DATAIN
lcd_16207_0_control_slave_readdata[7] => lcd_16207_0_control_slave_readdata_from_sa[7].DATAIN
reset_n => lcd_16207_0_control_slave_wait_counter[0].ACLR
reset_n => lcd_16207_0_control_slave_wait_counter[1].ACLR
reset_n => lcd_16207_0_control_slave_wait_counter[2].ACLR
reset_n => lcd_16207_0_control_slave_wait_counter[3].ACLR
reset_n => lcd_16207_0_control_slave_wait_counter[4].ACLR
reset_n => lcd_16207_0_control_slave_wait_counter[5].ACLR
reset_n => lcd_16207_0_control_slave_wait_counter[6].ACLR
reset_n => d1_lcd_16207_0_control_slave_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_lcd_16207_0_control_slave <= cpu_0_data_master_requests_lcd_16207_0_control_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_lcd_16207_0_control_slave <= cpu_0_data_master_requests_lcd_16207_0_control_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_lcd_16207_0_control_slave <= <GND>
cpu_0_data_master_requests_lcd_16207_0_control_slave <= cpu_0_data_master_requests_lcd_16207_0_control_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_lcd_16207_0_control_slave_end_xfer <= d1_lcd_16207_0_control_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_16207_0_control_slave_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_16207_0_control_slave_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_16207_0_control_slave_begintransfer <= lcd_16207_0_control_slave_begins_xfer.DB_MAX_OUTPUT_PORT_TYPE
lcd_16207_0_control_slave_read <= lcd_16207_0_control_slave_read.DB_MAX_OUTPUT_PORT_TYPE
lcd_16207_0_control_slave_readdata_from_sa[0] <= lcd_16207_0_control_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_16207_0_control_slave_readdata_from_sa[1] <= lcd_16207_0_control_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_16207_0_control_slave_readdata_from_sa[2] <= lcd_16207_0_control_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_16207_0_control_slave_readdata_from_sa[3] <= lcd_16207_0_control_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_16207_0_control_slave_readdata_from_sa[4] <= lcd_16207_0_control_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_16207_0_control_slave_readdata_from_sa[5] <= lcd_16207_0_control_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_16207_0_control_slave_readdata_from_sa[6] <= lcd_16207_0_control_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_16207_0_control_slave_readdata_from_sa[7] <= lcd_16207_0_control_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
lcd_16207_0_control_slave_wait_counter_eq_0 <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
lcd_16207_0_control_slave_wait_counter_eq_1 <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
lcd_16207_0_control_slave_write <= lcd_16207_0_control_slave_write.DB_MAX_OUTPUT_PORT_TYPE
lcd_16207_0_control_slave_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_16207_0_control_slave_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_16207_0_control_slave_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_16207_0_control_slave_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_16207_0_control_slave_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_16207_0_control_slave_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_16207_0_control_slave_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_16207_0_control_slave_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|lcd_16207_0:the_lcd_16207_0
address[0] => LCD_RW.DATAIN
address[0] => LCD_data[7].OE
address[0] => LCD_data[6].OE
address[0] => LCD_data[5].OE
address[0] => LCD_data[4].OE
address[0] => LCD_data[3].OE
address[0] => LCD_data[2].OE
address[0] => LCD_data[1].OE
address[0] => LCD_data[0].OE
address[1] => LCD_RS.DATAIN
begintransfer => ~NO_FANOUT~
read => LCD_E.IN0
write => LCD_E.IN1
writedata[0] => LCD_data[0].DATAIN
writedata[1] => LCD_data[1].DATAIN
writedata[2] => LCD_data[2].DATAIN
writedata[3] => LCD_data[3].DATAIN
writedata[4] => LCD_data[4].DATAIN
writedata[5] => LCD_data[5].DATAIN
writedata[6] => LCD_data[6].DATAIN
writedata[7] => LCD_data[7].DATAIN
LCD_E <= LCD_E.DB_MAX_OUTPUT_PORT_TYPE
LCD_RS <= address[1].DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= address[0].DB_MAX_OUTPUT_PORT_TYPE
LCD_data[0] <> LCD_data[0]
LCD_data[1] <> LCD_data[1]
LCD_data[2] <> LCD_data[2]
LCD_data[3] <> LCD_data[3]
LCD_data[4] <> LCD_data[4]
LCD_data[5] <> LCD_data[5]
LCD_data[6] <> LCD_data[6]
LCD_data[7] <> LCD_data[7]
readdata[0] <= readdata[0].DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1].DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2].DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3].DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4].DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5].DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6].DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|led_green_s1_arbitrator:the_led_green_s1
clk => d1_led_green_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => led_green_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => led_green_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN19
cpu_0_data_master_address_to_slave[5] => Equal0.IN18
cpu_0_data_master_address_to_slave[6] => Equal0.IN17
cpu_0_data_master_address_to_slave[7] => Equal0.IN4
cpu_0_data_master_address_to_slave[8] => Equal0.IN16
cpu_0_data_master_address_to_slave[9] => Equal0.IN15
cpu_0_data_master_address_to_slave[10] => Equal0.IN14
cpu_0_data_master_address_to_slave[11] => Equal0.IN13
cpu_0_data_master_address_to_slave[12] => Equal0.IN3
cpu_0_data_master_address_to_slave[13] => Equal0.IN12
cpu_0_data_master_address_to_slave[14] => Equal0.IN11
cpu_0_data_master_address_to_slave[15] => Equal0.IN10
cpu_0_data_master_address_to_slave[16] => Equal0.IN9
cpu_0_data_master_address_to_slave[17] => Equal0.IN8
cpu_0_data_master_address_to_slave[18] => Equal0.IN7
cpu_0_data_master_address_to_slave[19] => Equal0.IN2
cpu_0_data_master_address_to_slave[20] => Equal0.IN6
cpu_0_data_master_address_to_slave[21] => Equal0.IN1
cpu_0_data_master_address_to_slave[22] => Equal0.IN0
cpu_0_data_master_address_to_slave[23] => Equal0.IN5
cpu_0_data_master_read => cpu_0_data_master_requests_led_green_s1.IN0
cpu_0_data_master_read => led_green_s1_in_a_read_cycle.IN1
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_led_green_s1.IN0
cpu_0_data_master_write => cpu_0_data_master_requests_led_green_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_qualified_request_led_green_s1.IN1
cpu_0_data_master_write => led_green_s1_write_n.IN1
cpu_0_data_master_writedata[0] => led_green_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => led_green_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => led_green_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => led_green_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => led_green_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => led_green_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => led_green_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => led_green_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => led_green_s1_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => ~NO_FANOUT~
cpu_0_data_master_writedata[10] => ~NO_FANOUT~
cpu_0_data_master_writedata[11] => ~NO_FANOUT~
cpu_0_data_master_writedata[12] => ~NO_FANOUT~
cpu_0_data_master_writedata[13] => ~NO_FANOUT~
cpu_0_data_master_writedata[14] => ~NO_FANOUT~
cpu_0_data_master_writedata[15] => ~NO_FANOUT~
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
led_green_s1_readdata[0] => led_green_s1_readdata_from_sa[0].DATAIN
led_green_s1_readdata[1] => led_green_s1_readdata_from_sa[1].DATAIN
led_green_s1_readdata[2] => led_green_s1_readdata_from_sa[2].DATAIN
led_green_s1_readdata[3] => led_green_s1_readdata_from_sa[3].DATAIN
led_green_s1_readdata[4] => led_green_s1_readdata_from_sa[4].DATAIN
led_green_s1_readdata[5] => led_green_s1_readdata_from_sa[5].DATAIN
led_green_s1_readdata[6] => led_green_s1_readdata_from_sa[6].DATAIN
led_green_s1_readdata[7] => led_green_s1_readdata_from_sa[7].DATAIN
led_green_s1_readdata[8] => led_green_s1_readdata_from_sa[8].DATAIN
reset_n => led_green_s1_reset_n.DATAIN
reset_n => d1_led_green_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_led_green_s1 <= cpu_0_data_master_qualified_request_led_green_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_led_green_s1 <= cpu_0_data_master_qualified_request_led_green_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_led_green_s1 <= <GND>
cpu_0_data_master_requests_led_green_s1 <= cpu_0_data_master_requests_led_green_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_led_green_s1_end_xfer <= d1_led_green_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_green_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
led_green_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
led_green_s1_chipselect <= cpu_0_data_master_qualified_request_led_green_s1.DB_MAX_OUTPUT_PORT_TYPE
led_green_s1_readdata_from_sa[0] <= led_green_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
led_green_s1_readdata_from_sa[1] <= led_green_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
led_green_s1_readdata_from_sa[2] <= led_green_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
led_green_s1_readdata_from_sa[3] <= led_green_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
led_green_s1_readdata_from_sa[4] <= led_green_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
led_green_s1_readdata_from_sa[5] <= led_green_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
led_green_s1_readdata_from_sa[6] <= led_green_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
led_green_s1_readdata_from_sa[7] <= led_green_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
led_green_s1_readdata_from_sa[8] <= led_green_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
led_green_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
led_green_s1_write_n <= led_green_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
led_green_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
led_green_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
led_green_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
led_green_s1_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
led_green_s1_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
led_green_s1_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
led_green_s1_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
led_green_s1_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
led_green_s1_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|led_green:the_led_green
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
write_n => always0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
writedata[8] => data_out[8].DATAIN
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
out_port[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
out_port[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|led_red_s1_arbitrator:the_led_red_s1
clk => d1_led_red_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => led_red_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => led_red_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN6
cpu_0_data_master_address_to_slave[5] => Equal0.IN5
cpu_0_data_master_address_to_slave[6] => Equal0.IN4
cpu_0_data_master_address_to_slave[7] => Equal0.IN19
cpu_0_data_master_address_to_slave[8] => Equal0.IN18
cpu_0_data_master_address_to_slave[9] => Equal0.IN17
cpu_0_data_master_address_to_slave[10] => Equal0.IN16
cpu_0_data_master_address_to_slave[11] => Equal0.IN15
cpu_0_data_master_address_to_slave[12] => Equal0.IN3
cpu_0_data_master_address_to_slave[13] => Equal0.IN14
cpu_0_data_master_address_to_slave[14] => Equal0.IN13
cpu_0_data_master_address_to_slave[15] => Equal0.IN12
cpu_0_data_master_address_to_slave[16] => Equal0.IN11
cpu_0_data_master_address_to_slave[17] => Equal0.IN10
cpu_0_data_master_address_to_slave[18] => Equal0.IN9
cpu_0_data_master_address_to_slave[19] => Equal0.IN2
cpu_0_data_master_address_to_slave[20] => Equal0.IN8
cpu_0_data_master_address_to_slave[21] => Equal0.IN1
cpu_0_data_master_address_to_slave[22] => Equal0.IN0
cpu_0_data_master_address_to_slave[23] => Equal0.IN7
cpu_0_data_master_read => cpu_0_data_master_requests_led_red_s1.IN0
cpu_0_data_master_read => led_red_s1_in_a_read_cycle.IN1
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_led_red_s1.IN0
cpu_0_data_master_write => cpu_0_data_master_requests_led_red_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_qualified_request_led_red_s1.IN1
cpu_0_data_master_write => led_red_s1_write_n.IN1
cpu_0_data_master_writedata[0] => led_red_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => led_red_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => led_red_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => led_red_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => led_red_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => led_red_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => led_red_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => led_red_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => led_red_s1_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => led_red_s1_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => led_red_s1_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => led_red_s1_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => led_red_s1_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => led_red_s1_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => led_red_s1_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => led_red_s1_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => led_red_s1_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => led_red_s1_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
led_red_s1_readdata[0] => led_red_s1_readdata_from_sa[0].DATAIN
led_red_s1_readdata[1] => led_red_s1_readdata_from_sa[1].DATAIN
led_red_s1_readdata[2] => led_red_s1_readdata_from_sa[2].DATAIN
led_red_s1_readdata[3] => led_red_s1_readdata_from_sa[3].DATAIN
led_red_s1_readdata[4] => led_red_s1_readdata_from_sa[4].DATAIN
led_red_s1_readdata[5] => led_red_s1_readdata_from_sa[5].DATAIN
led_red_s1_readdata[6] => led_red_s1_readdata_from_sa[6].DATAIN
led_red_s1_readdata[7] => led_red_s1_readdata_from_sa[7].DATAIN
led_red_s1_readdata[8] => led_red_s1_readdata_from_sa[8].DATAIN
led_red_s1_readdata[9] => led_red_s1_readdata_from_sa[9].DATAIN
led_red_s1_readdata[10] => led_red_s1_readdata_from_sa[10].DATAIN
led_red_s1_readdata[11] => led_red_s1_readdata_from_sa[11].DATAIN
led_red_s1_readdata[12] => led_red_s1_readdata_from_sa[12].DATAIN
led_red_s1_readdata[13] => led_red_s1_readdata_from_sa[13].DATAIN
led_red_s1_readdata[14] => led_red_s1_readdata_from_sa[14].DATAIN
led_red_s1_readdata[15] => led_red_s1_readdata_from_sa[15].DATAIN
led_red_s1_readdata[16] => led_red_s1_readdata_from_sa[16].DATAIN
led_red_s1_readdata[17] => led_red_s1_readdata_from_sa[17].DATAIN
reset_n => led_red_s1_reset_n.DATAIN
reset_n => d1_led_red_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_led_red_s1 <= cpu_0_data_master_qualified_request_led_red_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_led_red_s1 <= cpu_0_data_master_qualified_request_led_red_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_led_red_s1 <= <GND>
cpu_0_data_master_requests_led_red_s1 <= cpu_0_data_master_requests_led_red_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_led_red_s1_end_xfer <= d1_led_red_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_chipselect <= cpu_0_data_master_qualified_request_led_red_s1.DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_readdata_from_sa[0] <= led_red_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_readdata_from_sa[1] <= led_red_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_readdata_from_sa[2] <= led_red_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_readdata_from_sa[3] <= led_red_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_readdata_from_sa[4] <= led_red_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_readdata_from_sa[5] <= led_red_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_readdata_from_sa[6] <= led_red_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_readdata_from_sa[7] <= led_red_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_readdata_from_sa[8] <= led_red_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_readdata_from_sa[9] <= led_red_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_readdata_from_sa[10] <= led_red_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_readdata_from_sa[11] <= led_red_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_readdata_from_sa[12] <= led_red_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_readdata_from_sa[13] <= led_red_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_readdata_from_sa[14] <= led_red_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_readdata_from_sa[15] <= led_red_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_readdata_from_sa[16] <= led_red_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_readdata_from_sa[17] <= led_red_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_write_n <= led_red_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
led_red_s1_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|led_red:the_led_red
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
write_n => always0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
writedata[8] => data_out[8].DATAIN
writedata[9] => data_out[9].DATAIN
writedata[10] => data_out[10].DATAIN
writedata[11] => data_out[11].DATAIN
writedata[12] => data_out[12].DATAIN
writedata[13] => data_out[13].DATAIN
writedata[14] => data_out[14].DATAIN
writedata[15] => data_out[15].DATAIN
writedata[16] => data_out[16].DATAIN
writedata[17] => data_out[17].DATAIN
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
out_port[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
out_port[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
out_port[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
out_port[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
out_port[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
out_port[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
out_port[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
out_port[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
out_port[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
out_port[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
out_port[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1
clk => clk.IN2
reset_n => reset_n.IN2
sdram_0_s1_readdata[0] => sdram_0_s1_readdata_from_sa[0].DATAIN
sdram_0_s1_readdata[1] => sdram_0_s1_readdata_from_sa[1].DATAIN
sdram_0_s1_readdata[2] => sdram_0_s1_readdata_from_sa[2].DATAIN
sdram_0_s1_readdata[3] => sdram_0_s1_readdata_from_sa[3].DATAIN
sdram_0_s1_readdata[4] => sdram_0_s1_readdata_from_sa[4].DATAIN
sdram_0_s1_readdata[5] => sdram_0_s1_readdata_from_sa[5].DATAIN
sdram_0_s1_readdata[6] => sdram_0_s1_readdata_from_sa[6].DATAIN
sdram_0_s1_readdata[7] => sdram_0_s1_readdata_from_sa[7].DATAIN
sdram_0_s1_readdata[8] => sdram_0_s1_readdata_from_sa[8].DATAIN
sdram_0_s1_readdata[9] => sdram_0_s1_readdata_from_sa[9].DATAIN
sdram_0_s1_readdata[10] => sdram_0_s1_readdata_from_sa[10].DATAIN
sdram_0_s1_readdata[11] => sdram_0_s1_readdata_from_sa[11].DATAIN
sdram_0_s1_readdata[12] => sdram_0_s1_readdata_from_sa[12].DATAIN
sdram_0_s1_readdata[13] => sdram_0_s1_readdata_from_sa[13].DATAIN
sdram_0_s1_readdata[14] => sdram_0_s1_readdata_from_sa[14].DATAIN
sdram_0_s1_readdata[15] => sdram_0_s1_readdata_from_sa[15].DATAIN
sdram_0_s1_readdatavalid => sdram_0_s1_move_on_to_next_transaction.IN2
sdram_0_s1_waitrequest => sdram_0_s1_waits_for_read.IN1
sdram_0_s1_waitrequest => sdram_0_s1_waits_for_write.IN1
sdram_0_s1_waitrequest => sdram_0_s1_waitrequest_from_sa.DATAIN
system_0_clock_0_out_address_to_slave[0] => ~NO_FANOUT~
system_0_clock_0_out_address_to_slave[1] => sdram_0_s1_address.DATAB
system_0_clock_0_out_address_to_slave[2] => sdram_0_s1_address.DATAB
system_0_clock_0_out_address_to_slave[3] => sdram_0_s1_address.DATAB
system_0_clock_0_out_address_to_slave[4] => sdram_0_s1_address.DATAB
system_0_clock_0_out_address_to_slave[5] => sdram_0_s1_address.DATAB
system_0_clock_0_out_address_to_slave[6] => sdram_0_s1_address.DATAB
system_0_clock_0_out_address_to_slave[7] => sdram_0_s1_address.DATAB
system_0_clock_0_out_address_to_slave[8] => sdram_0_s1_address.DATAB
system_0_clock_0_out_address_to_slave[9] => sdram_0_s1_address.DATAB
system_0_clock_0_out_address_to_slave[10] => sdram_0_s1_address.DATAB
system_0_clock_0_out_address_to_slave[11] => sdram_0_s1_address.DATAB
system_0_clock_0_out_address_to_slave[12] => sdram_0_s1_address.DATAB
system_0_clock_0_out_address_to_slave[13] => sdram_0_s1_address.DATAB
system_0_clock_0_out_address_to_slave[14] => sdram_0_s1_address.DATAB
system_0_clock_0_out_address_to_slave[15] => sdram_0_s1_address.DATAB
system_0_clock_0_out_address_to_slave[16] => sdram_0_s1_address.DATAB
system_0_clock_0_out_address_to_slave[17] => sdram_0_s1_address.DATAB
system_0_clock_0_out_address_to_slave[18] => sdram_0_s1_address.DATAB
system_0_clock_0_out_address_to_slave[19] => sdram_0_s1_address.DATAB
system_0_clock_0_out_address_to_slave[20] => sdram_0_s1_address.DATAB
system_0_clock_0_out_address_to_slave[21] => sdram_0_s1_address.DATAB
system_0_clock_0_out_address_to_slave[22] => sdram_0_s1_address.DATAB
system_0_clock_0_out_byteenable[0] => sdram_0_s1_byteenable_n.DATAB
system_0_clock_0_out_byteenable[1] => sdram_0_s1_byteenable_n.DATAB
system_0_clock_0_out_read => system_0_clock_0_out_requests_sdram_0_s1.IN0
system_0_clock_0_out_read => system_0_clock_0_out_qualified_request_sdram_0_s1.IN1
system_0_clock_0_out_read => sdram_0_s1_in_a_read_cycle.IN0
system_0_clock_0_out_write => system_0_clock_0_out_requests_sdram_0_s1.IN1
system_0_clock_0_out_write => sdram_0_s1_in_a_write_cycle.IN0
system_0_clock_0_out_writedata[0] => sdram_0_s1_writedata.DATAB
system_0_clock_0_out_writedata[1] => sdram_0_s1_writedata.DATAB
system_0_clock_0_out_writedata[2] => sdram_0_s1_writedata.DATAB
system_0_clock_0_out_writedata[3] => sdram_0_s1_writedata.DATAB
system_0_clock_0_out_writedata[4] => sdram_0_s1_writedata.DATAB
system_0_clock_0_out_writedata[5] => sdram_0_s1_writedata.DATAB
system_0_clock_0_out_writedata[6] => sdram_0_s1_writedata.DATAB
system_0_clock_0_out_writedata[7] => sdram_0_s1_writedata.DATAB
system_0_clock_0_out_writedata[8] => sdram_0_s1_writedata.DATAB
system_0_clock_0_out_writedata[9] => sdram_0_s1_writedata.DATAB
system_0_clock_0_out_writedata[10] => sdram_0_s1_writedata.DATAB
system_0_clock_0_out_writedata[11] => sdram_0_s1_writedata.DATAB
system_0_clock_0_out_writedata[12] => sdram_0_s1_writedata.DATAB
system_0_clock_0_out_writedata[13] => sdram_0_s1_writedata.DATAB
system_0_clock_0_out_writedata[14] => sdram_0_s1_writedata.DATAB
system_0_clock_0_out_writedata[15] => sdram_0_s1_writedata.DATAB
system_0_clock_1_out_address_to_slave[0] => ~NO_FANOUT~
system_0_clock_1_out_address_to_slave[1] => sdram_0_s1_address.DATAA
system_0_clock_1_out_address_to_slave[2] => sdram_0_s1_address.DATAA
system_0_clock_1_out_address_to_slave[3] => sdram_0_s1_address.DATAA
system_0_clock_1_out_address_to_slave[4] => sdram_0_s1_address.DATAA
system_0_clock_1_out_address_to_slave[5] => sdram_0_s1_address.DATAA
system_0_clock_1_out_address_to_slave[6] => sdram_0_s1_address.DATAA
system_0_clock_1_out_address_to_slave[7] => sdram_0_s1_address.DATAA
system_0_clock_1_out_address_to_slave[8] => sdram_0_s1_address.DATAA
system_0_clock_1_out_address_to_slave[9] => sdram_0_s1_address.DATAA
system_0_clock_1_out_address_to_slave[10] => sdram_0_s1_address.DATAA
system_0_clock_1_out_address_to_slave[11] => sdram_0_s1_address.DATAA
system_0_clock_1_out_address_to_slave[12] => sdram_0_s1_address.DATAA
system_0_clock_1_out_address_to_slave[13] => sdram_0_s1_address.DATAA
system_0_clock_1_out_address_to_slave[14] => sdram_0_s1_address.DATAA
system_0_clock_1_out_address_to_slave[15] => sdram_0_s1_address.DATAA
system_0_clock_1_out_address_to_slave[16] => sdram_0_s1_address.DATAA
system_0_clock_1_out_address_to_slave[17] => sdram_0_s1_address.DATAA
system_0_clock_1_out_address_to_slave[18] => sdram_0_s1_address.DATAA
system_0_clock_1_out_address_to_slave[19] => sdram_0_s1_address.DATAA
system_0_clock_1_out_address_to_slave[20] => sdram_0_s1_address.DATAA
system_0_clock_1_out_address_to_slave[21] => sdram_0_s1_address.DATAA
system_0_clock_1_out_address_to_slave[22] => sdram_0_s1_address.DATAA
system_0_clock_1_out_byteenable[0] => sdram_0_s1_byteenable_n.DATAB
system_0_clock_1_out_byteenable[1] => sdram_0_s1_byteenable_n.DATAB
system_0_clock_1_out_read => system_0_clock_1_out_requests_sdram_0_s1.IN0
system_0_clock_1_out_read => system_0_clock_1_out_qualified_request_sdram_0_s1.IN1
system_0_clock_1_out_read => sdram_0_s1_in_a_read_cycle.IN0
system_0_clock_1_out_write => system_0_clock_1_out_requests_sdram_0_s1.IN1
system_0_clock_1_out_write => sdram_0_s1_in_a_write_cycle.IN0
system_0_clock_1_out_writedata[0] => sdram_0_s1_writedata.DATAA
system_0_clock_1_out_writedata[1] => sdram_0_s1_writedata.DATAA
system_0_clock_1_out_writedata[2] => sdram_0_s1_writedata.DATAA
system_0_clock_1_out_writedata[3] => sdram_0_s1_writedata.DATAA
system_0_clock_1_out_writedata[4] => sdram_0_s1_writedata.DATAA
system_0_clock_1_out_writedata[5] => sdram_0_s1_writedata.DATAA
system_0_clock_1_out_writedata[6] => sdram_0_s1_writedata.DATAA
system_0_clock_1_out_writedata[7] => sdram_0_s1_writedata.DATAA
system_0_clock_1_out_writedata[8] => sdram_0_s1_writedata.DATAA
system_0_clock_1_out_writedata[9] => sdram_0_s1_writedata.DATAA
system_0_clock_1_out_writedata[10] => sdram_0_s1_writedata.DATAA
system_0_clock_1_out_writedata[11] => sdram_0_s1_writedata.DATAA
system_0_clock_1_out_writedata[12] => sdram_0_s1_writedata.DATAA
system_0_clock_1_out_writedata[13] => sdram_0_s1_writedata.DATAA
system_0_clock_1_out_writedata[14] => sdram_0_s1_writedata.DATAA
system_0_clock_1_out_writedata[15] => sdram_0_s1_writedata.DATAA
d1_sdram_0_s1_end_xfer <= d1_sdram_0_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[0] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[1] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[2] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[3] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[4] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[5] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[6] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[7] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[8] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[9] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[10] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[11] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[12] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[13] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[14] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[15] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[16] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[17] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[18] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[19] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[20] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[21] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_byteenable_n[0] <= sdram_0_s1_byteenable_n.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_byteenable_n[1] <= sdram_0_s1_byteenable_n.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_chipselect <= sdram_0_s1_chipselect.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_read_n <= sdram_0_s1_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[0] <= sdram_0_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[1] <= sdram_0_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[2] <= sdram_0_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[3] <= sdram_0_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[4] <= sdram_0_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[5] <= sdram_0_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[6] <= sdram_0_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[7] <= sdram_0_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[8] <= sdram_0_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[9] <= sdram_0_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[10] <= sdram_0_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[11] <= sdram_0_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[12] <= sdram_0_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[13] <= sdram_0_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[14] <= sdram_0_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[15] <= sdram_0_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_waitrequest_from_sa <= sdram_0_s1_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_write_n <= in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[0] <= sdram_0_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[1] <= sdram_0_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[2] <= sdram_0_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[3] <= sdram_0_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[4] <= sdram_0_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[5] <= sdram_0_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[6] <= sdram_0_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[7] <= sdram_0_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[8] <= sdram_0_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[9] <= sdram_0_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[10] <= sdram_0_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[11] <= sdram_0_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[12] <= sdram_0_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[13] <= sdram_0_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[14] <= sdram_0_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[15] <= sdram_0_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_granted_sdram_0_s1 <= system_0_clock_0_out_granted_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_qualified_request_sdram_0_s1 <= system_0_clock_0_out_qualified_request_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_read_data_valid_sdram_0_s1 <= system_0_clock_0_out_read_data_valid_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_read_data_valid_sdram_0_s1_shift_register <= rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1.fifo_contains_ones_n
system_0_clock_0_out_requests_sdram_0_s1 <= system_0_clock_0_out_requests_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_granted_sdram_0_s1 <= system_0_clock_1_out_granted_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_qualified_request_sdram_0_s1 <= system_0_clock_1_out_qualified_request_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_read_data_valid_sdram_0_s1 <= system_0_clock_1_out_read_data_valid_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_read_data_valid_sdram_0_s1_shift_register <= rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1.fifo_contains_ones_n
system_0_clock_1_out_requests_sdram_0_s1 <= system_0_clock_1_out_requests_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1
clear_fifo => always1.IN1
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always12.IN0
clear_fifo => always13.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_6.DATAA
read => p6_full_6.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always12.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_6.ACLR
reset_n => stage_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always12.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always15.IN1
write => updated_one_count.IN1
write => p6_full_6.IN1
write => always13.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_6.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1
clear_fifo => always1.IN1
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always12.IN0
clear_fifo => always13.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_6.DATAA
read => p6_full_6.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always12.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_6.ACLR
reset_n => stage_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always12.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always15.IN1
write => updated_one_count.IN1
write => p6_full_6.IN1
write => always13.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_6.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|sdram_0:the_sdram_0
az_addr[0] => az_addr[0].IN1
az_addr[1] => az_addr[1].IN1
az_addr[2] => az_addr[2].IN1
az_addr[3] => az_addr[3].IN1
az_addr[4] => az_addr[4].IN1
az_addr[5] => az_addr[5].IN1
az_addr[6] => az_addr[6].IN1
az_addr[7] => az_addr[7].IN1
az_addr[8] => az_addr[8].IN1
az_addr[9] => az_addr[9].IN1
az_addr[10] => az_addr[10].IN1
az_addr[11] => az_addr[11].IN1
az_addr[12] => az_addr[12].IN1
az_addr[13] => az_addr[13].IN1
az_addr[14] => az_addr[14].IN1
az_addr[15] => az_addr[15].IN1
az_addr[16] => az_addr[16].IN1
az_addr[17] => az_addr[17].IN1
az_addr[18] => az_addr[18].IN1
az_addr[19] => az_addr[19].IN1
az_addr[20] => az_addr[20].IN1
az_addr[21] => az_addr[21].IN1
az_be_n[0] => comb.DATAA
az_be_n[1] => comb.DATAA
az_cs => ~NO_FANOUT~
az_data[0] => az_data[0].IN1
az_data[1] => az_data[1].IN1
az_data[2] => az_data[2].IN1
az_data[3] => az_data[3].IN1
az_data[4] => az_data[4].IN1
az_data[5] => az_data[5].IN1
az_data[6] => az_data[6].IN1
az_data[7] => az_data[7].IN1
az_data[8] => az_data[8].IN1
az_data[9] => az_data[9].IN1
az_data[10] => az_data[10].IN1
az_data[11] => az_data[11].IN1
az_data[12] => az_data[12].IN1
az_data[13] => az_data[13].IN1
az_data[14] => az_data[14].IN1
az_data[15] => az_data[15].IN1
az_rd_n => comb.IN0
az_wr_n => az_wr_n.IN1
clk => clk.IN1
reset_n => reset_n.IN1
za_data[0] <= za_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[1] <= za_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[2] <= za_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[3] <= za_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[4] <= za_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[5] <= za_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[6] <= za_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[7] <= za_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[8] <= za_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[9] <= za_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[10] <= za_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[11] <= za_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[12] <= za_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[13] <= za_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[14] <= za_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[15] <= za_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_valid <= za_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_waitrequest <= sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.full
zs_addr[0] <= zs_addr[0].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[1] <= zs_addr[1].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[2] <= zs_addr[2].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[3] <= zs_addr[3].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[4] <= zs_addr[4].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[5] <= zs_addr[5].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[6] <= zs_addr[6].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[7] <= zs_addr[7].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[8] <= zs_addr[8].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[9] <= zs_addr[9].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[10] <= zs_addr[10].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[11] <= zs_addr[11].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[0] <= zs_ba[0].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[1] <= zs_ba[1].DB_MAX_OUTPUT_PORT_TYPE
zs_cas_n <= zs_cas_n.DB_MAX_OUTPUT_PORT_TYPE
zs_cke <= <VCC>
zs_cs_n <= zs_cs_n.DB_MAX_OUTPUT_PORT_TYPE
zs_dq[0] <> zs_dq[0]
zs_dq[1] <> zs_dq[1]
zs_dq[2] <> zs_dq[2]
zs_dq[3] <> zs_dq[3]
zs_dq[4] <> zs_dq[4]
zs_dq[5] <> zs_dq[5]
zs_dq[6] <> zs_dq[6]
zs_dq[7] <> zs_dq[7]
zs_dq[8] <> zs_dq[8]
zs_dq[9] <> zs_dq[9]
zs_dq[10] <> zs_dq[10]
zs_dq[11] <> zs_dq[11]
zs_dq[12] <> zs_dq[12]
zs_dq[13] <> zs_dq[13]
zs_dq[14] <> zs_dq[14]
zs_dq[15] <> zs_dq[15]
zs_dqm[0] <= zs_dqm[0].DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[1] <= zs_dqm[1].DB_MAX_OUTPUT_PORT_TYPE
zs_ras_n <= zs_ras_n.DB_MAX_OUTPUT_PORT_TYPE
zs_we_n <= zs_we_n.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module
clk => entry_0[0].CLK
clk => entry_0[1].CLK
clk => entry_0[2].CLK
clk => entry_0[3].CLK
clk => entry_0[4].CLK
clk => entry_0[5].CLK
clk => entry_0[6].CLK
clk => entry_0[7].CLK
clk => entry_0[8].CLK
clk => entry_0[9].CLK
clk => entry_0[10].CLK
clk => entry_0[11].CLK
clk => entry_0[12].CLK
clk => entry_0[13].CLK
clk => entry_0[14].CLK
clk => entry_0[15].CLK
clk => entry_0[16].CLK
clk => entry_0[17].CLK
clk => entry_0[18].CLK
clk => entry_0[19].CLK
clk => entry_0[20].CLK
clk => entry_0[21].CLK
clk => entry_0[22].CLK
clk => entry_0[23].CLK
clk => entry_0[24].CLK
clk => entry_0[25].CLK
clk => entry_0[26].CLK
clk => entry_0[27].CLK
clk => entry_0[28].CLK
clk => entry_0[29].CLK
clk => entry_0[30].CLK
clk => entry_0[31].CLK
clk => entry_0[32].CLK
clk => entry_0[33].CLK
clk => entry_0[34].CLK
clk => entry_0[35].CLK
clk => entry_0[36].CLK
clk => entry_0[37].CLK
clk => entry_0[38].CLK
clk => entry_0[39].CLK
clk => entry_0[40].CLK
clk => entry_1[0].CLK
clk => entry_1[1].CLK
clk => entry_1[2].CLK
clk => entry_1[3].CLK
clk => entry_1[4].CLK
clk => entry_1[5].CLK
clk => entry_1[6].CLK
clk => entry_1[7].CLK
clk => entry_1[8].CLK
clk => entry_1[9].CLK
clk => entry_1[10].CLK
clk => entry_1[11].CLK
clk => entry_1[12].CLK
clk => entry_1[13].CLK
clk => entry_1[14].CLK
clk => entry_1[15].CLK
clk => entry_1[16].CLK
clk => entry_1[17].CLK
clk => entry_1[18].CLK
clk => entry_1[19].CLK
clk => entry_1[20].CLK
clk => entry_1[21].CLK
clk => entry_1[22].CLK
clk => entry_1[23].CLK
clk => entry_1[24].CLK
clk => entry_1[25].CLK
clk => entry_1[26].CLK
clk => entry_1[27].CLK
clk => entry_1[28].CLK
clk => entry_1[29].CLK
clk => entry_1[30].CLK
clk => entry_1[31].CLK
clk => entry_1[32].CLK
clk => entry_1[33].CLK
clk => entry_1[34].CLK
clk => entry_1[35].CLK
clk => entry_1[36].CLK
clk => entry_1[37].CLK
clk => entry_1[38].CLK
clk => entry_1[39].CLK
clk => entry_1[40].CLK
clk => entries[0].CLK
clk => entries[1].CLK
clk => rd_address.CLK
clk => wr_address.CLK
rd => Mux0.IN2
rd => Mux1.IN4
rd => Mux2.IN4
rd => Mux3.IN4
reset_n => entries[0].ACLR
reset_n => entries[1].ACLR
reset_n => rd_address.ACLR
reset_n => wr_address.ACLR
wr => Mux0.IN3
wr => Mux1.IN5
wr => Mux2.IN5
wr => Mux3.IN5
wr => always2.IN1
wr_data[0] => entry_1.DATAB
wr_data[0] => entry_0.DATAA
wr_data[1] => entry_1.DATAB
wr_data[1] => entry_0.DATAA
wr_data[2] => entry_1.DATAB
wr_data[2] => entry_0.DATAA
wr_data[3] => entry_1.DATAB
wr_data[3] => entry_0.DATAA
wr_data[4] => entry_1.DATAB
wr_data[4] => entry_0.DATAA
wr_data[5] => entry_1.DATAB
wr_data[5] => entry_0.DATAA
wr_data[6] => entry_1.DATAB
wr_data[6] => entry_0.DATAA
wr_data[7] => entry_1.DATAB
wr_data[7] => entry_0.DATAA
wr_data[8] => entry_1.DATAB
wr_data[8] => entry_0.DATAA
wr_data[9] => entry_1.DATAB
wr_data[9] => entry_0.DATAA
wr_data[10] => entry_1.DATAB
wr_data[10] => entry_0.DATAA
wr_data[11] => entry_1.DATAB
wr_data[11] => entry_0.DATAA
wr_data[12] => entry_1.DATAB
wr_data[12] => entry_0.DATAA
wr_data[13] => entry_1.DATAB
wr_data[13] => entry_0.DATAA
wr_data[14] => entry_1.DATAB
wr_data[14] => entry_0.DATAA
wr_data[15] => entry_1.DATAB
wr_data[15] => entry_0.DATAA
wr_data[16] => entry_1.DATAB
wr_data[16] => entry_0.DATAA
wr_data[17] => entry_1.DATAB
wr_data[17] => entry_0.DATAA
wr_data[18] => entry_1.DATAB
wr_data[18] => entry_0.DATAA
wr_data[19] => entry_1.DATAB
wr_data[19] => entry_0.DATAA
wr_data[20] => entry_1.DATAB
wr_data[20] => entry_0.DATAA
wr_data[21] => entry_1.DATAB
wr_data[21] => entry_0.DATAA
wr_data[22] => entry_1.DATAB
wr_data[22] => entry_0.DATAA
wr_data[23] => entry_1.DATAB
wr_data[23] => entry_0.DATAA
wr_data[24] => entry_1.DATAB
wr_data[24] => entry_0.DATAA
wr_data[25] => entry_1.DATAB
wr_data[25] => entry_0.DATAA
wr_data[26] => entry_1.DATAB
wr_data[26] => entry_0.DATAA
wr_data[27] => entry_1.DATAB
wr_data[27] => entry_0.DATAA
wr_data[28] => entry_1.DATAB
wr_data[28] => entry_0.DATAA
wr_data[29] => entry_1.DATAB
wr_data[29] => entry_0.DATAA
wr_data[30] => entry_1.DATAB
wr_data[30] => entry_0.DATAA
wr_data[31] => entry_1.DATAB
wr_data[31] => entry_0.DATAA
wr_data[32] => entry_1.DATAB
wr_data[32] => entry_0.DATAA
wr_data[33] => entry_1.DATAB
wr_data[33] => entry_0.DATAA
wr_data[34] => entry_1.DATAB
wr_data[34] => entry_0.DATAA
wr_data[35] => entry_1.DATAB
wr_data[35] => entry_0.DATAA
wr_data[36] => entry_1.DATAB
wr_data[36] => entry_0.DATAA
wr_data[37] => entry_1.DATAB
wr_data[37] => entry_0.DATAA
wr_data[38] => entry_1.DATAB
wr_data[38] => entry_0.DATAA
wr_data[39] => entry_1.DATAB
wr_data[39] => entry_0.DATAA
wr_data[40] => entry_1.DATAB
wr_data[40] => entry_0.DATAA
almost_empty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[16] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[17] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[18] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[19] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[20] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[21] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[22] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[23] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[24] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[25] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[26] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[27] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[28] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[29] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[30] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[31] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[32] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[33] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[34] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[35] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[36] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[37] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[38] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[39] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[40] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0
clk => sram_0_avalon_slave_0_wait_counter[0].CLK
clk => sram_0_avalon_slave_0_wait_counter[1].CLK
clk => sram_0_avalon_slave_0_wait_counter[2].CLK
clk => d1_sram_0_avalon_slave_0_end_xfer~reg0.CLK
clk => sram_0_avalon_slave_0_reg_firsttransfer.CLK
clk => sram_0_avalon_slave_0_arb_addend[0].CLK
clk => sram_0_avalon_slave_0_arb_addend[1].CLK
clk => sram_0_avalon_slave_0_saved_chosen_master_vector[0].CLK
clk => sram_0_avalon_slave_0_saved_chosen_master_vector[1].CLK
clk => last_cycle_cpu_0_data_master_granted_slave_sram_0_avalon_slave_0.CLK
clk => last_cycle_cpu_0_instruction_master_granted_slave_sram_0_avalon_slave_0.CLK
clk => sram_0_avalon_slave_0_slavearbiterlockenable.CLK
clk => sram_0_avalon_slave_0_arb_share_counter[0].CLK
clk => sram_0_avalon_slave_0_arb_share_counter[1].CLK
clk => sram_0_avalon_slave_0_arb_share_counter[2].CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => sram_0_avalon_slave_0_address.DATAB
cpu_0_data_master_address_to_slave[3] => sram_0_avalon_slave_0_address.DATAB
cpu_0_data_master_address_to_slave[4] => sram_0_avalon_slave_0_address.DATAB
cpu_0_data_master_address_to_slave[5] => sram_0_avalon_slave_0_address.DATAB
cpu_0_data_master_address_to_slave[6] => sram_0_avalon_slave_0_address.DATAB
cpu_0_data_master_address_to_slave[7] => sram_0_avalon_slave_0_address.DATAB
cpu_0_data_master_address_to_slave[8] => sram_0_avalon_slave_0_address.DATAB
cpu_0_data_master_address_to_slave[9] => sram_0_avalon_slave_0_address.DATAB
cpu_0_data_master_address_to_slave[10] => sram_0_avalon_slave_0_address.DATAB
cpu_0_data_master_address_to_slave[11] => sram_0_avalon_slave_0_address.DATAB
cpu_0_data_master_address_to_slave[12] => sram_0_avalon_slave_0_address.DATAB
cpu_0_data_master_address_to_slave[13] => sram_0_avalon_slave_0_address.DATAB
cpu_0_data_master_address_to_slave[14] => sram_0_avalon_slave_0_address.DATAB
cpu_0_data_master_address_to_slave[15] => sram_0_avalon_slave_0_address.DATAB
cpu_0_data_master_address_to_slave[16] => sram_0_avalon_slave_0_address.DATAB
cpu_0_data_master_address_to_slave[17] => sram_0_avalon_slave_0_address.DATAB
cpu_0_data_master_address_to_slave[18] => sram_0_avalon_slave_0_address.DATAB
cpu_0_data_master_address_to_slave[19] => Equal0.IN4
cpu_0_data_master_address_to_slave[20] => Equal0.IN3
cpu_0_data_master_address_to_slave[21] => Equal0.IN1
cpu_0_data_master_address_to_slave[22] => Equal0.IN0
cpu_0_data_master_address_to_slave[23] => Equal0.IN2
cpu_0_data_master_byteenable[0] => cpu_0_data_master_byteenable_sram_0_avalon_slave_0.DATAB
cpu_0_data_master_byteenable[1] => cpu_0_data_master_byteenable_sram_0_avalon_slave_0.DATAB
cpu_0_data_master_byteenable[2] => cpu_0_data_master_byteenable_sram_0_avalon_slave_0.DATAA
cpu_0_data_master_byteenable[3] => cpu_0_data_master_byteenable_sram_0_avalon_slave_0.DATAA
cpu_0_data_master_dbs_address[0] => ~NO_FANOUT~
cpu_0_data_master_dbs_address[1] => sram_0_avalon_slave_0_address.DATAB
cpu_0_data_master_dbs_address[1] => cpu_0_data_master_byteenable_sram_0_avalon_slave_0.OUTPUTSELECT
cpu_0_data_master_dbs_address[1] => cpu_0_data_master_byteenable_sram_0_avalon_slave_0.OUTPUTSELECT
cpu_0_data_master_dbs_write_16[0] => sram_0_avalon_slave_0_writedata[0].DATAIN
cpu_0_data_master_dbs_write_16[1] => sram_0_avalon_slave_0_writedata[1].DATAIN
cpu_0_data_master_dbs_write_16[2] => sram_0_avalon_slave_0_writedata[2].DATAIN
cpu_0_data_master_dbs_write_16[3] => sram_0_avalon_slave_0_writedata[3].DATAIN
cpu_0_data_master_dbs_write_16[4] => sram_0_avalon_slave_0_writedata[4].DATAIN
cpu_0_data_master_dbs_write_16[5] => sram_0_avalon_slave_0_writedata[5].DATAIN
cpu_0_data_master_dbs_write_16[6] => sram_0_avalon_slave_0_writedata[6].DATAIN
cpu_0_data_master_dbs_write_16[7] => sram_0_avalon_slave_0_writedata[7].DATAIN
cpu_0_data_master_dbs_write_16[8] => sram_0_avalon_slave_0_writedata[8].DATAIN
cpu_0_data_master_dbs_write_16[9] => sram_0_avalon_slave_0_writedata[9].DATAIN
cpu_0_data_master_dbs_write_16[10] => sram_0_avalon_slave_0_writedata[10].DATAIN
cpu_0_data_master_dbs_write_16[11] => sram_0_avalon_slave_0_writedata[11].DATAIN
cpu_0_data_master_dbs_write_16[12] => sram_0_avalon_slave_0_writedata[12].DATAIN
cpu_0_data_master_dbs_write_16[13] => sram_0_avalon_slave_0_writedata[13].DATAIN
cpu_0_data_master_dbs_write_16[14] => sram_0_avalon_slave_0_writedata[14].DATAIN
cpu_0_data_master_dbs_write_16[15] => sram_0_avalon_slave_0_writedata[15].DATAIN
cpu_0_data_master_no_byte_enables_and_last_term => cpu_0_data_master_qualified_request_sram_0_avalon_slave_0.IN1
cpu_0_data_master_read => cpu_0_data_master_requests_sram_0_avalon_slave_0.IN0
cpu_0_data_master_read => sram_0_avalon_slave_0_in_a_read_cycle.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_sram_0_avalon_slave_0.IN1
cpu_0_data_master_write => cpu_0_data_master_qualified_request_sram_0_avalon_slave_0.IN1
cpu_0_data_master_write => in_a_write_cycle.IN1
cpu_0_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[2] => sram_0_avalon_slave_0_address.DATAA
cpu_0_instruction_master_address_to_slave[3] => sram_0_avalon_slave_0_address.DATAA
cpu_0_instruction_master_address_to_slave[4] => sram_0_avalon_slave_0_address.DATAA
cpu_0_instruction_master_address_to_slave[5] => sram_0_avalon_slave_0_address.DATAA
cpu_0_instruction_master_address_to_slave[6] => sram_0_avalon_slave_0_address.DATAA
cpu_0_instruction_master_address_to_slave[7] => sram_0_avalon_slave_0_address.DATAA
cpu_0_instruction_master_address_to_slave[8] => sram_0_avalon_slave_0_address.DATAA
cpu_0_instruction_master_address_to_slave[9] => sram_0_avalon_slave_0_address.DATAA
cpu_0_instruction_master_address_to_slave[10] => sram_0_avalon_slave_0_address.DATAA
cpu_0_instruction_master_address_to_slave[11] => sram_0_avalon_slave_0_address.DATAA
cpu_0_instruction_master_address_to_slave[12] => sram_0_avalon_slave_0_address.DATAA
cpu_0_instruction_master_address_to_slave[13] => sram_0_avalon_slave_0_address.DATAA
cpu_0_instruction_master_address_to_slave[14] => sram_0_avalon_slave_0_address.DATAA
cpu_0_instruction_master_address_to_slave[15] => sram_0_avalon_slave_0_address.DATAA
cpu_0_instruction_master_address_to_slave[16] => sram_0_avalon_slave_0_address.DATAA
cpu_0_instruction_master_address_to_slave[17] => sram_0_avalon_slave_0_address.DATAA
cpu_0_instruction_master_address_to_slave[18] => sram_0_avalon_slave_0_address.DATAA
cpu_0_instruction_master_address_to_slave[19] => Equal1.IN4
cpu_0_instruction_master_address_to_slave[20] => Equal1.IN3
cpu_0_instruction_master_address_to_slave[21] => Equal1.IN1
cpu_0_instruction_master_address_to_slave[22] => Equal1.IN0
cpu_0_instruction_master_address_to_slave[23] => Equal1.IN2
cpu_0_instruction_master_dbs_address[0] => ~NO_FANOUT~
cpu_0_instruction_master_dbs_address[1] => sram_0_avalon_slave_0_address.DATAA
cpu_0_instruction_master_latency_counter[0] => Equal2.IN31
cpu_0_instruction_master_latency_counter[1] => Equal2.IN30
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_sram_0_avalon_slave_0.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_sram_0_avalon_slave_0.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_qualified_request_sram_0_avalon_slave_0.IN1
cpu_0_instruction_master_read => sram_0_avalon_slave_0_in_a_read_cycle.IN1
reset_n => d1_sram_0_avalon_slave_0_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => sram_0_avalon_slave_0_arb_share_counter[0].ACLR
reset_n => sram_0_avalon_slave_0_arb_share_counter[1].ACLR
reset_n => sram_0_avalon_slave_0_arb_share_counter[2].ACLR
reset_n => sram_0_avalon_slave_0_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_0_instruction_master_granted_slave_sram_0_avalon_slave_0.ACLR
reset_n => last_cycle_cpu_0_data_master_granted_slave_sram_0_avalon_slave_0.ACLR
reset_n => sram_0_avalon_slave_0_saved_chosen_master_vector[0].ACLR
reset_n => sram_0_avalon_slave_0_saved_chosen_master_vector[1].ACLR
reset_n => sram_0_avalon_slave_0_arb_addend[0].PRESET
reset_n => sram_0_avalon_slave_0_arb_addend[1].ACLR
reset_n => sram_0_avalon_slave_0_reg_firsttransfer.PRESET
reset_n => sram_0_avalon_slave_0_wait_counter[0].ACLR
reset_n => sram_0_avalon_slave_0_wait_counter[1].ACLR
reset_n => sram_0_avalon_slave_0_wait_counter[2].ACLR
sram_0_avalon_slave_0_readdata[0] => sram_0_avalon_slave_0_readdata_from_sa[0].DATAIN
sram_0_avalon_slave_0_readdata[1] => sram_0_avalon_slave_0_readdata_from_sa[1].DATAIN
sram_0_avalon_slave_0_readdata[2] => sram_0_avalon_slave_0_readdata_from_sa[2].DATAIN
sram_0_avalon_slave_0_readdata[3] => sram_0_avalon_slave_0_readdata_from_sa[3].DATAIN
sram_0_avalon_slave_0_readdata[4] => sram_0_avalon_slave_0_readdata_from_sa[4].DATAIN
sram_0_avalon_slave_0_readdata[5] => sram_0_avalon_slave_0_readdata_from_sa[5].DATAIN
sram_0_avalon_slave_0_readdata[6] => sram_0_avalon_slave_0_readdata_from_sa[6].DATAIN
sram_0_avalon_slave_0_readdata[7] => sram_0_avalon_slave_0_readdata_from_sa[7].DATAIN
sram_0_avalon_slave_0_readdata[8] => sram_0_avalon_slave_0_readdata_from_sa[8].DATAIN
sram_0_avalon_slave_0_readdata[9] => sram_0_avalon_slave_0_readdata_from_sa[9].DATAIN
sram_0_avalon_slave_0_readdata[10] => sram_0_avalon_slave_0_readdata_from_sa[10].DATAIN
sram_0_avalon_slave_0_readdata[11] => sram_0_avalon_slave_0_readdata_from_sa[11].DATAIN
sram_0_avalon_slave_0_readdata[12] => sram_0_avalon_slave_0_readdata_from_sa[12].DATAIN
sram_0_avalon_slave_0_readdata[13] => sram_0_avalon_slave_0_readdata_from_sa[13].DATAIN
sram_0_avalon_slave_0_readdata[14] => sram_0_avalon_slave_0_readdata_from_sa[14].DATAIN
sram_0_avalon_slave_0_readdata[15] => sram_0_avalon_slave_0_readdata_from_sa[15].DATAIN
cpu_0_data_master_byteenable_sram_0_avalon_slave_0[0] <= cpu_0_data_master_byteenable_sram_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_byteenable_sram_0_avalon_slave_0[1] <= cpu_0_data_master_byteenable_sram_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_sram_0_avalon_slave_0 <= sram_0_avalon_slave_0_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_sram_0_avalon_slave_0 <= cpu_0_data_master_qualified_request_sram_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_sram_0_avalon_slave_0 <= <GND>
cpu_0_data_master_requests_sram_0_avalon_slave_0 <= cpu_0_data_master_requests_sram_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_granted_sram_0_avalon_slave_0 <= sram_0_avalon_slave_0_grant_vector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_qualified_request_sram_0_avalon_slave_0 <= cpu_0_instruction_master_qualified_request_sram_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_sram_0_avalon_slave_0 <= cpu_0_instruction_master_read_data_valid_sram_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_requests_sram_0_avalon_slave_0 <= cpu_0_instruction_master_requests_sram_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
d1_sram_0_avalon_slave_0_end_xfer <= d1_sram_0_avalon_slave_0_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_address[0] <= sram_0_avalon_slave_0_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_address[1] <= sram_0_avalon_slave_0_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_address[2] <= sram_0_avalon_slave_0_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_address[3] <= sram_0_avalon_slave_0_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_address[4] <= sram_0_avalon_slave_0_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_address[5] <= sram_0_avalon_slave_0_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_address[6] <= sram_0_avalon_slave_0_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_address[7] <= sram_0_avalon_slave_0_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_address[8] <= sram_0_avalon_slave_0_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_address[9] <= sram_0_avalon_slave_0_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_address[10] <= sram_0_avalon_slave_0_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_address[11] <= sram_0_avalon_slave_0_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_address[12] <= sram_0_avalon_slave_0_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_address[13] <= sram_0_avalon_slave_0_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_address[14] <= sram_0_avalon_slave_0_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_address[15] <= sram_0_avalon_slave_0_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_address[16] <= sram_0_avalon_slave_0_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_address[17] <= sram_0_avalon_slave_0_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_byteenable_n[0] <= sram_0_avalon_slave_0_byteenable_n.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_byteenable_n[1] <= sram_0_avalon_slave_0_byteenable_n.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_chipselect_n <= sram_0_avalon_slave_0_chipselect_n.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_read_n <= sram_0_avalon_slave_0_read_n.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_readdata_from_sa[0] <= sram_0_avalon_slave_0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_readdata_from_sa[1] <= sram_0_avalon_slave_0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_readdata_from_sa[2] <= sram_0_avalon_slave_0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_readdata_from_sa[3] <= sram_0_avalon_slave_0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_readdata_from_sa[4] <= sram_0_avalon_slave_0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_readdata_from_sa[5] <= sram_0_avalon_slave_0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_readdata_from_sa[6] <= sram_0_avalon_slave_0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_readdata_from_sa[7] <= sram_0_avalon_slave_0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_readdata_from_sa[8] <= sram_0_avalon_slave_0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_readdata_from_sa[9] <= sram_0_avalon_slave_0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_readdata_from_sa[10] <= sram_0_avalon_slave_0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_readdata_from_sa[11] <= sram_0_avalon_slave_0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_readdata_from_sa[12] <= sram_0_avalon_slave_0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_readdata_from_sa[13] <= sram_0_avalon_slave_0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_readdata_from_sa[14] <= sram_0_avalon_slave_0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_readdata_from_sa[15] <= sram_0_avalon_slave_0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_wait_counter_eq_0 <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_wait_counter_eq_1 <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_write_n <= sram_0_avalon_slave_0_write_n.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_writedata[0] <= cpu_0_data_master_dbs_write_16[0].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_writedata[1] <= cpu_0_data_master_dbs_write_16[1].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_writedata[2] <= cpu_0_data_master_dbs_write_16[2].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_writedata[3] <= cpu_0_data_master_dbs_write_16[3].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_writedata[4] <= cpu_0_data_master_dbs_write_16[4].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_writedata[5] <= cpu_0_data_master_dbs_write_16[5].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_writedata[6] <= cpu_0_data_master_dbs_write_16[6].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_writedata[7] <= cpu_0_data_master_dbs_write_16[7].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_writedata[8] <= cpu_0_data_master_dbs_write_16[8].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_writedata[9] <= cpu_0_data_master_dbs_write_16[9].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_writedata[10] <= cpu_0_data_master_dbs_write_16[10].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_writedata[11] <= cpu_0_data_master_dbs_write_16[11].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_writedata[12] <= cpu_0_data_master_dbs_write_16[12].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_writedata[13] <= cpu_0_data_master_dbs_write_16[13].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_writedata[14] <= cpu_0_data_master_dbs_write_16[14].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_slave_0_writedata[15] <= cpu_0_data_master_dbs_write_16[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|sram_0:the_sram_0
iADDR[0] => iADDR[0].IN1
iADDR[1] => iADDR[1].IN1
iADDR[2] => iADDR[2].IN1
iADDR[3] => iADDR[3].IN1
iADDR[4] => iADDR[4].IN1
iADDR[5] => iADDR[5].IN1
iADDR[6] => iADDR[6].IN1
iADDR[7] => iADDR[7].IN1
iADDR[8] => iADDR[8].IN1
iADDR[9] => iADDR[9].IN1
iADDR[10] => iADDR[10].IN1
iADDR[11] => iADDR[11].IN1
iADDR[12] => iADDR[12].IN1
iADDR[13] => iADDR[13].IN1
iADDR[14] => iADDR[14].IN1
iADDR[15] => iADDR[15].IN1
iADDR[16] => iADDR[16].IN1
iADDR[17] => iADDR[17].IN1
iBE_N[0] => iBE_N[0].IN1
iBE_N[1] => iBE_N[1].IN1
iCE_N => iCE_N.IN1
iCLK => iCLK.IN1
iDATA[0] => iDATA[0].IN1
iDATA[1] => iDATA[1].IN1
iDATA[2] => iDATA[2].IN1
iDATA[3] => iDATA[3].IN1
iDATA[4] => iDATA[4].IN1
iDATA[5] => iDATA[5].IN1
iDATA[6] => iDATA[6].IN1
iDATA[7] => iDATA[7].IN1
iDATA[8] => iDATA[8].IN1
iDATA[9] => iDATA[9].IN1
iDATA[10] => iDATA[10].IN1
iDATA[11] => iDATA[11].IN1
iDATA[12] => iDATA[12].IN1
iDATA[13] => iDATA[13].IN1
iDATA[14] => iDATA[14].IN1
iDATA[15] => iDATA[15].IN1
iOE_N => iOE_N.IN1
iWE_N => iWE_N.IN1
SRAM_ADDR[0] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_ADDR
SRAM_ADDR[1] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_ADDR
SRAM_ADDR[2] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_ADDR
SRAM_ADDR[3] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_ADDR
SRAM_ADDR[4] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_ADDR
SRAM_ADDR[5] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_ADDR
SRAM_ADDR[6] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_ADDR
SRAM_ADDR[7] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_ADDR
SRAM_ADDR[8] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_ADDR
SRAM_ADDR[9] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_ADDR
SRAM_ADDR[10] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_ADDR
SRAM_ADDR[11] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_ADDR
SRAM_ADDR[12] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_ADDR
SRAM_ADDR[13] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_ADDR
SRAM_ADDR[14] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_ADDR
SRAM_ADDR[15] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_ADDR
SRAM_ADDR[16] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_ADDR
SRAM_ADDR[17] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_ADDR
SRAM_CE_N <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_CE_N
SRAM_DQ[0] <> SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_DQ
SRAM_DQ[1] <> SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_DQ
SRAM_DQ[2] <> SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_DQ
SRAM_DQ[3] <> SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_DQ
SRAM_DQ[4] <> SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_DQ
SRAM_DQ[5] <> SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_DQ
SRAM_DQ[6] <> SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_DQ
SRAM_DQ[7] <> SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_DQ
SRAM_DQ[8] <> SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_DQ
SRAM_DQ[9] <> SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_DQ
SRAM_DQ[10] <> SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_DQ
SRAM_DQ[11] <> SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_DQ
SRAM_DQ[12] <> SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_DQ
SRAM_DQ[13] <> SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_DQ
SRAM_DQ[14] <> SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_DQ
SRAM_DQ[15] <> SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_DQ
SRAM_LB_N <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_LB_N
SRAM_OE_N <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_OE_N
SRAM_UB_N <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_UB_N
SRAM_WE_N <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.SRAM_WE_N
oDATA[0] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.oDATA
oDATA[1] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.oDATA
oDATA[2] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.oDATA
oDATA[3] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.oDATA
oDATA[4] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.oDATA
oDATA[5] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.oDATA
oDATA[6] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.oDATA
oDATA[7] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.oDATA
oDATA[8] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.oDATA
oDATA[9] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.oDATA
oDATA[10] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.oDATA
oDATA[11] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.oDATA
oDATA[12] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.oDATA
oDATA[13] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.oDATA
oDATA[14] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.oDATA
oDATA[15] <= SRAM_16Bit_512K:the_SRAM_16Bit_512K.oDATA


|DE2_NET|system_0:u0|sram_0:the_sram_0|SRAM_16Bit_512K:the_SRAM_16Bit_512K
oDATA[0] <= oDATA[0].DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= oDATA[1].DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= oDATA[2].DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= oDATA[3].DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= oDATA[4].DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= oDATA[5].DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= oDATA[6].DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= oDATA[7].DB_MAX_OUTPUT_PORT_TYPE
oDATA[8] <= oDATA[8].DB_MAX_OUTPUT_PORT_TYPE
oDATA[9] <= oDATA[9].DB_MAX_OUTPUT_PORT_TYPE
oDATA[10] <= oDATA[10].DB_MAX_OUTPUT_PORT_TYPE
oDATA[11] <= oDATA[11].DB_MAX_OUTPUT_PORT_TYPE
oDATA[12] <= oDATA[12].DB_MAX_OUTPUT_PORT_TYPE
oDATA[13] <= oDATA[13].DB_MAX_OUTPUT_PORT_TYPE
oDATA[14] <= oDATA[14].DB_MAX_OUTPUT_PORT_TYPE
oDATA[15] <= oDATA[15].DB_MAX_OUTPUT_PORT_TYPE
iDATA[0] => SRAM_DQ[0].DATAIN
iDATA[1] => SRAM_DQ[1].DATAIN
iDATA[2] => SRAM_DQ[2].DATAIN
iDATA[3] => SRAM_DQ[3].DATAIN
iDATA[4] => SRAM_DQ[4].DATAIN
iDATA[5] => SRAM_DQ[5].DATAIN
iDATA[6] => SRAM_DQ[6].DATAIN
iDATA[7] => SRAM_DQ[7].DATAIN
iDATA[8] => SRAM_DQ[8].DATAIN
iDATA[9] => SRAM_DQ[9].DATAIN
iDATA[10] => SRAM_DQ[10].DATAIN
iDATA[11] => SRAM_DQ[11].DATAIN
iDATA[12] => SRAM_DQ[12].DATAIN
iDATA[13] => SRAM_DQ[13].DATAIN
iDATA[14] => SRAM_DQ[14].DATAIN
iDATA[15] => SRAM_DQ[15].DATAIN
iADDR[0] => SRAM_ADDR[0].DATAIN
iADDR[1] => SRAM_ADDR[1].DATAIN
iADDR[2] => SRAM_ADDR[2].DATAIN
iADDR[3] => SRAM_ADDR[3].DATAIN
iADDR[4] => SRAM_ADDR[4].DATAIN
iADDR[5] => SRAM_ADDR[5].DATAIN
iADDR[6] => SRAM_ADDR[6].DATAIN
iADDR[7] => SRAM_ADDR[7].DATAIN
iADDR[8] => SRAM_ADDR[8].DATAIN
iADDR[9] => SRAM_ADDR[9].DATAIN
iADDR[10] => SRAM_ADDR[10].DATAIN
iADDR[11] => SRAM_ADDR[11].DATAIN
iADDR[12] => SRAM_ADDR[12].DATAIN
iADDR[13] => SRAM_ADDR[13].DATAIN
iADDR[14] => SRAM_ADDR[14].DATAIN
iADDR[15] => SRAM_ADDR[15].DATAIN
iADDR[16] => SRAM_ADDR[16].DATAIN
iADDR[17] => SRAM_ADDR[17].DATAIN
iWE_N => SRAM_WE_N.DATAIN
iWE_N => SRAM_DQ[15].OE
iWE_N => SRAM_DQ[14].OE
iWE_N => SRAM_DQ[13].OE
iWE_N => SRAM_DQ[12].OE
iWE_N => SRAM_DQ[11].OE
iWE_N => SRAM_DQ[10].OE
iWE_N => SRAM_DQ[9].OE
iWE_N => SRAM_DQ[8].OE
iWE_N => SRAM_DQ[7].OE
iWE_N => SRAM_DQ[6].OE
iWE_N => SRAM_DQ[5].OE
iWE_N => SRAM_DQ[4].OE
iWE_N => SRAM_DQ[3].OE
iWE_N => SRAM_DQ[2].OE
iWE_N => SRAM_DQ[1].OE
iWE_N => SRAM_DQ[0].OE
iOE_N => SRAM_OE_N.DATAIN
iCE_N => SRAM_CE_N.DATAIN
iCLK => ~NO_FANOUT~
iBE_N[0] => SRAM_LB_N.DATAIN
iBE_N[1] => SRAM_UB_N.DATAIN
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
SRAM_ADDR[0] <= iADDR[0].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[1] <= iADDR[1].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[2] <= iADDR[2].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[3] <= iADDR[3].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[4] <= iADDR[4].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[5] <= iADDR[5].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[6] <= iADDR[6].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[7] <= iADDR[7].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[8] <= iADDR[8].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[9] <= iADDR[9].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[10] <= iADDR[10].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[11] <= iADDR[11].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[12] <= iADDR[12].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[13] <= iADDR[13].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[14] <= iADDR[14].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[15] <= iADDR[15].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[16] <= iADDR[16].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[17] <= iADDR[17].DB_MAX_OUTPUT_PORT_TYPE
SRAM_UB_N <= iBE_N[1].DB_MAX_OUTPUT_PORT_TYPE
SRAM_LB_N <= iBE_N[0].DB_MAX_OUTPUT_PORT_TYPE
SRAM_WE_N <= iWE_N.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE_N <= iCE_N.DB_MAX_OUTPUT_PORT_TYPE
SRAM_OE_N <= iOE_N.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|switch_pio_s1_arbitrator:the_switch_pio_s1
clk => d1_switch_pio_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => switch_pio_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => switch_pio_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN19
cpu_0_data_master_address_to_slave[5] => Equal0.IN5
cpu_0_data_master_address_to_slave[6] => Equal0.IN18
cpu_0_data_master_address_to_slave[7] => Equal0.IN4
cpu_0_data_master_address_to_slave[8] => Equal0.IN17
cpu_0_data_master_address_to_slave[9] => Equal0.IN16
cpu_0_data_master_address_to_slave[10] => Equal0.IN15
cpu_0_data_master_address_to_slave[11] => Equal0.IN14
cpu_0_data_master_address_to_slave[12] => Equal0.IN3
cpu_0_data_master_address_to_slave[13] => Equal0.IN13
cpu_0_data_master_address_to_slave[14] => Equal0.IN12
cpu_0_data_master_address_to_slave[15] => Equal0.IN11
cpu_0_data_master_address_to_slave[16] => Equal0.IN10
cpu_0_data_master_address_to_slave[17] => Equal0.IN9
cpu_0_data_master_address_to_slave[18] => Equal0.IN8
cpu_0_data_master_address_to_slave[19] => Equal0.IN2
cpu_0_data_master_address_to_slave[20] => Equal0.IN7
cpu_0_data_master_address_to_slave[21] => Equal0.IN1
cpu_0_data_master_address_to_slave[22] => Equal0.IN0
cpu_0_data_master_address_to_slave[23] => Equal0.IN6
cpu_0_data_master_read => cpu_0_data_master_requests_switch_pio_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_switch_pio_s1.IN1
cpu_0_data_master_read => switch_pio_s1_in_a_read_cycle.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_switch_pio_s1.IN1
reset_n => switch_pio_s1_reset_n.DATAIN
reset_n => d1_switch_pio_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
switch_pio_s1_readdata[0] => switch_pio_s1_readdata_from_sa[0].DATAIN
switch_pio_s1_readdata[1] => switch_pio_s1_readdata_from_sa[1].DATAIN
switch_pio_s1_readdata[2] => switch_pio_s1_readdata_from_sa[2].DATAIN
switch_pio_s1_readdata[3] => switch_pio_s1_readdata_from_sa[3].DATAIN
switch_pio_s1_readdata[4] => switch_pio_s1_readdata_from_sa[4].DATAIN
switch_pio_s1_readdata[5] => switch_pio_s1_readdata_from_sa[5].DATAIN
switch_pio_s1_readdata[6] => switch_pio_s1_readdata_from_sa[6].DATAIN
switch_pio_s1_readdata[7] => switch_pio_s1_readdata_from_sa[7].DATAIN
switch_pio_s1_readdata[8] => switch_pio_s1_readdata_from_sa[8].DATAIN
switch_pio_s1_readdata[9] => switch_pio_s1_readdata_from_sa[9].DATAIN
switch_pio_s1_readdata[10] => switch_pio_s1_readdata_from_sa[10].DATAIN
switch_pio_s1_readdata[11] => switch_pio_s1_readdata_from_sa[11].DATAIN
switch_pio_s1_readdata[12] => switch_pio_s1_readdata_from_sa[12].DATAIN
switch_pio_s1_readdata[13] => switch_pio_s1_readdata_from_sa[13].DATAIN
switch_pio_s1_readdata[14] => switch_pio_s1_readdata_from_sa[14].DATAIN
switch_pio_s1_readdata[15] => switch_pio_s1_readdata_from_sa[15].DATAIN
switch_pio_s1_readdata[16] => switch_pio_s1_readdata_from_sa[16].DATAIN
switch_pio_s1_readdata[17] => switch_pio_s1_readdata_from_sa[17].DATAIN
cpu_0_data_master_granted_switch_pio_s1 <= cpu_0_data_master_requests_switch_pio_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_switch_pio_s1 <= cpu_0_data_master_requests_switch_pio_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_switch_pio_s1 <= <GND>
cpu_0_data_master_requests_switch_pio_s1 <= cpu_0_data_master_requests_switch_pio_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_switch_pio_s1_end_xfer <= d1_switch_pio_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
switch_pio_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
switch_pio_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
switch_pio_s1_readdata_from_sa[0] <= switch_pio_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
switch_pio_s1_readdata_from_sa[1] <= switch_pio_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
switch_pio_s1_readdata_from_sa[2] <= switch_pio_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
switch_pio_s1_readdata_from_sa[3] <= switch_pio_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
switch_pio_s1_readdata_from_sa[4] <= switch_pio_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
switch_pio_s1_readdata_from_sa[5] <= switch_pio_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
switch_pio_s1_readdata_from_sa[6] <= switch_pio_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
switch_pio_s1_readdata_from_sa[7] <= switch_pio_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
switch_pio_s1_readdata_from_sa[8] <= switch_pio_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
switch_pio_s1_readdata_from_sa[9] <= switch_pio_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
switch_pio_s1_readdata_from_sa[10] <= switch_pio_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
switch_pio_s1_readdata_from_sa[11] <= switch_pio_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
switch_pio_s1_readdata_from_sa[12] <= switch_pio_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
switch_pio_s1_readdata_from_sa[13] <= switch_pio_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
switch_pio_s1_readdata_from_sa[14] <= switch_pio_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
switch_pio_s1_readdata_from_sa[15] <= switch_pio_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
switch_pio_s1_readdata_from_sa[16] <= switch_pio_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
switch_pio_s1_readdata_from_sa[17] <= switch_pio_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
switch_pio_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|switch_pio:the_switch_pio
address[0] => Equal0.IN31
address[1] => Equal0.IN30
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
in_port[0] => read_mux_out[0].IN1
in_port[1] => read_mux_out[1].IN1
in_port[2] => read_mux_out[2].IN1
in_port[3] => read_mux_out[3].IN1
in_port[4] => read_mux_out[4].IN1
in_port[5] => read_mux_out[5].IN1
in_port[6] => read_mux_out[6].IN1
in_port[7] => read_mux_out[7].IN1
in_port[8] => read_mux_out[8].IN1
in_port[9] => read_mux_out[9].IN1
in_port[10] => read_mux_out[10].IN1
in_port[11] => read_mux_out[11].IN1
in_port[12] => read_mux_out[12].IN1
in_port[13] => read_mux_out[13].IN1
in_port[14] => read_mux_out[14].IN1
in_port[15] => read_mux_out[15].IN1
in_port[16] => read_mux_out[16].IN1
in_port[17] => read_mux_out[17].IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|system_0_clock_0_in_arbitrator:the_system_0_clock_0_in
clk => d1_system_0_clock_0_in_end_xfer~reg0.CLK
cpu_0_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[2] => system_0_clock_0_in_nativeaddress[0].DATAIN
cpu_0_instruction_master_address_to_slave[2] => system_0_clock_0_in_address[2].DATAIN
cpu_0_instruction_master_address_to_slave[3] => system_0_clock_0_in_nativeaddress[1].DATAIN
cpu_0_instruction_master_address_to_slave[3] => system_0_clock_0_in_address[3].DATAIN
cpu_0_instruction_master_address_to_slave[4] => system_0_clock_0_in_nativeaddress[2].DATAIN
cpu_0_instruction_master_address_to_slave[4] => system_0_clock_0_in_address[4].DATAIN
cpu_0_instruction_master_address_to_slave[5] => system_0_clock_0_in_nativeaddress[3].DATAIN
cpu_0_instruction_master_address_to_slave[5] => system_0_clock_0_in_address[5].DATAIN
cpu_0_instruction_master_address_to_slave[6] => system_0_clock_0_in_nativeaddress[4].DATAIN
cpu_0_instruction_master_address_to_slave[6] => system_0_clock_0_in_address[6].DATAIN
cpu_0_instruction_master_address_to_slave[7] => system_0_clock_0_in_nativeaddress[5].DATAIN
cpu_0_instruction_master_address_to_slave[7] => system_0_clock_0_in_address[7].DATAIN
cpu_0_instruction_master_address_to_slave[8] => system_0_clock_0_in_nativeaddress[6].DATAIN
cpu_0_instruction_master_address_to_slave[8] => system_0_clock_0_in_address[8].DATAIN
cpu_0_instruction_master_address_to_slave[9] => system_0_clock_0_in_nativeaddress[7].DATAIN
cpu_0_instruction_master_address_to_slave[9] => system_0_clock_0_in_address[9].DATAIN
cpu_0_instruction_master_address_to_slave[10] => system_0_clock_0_in_nativeaddress[8].DATAIN
cpu_0_instruction_master_address_to_slave[10] => system_0_clock_0_in_address[10].DATAIN
cpu_0_instruction_master_address_to_slave[11] => system_0_clock_0_in_nativeaddress[9].DATAIN
cpu_0_instruction_master_address_to_slave[11] => system_0_clock_0_in_address[11].DATAIN
cpu_0_instruction_master_address_to_slave[12] => system_0_clock_0_in_nativeaddress[10].DATAIN
cpu_0_instruction_master_address_to_slave[12] => system_0_clock_0_in_address[12].DATAIN
cpu_0_instruction_master_address_to_slave[13] => system_0_clock_0_in_nativeaddress[11].DATAIN
cpu_0_instruction_master_address_to_slave[13] => system_0_clock_0_in_address[13].DATAIN
cpu_0_instruction_master_address_to_slave[14] => system_0_clock_0_in_nativeaddress[12].DATAIN
cpu_0_instruction_master_address_to_slave[14] => system_0_clock_0_in_address[14].DATAIN
cpu_0_instruction_master_address_to_slave[15] => system_0_clock_0_in_nativeaddress[13].DATAIN
cpu_0_instruction_master_address_to_slave[15] => system_0_clock_0_in_address[15].DATAIN
cpu_0_instruction_master_address_to_slave[16] => system_0_clock_0_in_nativeaddress[14].DATAIN
cpu_0_instruction_master_address_to_slave[16] => system_0_clock_0_in_address[16].DATAIN
cpu_0_instruction_master_address_to_slave[17] => system_0_clock_0_in_nativeaddress[15].DATAIN
cpu_0_instruction_master_address_to_slave[17] => system_0_clock_0_in_address[17].DATAIN
cpu_0_instruction_master_address_to_slave[18] => system_0_clock_0_in_nativeaddress[16].DATAIN
cpu_0_instruction_master_address_to_slave[18] => system_0_clock_0_in_address[18].DATAIN
cpu_0_instruction_master_address_to_slave[19] => system_0_clock_0_in_nativeaddress[17].DATAIN
cpu_0_instruction_master_address_to_slave[19] => system_0_clock_0_in_address[19].DATAIN
cpu_0_instruction_master_address_to_slave[20] => system_0_clock_0_in_nativeaddress[18].DATAIN
cpu_0_instruction_master_address_to_slave[20] => system_0_clock_0_in_address[20].DATAIN
cpu_0_instruction_master_address_to_slave[21] => system_0_clock_0_in_nativeaddress[19].DATAIN
cpu_0_instruction_master_address_to_slave[21] => system_0_clock_0_in_address[21].DATAIN
cpu_0_instruction_master_address_to_slave[22] => system_0_clock_0_in_nativeaddress[20].DATAIN
cpu_0_instruction_master_address_to_slave[22] => system_0_clock_0_in_address[22].DATAIN
cpu_0_instruction_master_address_to_slave[23] => cpu_0_instruction_master_requests_system_0_clock_0_in.IN0
cpu_0_instruction_master_address_to_slave[23] => system_0_clock_0_in_nativeaddress[21].DATAIN
cpu_0_instruction_master_dbs_address[0] => ~NO_FANOUT~
cpu_0_instruction_master_dbs_address[1] => system_0_clock_0_in_address[1].DATAIN
cpu_0_instruction_master_latency_counter[0] => Equal0.IN31
cpu_0_instruction_master_latency_counter[1] => Equal0.IN30
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_system_0_clock_0_in.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_system_0_clock_0_in.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_qualified_request_system_0_clock_0_in.IN1
cpu_0_instruction_master_read => system_0_clock_0_in_read.IN1
cpu_0_instruction_master_read => system_0_clock_0_in_in_a_read_cycle.IN1
reset_n => system_0_clock_0_in_reset_n.DATAIN
reset_n => d1_system_0_clock_0_in_end_xfer~reg0.PRESET
system_0_clock_0_in_endofpacket => system_0_clock_0_in_endofpacket_from_sa.DATAIN
system_0_clock_0_in_readdata[0] => system_0_clock_0_in_readdata_from_sa[0].DATAIN
system_0_clock_0_in_readdata[1] => system_0_clock_0_in_readdata_from_sa[1].DATAIN
system_0_clock_0_in_readdata[2] => system_0_clock_0_in_readdata_from_sa[2].DATAIN
system_0_clock_0_in_readdata[3] => system_0_clock_0_in_readdata_from_sa[3].DATAIN
system_0_clock_0_in_readdata[4] => system_0_clock_0_in_readdata_from_sa[4].DATAIN
system_0_clock_0_in_readdata[5] => system_0_clock_0_in_readdata_from_sa[5].DATAIN
system_0_clock_0_in_readdata[6] => system_0_clock_0_in_readdata_from_sa[6].DATAIN
system_0_clock_0_in_readdata[7] => system_0_clock_0_in_readdata_from_sa[7].DATAIN
system_0_clock_0_in_readdata[8] => system_0_clock_0_in_readdata_from_sa[8].DATAIN
system_0_clock_0_in_readdata[9] => system_0_clock_0_in_readdata_from_sa[9].DATAIN
system_0_clock_0_in_readdata[10] => system_0_clock_0_in_readdata_from_sa[10].DATAIN
system_0_clock_0_in_readdata[11] => system_0_clock_0_in_readdata_from_sa[11].DATAIN
system_0_clock_0_in_readdata[12] => system_0_clock_0_in_readdata_from_sa[12].DATAIN
system_0_clock_0_in_readdata[13] => system_0_clock_0_in_readdata_from_sa[13].DATAIN
system_0_clock_0_in_readdata[14] => system_0_clock_0_in_readdata_from_sa[14].DATAIN
system_0_clock_0_in_readdata[15] => system_0_clock_0_in_readdata_from_sa[15].DATAIN
system_0_clock_0_in_waitrequest => system_0_clock_0_in_waits_for_read.IN1
system_0_clock_0_in_waitrequest => system_0_clock_0_in_waitrequest_from_sa.DATAIN
cpu_0_instruction_master_granted_system_0_clock_0_in <= cpu_0_instruction_master_qualified_request_system_0_clock_0_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_qualified_request_system_0_clock_0_in <= cpu_0_instruction_master_qualified_request_system_0_clock_0_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_system_0_clock_0_in <= cpu_0_instruction_master_read_data_valid_system_0_clock_0_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_requests_system_0_clock_0_in <= cpu_0_instruction_master_requests_system_0_clock_0_in.DB_MAX_OUTPUT_PORT_TYPE
d1_system_0_clock_0_in_end_xfer <= d1_system_0_clock_0_in_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_address[0] <= <GND>
system_0_clock_0_in_address[1] <= cpu_0_instruction_master_dbs_address[1].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_address[2] <= cpu_0_instruction_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_address[3] <= cpu_0_instruction_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_address[4] <= cpu_0_instruction_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_address[5] <= cpu_0_instruction_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_address[6] <= cpu_0_instruction_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_address[7] <= cpu_0_instruction_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_address[8] <= cpu_0_instruction_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_address[9] <= cpu_0_instruction_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_address[10] <= cpu_0_instruction_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_address[11] <= cpu_0_instruction_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_address[12] <= cpu_0_instruction_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_address[13] <= cpu_0_instruction_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_address[14] <= cpu_0_instruction_master_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_address[15] <= cpu_0_instruction_master_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_address[16] <= cpu_0_instruction_master_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_address[17] <= cpu_0_instruction_master_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_address[18] <= cpu_0_instruction_master_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_address[19] <= cpu_0_instruction_master_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_address[20] <= cpu_0_instruction_master_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_address[21] <= cpu_0_instruction_master_address_to_slave[21].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_address[22] <= cpu_0_instruction_master_address_to_slave[22].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_byteenable[0] <= <VCC>
system_0_clock_0_in_byteenable[1] <= <VCC>
system_0_clock_0_in_endofpacket_from_sa <= system_0_clock_0_in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_nativeaddress[0] <= cpu_0_instruction_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_nativeaddress[1] <= cpu_0_instruction_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_nativeaddress[2] <= cpu_0_instruction_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_nativeaddress[3] <= cpu_0_instruction_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_nativeaddress[4] <= cpu_0_instruction_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_nativeaddress[5] <= cpu_0_instruction_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_nativeaddress[6] <= cpu_0_instruction_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_nativeaddress[7] <= cpu_0_instruction_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_nativeaddress[8] <= cpu_0_instruction_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_nativeaddress[9] <= cpu_0_instruction_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_nativeaddress[10] <= cpu_0_instruction_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_nativeaddress[11] <= cpu_0_instruction_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_nativeaddress[12] <= cpu_0_instruction_master_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_nativeaddress[13] <= cpu_0_instruction_master_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_nativeaddress[14] <= cpu_0_instruction_master_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_nativeaddress[15] <= cpu_0_instruction_master_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_nativeaddress[16] <= cpu_0_instruction_master_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_nativeaddress[17] <= cpu_0_instruction_master_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_nativeaddress[18] <= cpu_0_instruction_master_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_nativeaddress[19] <= cpu_0_instruction_master_address_to_slave[21].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_nativeaddress[20] <= cpu_0_instruction_master_address_to_slave[22].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_nativeaddress[21] <= cpu_0_instruction_master_address_to_slave[23].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_read <= system_0_clock_0_in_read.DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_readdata_from_sa[0] <= system_0_clock_0_in_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_readdata_from_sa[1] <= system_0_clock_0_in_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_readdata_from_sa[2] <= system_0_clock_0_in_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_readdata_from_sa[3] <= system_0_clock_0_in_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_readdata_from_sa[4] <= system_0_clock_0_in_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_readdata_from_sa[5] <= system_0_clock_0_in_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_readdata_from_sa[6] <= system_0_clock_0_in_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_readdata_from_sa[7] <= system_0_clock_0_in_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_readdata_from_sa[8] <= system_0_clock_0_in_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_readdata_from_sa[9] <= system_0_clock_0_in_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_readdata_from_sa[10] <= system_0_clock_0_in_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_readdata_from_sa[11] <= system_0_clock_0_in_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_readdata_from_sa[12] <= system_0_clock_0_in_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_readdata_from_sa[13] <= system_0_clock_0_in_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_readdata_from_sa[14] <= system_0_clock_0_in_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_readdata_from_sa[15] <= system_0_clock_0_in_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_waitrequest_from_sa <= system_0_clock_0_in_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_in_write <= <GND>


|DE2_NET|system_0:u0|system_0_clock_0_out_arbitrator:the_system_0_clock_0_out
clk => ~NO_FANOUT~
d1_sdram_0_s1_end_xfer => ~NO_FANOUT~
reset_n => system_0_clock_0_out_reset_n.DATAIN
sdram_0_s1_readdata_from_sa[0] => system_0_clock_0_out_readdata[0].DATAIN
sdram_0_s1_readdata_from_sa[1] => system_0_clock_0_out_readdata[1].DATAIN
sdram_0_s1_readdata_from_sa[2] => system_0_clock_0_out_readdata[2].DATAIN
sdram_0_s1_readdata_from_sa[3] => system_0_clock_0_out_readdata[3].DATAIN
sdram_0_s1_readdata_from_sa[4] => system_0_clock_0_out_readdata[4].DATAIN
sdram_0_s1_readdata_from_sa[5] => system_0_clock_0_out_readdata[5].DATAIN
sdram_0_s1_readdata_from_sa[6] => system_0_clock_0_out_readdata[6].DATAIN
sdram_0_s1_readdata_from_sa[7] => system_0_clock_0_out_readdata[7].DATAIN
sdram_0_s1_readdata_from_sa[8] => system_0_clock_0_out_readdata[8].DATAIN
sdram_0_s1_readdata_from_sa[9] => system_0_clock_0_out_readdata[9].DATAIN
sdram_0_s1_readdata_from_sa[10] => system_0_clock_0_out_readdata[10].DATAIN
sdram_0_s1_readdata_from_sa[11] => system_0_clock_0_out_readdata[11].DATAIN
sdram_0_s1_readdata_from_sa[12] => system_0_clock_0_out_readdata[12].DATAIN
sdram_0_s1_readdata_from_sa[13] => system_0_clock_0_out_readdata[13].DATAIN
sdram_0_s1_readdata_from_sa[14] => system_0_clock_0_out_readdata[14].DATAIN
sdram_0_s1_readdata_from_sa[15] => system_0_clock_0_out_readdata[15].DATAIN
sdram_0_s1_waitrequest_from_sa => r_4.IN1
system_0_clock_0_out_address[0] => system_0_clock_0_out_address_to_slave[0].DATAIN
system_0_clock_0_out_address[1] => system_0_clock_0_out_address_to_slave[1].DATAIN
system_0_clock_0_out_address[2] => system_0_clock_0_out_address_to_slave[2].DATAIN
system_0_clock_0_out_address[3] => system_0_clock_0_out_address_to_slave[3].DATAIN
system_0_clock_0_out_address[4] => system_0_clock_0_out_address_to_slave[4].DATAIN
system_0_clock_0_out_address[5] => system_0_clock_0_out_address_to_slave[5].DATAIN
system_0_clock_0_out_address[6] => system_0_clock_0_out_address_to_slave[6].DATAIN
system_0_clock_0_out_address[7] => system_0_clock_0_out_address_to_slave[7].DATAIN
system_0_clock_0_out_address[8] => system_0_clock_0_out_address_to_slave[8].DATAIN
system_0_clock_0_out_address[9] => system_0_clock_0_out_address_to_slave[9].DATAIN
system_0_clock_0_out_address[10] => system_0_clock_0_out_address_to_slave[10].DATAIN
system_0_clock_0_out_address[11] => system_0_clock_0_out_address_to_slave[11].DATAIN
system_0_clock_0_out_address[12] => system_0_clock_0_out_address_to_slave[12].DATAIN
system_0_clock_0_out_address[13] => system_0_clock_0_out_address_to_slave[13].DATAIN
system_0_clock_0_out_address[14] => system_0_clock_0_out_address_to_slave[14].DATAIN
system_0_clock_0_out_address[15] => system_0_clock_0_out_address_to_slave[15].DATAIN
system_0_clock_0_out_address[16] => system_0_clock_0_out_address_to_slave[16].DATAIN
system_0_clock_0_out_address[17] => system_0_clock_0_out_address_to_slave[17].DATAIN
system_0_clock_0_out_address[18] => system_0_clock_0_out_address_to_slave[18].DATAIN
system_0_clock_0_out_address[19] => system_0_clock_0_out_address_to_slave[19].DATAIN
system_0_clock_0_out_address[20] => system_0_clock_0_out_address_to_slave[20].DATAIN
system_0_clock_0_out_address[21] => system_0_clock_0_out_address_to_slave[21].DATAIN
system_0_clock_0_out_address[22] => system_0_clock_0_out_address_to_slave[22].DATAIN
system_0_clock_0_out_byteenable[0] => ~NO_FANOUT~
system_0_clock_0_out_byteenable[1] => ~NO_FANOUT~
system_0_clock_0_out_granted_sdram_0_s1 => r_4.IN0
system_0_clock_0_out_qualified_request_sdram_0_s1 => r_4.IN0
system_0_clock_0_out_qualified_request_sdram_0_s1 => r_4.IN1
system_0_clock_0_out_qualified_request_sdram_0_s1 => r_4.IN0
system_0_clock_0_out_qualified_request_sdram_0_s1 => r_4.IN1
system_0_clock_0_out_read => r_4.IN0
system_0_clock_0_out_read => r_4.IN0
system_0_clock_0_out_read => r_4.IN1
system_0_clock_0_out_read_data_valid_sdram_0_s1 => r_4.IN1
system_0_clock_0_out_read_data_valid_sdram_0_s1 => r_4.IN1
system_0_clock_0_out_read_data_valid_sdram_0_s1_shift_register => ~NO_FANOUT~
system_0_clock_0_out_requests_sdram_0_s1 => r_4.IN1
system_0_clock_0_out_write => r_4.IN1
system_0_clock_0_out_writedata[0] => ~NO_FANOUT~
system_0_clock_0_out_writedata[1] => ~NO_FANOUT~
system_0_clock_0_out_writedata[2] => ~NO_FANOUT~
system_0_clock_0_out_writedata[3] => ~NO_FANOUT~
system_0_clock_0_out_writedata[4] => ~NO_FANOUT~
system_0_clock_0_out_writedata[5] => ~NO_FANOUT~
system_0_clock_0_out_writedata[6] => ~NO_FANOUT~
system_0_clock_0_out_writedata[7] => ~NO_FANOUT~
system_0_clock_0_out_writedata[8] => ~NO_FANOUT~
system_0_clock_0_out_writedata[9] => ~NO_FANOUT~
system_0_clock_0_out_writedata[10] => ~NO_FANOUT~
system_0_clock_0_out_writedata[11] => ~NO_FANOUT~
system_0_clock_0_out_writedata[12] => ~NO_FANOUT~
system_0_clock_0_out_writedata[13] => ~NO_FANOUT~
system_0_clock_0_out_writedata[14] => ~NO_FANOUT~
system_0_clock_0_out_writedata[15] => ~NO_FANOUT~
system_0_clock_0_out_address_to_slave[0] <= system_0_clock_0_out_address[0].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_address_to_slave[1] <= system_0_clock_0_out_address[1].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_address_to_slave[2] <= system_0_clock_0_out_address[2].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_address_to_slave[3] <= system_0_clock_0_out_address[3].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_address_to_slave[4] <= system_0_clock_0_out_address[4].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_address_to_slave[5] <= system_0_clock_0_out_address[5].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_address_to_slave[6] <= system_0_clock_0_out_address[6].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_address_to_slave[7] <= system_0_clock_0_out_address[7].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_address_to_slave[8] <= system_0_clock_0_out_address[8].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_address_to_slave[9] <= system_0_clock_0_out_address[9].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_address_to_slave[10] <= system_0_clock_0_out_address[10].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_address_to_slave[11] <= system_0_clock_0_out_address[11].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_address_to_slave[12] <= system_0_clock_0_out_address[12].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_address_to_slave[13] <= system_0_clock_0_out_address[13].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_address_to_slave[14] <= system_0_clock_0_out_address[14].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_address_to_slave[15] <= system_0_clock_0_out_address[15].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_address_to_slave[16] <= system_0_clock_0_out_address[16].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_address_to_slave[17] <= system_0_clock_0_out_address[17].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_address_to_slave[18] <= system_0_clock_0_out_address[18].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_address_to_slave[19] <= system_0_clock_0_out_address[19].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_address_to_slave[20] <= system_0_clock_0_out_address[20].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_address_to_slave[21] <= system_0_clock_0_out_address[21].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_address_to_slave[22] <= system_0_clock_0_out_address[22].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_readdata[0] <= sdram_0_s1_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_readdata[1] <= sdram_0_s1_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_readdata[2] <= sdram_0_s1_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_readdata[3] <= sdram_0_s1_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_readdata[4] <= sdram_0_s1_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_readdata[5] <= sdram_0_s1_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_readdata[6] <= sdram_0_s1_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_readdata[7] <= sdram_0_s1_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_readdata[8] <= sdram_0_s1_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_readdata[9] <= sdram_0_s1_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_readdata[10] <= sdram_0_s1_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_readdata[11] <= sdram_0_s1_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_readdata[12] <= sdram_0_s1_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_readdata[13] <= sdram_0_s1_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_readdata[14] <= sdram_0_s1_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_readdata[15] <= sdram_0_s1_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_0_out_waitrequest <= r_4.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|system_0_clock_0:the_system_0_clock_0
master_clk => master_clk.IN6
master_endofpacket => master_endofpacket.IN1
master_readdata[0] => slave_readdata_p1[0].DATAIN
master_readdata[1] => slave_readdata_p1[1].DATAIN
master_readdata[2] => slave_readdata_p1[2].DATAIN
master_readdata[3] => slave_readdata_p1[3].DATAIN
master_readdata[4] => slave_readdata_p1[4].DATAIN
master_readdata[5] => slave_readdata_p1[5].DATAIN
master_readdata[6] => slave_readdata_p1[6].DATAIN
master_readdata[7] => slave_readdata_p1[7].DATAIN
master_readdata[8] => slave_readdata_p1[8].DATAIN
master_readdata[9] => slave_readdata_p1[9].DATAIN
master_readdata[10] => slave_readdata_p1[10].DATAIN
master_readdata[11] => slave_readdata_p1[11].DATAIN
master_readdata[12] => slave_readdata_p1[12].DATAIN
master_readdata[13] => slave_readdata_p1[13].DATAIN
master_readdata[14] => slave_readdata_p1[14].DATAIN
master_readdata[15] => slave_readdata_p1[15].DATAIN
master_reset_n => master_reset_n.IN6
master_waitrequest => master_waitrequest.IN1
slave_address[0] => slave_address_d1[0].DATAIN
slave_address[1] => slave_address_d1[1].DATAIN
slave_address[2] => slave_address_d1[2].DATAIN
slave_address[3] => slave_address_d1[3].DATAIN
slave_address[4] => slave_address_d1[4].DATAIN
slave_address[5] => slave_address_d1[5].DATAIN
slave_address[6] => slave_address_d1[6].DATAIN
slave_address[7] => slave_address_d1[7].DATAIN
slave_address[8] => slave_address_d1[8].DATAIN
slave_address[9] => slave_address_d1[9].DATAIN
slave_address[10] => slave_address_d1[10].DATAIN
slave_address[11] => slave_address_d1[11].DATAIN
slave_address[12] => slave_address_d1[12].DATAIN
slave_address[13] => slave_address_d1[13].DATAIN
slave_address[14] => slave_address_d1[14].DATAIN
slave_address[15] => slave_address_d1[15].DATAIN
slave_address[16] => slave_address_d1[16].DATAIN
slave_address[17] => slave_address_d1[17].DATAIN
slave_address[18] => slave_address_d1[18].DATAIN
slave_address[19] => slave_address_d1[19].DATAIN
slave_address[20] => slave_address_d1[20].DATAIN
slave_address[21] => slave_address_d1[21].DATAIN
slave_address[22] => slave_address_d1[22].DATAIN
slave_byteenable[0] => slave_byteenable_d1[0].DATAIN
slave_byteenable[1] => slave_byteenable_d1[1].DATAIN
slave_clk => slave_clk.IN6
slave_nativeaddress[0] => slave_nativeaddress_d1[0].DATAIN
slave_nativeaddress[1] => slave_nativeaddress_d1[1].DATAIN
slave_nativeaddress[2] => slave_nativeaddress_d1[2].DATAIN
slave_nativeaddress[3] => slave_nativeaddress_d1[3].DATAIN
slave_nativeaddress[4] => slave_nativeaddress_d1[4].DATAIN
slave_nativeaddress[5] => slave_nativeaddress_d1[5].DATAIN
slave_nativeaddress[6] => slave_nativeaddress_d1[6].DATAIN
slave_nativeaddress[7] => slave_nativeaddress_d1[7].DATAIN
slave_nativeaddress[8] => slave_nativeaddress_d1[8].DATAIN
slave_nativeaddress[9] => slave_nativeaddress_d1[9].DATAIN
slave_nativeaddress[10] => slave_nativeaddress_d1[10].DATAIN
slave_nativeaddress[11] => slave_nativeaddress_d1[11].DATAIN
slave_nativeaddress[12] => slave_nativeaddress_d1[12].DATAIN
slave_nativeaddress[13] => slave_nativeaddress_d1[13].DATAIN
slave_nativeaddress[14] => slave_nativeaddress_d1[14].DATAIN
slave_nativeaddress[15] => slave_nativeaddress_d1[15].DATAIN
slave_nativeaddress[16] => slave_nativeaddress_d1[16].DATAIN
slave_nativeaddress[17] => slave_nativeaddress_d1[17].DATAIN
slave_nativeaddress[18] => slave_nativeaddress_d1[18].DATAIN
slave_nativeaddress[19] => slave_nativeaddress_d1[19].DATAIN
slave_nativeaddress[20] => slave_nativeaddress_d1[20].DATAIN
slave_nativeaddress[21] => slave_nativeaddress_d1[21].DATAIN
slave_read => slave_read.IN1
slave_reset_n => slave_reset_n.IN6
slave_write => slave_write.IN1
slave_writedata[0] => slave_writedata_d1[0].DATAIN
slave_writedata[1] => slave_writedata_d1[1].DATAIN
slave_writedata[2] => slave_writedata_d1[2].DATAIN
slave_writedata[3] => slave_writedata_d1[3].DATAIN
slave_writedata[4] => slave_writedata_d1[4].DATAIN
slave_writedata[5] => slave_writedata_d1[5].DATAIN
slave_writedata[6] => slave_writedata_d1[6].DATAIN
slave_writedata[7] => slave_writedata_d1[7].DATAIN
slave_writedata[8] => slave_writedata_d1[8].DATAIN
slave_writedata[9] => slave_writedata_d1[9].DATAIN
slave_writedata[10] => slave_writedata_d1[10].DATAIN
slave_writedata[11] => slave_writedata_d1[11].DATAIN
slave_writedata[12] => slave_writedata_d1[12].DATAIN
slave_writedata[13] => slave_writedata_d1[13].DATAIN
slave_writedata[14] => slave_writedata_d1[14].DATAIN
slave_writedata[15] => slave_writedata_d1[15].DATAIN
master_address[0] <= master_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[1] <= master_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[2] <= master_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[3] <= master_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[4] <= master_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[5] <= master_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[6] <= master_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[7] <= master_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[8] <= master_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[9] <= master_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[10] <= master_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[11] <= master_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[12] <= master_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[13] <= master_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[14] <= master_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[15] <= master_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[16] <= master_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[17] <= master_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[18] <= master_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[19] <= master_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[20] <= master_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[21] <= master_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[22] <= master_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_byteenable[0] <= master_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_byteenable[1] <= master_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[0] <= master_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[1] <= master_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[2] <= master_nativeaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[3] <= master_nativeaddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[4] <= master_nativeaddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[5] <= master_nativeaddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[6] <= master_nativeaddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[7] <= master_nativeaddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[8] <= master_nativeaddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[9] <= master_nativeaddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[10] <= master_nativeaddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[11] <= master_nativeaddress[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[12] <= master_nativeaddress[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[13] <= master_nativeaddress[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[14] <= master_nativeaddress[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[15] <= master_nativeaddress[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[16] <= master_nativeaddress[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[17] <= master_nativeaddress[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[18] <= master_nativeaddress[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[19] <= master_nativeaddress[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[20] <= master_nativeaddress[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[21] <= master_nativeaddress[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_read <= system_0_clock_0_master_FSM:master_FSM.master_read
master_write <= system_0_clock_0_master_FSM:master_FSM.master_write
master_writedata[0] <= master_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[1] <= master_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[2] <= master_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[3] <= master_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[4] <= master_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[5] <= master_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[6] <= master_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[7] <= master_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[8] <= master_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[9] <= master_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[10] <= master_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[11] <= master_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[12] <= master_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[13] <= master_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[14] <= master_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[15] <= master_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_endofpacket <= system_0_clock_0_bit_pipe:endofpacket_bit_pipe.data_out
slave_readdata[0] <= slave_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[1] <= slave_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[2] <= slave_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[3] <= slave_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[4] <= slave_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[5] <= slave_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[6] <= slave_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[7] <= slave_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[8] <= slave_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[9] <= slave_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[10] <= slave_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[11] <= slave_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[12] <= slave_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[13] <= slave_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[14] <= slave_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[15] <= slave_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= system_0_clock_0_slave_FSM:slave_FSM.slave_waitrequest


|DE2_NET|system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_edge_to_pulse:read_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_edge_to_pulse:write_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_slave_FSM:slave_FSM
master_read_done_token => Selector0.IN1
master_read_done_token => Selector3.IN1
master_read_done_token => Selector1.IN1
master_write_done_token => Selector0.IN2
master_write_done_token => Selector3.IN2
master_write_done_token => Selector2.IN2
slave_clk => slave_write_request~reg0.CLK
slave_clk => slave_read_request~reg0.CLK
slave_clk => slave_state~1.DATAIN
slave_read => next_slave_state.OUTPUTSELECT
slave_read => next_slave_state.OUTPUTSELECT
slave_read => slave_waitrequest.OUTPUTSELECT
slave_read => next_slave_read_request.OUTPUTSELECT
slave_read => next_slave_write_request.OUTPUTSELECT
slave_read => Selector1.IN2
slave_reset_n => slave_read_request~reg0.ACLR
slave_reset_n => slave_write_request~reg0.ACLR
slave_reset_n => slave_state~3.DATAIN
slave_write => next_slave_write_request.OUTPUTSELECT
slave_write => next_slave_state.DATAA
slave_write => slave_waitrequest.DATAA
slave_write => next_slave_state.DATAA
slave_read_request <= slave_read_request~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
slave_write_request <= slave_write_request~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_edge_to_pulse:read_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_edge_to_pulse:write_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_master_FSM:master_FSM
master_clk => master_write~reg0.CLK
master_clk => master_read~reg0.CLK
master_clk => master_write_done~reg0.CLK
master_clk => master_read_done~reg0.CLK
master_clk => master_state~1.DATAIN
master_reset_n => master_read~reg0.ACLR
master_reset_n => master_read_done~reg0.ACLR
master_reset_n => master_write~reg0.ACLR
master_reset_n => master_write_done~reg0.ACLR
master_reset_n => master_state~3.DATAIN
master_waitrequest => Selector1.IN1
master_waitrequest => Selector2.IN2
master_waitrequest => next_master_read_done.OUTPUTSELECT
master_waitrequest => next_master_read.OUTPUTSELECT
master_waitrequest => next_master_write.OUTPUTSELECT
master_waitrequest => next_master_write_done.OUTPUTSELECT
master_waitrequest => Selector0.IN1
slave_read_request_token => next_master_state.OUTPUTSELECT
slave_read_request_token => next_master_write.OUTPUTSELECT
slave_read_request_token => Selector1.IN2
slave_read_request_token => Selector3.IN2
slave_write_request_token => next_master_write.DATAA
slave_write_request_token => next_master_state.DATAA
master_read <= master_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_read_done <= master_read_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_write <= master_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_write_done <= master_write_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_bit_pipe:endofpacket_bit_pipe
clk1 => data_in_d1.CLK
clk2 => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_clk1_n => data_in_d1.ACLR
reset_clk2_n => data_out~reg0.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|system_0_clock_1_in_arbitrator:the_system_0_clock_1_in
clk => d1_system_0_clock_1_in_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => system_0_clock_1_in_nativeaddress[0].DATAIN
cpu_0_data_master_address_to_slave[2] => system_0_clock_1_in_address[2].DATAIN
cpu_0_data_master_address_to_slave[3] => system_0_clock_1_in_nativeaddress[1].DATAIN
cpu_0_data_master_address_to_slave[3] => system_0_clock_1_in_address[3].DATAIN
cpu_0_data_master_address_to_slave[4] => system_0_clock_1_in_nativeaddress[2].DATAIN
cpu_0_data_master_address_to_slave[4] => system_0_clock_1_in_address[4].DATAIN
cpu_0_data_master_address_to_slave[5] => system_0_clock_1_in_nativeaddress[3].DATAIN
cpu_0_data_master_address_to_slave[5] => system_0_clock_1_in_address[5].DATAIN
cpu_0_data_master_address_to_slave[6] => system_0_clock_1_in_nativeaddress[4].DATAIN
cpu_0_data_master_address_to_slave[6] => system_0_clock_1_in_address[6].DATAIN
cpu_0_data_master_address_to_slave[7] => system_0_clock_1_in_nativeaddress[5].DATAIN
cpu_0_data_master_address_to_slave[7] => system_0_clock_1_in_address[7].DATAIN
cpu_0_data_master_address_to_slave[8] => system_0_clock_1_in_nativeaddress[6].DATAIN
cpu_0_data_master_address_to_slave[8] => system_0_clock_1_in_address[8].DATAIN
cpu_0_data_master_address_to_slave[9] => system_0_clock_1_in_nativeaddress[7].DATAIN
cpu_0_data_master_address_to_slave[9] => system_0_clock_1_in_address[9].DATAIN
cpu_0_data_master_address_to_slave[10] => system_0_clock_1_in_nativeaddress[8].DATAIN
cpu_0_data_master_address_to_slave[10] => system_0_clock_1_in_address[10].DATAIN
cpu_0_data_master_address_to_slave[11] => system_0_clock_1_in_nativeaddress[9].DATAIN
cpu_0_data_master_address_to_slave[11] => system_0_clock_1_in_address[11].DATAIN
cpu_0_data_master_address_to_slave[12] => system_0_clock_1_in_nativeaddress[10].DATAIN
cpu_0_data_master_address_to_slave[12] => system_0_clock_1_in_address[12].DATAIN
cpu_0_data_master_address_to_slave[13] => system_0_clock_1_in_nativeaddress[11].DATAIN
cpu_0_data_master_address_to_slave[13] => system_0_clock_1_in_address[13].DATAIN
cpu_0_data_master_address_to_slave[14] => system_0_clock_1_in_nativeaddress[12].DATAIN
cpu_0_data_master_address_to_slave[14] => system_0_clock_1_in_address[14].DATAIN
cpu_0_data_master_address_to_slave[15] => system_0_clock_1_in_nativeaddress[13].DATAIN
cpu_0_data_master_address_to_slave[15] => system_0_clock_1_in_address[15].DATAIN
cpu_0_data_master_address_to_slave[16] => system_0_clock_1_in_nativeaddress[14].DATAIN
cpu_0_data_master_address_to_slave[16] => system_0_clock_1_in_address[16].DATAIN
cpu_0_data_master_address_to_slave[17] => system_0_clock_1_in_nativeaddress[15].DATAIN
cpu_0_data_master_address_to_slave[17] => system_0_clock_1_in_address[17].DATAIN
cpu_0_data_master_address_to_slave[18] => system_0_clock_1_in_nativeaddress[16].DATAIN
cpu_0_data_master_address_to_slave[18] => system_0_clock_1_in_address[18].DATAIN
cpu_0_data_master_address_to_slave[19] => system_0_clock_1_in_nativeaddress[17].DATAIN
cpu_0_data_master_address_to_slave[19] => system_0_clock_1_in_address[19].DATAIN
cpu_0_data_master_address_to_slave[20] => system_0_clock_1_in_nativeaddress[18].DATAIN
cpu_0_data_master_address_to_slave[20] => system_0_clock_1_in_address[20].DATAIN
cpu_0_data_master_address_to_slave[21] => system_0_clock_1_in_nativeaddress[19].DATAIN
cpu_0_data_master_address_to_slave[21] => system_0_clock_1_in_address[21].DATAIN
cpu_0_data_master_address_to_slave[22] => system_0_clock_1_in_nativeaddress[20].DATAIN
cpu_0_data_master_address_to_slave[22] => system_0_clock_1_in_address[22].DATAIN
cpu_0_data_master_address_to_slave[23] => cpu_0_data_master_requests_system_0_clock_1_in.IN1
cpu_0_data_master_address_to_slave[23] => system_0_clock_1_in_nativeaddress[21].DATAIN
cpu_0_data_master_byteenable[0] => cpu_0_data_master_byteenable_system_0_clock_1_in.DATAB
cpu_0_data_master_byteenable[1] => cpu_0_data_master_byteenable_system_0_clock_1_in.DATAB
cpu_0_data_master_byteenable[2] => cpu_0_data_master_byteenable_system_0_clock_1_in.DATAA
cpu_0_data_master_byteenable[3] => cpu_0_data_master_byteenable_system_0_clock_1_in.DATAA
cpu_0_data_master_dbs_address[0] => ~NO_FANOUT~
cpu_0_data_master_dbs_address[1] => system_0_clock_1_in_address[1].DATAIN
cpu_0_data_master_dbs_address[1] => cpu_0_data_master_byteenable_system_0_clock_1_in.OUTPUTSELECT
cpu_0_data_master_dbs_address[1] => cpu_0_data_master_byteenable_system_0_clock_1_in.OUTPUTSELECT
cpu_0_data_master_dbs_write_16[0] => system_0_clock_1_in_writedata[0].DATAIN
cpu_0_data_master_dbs_write_16[1] => system_0_clock_1_in_writedata[1].DATAIN
cpu_0_data_master_dbs_write_16[2] => system_0_clock_1_in_writedata[2].DATAIN
cpu_0_data_master_dbs_write_16[3] => system_0_clock_1_in_writedata[3].DATAIN
cpu_0_data_master_dbs_write_16[4] => system_0_clock_1_in_writedata[4].DATAIN
cpu_0_data_master_dbs_write_16[5] => system_0_clock_1_in_writedata[5].DATAIN
cpu_0_data_master_dbs_write_16[6] => system_0_clock_1_in_writedata[6].DATAIN
cpu_0_data_master_dbs_write_16[7] => system_0_clock_1_in_writedata[7].DATAIN
cpu_0_data_master_dbs_write_16[8] => system_0_clock_1_in_writedata[8].DATAIN
cpu_0_data_master_dbs_write_16[9] => system_0_clock_1_in_writedata[9].DATAIN
cpu_0_data_master_dbs_write_16[10] => system_0_clock_1_in_writedata[10].DATAIN
cpu_0_data_master_dbs_write_16[11] => system_0_clock_1_in_writedata[11].DATAIN
cpu_0_data_master_dbs_write_16[12] => system_0_clock_1_in_writedata[12].DATAIN
cpu_0_data_master_dbs_write_16[13] => system_0_clock_1_in_writedata[13].DATAIN
cpu_0_data_master_dbs_write_16[14] => system_0_clock_1_in_writedata[14].DATAIN
cpu_0_data_master_dbs_write_16[15] => system_0_clock_1_in_writedata[15].DATAIN
cpu_0_data_master_no_byte_enables_and_last_term => cpu_0_data_master_qualified_request_system_0_clock_1_in.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_system_0_clock_1_in.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_system_0_clock_1_in.IN0
cpu_0_data_master_read => system_0_clock_1_in_read.IN1
cpu_0_data_master_read => system_0_clock_1_in_in_a_read_cycle.IN1
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_system_0_clock_1_in.IN1
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_system_0_clock_1_in.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_system_0_clock_1_in.IN1
cpu_0_data_master_write => cpu_0_data_master_qualified_request_system_0_clock_1_in.IN1
cpu_0_data_master_write => system_0_clock_1_in_write.IN1
cpu_0_data_master_write => system_0_clock_1_in_in_a_write_cycle.IN1
reset_n => system_0_clock_1_in_reset_n.DATAIN
reset_n => d1_system_0_clock_1_in_end_xfer~reg0.PRESET
system_0_clock_1_in_endofpacket => system_0_clock_1_in_endofpacket_from_sa.DATAIN
system_0_clock_1_in_readdata[0] => system_0_clock_1_in_readdata_from_sa[0].DATAIN
system_0_clock_1_in_readdata[1] => system_0_clock_1_in_readdata_from_sa[1].DATAIN
system_0_clock_1_in_readdata[2] => system_0_clock_1_in_readdata_from_sa[2].DATAIN
system_0_clock_1_in_readdata[3] => system_0_clock_1_in_readdata_from_sa[3].DATAIN
system_0_clock_1_in_readdata[4] => system_0_clock_1_in_readdata_from_sa[4].DATAIN
system_0_clock_1_in_readdata[5] => system_0_clock_1_in_readdata_from_sa[5].DATAIN
system_0_clock_1_in_readdata[6] => system_0_clock_1_in_readdata_from_sa[6].DATAIN
system_0_clock_1_in_readdata[7] => system_0_clock_1_in_readdata_from_sa[7].DATAIN
system_0_clock_1_in_readdata[8] => system_0_clock_1_in_readdata_from_sa[8].DATAIN
system_0_clock_1_in_readdata[9] => system_0_clock_1_in_readdata_from_sa[9].DATAIN
system_0_clock_1_in_readdata[10] => system_0_clock_1_in_readdata_from_sa[10].DATAIN
system_0_clock_1_in_readdata[11] => system_0_clock_1_in_readdata_from_sa[11].DATAIN
system_0_clock_1_in_readdata[12] => system_0_clock_1_in_readdata_from_sa[12].DATAIN
system_0_clock_1_in_readdata[13] => system_0_clock_1_in_readdata_from_sa[13].DATAIN
system_0_clock_1_in_readdata[14] => system_0_clock_1_in_readdata_from_sa[14].DATAIN
system_0_clock_1_in_readdata[15] => system_0_clock_1_in_readdata_from_sa[15].DATAIN
system_0_clock_1_in_waitrequest => system_0_clock_1_in_waits_for_read.IN1
system_0_clock_1_in_waitrequest => system_0_clock_1_in_waits_for_write.IN1
system_0_clock_1_in_waitrequest => system_0_clock_1_in_waitrequest_from_sa.DATAIN
cpu_0_data_master_byteenable_system_0_clock_1_in[0] <= cpu_0_data_master_byteenable_system_0_clock_1_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_byteenable_system_0_clock_1_in[1] <= cpu_0_data_master_byteenable_system_0_clock_1_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_system_0_clock_1_in <= cpu_0_data_master_qualified_request_system_0_clock_1_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_system_0_clock_1_in <= cpu_0_data_master_qualified_request_system_0_clock_1_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_system_0_clock_1_in <= <GND>
cpu_0_data_master_requests_system_0_clock_1_in <= cpu_0_data_master_requests_system_0_clock_1_in.DB_MAX_OUTPUT_PORT_TYPE
d1_system_0_clock_1_in_end_xfer <= d1_system_0_clock_1_in_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_address[0] <= <GND>
system_0_clock_1_in_address[1] <= cpu_0_data_master_dbs_address[1].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_address[2] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_address[3] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_address[4] <= cpu_0_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_address[5] <= cpu_0_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_address[6] <= cpu_0_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_address[7] <= cpu_0_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_address[8] <= cpu_0_data_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_address[9] <= cpu_0_data_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_address[10] <= cpu_0_data_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_address[11] <= cpu_0_data_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_address[12] <= cpu_0_data_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_address[13] <= cpu_0_data_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_address[14] <= cpu_0_data_master_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_address[15] <= cpu_0_data_master_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_address[16] <= cpu_0_data_master_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_address[17] <= cpu_0_data_master_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_address[18] <= cpu_0_data_master_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_address[19] <= cpu_0_data_master_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_address[20] <= cpu_0_data_master_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_address[21] <= cpu_0_data_master_address_to_slave[21].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_address[22] <= cpu_0_data_master_address_to_slave[22].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_byteenable[0] <= system_0_clock_1_in_byteenable.DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_byteenable[1] <= system_0_clock_1_in_byteenable.DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_endofpacket_from_sa <= system_0_clock_1_in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_nativeaddress[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_nativeaddress[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_nativeaddress[2] <= cpu_0_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_nativeaddress[3] <= cpu_0_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_nativeaddress[4] <= cpu_0_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_nativeaddress[5] <= cpu_0_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_nativeaddress[6] <= cpu_0_data_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_nativeaddress[7] <= cpu_0_data_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_nativeaddress[8] <= cpu_0_data_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_nativeaddress[9] <= cpu_0_data_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_nativeaddress[10] <= cpu_0_data_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_nativeaddress[11] <= cpu_0_data_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_nativeaddress[12] <= cpu_0_data_master_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_nativeaddress[13] <= cpu_0_data_master_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_nativeaddress[14] <= cpu_0_data_master_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_nativeaddress[15] <= cpu_0_data_master_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_nativeaddress[16] <= cpu_0_data_master_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_nativeaddress[17] <= cpu_0_data_master_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_nativeaddress[18] <= cpu_0_data_master_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_nativeaddress[19] <= cpu_0_data_master_address_to_slave[21].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_nativeaddress[20] <= cpu_0_data_master_address_to_slave[22].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_nativeaddress[21] <= cpu_0_data_master_address_to_slave[23].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_read <= system_0_clock_1_in_read.DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_readdata_from_sa[0] <= system_0_clock_1_in_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_readdata_from_sa[1] <= system_0_clock_1_in_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_readdata_from_sa[2] <= system_0_clock_1_in_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_readdata_from_sa[3] <= system_0_clock_1_in_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_readdata_from_sa[4] <= system_0_clock_1_in_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_readdata_from_sa[5] <= system_0_clock_1_in_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_readdata_from_sa[6] <= system_0_clock_1_in_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_readdata_from_sa[7] <= system_0_clock_1_in_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_readdata_from_sa[8] <= system_0_clock_1_in_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_readdata_from_sa[9] <= system_0_clock_1_in_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_readdata_from_sa[10] <= system_0_clock_1_in_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_readdata_from_sa[11] <= system_0_clock_1_in_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_readdata_from_sa[12] <= system_0_clock_1_in_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_readdata_from_sa[13] <= system_0_clock_1_in_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_readdata_from_sa[14] <= system_0_clock_1_in_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_readdata_from_sa[15] <= system_0_clock_1_in_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_waitrequest_from_sa <= system_0_clock_1_in_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_write <= system_0_clock_1_in_write.DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_writedata[0] <= cpu_0_data_master_dbs_write_16[0].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_writedata[1] <= cpu_0_data_master_dbs_write_16[1].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_writedata[2] <= cpu_0_data_master_dbs_write_16[2].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_writedata[3] <= cpu_0_data_master_dbs_write_16[3].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_writedata[4] <= cpu_0_data_master_dbs_write_16[4].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_writedata[5] <= cpu_0_data_master_dbs_write_16[5].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_writedata[6] <= cpu_0_data_master_dbs_write_16[6].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_writedata[7] <= cpu_0_data_master_dbs_write_16[7].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_writedata[8] <= cpu_0_data_master_dbs_write_16[8].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_writedata[9] <= cpu_0_data_master_dbs_write_16[9].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_writedata[10] <= cpu_0_data_master_dbs_write_16[10].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_writedata[11] <= cpu_0_data_master_dbs_write_16[11].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_writedata[12] <= cpu_0_data_master_dbs_write_16[12].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_writedata[13] <= cpu_0_data_master_dbs_write_16[13].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_writedata[14] <= cpu_0_data_master_dbs_write_16[14].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_in_writedata[15] <= cpu_0_data_master_dbs_write_16[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|system_0_clock_1_out_arbitrator:the_system_0_clock_1_out
clk => ~NO_FANOUT~
d1_sdram_0_s1_end_xfer => ~NO_FANOUT~
reset_n => system_0_clock_1_out_reset_n.DATAIN
sdram_0_s1_readdata_from_sa[0] => system_0_clock_1_out_readdata[0].DATAIN
sdram_0_s1_readdata_from_sa[1] => system_0_clock_1_out_readdata[1].DATAIN
sdram_0_s1_readdata_from_sa[2] => system_0_clock_1_out_readdata[2].DATAIN
sdram_0_s1_readdata_from_sa[3] => system_0_clock_1_out_readdata[3].DATAIN
sdram_0_s1_readdata_from_sa[4] => system_0_clock_1_out_readdata[4].DATAIN
sdram_0_s1_readdata_from_sa[5] => system_0_clock_1_out_readdata[5].DATAIN
sdram_0_s1_readdata_from_sa[6] => system_0_clock_1_out_readdata[6].DATAIN
sdram_0_s1_readdata_from_sa[7] => system_0_clock_1_out_readdata[7].DATAIN
sdram_0_s1_readdata_from_sa[8] => system_0_clock_1_out_readdata[8].DATAIN
sdram_0_s1_readdata_from_sa[9] => system_0_clock_1_out_readdata[9].DATAIN
sdram_0_s1_readdata_from_sa[10] => system_0_clock_1_out_readdata[10].DATAIN
sdram_0_s1_readdata_from_sa[11] => system_0_clock_1_out_readdata[11].DATAIN
sdram_0_s1_readdata_from_sa[12] => system_0_clock_1_out_readdata[12].DATAIN
sdram_0_s1_readdata_from_sa[13] => system_0_clock_1_out_readdata[13].DATAIN
sdram_0_s1_readdata_from_sa[14] => system_0_clock_1_out_readdata[14].DATAIN
sdram_0_s1_readdata_from_sa[15] => system_0_clock_1_out_readdata[15].DATAIN
sdram_0_s1_waitrequest_from_sa => r_4.IN1
system_0_clock_1_out_address[0] => system_0_clock_1_out_address_to_slave[0].DATAIN
system_0_clock_1_out_address[1] => system_0_clock_1_out_address_to_slave[1].DATAIN
system_0_clock_1_out_address[2] => system_0_clock_1_out_address_to_slave[2].DATAIN
system_0_clock_1_out_address[3] => system_0_clock_1_out_address_to_slave[3].DATAIN
system_0_clock_1_out_address[4] => system_0_clock_1_out_address_to_slave[4].DATAIN
system_0_clock_1_out_address[5] => system_0_clock_1_out_address_to_slave[5].DATAIN
system_0_clock_1_out_address[6] => system_0_clock_1_out_address_to_slave[6].DATAIN
system_0_clock_1_out_address[7] => system_0_clock_1_out_address_to_slave[7].DATAIN
system_0_clock_1_out_address[8] => system_0_clock_1_out_address_to_slave[8].DATAIN
system_0_clock_1_out_address[9] => system_0_clock_1_out_address_to_slave[9].DATAIN
system_0_clock_1_out_address[10] => system_0_clock_1_out_address_to_slave[10].DATAIN
system_0_clock_1_out_address[11] => system_0_clock_1_out_address_to_slave[11].DATAIN
system_0_clock_1_out_address[12] => system_0_clock_1_out_address_to_slave[12].DATAIN
system_0_clock_1_out_address[13] => system_0_clock_1_out_address_to_slave[13].DATAIN
system_0_clock_1_out_address[14] => system_0_clock_1_out_address_to_slave[14].DATAIN
system_0_clock_1_out_address[15] => system_0_clock_1_out_address_to_slave[15].DATAIN
system_0_clock_1_out_address[16] => system_0_clock_1_out_address_to_slave[16].DATAIN
system_0_clock_1_out_address[17] => system_0_clock_1_out_address_to_slave[17].DATAIN
system_0_clock_1_out_address[18] => system_0_clock_1_out_address_to_slave[18].DATAIN
system_0_clock_1_out_address[19] => system_0_clock_1_out_address_to_slave[19].DATAIN
system_0_clock_1_out_address[20] => system_0_clock_1_out_address_to_slave[20].DATAIN
system_0_clock_1_out_address[21] => system_0_clock_1_out_address_to_slave[21].DATAIN
system_0_clock_1_out_address[22] => system_0_clock_1_out_address_to_slave[22].DATAIN
system_0_clock_1_out_byteenable[0] => ~NO_FANOUT~
system_0_clock_1_out_byteenable[1] => ~NO_FANOUT~
system_0_clock_1_out_granted_sdram_0_s1 => r_4.IN0
system_0_clock_1_out_qualified_request_sdram_0_s1 => r_4.IN0
system_0_clock_1_out_qualified_request_sdram_0_s1 => r_4.IN1
system_0_clock_1_out_qualified_request_sdram_0_s1 => r_4.IN0
system_0_clock_1_out_qualified_request_sdram_0_s1 => r_4.IN1
system_0_clock_1_out_read => r_4.IN0
system_0_clock_1_out_read => r_4.IN0
system_0_clock_1_out_read => r_4.IN1
system_0_clock_1_out_read_data_valid_sdram_0_s1 => r_4.IN1
system_0_clock_1_out_read_data_valid_sdram_0_s1 => r_4.IN1
system_0_clock_1_out_read_data_valid_sdram_0_s1_shift_register => ~NO_FANOUT~
system_0_clock_1_out_requests_sdram_0_s1 => r_4.IN1
system_0_clock_1_out_write => r_4.IN1
system_0_clock_1_out_writedata[0] => ~NO_FANOUT~
system_0_clock_1_out_writedata[1] => ~NO_FANOUT~
system_0_clock_1_out_writedata[2] => ~NO_FANOUT~
system_0_clock_1_out_writedata[3] => ~NO_FANOUT~
system_0_clock_1_out_writedata[4] => ~NO_FANOUT~
system_0_clock_1_out_writedata[5] => ~NO_FANOUT~
system_0_clock_1_out_writedata[6] => ~NO_FANOUT~
system_0_clock_1_out_writedata[7] => ~NO_FANOUT~
system_0_clock_1_out_writedata[8] => ~NO_FANOUT~
system_0_clock_1_out_writedata[9] => ~NO_FANOUT~
system_0_clock_1_out_writedata[10] => ~NO_FANOUT~
system_0_clock_1_out_writedata[11] => ~NO_FANOUT~
system_0_clock_1_out_writedata[12] => ~NO_FANOUT~
system_0_clock_1_out_writedata[13] => ~NO_FANOUT~
system_0_clock_1_out_writedata[14] => ~NO_FANOUT~
system_0_clock_1_out_writedata[15] => ~NO_FANOUT~
system_0_clock_1_out_address_to_slave[0] <= system_0_clock_1_out_address[0].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_address_to_slave[1] <= system_0_clock_1_out_address[1].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_address_to_slave[2] <= system_0_clock_1_out_address[2].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_address_to_slave[3] <= system_0_clock_1_out_address[3].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_address_to_slave[4] <= system_0_clock_1_out_address[4].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_address_to_slave[5] <= system_0_clock_1_out_address[5].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_address_to_slave[6] <= system_0_clock_1_out_address[6].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_address_to_slave[7] <= system_0_clock_1_out_address[7].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_address_to_slave[8] <= system_0_clock_1_out_address[8].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_address_to_slave[9] <= system_0_clock_1_out_address[9].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_address_to_slave[10] <= system_0_clock_1_out_address[10].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_address_to_slave[11] <= system_0_clock_1_out_address[11].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_address_to_slave[12] <= system_0_clock_1_out_address[12].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_address_to_slave[13] <= system_0_clock_1_out_address[13].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_address_to_slave[14] <= system_0_clock_1_out_address[14].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_address_to_slave[15] <= system_0_clock_1_out_address[15].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_address_to_slave[16] <= system_0_clock_1_out_address[16].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_address_to_slave[17] <= system_0_clock_1_out_address[17].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_address_to_slave[18] <= system_0_clock_1_out_address[18].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_address_to_slave[19] <= system_0_clock_1_out_address[19].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_address_to_slave[20] <= system_0_clock_1_out_address[20].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_address_to_slave[21] <= system_0_clock_1_out_address[21].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_address_to_slave[22] <= system_0_clock_1_out_address[22].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_readdata[0] <= sdram_0_s1_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_readdata[1] <= sdram_0_s1_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_readdata[2] <= sdram_0_s1_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_readdata[3] <= sdram_0_s1_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_readdata[4] <= sdram_0_s1_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_readdata[5] <= sdram_0_s1_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_readdata[6] <= sdram_0_s1_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_readdata[7] <= sdram_0_s1_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_readdata[8] <= sdram_0_s1_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_readdata[9] <= sdram_0_s1_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_readdata[10] <= sdram_0_s1_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_readdata[11] <= sdram_0_s1_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_readdata[12] <= sdram_0_s1_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_readdata[13] <= sdram_0_s1_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_readdata[14] <= sdram_0_s1_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_readdata[15] <= sdram_0_s1_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
system_0_clock_1_out_waitrequest <= r_4.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|system_0_clock_1:the_system_0_clock_1
master_clk => master_clk.IN6
master_endofpacket => master_endofpacket.IN1
master_readdata[0] => slave_readdata_p1[0].DATAIN
master_readdata[1] => slave_readdata_p1[1].DATAIN
master_readdata[2] => slave_readdata_p1[2].DATAIN
master_readdata[3] => slave_readdata_p1[3].DATAIN
master_readdata[4] => slave_readdata_p1[4].DATAIN
master_readdata[5] => slave_readdata_p1[5].DATAIN
master_readdata[6] => slave_readdata_p1[6].DATAIN
master_readdata[7] => slave_readdata_p1[7].DATAIN
master_readdata[8] => slave_readdata_p1[8].DATAIN
master_readdata[9] => slave_readdata_p1[9].DATAIN
master_readdata[10] => slave_readdata_p1[10].DATAIN
master_readdata[11] => slave_readdata_p1[11].DATAIN
master_readdata[12] => slave_readdata_p1[12].DATAIN
master_readdata[13] => slave_readdata_p1[13].DATAIN
master_readdata[14] => slave_readdata_p1[14].DATAIN
master_readdata[15] => slave_readdata_p1[15].DATAIN
master_reset_n => master_reset_n.IN6
master_waitrequest => master_waitrequest.IN1
slave_address[0] => slave_address_d1[0].DATAIN
slave_address[1] => slave_address_d1[1].DATAIN
slave_address[2] => slave_address_d1[2].DATAIN
slave_address[3] => slave_address_d1[3].DATAIN
slave_address[4] => slave_address_d1[4].DATAIN
slave_address[5] => slave_address_d1[5].DATAIN
slave_address[6] => slave_address_d1[6].DATAIN
slave_address[7] => slave_address_d1[7].DATAIN
slave_address[8] => slave_address_d1[8].DATAIN
slave_address[9] => slave_address_d1[9].DATAIN
slave_address[10] => slave_address_d1[10].DATAIN
slave_address[11] => slave_address_d1[11].DATAIN
slave_address[12] => slave_address_d1[12].DATAIN
slave_address[13] => slave_address_d1[13].DATAIN
slave_address[14] => slave_address_d1[14].DATAIN
slave_address[15] => slave_address_d1[15].DATAIN
slave_address[16] => slave_address_d1[16].DATAIN
slave_address[17] => slave_address_d1[17].DATAIN
slave_address[18] => slave_address_d1[18].DATAIN
slave_address[19] => slave_address_d1[19].DATAIN
slave_address[20] => slave_address_d1[20].DATAIN
slave_address[21] => slave_address_d1[21].DATAIN
slave_address[22] => slave_address_d1[22].DATAIN
slave_byteenable[0] => slave_byteenable_d1[0].DATAIN
slave_byteenable[1] => slave_byteenable_d1[1].DATAIN
slave_clk => slave_clk.IN6
slave_nativeaddress[0] => slave_nativeaddress_d1[0].DATAIN
slave_nativeaddress[1] => slave_nativeaddress_d1[1].DATAIN
slave_nativeaddress[2] => slave_nativeaddress_d1[2].DATAIN
slave_nativeaddress[3] => slave_nativeaddress_d1[3].DATAIN
slave_nativeaddress[4] => slave_nativeaddress_d1[4].DATAIN
slave_nativeaddress[5] => slave_nativeaddress_d1[5].DATAIN
slave_nativeaddress[6] => slave_nativeaddress_d1[6].DATAIN
slave_nativeaddress[7] => slave_nativeaddress_d1[7].DATAIN
slave_nativeaddress[8] => slave_nativeaddress_d1[8].DATAIN
slave_nativeaddress[9] => slave_nativeaddress_d1[9].DATAIN
slave_nativeaddress[10] => slave_nativeaddress_d1[10].DATAIN
slave_nativeaddress[11] => slave_nativeaddress_d1[11].DATAIN
slave_nativeaddress[12] => slave_nativeaddress_d1[12].DATAIN
slave_nativeaddress[13] => slave_nativeaddress_d1[13].DATAIN
slave_nativeaddress[14] => slave_nativeaddress_d1[14].DATAIN
slave_nativeaddress[15] => slave_nativeaddress_d1[15].DATAIN
slave_nativeaddress[16] => slave_nativeaddress_d1[16].DATAIN
slave_nativeaddress[17] => slave_nativeaddress_d1[17].DATAIN
slave_nativeaddress[18] => slave_nativeaddress_d1[18].DATAIN
slave_nativeaddress[19] => slave_nativeaddress_d1[19].DATAIN
slave_nativeaddress[20] => slave_nativeaddress_d1[20].DATAIN
slave_nativeaddress[21] => slave_nativeaddress_d1[21].DATAIN
slave_read => slave_read.IN1
slave_reset_n => slave_reset_n.IN6
slave_write => slave_write.IN1
slave_writedata[0] => slave_writedata_d1[0].DATAIN
slave_writedata[1] => slave_writedata_d1[1].DATAIN
slave_writedata[2] => slave_writedata_d1[2].DATAIN
slave_writedata[3] => slave_writedata_d1[3].DATAIN
slave_writedata[4] => slave_writedata_d1[4].DATAIN
slave_writedata[5] => slave_writedata_d1[5].DATAIN
slave_writedata[6] => slave_writedata_d1[6].DATAIN
slave_writedata[7] => slave_writedata_d1[7].DATAIN
slave_writedata[8] => slave_writedata_d1[8].DATAIN
slave_writedata[9] => slave_writedata_d1[9].DATAIN
slave_writedata[10] => slave_writedata_d1[10].DATAIN
slave_writedata[11] => slave_writedata_d1[11].DATAIN
slave_writedata[12] => slave_writedata_d1[12].DATAIN
slave_writedata[13] => slave_writedata_d1[13].DATAIN
slave_writedata[14] => slave_writedata_d1[14].DATAIN
slave_writedata[15] => slave_writedata_d1[15].DATAIN
master_address[0] <= master_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[1] <= master_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[2] <= master_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[3] <= master_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[4] <= master_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[5] <= master_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[6] <= master_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[7] <= master_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[8] <= master_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[9] <= master_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[10] <= master_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[11] <= master_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[12] <= master_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[13] <= master_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[14] <= master_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[15] <= master_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[16] <= master_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[17] <= master_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[18] <= master_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[19] <= master_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[20] <= master_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[21] <= master_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[22] <= master_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_byteenable[0] <= master_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_byteenable[1] <= master_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[0] <= master_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[1] <= master_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[2] <= master_nativeaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[3] <= master_nativeaddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[4] <= master_nativeaddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[5] <= master_nativeaddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[6] <= master_nativeaddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[7] <= master_nativeaddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[8] <= master_nativeaddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[9] <= master_nativeaddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[10] <= master_nativeaddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[11] <= master_nativeaddress[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[12] <= master_nativeaddress[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[13] <= master_nativeaddress[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[14] <= master_nativeaddress[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[15] <= master_nativeaddress[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[16] <= master_nativeaddress[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[17] <= master_nativeaddress[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[18] <= master_nativeaddress[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[19] <= master_nativeaddress[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[20] <= master_nativeaddress[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[21] <= master_nativeaddress[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_read <= system_0_clock_1_master_FSM:master_FSM.master_read
master_write <= system_0_clock_1_master_FSM:master_FSM.master_write
master_writedata[0] <= master_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[1] <= master_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[2] <= master_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[3] <= master_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[4] <= master_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[5] <= master_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[6] <= master_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[7] <= master_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[8] <= master_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[9] <= master_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[10] <= master_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[11] <= master_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[12] <= master_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[13] <= master_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[14] <= master_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[15] <= master_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_endofpacket <= system_0_clock_1_bit_pipe:endofpacket_bit_pipe.data_out
slave_readdata[0] <= slave_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[1] <= slave_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[2] <= slave_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[3] <= slave_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[4] <= slave_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[5] <= slave_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[6] <= slave_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[7] <= slave_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[8] <= slave_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[9] <= slave_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[10] <= slave_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[11] <= slave_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[12] <= slave_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[13] <= slave_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[14] <= slave_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[15] <= slave_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= system_0_clock_1_slave_FSM:slave_FSM.slave_waitrequest


|DE2_NET|system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_edge_to_pulse:read_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_edge_to_pulse:write_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_slave_FSM:slave_FSM
master_read_done_token => Selector0.IN1
master_read_done_token => Selector3.IN1
master_read_done_token => Selector1.IN1
master_write_done_token => Selector0.IN2
master_write_done_token => Selector3.IN2
master_write_done_token => Selector2.IN2
slave_clk => slave_write_request~reg0.CLK
slave_clk => slave_read_request~reg0.CLK
slave_clk => slave_state~1.DATAIN
slave_read => next_slave_state.OUTPUTSELECT
slave_read => next_slave_state.OUTPUTSELECT
slave_read => slave_waitrequest.OUTPUTSELECT
slave_read => next_slave_read_request.OUTPUTSELECT
slave_read => next_slave_write_request.OUTPUTSELECT
slave_read => Selector1.IN2
slave_reset_n => slave_read_request~reg0.ACLR
slave_reset_n => slave_write_request~reg0.ACLR
slave_reset_n => slave_state~3.DATAIN
slave_write => next_slave_write_request.OUTPUTSELECT
slave_write => next_slave_state.DATAA
slave_write => slave_waitrequest.DATAA
slave_write => next_slave_state.DATAA
slave_read_request <= slave_read_request~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
slave_write_request <= slave_write_request~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_edge_to_pulse:read_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_edge_to_pulse:write_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_master_FSM:master_FSM
master_clk => master_write~reg0.CLK
master_clk => master_read~reg0.CLK
master_clk => master_write_done~reg0.CLK
master_clk => master_read_done~reg0.CLK
master_clk => master_state~1.DATAIN
master_reset_n => master_read~reg0.ACLR
master_reset_n => master_read_done~reg0.ACLR
master_reset_n => master_write~reg0.ACLR
master_reset_n => master_write_done~reg0.ACLR
master_reset_n => master_state~3.DATAIN
master_waitrequest => Selector1.IN1
master_waitrequest => Selector2.IN2
master_waitrequest => next_master_read_done.OUTPUTSELECT
master_waitrequest => next_master_read.OUTPUTSELECT
master_waitrequest => next_master_write.OUTPUTSELECT
master_waitrequest => next_master_write_done.OUTPUTSELECT
master_waitrequest => Selector0.IN1
slave_read_request_token => next_master_state.OUTPUTSELECT
slave_read_request_token => next_master_write.OUTPUTSELECT
slave_read_request_token => Selector1.IN2
slave_read_request_token => Selector3.IN2
slave_write_request_token => next_master_write.DATAA
slave_write_request_token => next_master_state.DATAA
master_read <= master_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_read_done <= master_read_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_write <= master_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_write_done <= master_write_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_bit_pipe:endofpacket_bit_pipe
clk1 => data_in_d1.CLK
clk2 => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_clk1_n => data_in_d1.ACLR
reset_clk2_n => data_out~reg0.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|timer_0_s1_arbitrator:the_timer_0_s1
clk => d1_timer_0_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => timer_0_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => timer_0_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => timer_0_s1_address[2].DATAIN
cpu_0_data_master_address_to_slave[5] => Equal0.IN4
cpu_0_data_master_address_to_slave[6] => Equal0.IN18
cpu_0_data_master_address_to_slave[7] => Equal0.IN17
cpu_0_data_master_address_to_slave[8] => Equal0.IN16
cpu_0_data_master_address_to_slave[9] => Equal0.IN15
cpu_0_data_master_address_to_slave[10] => Equal0.IN14
cpu_0_data_master_address_to_slave[11] => Equal0.IN13
cpu_0_data_master_address_to_slave[12] => Equal0.IN3
cpu_0_data_master_address_to_slave[13] => Equal0.IN12
cpu_0_data_master_address_to_slave[14] => Equal0.IN11
cpu_0_data_master_address_to_slave[15] => Equal0.IN10
cpu_0_data_master_address_to_slave[16] => Equal0.IN9
cpu_0_data_master_address_to_slave[17] => Equal0.IN8
cpu_0_data_master_address_to_slave[18] => Equal0.IN7
cpu_0_data_master_address_to_slave[19] => Equal0.IN2
cpu_0_data_master_address_to_slave[20] => Equal0.IN6
cpu_0_data_master_address_to_slave[21] => Equal0.IN1
cpu_0_data_master_address_to_slave[22] => Equal0.IN0
cpu_0_data_master_address_to_slave[23] => Equal0.IN5
cpu_0_data_master_read => cpu_0_data_master_requests_timer_0_s1.IN0
cpu_0_data_master_read => timer_0_s1_in_a_read_cycle.IN1
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_timer_0_s1.IN0
cpu_0_data_master_write => cpu_0_data_master_requests_timer_0_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_qualified_request_timer_0_s1.IN1
cpu_0_data_master_write => timer_0_s1_write_n.IN1
cpu_0_data_master_writedata[0] => timer_0_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => timer_0_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => timer_0_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => timer_0_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => timer_0_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => timer_0_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => timer_0_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => timer_0_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => timer_0_s1_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => timer_0_s1_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => timer_0_s1_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => timer_0_s1_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => timer_0_s1_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => timer_0_s1_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => timer_0_s1_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => timer_0_s1_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
reset_n => timer_0_s1_reset_n.DATAIN
reset_n => d1_timer_0_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
timer_0_s1_irq => timer_0_s1_irq_from_sa.DATAIN
timer_0_s1_readdata[0] => timer_0_s1_readdata_from_sa[0].DATAIN
timer_0_s1_readdata[1] => timer_0_s1_readdata_from_sa[1].DATAIN
timer_0_s1_readdata[2] => timer_0_s1_readdata_from_sa[2].DATAIN
timer_0_s1_readdata[3] => timer_0_s1_readdata_from_sa[3].DATAIN
timer_0_s1_readdata[4] => timer_0_s1_readdata_from_sa[4].DATAIN
timer_0_s1_readdata[5] => timer_0_s1_readdata_from_sa[5].DATAIN
timer_0_s1_readdata[6] => timer_0_s1_readdata_from_sa[6].DATAIN
timer_0_s1_readdata[7] => timer_0_s1_readdata_from_sa[7].DATAIN
timer_0_s1_readdata[8] => timer_0_s1_readdata_from_sa[8].DATAIN
timer_0_s1_readdata[9] => timer_0_s1_readdata_from_sa[9].DATAIN
timer_0_s1_readdata[10] => timer_0_s1_readdata_from_sa[10].DATAIN
timer_0_s1_readdata[11] => timer_0_s1_readdata_from_sa[11].DATAIN
timer_0_s1_readdata[12] => timer_0_s1_readdata_from_sa[12].DATAIN
timer_0_s1_readdata[13] => timer_0_s1_readdata_from_sa[13].DATAIN
timer_0_s1_readdata[14] => timer_0_s1_readdata_from_sa[14].DATAIN
timer_0_s1_readdata[15] => timer_0_s1_readdata_from_sa[15].DATAIN
cpu_0_data_master_granted_timer_0_s1 <= cpu_0_data_master_qualified_request_timer_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_timer_0_s1 <= cpu_0_data_master_qualified_request_timer_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_timer_0_s1 <= <GND>
cpu_0_data_master_requests_timer_0_s1 <= cpu_0_data_master_requests_timer_0_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_timer_0_s1_end_xfer <= d1_timer_0_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_address[2] <= cpu_0_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_chipselect <= cpu_0_data_master_qualified_request_timer_0_s1.DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_irq_from_sa <= timer_0_s1_irq.DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[0] <= timer_0_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[1] <= timer_0_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[2] <= timer_0_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[3] <= timer_0_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[4] <= timer_0_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[5] <= timer_0_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[6] <= timer_0_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[7] <= timer_0_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[8] <= timer_0_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[9] <= timer_0_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[10] <= timer_0_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[11] <= timer_0_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[12] <= timer_0_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[13] <= timer_0_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[14] <= timer_0_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[15] <= timer_0_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_write_n <= timer_0_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|timer_0:the_timer_0
address[0] => Equal1.IN30
address[0] => Equal2.IN60
address[0] => Equal3.IN30
address[0] => Equal4.IN60
address[0] => Equal5.IN60
address[0] => Equal6.IN31
address[1] => Equal1.IN60
address[1] => Equal2.IN59
address[1] => Equal3.IN29
address[1] => Equal4.IN29
address[1] => Equal5.IN30
address[1] => Equal6.IN30
address[2] => Equal1.IN29
address[2] => Equal2.IN29
address[2] => Equal3.IN60
address[2] => Equal4.IN59
address[2] => Equal5.IN29
address[2] => Equal6.IN29
chipselect => period_l_wr_strobe.IN0
clk => control_register[0].CLK
clk => control_register[1].CLK
clk => control_register[2].CLK
clk => control_register[3].CLK
clk => counter_snapshot[0].CLK
clk => counter_snapshot[1].CLK
clk => counter_snapshot[2].CLK
clk => counter_snapshot[3].CLK
clk => counter_snapshot[4].CLK
clk => counter_snapshot[5].CLK
clk => counter_snapshot[6].CLK
clk => counter_snapshot[7].CLK
clk => counter_snapshot[8].CLK
clk => counter_snapshot[9].CLK
clk => counter_snapshot[10].CLK
clk => counter_snapshot[11].CLK
clk => counter_snapshot[12].CLK
clk => counter_snapshot[13].CLK
clk => counter_snapshot[14].CLK
clk => counter_snapshot[15].CLK
clk => counter_snapshot[16].CLK
clk => counter_snapshot[17].CLK
clk => counter_snapshot[18].CLK
clk => counter_snapshot[19].CLK
clk => counter_snapshot[20].CLK
clk => counter_snapshot[21].CLK
clk => counter_snapshot[22].CLK
clk => counter_snapshot[23].CLK
clk => counter_snapshot[24].CLK
clk => counter_snapshot[25].CLK
clk => counter_snapshot[26].CLK
clk => counter_snapshot[27].CLK
clk => counter_snapshot[28].CLK
clk => counter_snapshot[29].CLK
clk => counter_snapshot[30].CLK
clk => counter_snapshot[31].CLK
clk => period_h_register[0].CLK
clk => period_h_register[1].CLK
clk => period_h_register[2].CLK
clk => period_h_register[3].CLK
clk => period_h_register[4].CLK
clk => period_h_register[5].CLK
clk => period_h_register[6].CLK
clk => period_h_register[7].CLK
clk => period_h_register[8].CLK
clk => period_h_register[9].CLK
clk => period_h_register[10].CLK
clk => period_h_register[11].CLK
clk => period_h_register[12].CLK
clk => period_h_register[13].CLK
clk => period_h_register[14].CLK
clk => period_h_register[15].CLK
clk => period_l_register[0].CLK
clk => period_l_register[1].CLK
clk => period_l_register[2].CLK
clk => period_l_register[3].CLK
clk => period_l_register[4].CLK
clk => period_l_register[5].CLK
clk => period_l_register[6].CLK
clk => period_l_register[7].CLK
clk => period_l_register[8].CLK
clk => period_l_register[9].CLK
clk => period_l_register[10].CLK
clk => period_l_register[11].CLK
clk => period_l_register[12].CLK
clk => period_l_register[13].CLK
clk => period_l_register[14].CLK
clk => period_l_register[15].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => timeout_occurred.CLK
clk => delayed_unxcounter_is_zeroxx0.CLK
clk => counter_is_running.CLK
clk => force_reload.CLK
clk => internal_counter[0].CLK
clk => internal_counter[1].CLK
clk => internal_counter[2].CLK
clk => internal_counter[3].CLK
clk => internal_counter[4].CLK
clk => internal_counter[5].CLK
clk => internal_counter[6].CLK
clk => internal_counter[7].CLK
clk => internal_counter[8].CLK
clk => internal_counter[9].CLK
clk => internal_counter[10].CLK
clk => internal_counter[11].CLK
clk => internal_counter[12].CLK
clk => internal_counter[13].CLK
clk => internal_counter[14].CLK
clk => internal_counter[15].CLK
clk => internal_counter[16].CLK
clk => internal_counter[17].CLK
clk => internal_counter[18].CLK
clk => internal_counter[19].CLK
clk => internal_counter[20].CLK
clk => internal_counter[21].CLK
clk => internal_counter[22].CLK
clk => internal_counter[23].CLK
clk => internal_counter[24].CLK
clk => internal_counter[25].CLK
clk => internal_counter[26].CLK
clk => internal_counter[27].CLK
clk => internal_counter[28].CLK
clk => internal_counter[29].CLK
clk => internal_counter[30].CLK
clk => internal_counter[31].CLK
reset_n => internal_counter[0].PRESET
reset_n => internal_counter[1].PRESET
reset_n => internal_counter[2].PRESET
reset_n => internal_counter[3].PRESET
reset_n => internal_counter[4].PRESET
reset_n => internal_counter[5].ACLR
reset_n => internal_counter[6].ACLR
reset_n => internal_counter[7].PRESET
reset_n => internal_counter[8].ACLR
reset_n => internal_counter[9].PRESET
reset_n => internal_counter[10].PRESET
reset_n => internal_counter[11].ACLR
reset_n => internal_counter[12].ACLR
reset_n => internal_counter[13].ACLR
reset_n => internal_counter[14].ACLR
reset_n => internal_counter[15].PRESET
reset_n => internal_counter[16].PRESET
reset_n => internal_counter[17].ACLR
reset_n => internal_counter[18].ACLR
reset_n => internal_counter[19].ACLR
reset_n => internal_counter[20].ACLR
reset_n => internal_counter[21].ACLR
reset_n => internal_counter[22].ACLR
reset_n => internal_counter[23].ACLR
reset_n => internal_counter[24].ACLR
reset_n => internal_counter[25].ACLR
reset_n => internal_counter[26].ACLR
reset_n => internal_counter[27].ACLR
reset_n => internal_counter[28].ACLR
reset_n => internal_counter[29].ACLR
reset_n => internal_counter[30].ACLR
reset_n => internal_counter[31].ACLR
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => force_reload.ACLR
reset_n => counter_is_running.ACLR
reset_n => delayed_unxcounter_is_zeroxx0.ACLR
reset_n => timeout_occurred.ACLR
reset_n => period_l_register[0].PRESET
reset_n => period_l_register[1].PRESET
reset_n => period_l_register[2].PRESET
reset_n => period_l_register[3].PRESET
reset_n => period_l_register[4].PRESET
reset_n => period_l_register[5].ACLR
reset_n => period_l_register[6].ACLR
reset_n => period_l_register[7].PRESET
reset_n => period_l_register[8].ACLR
reset_n => period_l_register[9].PRESET
reset_n => period_l_register[10].PRESET
reset_n => period_l_register[11].ACLR
reset_n => period_l_register[12].ACLR
reset_n => period_l_register[13].ACLR
reset_n => period_l_register[14].ACLR
reset_n => period_l_register[15].PRESET
reset_n => period_h_register[0].PRESET
reset_n => period_h_register[1].ACLR
reset_n => period_h_register[2].ACLR
reset_n => period_h_register[3].ACLR
reset_n => period_h_register[4].ACLR
reset_n => period_h_register[5].ACLR
reset_n => period_h_register[6].ACLR
reset_n => period_h_register[7].ACLR
reset_n => period_h_register[8].ACLR
reset_n => period_h_register[9].ACLR
reset_n => period_h_register[10].ACLR
reset_n => period_h_register[11].ACLR
reset_n => period_h_register[12].ACLR
reset_n => period_h_register[13].ACLR
reset_n => period_h_register[14].ACLR
reset_n => period_h_register[15].ACLR
reset_n => control_register[0].ACLR
reset_n => control_register[1].ACLR
reset_n => control_register[2].ACLR
reset_n => control_register[3].ACLR
reset_n => counter_snapshot[0].ACLR
reset_n => counter_snapshot[1].ACLR
reset_n => counter_snapshot[2].ACLR
reset_n => counter_snapshot[3].ACLR
reset_n => counter_snapshot[4].ACLR
reset_n => counter_snapshot[5].ACLR
reset_n => counter_snapshot[6].ACLR
reset_n => counter_snapshot[7].ACLR
reset_n => counter_snapshot[8].ACLR
reset_n => counter_snapshot[9].ACLR
reset_n => counter_snapshot[10].ACLR
reset_n => counter_snapshot[11].ACLR
reset_n => counter_snapshot[12].ACLR
reset_n => counter_snapshot[13].ACLR
reset_n => counter_snapshot[14].ACLR
reset_n => counter_snapshot[15].ACLR
reset_n => counter_snapshot[16].ACLR
reset_n => counter_snapshot[17].ACLR
reset_n => counter_snapshot[18].ACLR
reset_n => counter_snapshot[19].ACLR
reset_n => counter_snapshot[20].ACLR
reset_n => counter_snapshot[21].ACLR
reset_n => counter_snapshot[22].ACLR
reset_n => counter_snapshot[23].ACLR
reset_n => counter_snapshot[24].ACLR
reset_n => counter_snapshot[25].ACLR
reset_n => counter_snapshot[26].ACLR
reset_n => counter_snapshot[27].ACLR
reset_n => counter_snapshot[28].ACLR
reset_n => counter_snapshot[29].ACLR
reset_n => counter_snapshot[30].ACLR
reset_n => counter_snapshot[31].ACLR
write_n => period_l_wr_strobe.IN1
writedata[0] => period_l_register[0].DATAIN
writedata[0] => control_register[0].DATAIN
writedata[0] => period_h_register[0].DATAIN
writedata[1] => period_l_register[1].DATAIN
writedata[1] => period_h_register[1].DATAIN
writedata[1] => control_register[1].DATAIN
writedata[2] => start_strobe.IN1
writedata[2] => period_l_register[2].DATAIN
writedata[2] => period_h_register[2].DATAIN
writedata[2] => control_register[2].DATAIN
writedata[3] => stop_strobe.IN1
writedata[3] => period_l_register[3].DATAIN
writedata[3] => period_h_register[3].DATAIN
writedata[3] => control_register[3].DATAIN
writedata[4] => period_l_register[4].DATAIN
writedata[4] => period_h_register[4].DATAIN
writedata[5] => period_l_register[5].DATAIN
writedata[5] => period_h_register[5].DATAIN
writedata[6] => period_l_register[6].DATAIN
writedata[6] => period_h_register[6].DATAIN
writedata[7] => period_l_register[7].DATAIN
writedata[7] => period_h_register[7].DATAIN
writedata[8] => period_l_register[8].DATAIN
writedata[8] => period_h_register[8].DATAIN
writedata[9] => period_l_register[9].DATAIN
writedata[9] => period_h_register[9].DATAIN
writedata[10] => period_l_register[10].DATAIN
writedata[10] => period_h_register[10].DATAIN
writedata[11] => period_l_register[11].DATAIN
writedata[11] => period_h_register[11].DATAIN
writedata[12] => period_l_register[12].DATAIN
writedata[12] => period_h_register[12].DATAIN
writedata[13] => period_l_register[13].DATAIN
writedata[13] => period_h_register[13].DATAIN
writedata[14] => period_l_register[14].DATAIN
writedata[14] => period_h_register[14].DATAIN
writedata[15] => period_l_register[15].DATAIN
writedata[15] => period_h_register[15].DATAIN
irq <= irq.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|timer_1_s1_arbitrator:the_timer_1_s1
clk => d1_timer_1_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => timer_1_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => timer_1_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => timer_1_s1_address[2].DATAIN
cpu_0_data_master_address_to_slave[5] => Equal0.IN18
cpu_0_data_master_address_to_slave[6] => Equal0.IN4
cpu_0_data_master_address_to_slave[7] => Equal0.IN17
cpu_0_data_master_address_to_slave[8] => Equal0.IN16
cpu_0_data_master_address_to_slave[9] => Equal0.IN15
cpu_0_data_master_address_to_slave[10] => Equal0.IN14
cpu_0_data_master_address_to_slave[11] => Equal0.IN13
cpu_0_data_master_address_to_slave[12] => Equal0.IN3
cpu_0_data_master_address_to_slave[13] => Equal0.IN12
cpu_0_data_master_address_to_slave[14] => Equal0.IN11
cpu_0_data_master_address_to_slave[15] => Equal0.IN10
cpu_0_data_master_address_to_slave[16] => Equal0.IN9
cpu_0_data_master_address_to_slave[17] => Equal0.IN8
cpu_0_data_master_address_to_slave[18] => Equal0.IN7
cpu_0_data_master_address_to_slave[19] => Equal0.IN2
cpu_0_data_master_address_to_slave[20] => Equal0.IN6
cpu_0_data_master_address_to_slave[21] => Equal0.IN1
cpu_0_data_master_address_to_slave[22] => Equal0.IN0
cpu_0_data_master_address_to_slave[23] => Equal0.IN5
cpu_0_data_master_read => cpu_0_data_master_requests_timer_1_s1.IN0
cpu_0_data_master_read => timer_1_s1_in_a_read_cycle.IN1
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_timer_1_s1.IN0
cpu_0_data_master_write => cpu_0_data_master_requests_timer_1_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_qualified_request_timer_1_s1.IN1
cpu_0_data_master_write => timer_1_s1_write_n.IN1
cpu_0_data_master_writedata[0] => timer_1_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => timer_1_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => timer_1_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => timer_1_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => timer_1_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => timer_1_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => timer_1_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => timer_1_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => timer_1_s1_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => timer_1_s1_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => timer_1_s1_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => timer_1_s1_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => timer_1_s1_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => timer_1_s1_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => timer_1_s1_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => timer_1_s1_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
reset_n => timer_1_s1_reset_n.DATAIN
reset_n => d1_timer_1_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
timer_1_s1_irq => timer_1_s1_irq_from_sa.DATAIN
timer_1_s1_readdata[0] => timer_1_s1_readdata_from_sa[0].DATAIN
timer_1_s1_readdata[1] => timer_1_s1_readdata_from_sa[1].DATAIN
timer_1_s1_readdata[2] => timer_1_s1_readdata_from_sa[2].DATAIN
timer_1_s1_readdata[3] => timer_1_s1_readdata_from_sa[3].DATAIN
timer_1_s1_readdata[4] => timer_1_s1_readdata_from_sa[4].DATAIN
timer_1_s1_readdata[5] => timer_1_s1_readdata_from_sa[5].DATAIN
timer_1_s1_readdata[6] => timer_1_s1_readdata_from_sa[6].DATAIN
timer_1_s1_readdata[7] => timer_1_s1_readdata_from_sa[7].DATAIN
timer_1_s1_readdata[8] => timer_1_s1_readdata_from_sa[8].DATAIN
timer_1_s1_readdata[9] => timer_1_s1_readdata_from_sa[9].DATAIN
timer_1_s1_readdata[10] => timer_1_s1_readdata_from_sa[10].DATAIN
timer_1_s1_readdata[11] => timer_1_s1_readdata_from_sa[11].DATAIN
timer_1_s1_readdata[12] => timer_1_s1_readdata_from_sa[12].DATAIN
timer_1_s1_readdata[13] => timer_1_s1_readdata_from_sa[13].DATAIN
timer_1_s1_readdata[14] => timer_1_s1_readdata_from_sa[14].DATAIN
timer_1_s1_readdata[15] => timer_1_s1_readdata_from_sa[15].DATAIN
cpu_0_data_master_granted_timer_1_s1 <= cpu_0_data_master_qualified_request_timer_1_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_timer_1_s1 <= cpu_0_data_master_qualified_request_timer_1_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_timer_1_s1 <= <GND>
cpu_0_data_master_requests_timer_1_s1 <= cpu_0_data_master_requests_timer_1_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_timer_1_s1_end_xfer <= d1_timer_1_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_address[2] <= cpu_0_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_chipselect <= cpu_0_data_master_qualified_request_timer_1_s1.DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_irq_from_sa <= timer_1_s1_irq.DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_readdata_from_sa[0] <= timer_1_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_readdata_from_sa[1] <= timer_1_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_readdata_from_sa[2] <= timer_1_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_readdata_from_sa[3] <= timer_1_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_readdata_from_sa[4] <= timer_1_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_readdata_from_sa[5] <= timer_1_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_readdata_from_sa[6] <= timer_1_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_readdata_from_sa[7] <= timer_1_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_readdata_from_sa[8] <= timer_1_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_readdata_from_sa[9] <= timer_1_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_readdata_from_sa[10] <= timer_1_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_readdata_from_sa[11] <= timer_1_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_readdata_from_sa[12] <= timer_1_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_readdata_from_sa[13] <= timer_1_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_readdata_from_sa[14] <= timer_1_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_readdata_from_sa[15] <= timer_1_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_write_n <= timer_1_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
timer_1_s1_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|timer_1:the_timer_1
address[0] => Equal1.IN30
address[0] => Equal2.IN60
address[0] => Equal3.IN30
address[0] => Equal4.IN60
address[0] => Equal5.IN60
address[0] => Equal6.IN31
address[1] => Equal1.IN60
address[1] => Equal2.IN59
address[1] => Equal3.IN29
address[1] => Equal4.IN29
address[1] => Equal5.IN30
address[1] => Equal6.IN30
address[2] => Equal1.IN29
address[2] => Equal2.IN29
address[2] => Equal3.IN60
address[2] => Equal4.IN59
address[2] => Equal5.IN29
address[2] => Equal6.IN29
chipselect => period_l_wr_strobe.IN0
clk => control_register[0].CLK
clk => control_register[1].CLK
clk => control_register[2].CLK
clk => control_register[3].CLK
clk => counter_snapshot[0].CLK
clk => counter_snapshot[1].CLK
clk => counter_snapshot[2].CLK
clk => counter_snapshot[3].CLK
clk => counter_snapshot[4].CLK
clk => counter_snapshot[5].CLK
clk => counter_snapshot[6].CLK
clk => counter_snapshot[7].CLK
clk => counter_snapshot[8].CLK
clk => counter_snapshot[9].CLK
clk => counter_snapshot[10].CLK
clk => counter_snapshot[11].CLK
clk => counter_snapshot[12].CLK
clk => counter_snapshot[13].CLK
clk => counter_snapshot[14].CLK
clk => counter_snapshot[15].CLK
clk => counter_snapshot[16].CLK
clk => counter_snapshot[17].CLK
clk => counter_snapshot[18].CLK
clk => counter_snapshot[19].CLK
clk => counter_snapshot[20].CLK
clk => counter_snapshot[21].CLK
clk => counter_snapshot[22].CLK
clk => counter_snapshot[23].CLK
clk => counter_snapshot[24].CLK
clk => counter_snapshot[25].CLK
clk => counter_snapshot[26].CLK
clk => counter_snapshot[27].CLK
clk => counter_snapshot[28].CLK
clk => counter_snapshot[29].CLK
clk => counter_snapshot[30].CLK
clk => counter_snapshot[31].CLK
clk => period_h_register[0].CLK
clk => period_h_register[1].CLK
clk => period_h_register[2].CLK
clk => period_h_register[3].CLK
clk => period_h_register[4].CLK
clk => period_h_register[5].CLK
clk => period_h_register[6].CLK
clk => period_h_register[7].CLK
clk => period_h_register[8].CLK
clk => period_h_register[9].CLK
clk => period_h_register[10].CLK
clk => period_h_register[11].CLK
clk => period_h_register[12].CLK
clk => period_h_register[13].CLK
clk => period_h_register[14].CLK
clk => period_h_register[15].CLK
clk => period_l_register[0].CLK
clk => period_l_register[1].CLK
clk => period_l_register[2].CLK
clk => period_l_register[3].CLK
clk => period_l_register[4].CLK
clk => period_l_register[5].CLK
clk => period_l_register[6].CLK
clk => period_l_register[7].CLK
clk => period_l_register[8].CLK
clk => period_l_register[9].CLK
clk => period_l_register[10].CLK
clk => period_l_register[11].CLK
clk => period_l_register[12].CLK
clk => period_l_register[13].CLK
clk => period_l_register[14].CLK
clk => period_l_register[15].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => timeout_occurred.CLK
clk => delayed_unxcounter_is_zeroxx0.CLK
clk => counter_is_running.CLK
clk => force_reload.CLK
clk => internal_counter[0].CLK
clk => internal_counter[1].CLK
clk => internal_counter[2].CLK
clk => internal_counter[3].CLK
clk => internal_counter[4].CLK
clk => internal_counter[5].CLK
clk => internal_counter[6].CLK
clk => internal_counter[7].CLK
clk => internal_counter[8].CLK
clk => internal_counter[9].CLK
clk => internal_counter[10].CLK
clk => internal_counter[11].CLK
clk => internal_counter[12].CLK
clk => internal_counter[13].CLK
clk => internal_counter[14].CLK
clk => internal_counter[15].CLK
clk => internal_counter[16].CLK
clk => internal_counter[17].CLK
clk => internal_counter[18].CLK
clk => internal_counter[19].CLK
clk => internal_counter[20].CLK
clk => internal_counter[21].CLK
clk => internal_counter[22].CLK
clk => internal_counter[23].CLK
clk => internal_counter[24].CLK
clk => internal_counter[25].CLK
clk => internal_counter[26].CLK
clk => internal_counter[27].CLK
clk => internal_counter[28].CLK
clk => internal_counter[29].CLK
clk => internal_counter[30].CLK
clk => internal_counter[31].CLK
reset_n => internal_counter[0].PRESET
reset_n => internal_counter[1].PRESET
reset_n => internal_counter[2].PRESET
reset_n => internal_counter[3].PRESET
reset_n => internal_counter[4].PRESET
reset_n => internal_counter[5].ACLR
reset_n => internal_counter[6].ACLR
reset_n => internal_counter[7].PRESET
reset_n => internal_counter[8].ACLR
reset_n => internal_counter[9].PRESET
reset_n => internal_counter[10].PRESET
reset_n => internal_counter[11].ACLR
reset_n => internal_counter[12].ACLR
reset_n => internal_counter[13].ACLR
reset_n => internal_counter[14].ACLR
reset_n => internal_counter[15].PRESET
reset_n => internal_counter[16].PRESET
reset_n => internal_counter[17].ACLR
reset_n => internal_counter[18].ACLR
reset_n => internal_counter[19].ACLR
reset_n => internal_counter[20].ACLR
reset_n => internal_counter[21].ACLR
reset_n => internal_counter[22].ACLR
reset_n => internal_counter[23].ACLR
reset_n => internal_counter[24].ACLR
reset_n => internal_counter[25].ACLR
reset_n => internal_counter[26].ACLR
reset_n => internal_counter[27].ACLR
reset_n => internal_counter[28].ACLR
reset_n => internal_counter[29].ACLR
reset_n => internal_counter[30].ACLR
reset_n => internal_counter[31].ACLR
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => force_reload.ACLR
reset_n => counter_is_running.ACLR
reset_n => delayed_unxcounter_is_zeroxx0.ACLR
reset_n => timeout_occurred.ACLR
reset_n => period_l_register[0].PRESET
reset_n => period_l_register[1].PRESET
reset_n => period_l_register[2].PRESET
reset_n => period_l_register[3].PRESET
reset_n => period_l_register[4].PRESET
reset_n => period_l_register[5].ACLR
reset_n => period_l_register[6].ACLR
reset_n => period_l_register[7].PRESET
reset_n => period_l_register[8].ACLR
reset_n => period_l_register[9].PRESET
reset_n => period_l_register[10].PRESET
reset_n => period_l_register[11].ACLR
reset_n => period_l_register[12].ACLR
reset_n => period_l_register[13].ACLR
reset_n => period_l_register[14].ACLR
reset_n => period_l_register[15].PRESET
reset_n => period_h_register[0].PRESET
reset_n => period_h_register[1].ACLR
reset_n => period_h_register[2].ACLR
reset_n => period_h_register[3].ACLR
reset_n => period_h_register[4].ACLR
reset_n => period_h_register[5].ACLR
reset_n => period_h_register[6].ACLR
reset_n => period_h_register[7].ACLR
reset_n => period_h_register[8].ACLR
reset_n => period_h_register[9].ACLR
reset_n => period_h_register[10].ACLR
reset_n => period_h_register[11].ACLR
reset_n => period_h_register[12].ACLR
reset_n => period_h_register[13].ACLR
reset_n => period_h_register[14].ACLR
reset_n => period_h_register[15].ACLR
reset_n => control_register[0].ACLR
reset_n => control_register[1].ACLR
reset_n => control_register[2].ACLR
reset_n => control_register[3].ACLR
reset_n => counter_snapshot[0].ACLR
reset_n => counter_snapshot[1].ACLR
reset_n => counter_snapshot[2].ACLR
reset_n => counter_snapshot[3].ACLR
reset_n => counter_snapshot[4].ACLR
reset_n => counter_snapshot[5].ACLR
reset_n => counter_snapshot[6].ACLR
reset_n => counter_snapshot[7].ACLR
reset_n => counter_snapshot[8].ACLR
reset_n => counter_snapshot[9].ACLR
reset_n => counter_snapshot[10].ACLR
reset_n => counter_snapshot[11].ACLR
reset_n => counter_snapshot[12].ACLR
reset_n => counter_snapshot[13].ACLR
reset_n => counter_snapshot[14].ACLR
reset_n => counter_snapshot[15].ACLR
reset_n => counter_snapshot[16].ACLR
reset_n => counter_snapshot[17].ACLR
reset_n => counter_snapshot[18].ACLR
reset_n => counter_snapshot[19].ACLR
reset_n => counter_snapshot[20].ACLR
reset_n => counter_snapshot[21].ACLR
reset_n => counter_snapshot[22].ACLR
reset_n => counter_snapshot[23].ACLR
reset_n => counter_snapshot[24].ACLR
reset_n => counter_snapshot[25].ACLR
reset_n => counter_snapshot[26].ACLR
reset_n => counter_snapshot[27].ACLR
reset_n => counter_snapshot[28].ACLR
reset_n => counter_snapshot[29].ACLR
reset_n => counter_snapshot[30].ACLR
reset_n => counter_snapshot[31].ACLR
write_n => period_l_wr_strobe.IN1
writedata[0] => period_l_register[0].DATAIN
writedata[0] => control_register[0].DATAIN
writedata[0] => period_h_register[0].DATAIN
writedata[1] => period_l_register[1].DATAIN
writedata[1] => period_h_register[1].DATAIN
writedata[1] => control_register[1].DATAIN
writedata[2] => start_strobe.IN1
writedata[2] => period_l_register[2].DATAIN
writedata[2] => period_h_register[2].DATAIN
writedata[2] => control_register[2].DATAIN
writedata[3] => stop_strobe.IN1
writedata[3] => period_l_register[3].DATAIN
writedata[3] => period_h_register[3].DATAIN
writedata[3] => control_register[3].DATAIN
writedata[4] => period_l_register[4].DATAIN
writedata[4] => period_h_register[4].DATAIN
writedata[5] => period_l_register[5].DATAIN
writedata[5] => period_h_register[5].DATAIN
writedata[6] => period_l_register[6].DATAIN
writedata[6] => period_h_register[6].DATAIN
writedata[7] => period_l_register[7].DATAIN
writedata[7] => period_h_register[7].DATAIN
writedata[8] => period_l_register[8].DATAIN
writedata[8] => period_h_register[8].DATAIN
writedata[9] => period_l_register[9].DATAIN
writedata[9] => period_h_register[9].DATAIN
writedata[10] => period_l_register[10].DATAIN
writedata[10] => period_h_register[10].DATAIN
writedata[11] => period_l_register[11].DATAIN
writedata[11] => period_h_register[11].DATAIN
writedata[12] => period_l_register[12].DATAIN
writedata[12] => period_h_register[12].DATAIN
writedata[13] => period_l_register[13].DATAIN
writedata[13] => period_h_register[13].DATAIN
writedata[14] => period_l_register[14].DATAIN
writedata[14] => period_h_register[14].DATAIN
writedata[15] => period_l_register[15].DATAIN
writedata[15] => period_h_register[15].DATAIN
irq <= irq.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave
clk => cfi_flash_0_s1_wait_counter[0].CLK
clk => cfi_flash_0_s1_wait_counter[1].CLK
clk => cfi_flash_0_s1_wait_counter[2].CLK
clk => cfi_flash_0_s1_wait_counter[3].CLK
clk => cfi_flash_0_s1_wait_counter[4].CLK
clk => d1_tri_state_bridge_0_avalon_slave_end_xfer~reg0.CLK
clk => tri_state_bridge_0_address[0]~reg0.CLK
clk => tri_state_bridge_0_address[1]~reg0.CLK
clk => tri_state_bridge_0_address[2]~reg0.CLK
clk => tri_state_bridge_0_address[3]~reg0.CLK
clk => tri_state_bridge_0_address[4]~reg0.CLK
clk => tri_state_bridge_0_address[5]~reg0.CLK
clk => tri_state_bridge_0_address[6]~reg0.CLK
clk => tri_state_bridge_0_address[7]~reg0.CLK
clk => tri_state_bridge_0_address[8]~reg0.CLK
clk => tri_state_bridge_0_address[9]~reg0.CLK
clk => tri_state_bridge_0_address[10]~reg0.CLK
clk => tri_state_bridge_0_address[11]~reg0.CLK
clk => tri_state_bridge_0_address[12]~reg0.CLK
clk => tri_state_bridge_0_address[13]~reg0.CLK
clk => tri_state_bridge_0_address[14]~reg0.CLK
clk => tri_state_bridge_0_address[15]~reg0.CLK
clk => tri_state_bridge_0_address[16]~reg0.CLK
clk => tri_state_bridge_0_address[17]~reg0.CLK
clk => tri_state_bridge_0_address[18]~reg0.CLK
clk => tri_state_bridge_0_address[19]~reg0.CLK
clk => tri_state_bridge_0_address[20]~reg0.CLK
clk => tri_state_bridge_0_address[21]~reg0.CLK
clk => write_n_to_the_cfi_flash_0~reg0.CLK
clk => tri_state_bridge_0_readn~reg0.CLK
clk => tri_state_bridge_0_avalon_slave_reg_firsttransfer.CLK
clk => tri_state_bridge_0_avalon_slave_arb_addend[0].CLK
clk => tri_state_bridge_0_avalon_slave_arb_addend[1].CLK
clk => tri_state_bridge_0_avalon_slave_saved_chosen_master_vector[0].CLK
clk => tri_state_bridge_0_avalon_slave_saved_chosen_master_vector[1].CLK
clk => cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1_shift_register[0].CLK
clk => cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1_shift_register[1].CLK
clk => last_cycle_cpu_0_data_master_granted_slave_cfi_flash_0_s1.CLK
clk => d1_in_a_write_cycle.CLK
clk => d1_outgoing_tri_state_bridge_0_data[0].CLK
clk => d1_outgoing_tri_state_bridge_0_data[1].CLK
clk => d1_outgoing_tri_state_bridge_0_data[2].CLK
clk => d1_outgoing_tri_state_bridge_0_data[3].CLK
clk => d1_outgoing_tri_state_bridge_0_data[4].CLK
clk => d1_outgoing_tri_state_bridge_0_data[5].CLK
clk => d1_outgoing_tri_state_bridge_0_data[6].CLK
clk => d1_outgoing_tri_state_bridge_0_data[7].CLK
clk => incoming_tri_state_bridge_0_data[0]~reg0.CLK
clk => incoming_tri_state_bridge_0_data[1]~reg0.CLK
clk => incoming_tri_state_bridge_0_data[2]~reg0.CLK
clk => incoming_tri_state_bridge_0_data[3]~reg0.CLK
clk => incoming_tri_state_bridge_0_data[4]~reg0.CLK
clk => incoming_tri_state_bridge_0_data[5]~reg0.CLK
clk => incoming_tri_state_bridge_0_data[6]~reg0.CLK
clk => incoming_tri_state_bridge_0_data[7]~reg0.CLK
clk => cpu_0_data_master_read_data_valid_cfi_flash_0_s1_shift_register[0].CLK
clk => cpu_0_data_master_read_data_valid_cfi_flash_0_s1_shift_register[1].CLK
clk => last_cycle_cpu_0_instruction_master_granted_slave_cfi_flash_0_s1.CLK
clk => tri_state_bridge_0_avalon_slave_slavearbiterlockenable.CLK
clk => tri_state_bridge_0_avalon_slave_arb_share_counter[0].CLK
clk => tri_state_bridge_0_avalon_slave_arb_share_counter[1].CLK
clk => tri_state_bridge_0_avalon_slave_arb_share_counter[2].CLK
clk => select_n_to_the_cfi_flash_0~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => p1_tri_state_bridge_0_address[2].DATAB
cpu_0_data_master_address_to_slave[3] => p1_tri_state_bridge_0_address[3].DATAB
cpu_0_data_master_address_to_slave[4] => p1_tri_state_bridge_0_address[4].DATAB
cpu_0_data_master_address_to_slave[5] => p1_tri_state_bridge_0_address[5].DATAB
cpu_0_data_master_address_to_slave[6] => p1_tri_state_bridge_0_address[6].DATAB
cpu_0_data_master_address_to_slave[7] => p1_tri_state_bridge_0_address[7].DATAB
cpu_0_data_master_address_to_slave[8] => p1_tri_state_bridge_0_address[8].DATAB
cpu_0_data_master_address_to_slave[9] => p1_tri_state_bridge_0_address[9].DATAB
cpu_0_data_master_address_to_slave[10] => p1_tri_state_bridge_0_address[10].DATAB
cpu_0_data_master_address_to_slave[11] => p1_tri_state_bridge_0_address[11].DATAB
cpu_0_data_master_address_to_slave[12] => p1_tri_state_bridge_0_address[12].DATAB
cpu_0_data_master_address_to_slave[13] => p1_tri_state_bridge_0_address[13].DATAB
cpu_0_data_master_address_to_slave[14] => p1_tri_state_bridge_0_address[14].DATAB
cpu_0_data_master_address_to_slave[15] => p1_tri_state_bridge_0_address[15].DATAB
cpu_0_data_master_address_to_slave[16] => p1_tri_state_bridge_0_address[16].DATAB
cpu_0_data_master_address_to_slave[17] => p1_tri_state_bridge_0_address[17].DATAB
cpu_0_data_master_address_to_slave[18] => p1_tri_state_bridge_0_address[18].DATAB
cpu_0_data_master_address_to_slave[19] => p1_tri_state_bridge_0_address[19].DATAB
cpu_0_data_master_address_to_slave[20] => p1_tri_state_bridge_0_address[20].DATAB
cpu_0_data_master_address_to_slave[21] => p1_tri_state_bridge_0_address[21].DATAB
cpu_0_data_master_address_to_slave[22] => Equal0.IN1
cpu_0_data_master_address_to_slave[23] => Equal0.IN0
cpu_0_data_master_byteenable[0] => cpu_0_data_master_byteenable_cfi_flash_0_s1.DATAB
cpu_0_data_master_byteenable[1] => cpu_0_data_master_byteenable_cfi_flash_0_s1.DATAB
cpu_0_data_master_byteenable[2] => cpu_0_data_master_byteenable_cfi_flash_0_s1.DATAB
cpu_0_data_master_byteenable[3] => cpu_0_data_master_byteenable_cfi_flash_0_s1.DATAA
cpu_0_data_master_dbs_address[0] => p1_tri_state_bridge_0_address[0].DATAB
cpu_0_data_master_dbs_address[0] => Equal4.IN31
cpu_0_data_master_dbs_address[0] => Equal5.IN0
cpu_0_data_master_dbs_address[0] => Equal6.IN31
cpu_0_data_master_dbs_address[1] => p1_tri_state_bridge_0_address[1].DATAB
cpu_0_data_master_dbs_address[1] => Equal4.IN30
cpu_0_data_master_dbs_address[1] => Equal5.IN31
cpu_0_data_master_dbs_address[1] => Equal6.IN0
cpu_0_data_master_dbs_write_8[0] => d1_outgoing_tri_state_bridge_0_data[0].DATAIN
cpu_0_data_master_dbs_write_8[1] => d1_outgoing_tri_state_bridge_0_data[1].DATAIN
cpu_0_data_master_dbs_write_8[2] => d1_outgoing_tri_state_bridge_0_data[2].DATAIN
cpu_0_data_master_dbs_write_8[3] => d1_outgoing_tri_state_bridge_0_data[3].DATAIN
cpu_0_data_master_dbs_write_8[4] => d1_outgoing_tri_state_bridge_0_data[4].DATAIN
cpu_0_data_master_dbs_write_8[5] => d1_outgoing_tri_state_bridge_0_data[5].DATAIN
cpu_0_data_master_dbs_write_8[6] => d1_outgoing_tri_state_bridge_0_data[6].DATAIN
cpu_0_data_master_dbs_write_8[7] => d1_outgoing_tri_state_bridge_0_data[7].DATAIN
cpu_0_data_master_no_byte_enables_and_last_term => cpu_0_data_master_qualified_request_cfi_flash_0_s1.IN1
cpu_0_data_master_read => cpu_0_data_master_requests_cfi_flash_0_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_cfi_flash_0_s1.IN1
cpu_0_data_master_read => cfi_flash_0_s1_in_a_read_cycle.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_cfi_flash_0_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_qualified_request_cfi_flash_0_s1.IN1
cpu_0_data_master_write => in_a_write_cycle.IN1
cpu_0_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[2] => p1_tri_state_bridge_0_address[2].DATAA
cpu_0_instruction_master_address_to_slave[3] => p1_tri_state_bridge_0_address[3].DATAA
cpu_0_instruction_master_address_to_slave[4] => p1_tri_state_bridge_0_address[4].DATAA
cpu_0_instruction_master_address_to_slave[5] => p1_tri_state_bridge_0_address[5].DATAA
cpu_0_instruction_master_address_to_slave[6] => p1_tri_state_bridge_0_address[6].DATAA
cpu_0_instruction_master_address_to_slave[7] => p1_tri_state_bridge_0_address[7].DATAA
cpu_0_instruction_master_address_to_slave[8] => p1_tri_state_bridge_0_address[8].DATAA
cpu_0_instruction_master_address_to_slave[9] => p1_tri_state_bridge_0_address[9].DATAA
cpu_0_instruction_master_address_to_slave[10] => p1_tri_state_bridge_0_address[10].DATAA
cpu_0_instruction_master_address_to_slave[11] => p1_tri_state_bridge_0_address[11].DATAA
cpu_0_instruction_master_address_to_slave[12] => p1_tri_state_bridge_0_address[12].DATAA
cpu_0_instruction_master_address_to_slave[13] => p1_tri_state_bridge_0_address[13].DATAA
cpu_0_instruction_master_address_to_slave[14] => p1_tri_state_bridge_0_address[14].DATAA
cpu_0_instruction_master_address_to_slave[15] => p1_tri_state_bridge_0_address[15].DATAA
cpu_0_instruction_master_address_to_slave[16] => p1_tri_state_bridge_0_address[16].DATAA
cpu_0_instruction_master_address_to_slave[17] => p1_tri_state_bridge_0_address[17].DATAA
cpu_0_instruction_master_address_to_slave[18] => p1_tri_state_bridge_0_address[18].DATAA
cpu_0_instruction_master_address_to_slave[19] => p1_tri_state_bridge_0_address[19].DATAA
cpu_0_instruction_master_address_to_slave[20] => p1_tri_state_bridge_0_address[20].DATAA
cpu_0_instruction_master_address_to_slave[21] => p1_tri_state_bridge_0_address[21].DATAA
cpu_0_instruction_master_address_to_slave[22] => Equal1.IN1
cpu_0_instruction_master_address_to_slave[23] => Equal1.IN0
cpu_0_instruction_master_dbs_address[0] => p1_tri_state_bridge_0_address[0].DATAA
cpu_0_instruction_master_dbs_address[1] => p1_tri_state_bridge_0_address[1].DATAA
cpu_0_instruction_master_latency_counter[0] => LessThan0.IN4
cpu_0_instruction_master_latency_counter[1] => LessThan0.IN3
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_cfi_flash_0_s1.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_cfi_flash_0_s1.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_qualified_request_cfi_flash_0_s1.IN1
cpu_0_instruction_master_read => cfi_flash_0_s1_in_a_read_cycle.IN1
reset_n => tri_state_bridge_0_address[0]~reg0.ACLR
reset_n => tri_state_bridge_0_address[1]~reg0.ACLR
reset_n => tri_state_bridge_0_address[2]~reg0.ACLR
reset_n => tri_state_bridge_0_address[3]~reg0.ACLR
reset_n => tri_state_bridge_0_address[4]~reg0.ACLR
reset_n => tri_state_bridge_0_address[5]~reg0.ACLR
reset_n => tri_state_bridge_0_address[6]~reg0.ACLR
reset_n => tri_state_bridge_0_address[7]~reg0.ACLR
reset_n => tri_state_bridge_0_address[8]~reg0.ACLR
reset_n => tri_state_bridge_0_address[9]~reg0.ACLR
reset_n => tri_state_bridge_0_address[10]~reg0.ACLR
reset_n => tri_state_bridge_0_address[11]~reg0.ACLR
reset_n => tri_state_bridge_0_address[12]~reg0.ACLR
reset_n => tri_state_bridge_0_address[13]~reg0.ACLR
reset_n => tri_state_bridge_0_address[14]~reg0.ACLR
reset_n => tri_state_bridge_0_address[15]~reg0.ACLR
reset_n => tri_state_bridge_0_address[16]~reg0.ACLR
reset_n => tri_state_bridge_0_address[17]~reg0.ACLR
reset_n => tri_state_bridge_0_address[18]~reg0.ACLR
reset_n => tri_state_bridge_0_address[19]~reg0.ACLR
reset_n => tri_state_bridge_0_address[20]~reg0.ACLR
reset_n => tri_state_bridge_0_address[21]~reg0.ACLR
reset_n => incoming_tri_state_bridge_0_data[0]~reg0.ACLR
reset_n => incoming_tri_state_bridge_0_data[1]~reg0.ACLR
reset_n => incoming_tri_state_bridge_0_data[2]~reg0.ACLR
reset_n => incoming_tri_state_bridge_0_data[3]~reg0.ACLR
reset_n => incoming_tri_state_bridge_0_data[4]~reg0.ACLR
reset_n => incoming_tri_state_bridge_0_data[5]~reg0.ACLR
reset_n => incoming_tri_state_bridge_0_data[6]~reg0.ACLR
reset_n => incoming_tri_state_bridge_0_data[7]~reg0.ACLR
reset_n => cpu_0_data_master_read_data_valid_cfi_flash_0_s1_shift_register[0].ACLR
reset_n => cpu_0_data_master_read_data_valid_cfi_flash_0_s1_shift_register[1].ACLR
reset_n => cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1_shift_register[0].ACLR
reset_n => cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1_shift_register[1].ACLR
reset_n => d1_tri_state_bridge_0_avalon_slave_end_xfer~reg0.PRESET
reset_n => select_n_to_the_cfi_flash_0~reg0.PRESET
reset_n => tri_state_bridge_0_readn~reg0.PRESET
reset_n => write_n_to_the_cfi_flash_0~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => tri_state_bridge_0_avalon_slave_arb_share_counter[0].ACLR
reset_n => tri_state_bridge_0_avalon_slave_arb_share_counter[1].ACLR
reset_n => tri_state_bridge_0_avalon_slave_arb_share_counter[2].ACLR
reset_n => tri_state_bridge_0_avalon_slave_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_0_instruction_master_granted_slave_cfi_flash_0_s1.ACLR
reset_n => d1_outgoing_tri_state_bridge_0_data[0].ACLR
reset_n => d1_outgoing_tri_state_bridge_0_data[1].ACLR
reset_n => d1_outgoing_tri_state_bridge_0_data[2].ACLR
reset_n => d1_outgoing_tri_state_bridge_0_data[3].ACLR
reset_n => d1_outgoing_tri_state_bridge_0_data[4].ACLR
reset_n => d1_outgoing_tri_state_bridge_0_data[5].ACLR
reset_n => d1_outgoing_tri_state_bridge_0_data[6].ACLR
reset_n => d1_outgoing_tri_state_bridge_0_data[7].ACLR
reset_n => d1_in_a_write_cycle.ACLR
reset_n => last_cycle_cpu_0_data_master_granted_slave_cfi_flash_0_s1.ACLR
reset_n => tri_state_bridge_0_avalon_slave_saved_chosen_master_vector[0].ACLR
reset_n => tri_state_bridge_0_avalon_slave_saved_chosen_master_vector[1].ACLR
reset_n => tri_state_bridge_0_avalon_slave_arb_addend[0].PRESET
reset_n => tri_state_bridge_0_avalon_slave_arb_addend[1].ACLR
reset_n => tri_state_bridge_0_avalon_slave_reg_firsttransfer.PRESET
reset_n => cfi_flash_0_s1_wait_counter[0].ACLR
reset_n => cfi_flash_0_s1_wait_counter[1].ACLR
reset_n => cfi_flash_0_s1_wait_counter[2].ACLR
reset_n => cfi_flash_0_s1_wait_counter[3].ACLR
reset_n => cfi_flash_0_s1_wait_counter[4].ACLR
cfi_flash_0_s1_wait_counter_eq_0 <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
cfi_flash_0_s1_wait_counter_eq_1 <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_byteenable_cfi_flash_0_s1 <= cpu_0_data_master_byteenable_cfi_flash_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_cfi_flash_0_s1 <= tri_state_bridge_0_avalon_slave_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_cfi_flash_0_s1 <= cpu_0_data_master_qualified_request_cfi_flash_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_cfi_flash_0_s1 <= cpu_0_data_master_read_data_valid_cfi_flash_0_s1_shift_register[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_cfi_flash_0_s1 <= cpu_0_data_master_requests_cfi_flash_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_granted_cfi_flash_0_s1 <= tri_state_bridge_0_avalon_slave_grant_vector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_qualified_request_cfi_flash_0_s1 <= cpu_0_instruction_master_qualified_request_cfi_flash_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 <= cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1_shift_register[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_requests_cfi_flash_0_s1 <= cpu_0_instruction_master_requests_cfi_flash_0_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_tri_state_bridge_0_avalon_slave_end_xfer <= d1_tri_state_bridge_0_avalon_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_0_data[0] <= incoming_tri_state_bridge_0_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_0_data[1] <= incoming_tri_state_bridge_0_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_0_data[2] <= incoming_tri_state_bridge_0_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_0_data[3] <= incoming_tri_state_bridge_0_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_0_data[4] <= incoming_tri_state_bridge_0_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_0_data[5] <= incoming_tri_state_bridge_0_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_0_data[6] <= incoming_tri_state_bridge_0_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_0_data[7] <= incoming_tri_state_bridge_0_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[0] <= incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[0].DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[1] <= incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[1].DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[2] <= incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[2].DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[3] <= incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[3].DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[4] <= incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[4].DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[5] <= incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[5].DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[6] <= incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[6].DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[7] <= incoming_tri_state_bridge_0_data_with_Xs_converted_to_0[7].DB_MAX_OUTPUT_PORT_TYPE
registered_cpu_0_data_master_read_data_valid_cfi_flash_0_s1 <= cpu_0_data_master_read_data_valid_cfi_flash_0_s1_shift_register[0].DB_MAX_OUTPUT_PORT_TYPE
select_n_to_the_cfi_flash_0 <= select_n_to_the_cfi_flash_0~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_0_address[0] <= tri_state_bridge_0_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_0_address[1] <= tri_state_bridge_0_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_0_address[2] <= tri_state_bridge_0_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_0_address[3] <= tri_state_bridge_0_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_0_address[4] <= tri_state_bridge_0_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_0_address[5] <= tri_state_bridge_0_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_0_address[6] <= tri_state_bridge_0_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_0_address[7] <= tri_state_bridge_0_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_0_address[8] <= tri_state_bridge_0_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_0_address[9] <= tri_state_bridge_0_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_0_address[10] <= tri_state_bridge_0_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_0_address[11] <= tri_state_bridge_0_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_0_address[12] <= tri_state_bridge_0_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_0_address[13] <= tri_state_bridge_0_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_0_address[14] <= tri_state_bridge_0_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_0_address[15] <= tri_state_bridge_0_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_0_address[16] <= tri_state_bridge_0_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_0_address[17] <= tri_state_bridge_0_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_0_address[18] <= tri_state_bridge_0_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_0_address[19] <= tri_state_bridge_0_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_0_address[20] <= tri_state_bridge_0_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_0_address[21] <= tri_state_bridge_0_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_0_data[0] <> tri_state_bridge_0_data[0]
tri_state_bridge_0_data[1] <> tri_state_bridge_0_data[1]
tri_state_bridge_0_data[2] <> tri_state_bridge_0_data[2]
tri_state_bridge_0_data[3] <> tri_state_bridge_0_data[3]
tri_state_bridge_0_data[4] <> tri_state_bridge_0_data[4]
tri_state_bridge_0_data[5] <> tri_state_bridge_0_data[5]
tri_state_bridge_0_data[6] <> tri_state_bridge_0_data[6]
tri_state_bridge_0_data[7] <> tri_state_bridge_0_data[7]
tri_state_bridge_0_readn <= tri_state_bridge_0_readn~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_n_to_the_cfi_flash_0 <= write_n_to_the_cfi_flash_0~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|uart_0_s1_arbitrator:the_uart_0_s1
clk => d1_uart_0_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => uart_0_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => uart_0_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => uart_0_s1_address[2].DATAIN
cpu_0_data_master_address_to_slave[5] => Equal0.IN18
cpu_0_data_master_address_to_slave[6] => Equal0.IN17
cpu_0_data_master_address_to_slave[7] => Equal0.IN16
cpu_0_data_master_address_to_slave[8] => Equal0.IN15
cpu_0_data_master_address_to_slave[9] => Equal0.IN14
cpu_0_data_master_address_to_slave[10] => Equal0.IN13
cpu_0_data_master_address_to_slave[11] => Equal0.IN12
cpu_0_data_master_address_to_slave[12] => Equal0.IN3
cpu_0_data_master_address_to_slave[13] => Equal0.IN11
cpu_0_data_master_address_to_slave[14] => Equal0.IN10
cpu_0_data_master_address_to_slave[15] => Equal0.IN9
cpu_0_data_master_address_to_slave[16] => Equal0.IN8
cpu_0_data_master_address_to_slave[17] => Equal0.IN7
cpu_0_data_master_address_to_slave[18] => Equal0.IN6
cpu_0_data_master_address_to_slave[19] => Equal0.IN2
cpu_0_data_master_address_to_slave[20] => Equal0.IN5
cpu_0_data_master_address_to_slave[21] => Equal0.IN1
cpu_0_data_master_address_to_slave[22] => Equal0.IN0
cpu_0_data_master_address_to_slave[23] => Equal0.IN4
cpu_0_data_master_read => cpu_0_data_master_requests_uart_0_s1.IN0
cpu_0_data_master_read => uart_0_s1_in_a_read_cycle.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_uart_0_s1.IN1
cpu_0_data_master_write => uart_0_s1_in_a_write_cycle.IN1
cpu_0_data_master_writedata[0] => uart_0_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => uart_0_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => uart_0_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => uart_0_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => uart_0_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => uart_0_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => uart_0_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => uart_0_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => uart_0_s1_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => uart_0_s1_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => uart_0_s1_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => uart_0_s1_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => uart_0_s1_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => uart_0_s1_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => uart_0_s1_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => uart_0_s1_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
reset_n => uart_0_s1_reset_n.DATAIN
reset_n => d1_uart_0_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
uart_0_s1_dataavailable => uart_0_s1_dataavailable_from_sa.DATAIN
uart_0_s1_irq => uart_0_s1_irq_from_sa.DATAIN
uart_0_s1_readdata[0] => uart_0_s1_readdata_from_sa[0].DATAIN
uart_0_s1_readdata[1] => uart_0_s1_readdata_from_sa[1].DATAIN
uart_0_s1_readdata[2] => uart_0_s1_readdata_from_sa[2].DATAIN
uart_0_s1_readdata[3] => uart_0_s1_readdata_from_sa[3].DATAIN
uart_0_s1_readdata[4] => uart_0_s1_readdata_from_sa[4].DATAIN
uart_0_s1_readdata[5] => uart_0_s1_readdata_from_sa[5].DATAIN
uart_0_s1_readdata[6] => uart_0_s1_readdata_from_sa[6].DATAIN
uart_0_s1_readdata[7] => uart_0_s1_readdata_from_sa[7].DATAIN
uart_0_s1_readdata[8] => uart_0_s1_readdata_from_sa[8].DATAIN
uart_0_s1_readdata[9] => uart_0_s1_readdata_from_sa[9].DATAIN
uart_0_s1_readdata[10] => uart_0_s1_readdata_from_sa[10].DATAIN
uart_0_s1_readdata[11] => uart_0_s1_readdata_from_sa[11].DATAIN
uart_0_s1_readdata[12] => uart_0_s1_readdata_from_sa[12].DATAIN
uart_0_s1_readdata[13] => uart_0_s1_readdata_from_sa[13].DATAIN
uart_0_s1_readdata[14] => uart_0_s1_readdata_from_sa[14].DATAIN
uart_0_s1_readdata[15] => uart_0_s1_readdata_from_sa[15].DATAIN
uart_0_s1_readyfordata => uart_0_s1_readyfordata_from_sa.DATAIN
cpu_0_data_master_granted_uart_0_s1 <= cpu_0_data_master_requests_uart_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_uart_0_s1 <= cpu_0_data_master_requests_uart_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_uart_0_s1 <= <GND>
cpu_0_data_master_requests_uart_0_s1 <= cpu_0_data_master_requests_uart_0_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_uart_0_s1_end_xfer <= d1_uart_0_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_address[2] <= cpu_0_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_begintransfer <= uart_0_s1_begins_xfer.DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_chipselect <= cpu_0_data_master_requests_uart_0_s1.DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_dataavailable_from_sa <= uart_0_s1_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_irq_from_sa <= uart_0_s1_irq.DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_read_n <= uart_0_s1_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readdata_from_sa[0] <= uart_0_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readdata_from_sa[1] <= uart_0_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readdata_from_sa[2] <= uart_0_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readdata_from_sa[3] <= uart_0_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readdata_from_sa[4] <= uart_0_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readdata_from_sa[5] <= uart_0_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readdata_from_sa[6] <= uart_0_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readdata_from_sa[7] <= uart_0_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readdata_from_sa[8] <= uart_0_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readdata_from_sa[9] <= uart_0_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readdata_from_sa[10] <= uart_0_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readdata_from_sa[11] <= uart_0_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readdata_from_sa[12] <= uart_0_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readdata_from_sa[13] <= uart_0_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readdata_from_sa[14] <= uart_0_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readdata_from_sa[15] <= uart_0_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readyfordata_from_sa <= uart_0_s1_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_write_n <= uart_0_s1_in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|uart_0:the_uart_0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
begintransfer => begintransfer.IN2
chipselect => chipselect.IN1
clk => clk.IN3
read_n => read_n.IN1
reset_n => reset_n.IN3
rxd => rxd.IN1
write_n => write_n.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
dataavailable <= uart_0_regs:the_uart_0_regs.dataavailable
irq <= uart_0_regs:the_uart_0_regs.irq
readdata[0] <= uart_0_regs:the_uart_0_regs.readdata
readdata[1] <= uart_0_regs:the_uart_0_regs.readdata
readdata[2] <= uart_0_regs:the_uart_0_regs.readdata
readdata[3] <= uart_0_regs:the_uart_0_regs.readdata
readdata[4] <= uart_0_regs:the_uart_0_regs.readdata
readdata[5] <= uart_0_regs:the_uart_0_regs.readdata
readdata[6] <= uart_0_regs:the_uart_0_regs.readdata
readdata[7] <= uart_0_regs:the_uart_0_regs.readdata
readdata[8] <= uart_0_regs:the_uart_0_regs.readdata
readdata[9] <= uart_0_regs:the_uart_0_regs.readdata
readdata[10] <= uart_0_regs:the_uart_0_regs.readdata
readdata[11] <= uart_0_regs:the_uart_0_regs.readdata
readdata[12] <= uart_0_regs:the_uart_0_regs.readdata
readdata[13] <= uart_0_regs:the_uart_0_regs.readdata
readdata[14] <= uart_0_regs:the_uart_0_regs.readdata
readdata[15] <= uart_0_regs:the_uart_0_regs.readdata
readyfordata <= uart_0_regs:the_uart_0_regs.readyfordata
txd <= uart_0_tx:the_uart_0_tx.txd


|DE2_NET|system_0:u0|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx
baud_divisor[0] => baud_rate_counter.DATAB
baud_divisor[1] => baud_rate_counter.DATAB
baud_divisor[2] => baud_rate_counter.DATAB
baud_divisor[3] => baud_rate_counter.DATAB
baud_divisor[4] => baud_rate_counter.DATAB
baud_divisor[5] => baud_rate_counter.DATAB
baud_divisor[6] => baud_rate_counter.DATAB
baud_divisor[7] => baud_rate_counter.DATAB
baud_divisor[8] => baud_rate_counter.DATAB
baud_divisor[9] => baud_rate_counter.DATAB
begintransfer => tx_wr_strobe_onset.IN0
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9].CLK
clk => txd~reg0.CLK
clk => pre_txd.CLK
clk => baud_clk_en.CLK
clk => baud_rate_counter[0].CLK
clk => baud_rate_counter[1].CLK
clk => baud_rate_counter[2].CLK
clk => baud_rate_counter[3].CLK
clk => baud_rate_counter[4].CLK
clk => baud_rate_counter[5].CLK
clk => baud_rate_counter[6].CLK
clk => baud_rate_counter[7].CLK
clk => baud_rate_counter[8].CLK
clk => baud_rate_counter[9].CLK
clk => tx_shift_empty~reg0.CLK
clk => tx_overrun~reg0.CLK
clk => tx_ready~reg0.CLK
clk => do_load_shifter.CLK
clk_en => do_load_shifter.ENA
clk_en => tx_ready~reg0.ENA
clk_en => tx_overrun~reg0.ENA
clk_en => tx_shift_empty~reg0.ENA
clk_en => baud_rate_counter[9].ENA
clk_en => baud_rate_counter[8].ENA
clk_en => baud_rate_counter[7].ENA
clk_en => baud_rate_counter[6].ENA
clk_en => baud_rate_counter[5].ENA
clk_en => baud_rate_counter[4].ENA
clk_en => baud_rate_counter[3].ENA
clk_en => baud_rate_counter[2].ENA
clk_en => baud_rate_counter[1].ENA
clk_en => baud_rate_counter[0].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0].ENA
clk_en => baud_clk_en.ENA
clk_en => txd~reg0.ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1].ENA
do_force_break => txd.IN1
reset_n => baud_rate_counter[0].ACLR
reset_n => baud_rate_counter[1].ACLR
reset_n => baud_rate_counter[2].ACLR
reset_n => baud_rate_counter[3].ACLR
reset_n => baud_rate_counter[4].ACLR
reset_n => baud_rate_counter[5].ACLR
reset_n => baud_rate_counter[6].ACLR
reset_n => baud_rate_counter[7].ACLR
reset_n => baud_rate_counter[8].ACLR
reset_n => baud_rate_counter[9].ACLR
reset_n => tx_overrun~reg0.ACLR
reset_n => tx_ready~reg0.PRESET
reset_n => tx_shift_empty~reg0.PRESET
reset_n => txd~reg0.PRESET
reset_n => do_load_shifter.ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9].ACLR
reset_n => baud_clk_en.ACLR
reset_n => pre_txd.PRESET
status_wr_strobe => tx_overrun.OUTPUTSELECT
tx_data[0] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1].DATAB
tx_data[1] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2].DATAB
tx_data[2] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3].DATAB
tx_data[3] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4].DATAB
tx_data[4] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5].DATAB
tx_data[5] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6].DATAB
tx_data[6] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7].DATAB
tx_data[7] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8].DATAB
tx_wr_strobe => tx_wr_strobe_onset.IN1
tx_overrun <= tx_overrun~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_ready <= tx_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_shift_empty <= tx_shift_empty~reg0.DB_MAX_OUTPUT_PORT_TYPE
txd <= txd~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx
baud_divisor[0] => baud_divisor[0].IN1
baud_divisor[1] => baud_divisor[1].IN1
baud_divisor[2] => baud_divisor[2].IN1
baud_divisor[3] => baud_divisor[3].IN1
baud_divisor[4] => baud_divisor[4].IN1
baud_divisor[5] => baud_divisor[5].IN1
baud_divisor[6] => baud_divisor[6].IN1
baud_divisor[7] => baud_divisor[7].IN1
baud_divisor[8] => baud_divisor[8].IN1
baud_divisor[9] => baud_divisor[9].IN1
begintransfer => rx_rd_strobe_onset.IN0
clk => clk.IN2
clk_en => clk_en.IN1
reset_n => reset_n.IN2
rx_rd_strobe => rx_rd_strobe_onset.IN1
rxd => rxd.IN1
status_wr_strobe => framing_error.OUTPUTSELECT
status_wr_strobe => break_detect.OUTPUTSELECT
status_wr_strobe => rx_overrun.OUTPUTSELECT
break_detect <= break_detect~reg0.DB_MAX_OUTPUT_PORT_TYPE
framing_error <= framing_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
parity_error <= <GND>
rx_char_ready <= rx_char_ready.DB_MAX_OUTPUT_PORT_TYPE
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_overrun <= rx_overrun~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|uart_0_rx_stimulus_source:the_uart_0_rx_stimulus_source
baud_divisor[0] => ~NO_FANOUT~
baud_divisor[1] => ~NO_FANOUT~
baud_divisor[2] => ~NO_FANOUT~
baud_divisor[3] => ~NO_FANOUT~
baud_divisor[4] => ~NO_FANOUT~
baud_divisor[5] => ~NO_FANOUT~
baud_divisor[6] => ~NO_FANOUT~
baud_divisor[7] => ~NO_FANOUT~
baud_divisor[8] => ~NO_FANOUT~
baud_divisor[9] => ~NO_FANOUT~
clk => ~NO_FANOUT~
clk_en => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
rx_char_ready => ~NO_FANOUT~
rxd => source_rxd.DATAIN
source_rxd <= rxd.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs
address[0] => Equal0.IN2
address[0] => Equal1.IN2
address[0] => Equal2.IN2
address[0] => Equal3.IN1
address[1] => Equal0.IN1
address[1] => Equal1.IN1
address[1] => Equal2.IN1
address[1] => Equal3.IN2
address[2] => Equal0.IN0
address[2] => Equal1.IN0
address[2] => Equal2.IN0
address[2] => Equal3.IN0
break_detect => status_reg[8].IN1
break_detect => qualified_irq.IN1
break_detect => selected_read_data.IN1
chipselect => rx_rd_strobe.IN0
chipselect => control_wr_strobe.IN0
clk => d1_tx_ready.CLK
clk => d1_rx_char_ready.CLK
clk => control_reg[0].CLK
clk => control_reg[1].CLK
clk => control_reg[2].CLK
clk => control_reg[3].CLK
clk => control_reg[4].CLK
clk => control_reg[5].CLK
clk => control_reg[6].CLK
clk => control_reg[7].CLK
clk => control_reg[8].CLK
clk => control_reg[9].CLK
clk => tx_data[0]~reg0.CLK
clk => tx_data[1]~reg0.CLK
clk => tx_data[2]~reg0.CLK
clk => tx_data[3]~reg0.CLK
clk => tx_data[4]~reg0.CLK
clk => tx_data[5]~reg0.CLK
clk => tx_data[6]~reg0.CLK
clk => tx_data[7]~reg0.CLK
clk => irq~reg0.CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk_en => readdata[15]~reg0.ENA
clk_en => readdata[14]~reg0.ENA
clk_en => readdata[13]~reg0.ENA
clk_en => readdata[12]~reg0.ENA
clk_en => readdata[11]~reg0.ENA
clk_en => readdata[10]~reg0.ENA
clk_en => readdata[9]~reg0.ENA
clk_en => readdata[8]~reg0.ENA
clk_en => readdata[7]~reg0.ENA
clk_en => readdata[6]~reg0.ENA
clk_en => readdata[5]~reg0.ENA
clk_en => readdata[4]~reg0.ENA
clk_en => readdata[3]~reg0.ENA
clk_en => readdata[2]~reg0.ENA
clk_en => readdata[1]~reg0.ENA
clk_en => readdata[0]~reg0.ENA
clk_en => irq~reg0.ENA
clk_en => d1_rx_char_ready.ENA
clk_en => d1_tx_ready.ENA
framing_error => any_error.IN1
framing_error => qualified_irq.IN1
framing_error => selected_read_data.IN1
parity_error => any_error.IN1
parity_error => qualified_irq.IN1
parity_error => selected_read_data.IN1
read_n => rx_rd_strobe.IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => control_reg[0].ACLR
reset_n => control_reg[1].ACLR
reset_n => control_reg[2].ACLR
reset_n => control_reg[3].ACLR
reset_n => control_reg[4].ACLR
reset_n => control_reg[5].ACLR
reset_n => control_reg[6].ACLR
reset_n => control_reg[7].ACLR
reset_n => control_reg[8].ACLR
reset_n => control_reg[9].ACLR
reset_n => d1_rx_char_ready.ACLR
reset_n => irq~reg0.ACLR
reset_n => d1_tx_ready.ACLR
reset_n => tx_data[0]~reg0.ACLR
reset_n => tx_data[1]~reg0.ACLR
reset_n => tx_data[2]~reg0.ACLR
reset_n => tx_data[3]~reg0.ACLR
reset_n => tx_data[4]~reg0.ACLR
reset_n => tx_data[5]~reg0.ACLR
reset_n => tx_data[6]~reg0.ACLR
reset_n => tx_data[7]~reg0.ACLR
rx_char_ready => qualified_irq.IN1
rx_char_ready => selected_read_data.IN1
rx_char_ready => d1_rx_char_ready.DATAIN
rx_data[0] => selected_read_data.IN1
rx_data[1] => selected_read_data.IN1
rx_data[2] => selected_read_data.IN1
rx_data[3] => selected_read_data.IN1
rx_data[4] => selected_read_data.IN1
rx_data[5] => selected_read_data.IN1
rx_data[6] => selected_read_data.IN1
rx_data[7] => selected_read_data.IN1
rx_overrun => any_error.IN0
rx_overrun => qualified_irq.IN1
rx_overrun => selected_read_data.IN1
tx_overrun => any_error.IN1
tx_overrun => qualified_irq.IN1
tx_overrun => selected_read_data.IN1
tx_ready => qualified_irq.IN1
tx_ready => selected_read_data.IN1
tx_ready => d1_tx_ready.DATAIN
tx_shift_empty => selected_read_data.IN1
tx_shift_empty => qualified_irq.IN1
write_n => control_wr_strobe.IN1
writedata[0] => tx_data[0]~reg0.DATAIN
writedata[0] => control_reg[0].DATAIN
writedata[1] => tx_data[1]~reg0.DATAIN
writedata[1] => control_reg[1].DATAIN
writedata[2] => tx_data[2]~reg0.DATAIN
writedata[2] => control_reg[2].DATAIN
writedata[3] => tx_data[3]~reg0.DATAIN
writedata[3] => control_reg[3].DATAIN
writedata[4] => tx_data[4]~reg0.DATAIN
writedata[4] => control_reg[4].DATAIN
writedata[5] => tx_data[5]~reg0.DATAIN
writedata[5] => control_reg[5].DATAIN
writedata[6] => tx_data[6]~reg0.DATAIN
writedata[6] => control_reg[6].DATAIN
writedata[7] => tx_data[7]~reg0.DATAIN
writedata[7] => control_reg[7].DATAIN
writedata[8] => control_reg[8].DATAIN
writedata[9] => control_reg[9].DATAIN
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
baud_divisor[0] <= <GND>
baud_divisor[1] <= <GND>
baud_divisor[2] <= <VCC>
baud_divisor[3] <= <GND>
baud_divisor[4] <= <GND>
baud_divisor[5] <= <VCC>
baud_divisor[6] <= <VCC>
baud_divisor[7] <= <GND>
baud_divisor[8] <= <VCC>
baud_divisor[9] <= <VCC>
dataavailable <= d1_rx_char_ready.DB_MAX_OUTPUT_PORT_TYPE
do_force_break <= control_reg[9].DB_MAX_OUTPUT_PORT_TYPE
irq <= irq~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= d1_tx_ready.DB_MAX_OUTPUT_PORT_TYPE
rx_rd_strobe <= rx_rd_strobe.DB_MAX_OUTPUT_PORT_TYPE
status_wr_strobe <= status_wr_strobe.DB_MAX_OUTPUT_PORT_TYPE
tx_data[0] <= tx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[1] <= tx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[2] <= tx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[3] <= tx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[4] <= tx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[5] <= tx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[6] <= tx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[7] <= tx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_wr_strobe <= tx_wr_strobe.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|system_0_reset_clk_domain_synch_module:system_0_reset_clk_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|system_0:u0|system_0_reset_clk_50_domain_synch_module:system_0_reset_clk_50_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_NET|I2C_AV_Config:u1
iCLK => mI2C_CLK_DIV[0].CLK
iCLK => mI2C_CLK_DIV[1].CLK
iCLK => mI2C_CLK_DIV[2].CLK
iCLK => mI2C_CLK_DIV[3].CLK
iCLK => mI2C_CLK_DIV[4].CLK
iCLK => mI2C_CLK_DIV[5].CLK
iCLK => mI2C_CLK_DIV[6].CLK
iCLK => mI2C_CLK_DIV[7].CLK
iCLK => mI2C_CLK_DIV[8].CLK
iCLK => mI2C_CLK_DIV[9].CLK
iCLK => mI2C_CLK_DIV[10].CLK
iCLK => mI2C_CLK_DIV[11].CLK
iCLK => mI2C_CLK_DIV[12].CLK
iCLK => mI2C_CLK_DIV[13].CLK
iCLK => mI2C_CLK_DIV[14].CLK
iCLK => mI2C_CLK_DIV[15].CLK
iCLK => mI2C_CTRL_CLK.CLK
iRST_N => iRST_N.IN1
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT


|DE2_NET|I2C_AV_Config:u1|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO~reg0.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0]~reg0.CLK
CLOCK => SD_COUNTER[1]~reg0.CLK
CLOCK => SD_COUNTER[2]~reg0.CLK
CLOCK => SD_COUNTER[3]~reg0.CLK
CLOCK => SD_COUNTER[4]~reg0.CLK
CLOCK => SD_COUNTER[5]~reg0.CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO~reg0.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0]~reg0.PRESET
RESET => SD_COUNTER[1]~reg0.PRESET
RESET => SD_COUNTER[2]~reg0.PRESET
RESET => SD_COUNTER[3]~reg0.PRESET
RESET => SD_COUNTER[4]~reg0.PRESET
RESET => SD_COUNTER[5]~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA
SD_COUNTER[0] <= SD_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[1] <= SD_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[2] <= SD_COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[3] <= SD_COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[4] <= SD_COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[5] <= SD_COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO <= SDO~reg0.DB_MAX_OUTPUT_PORT_TYPE


