Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Aug 30 14:18:23 2019
| Host         : mahanadi running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file assign4_timing_summary_routed.rpt -rpx assign4_timing_summary_routed.rpx
| Design       : assign4
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.404        0.000                      0                   16        0.213        0.000                      0                   16        4.500        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.404        0.000                      0                   16        0.213        0.000                      0                   16        4.500        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.404ns  (required time - arrival time)
  Source:                 XLXI_18/XLXI_66/q_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XLXI_18/XLXI_80/q_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.572ns  (logic 2.936ns (34.249%)  route 5.636ns (65.751%))
  Logic Levels:           15  (LUT2=15)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.618     5.139    XLXI_18/XLXI_66/CLK_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  XLXI_18/XLXI_66/q_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  XLXI_18/XLXI_66/q_tmp_reg/Q
                         net (fo=2, routed)           0.353     5.948    XLXI_18/XLXN_118
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.072 r  XLXI_18/XLXI_83/O
                         net (fo=2, routed)           0.160     6.232    XLXI_18/XLXN_121
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.356 r  XLXI_18/XLXI_84/O
                         net (fo=2, routed)           0.300     6.655    XLXI_18/XLXN_122
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.779 r  XLXI_18/XLXI_85/O
                         net (fo=2, routed)           0.553     7.332    XLXI_18/XLXN_126
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     7.456 r  XLXI_18/XLXI_86/O
                         net (fo=2, routed)           0.420     7.877    XLXI_18/XLXN_128
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.118     7.995 r  XLXI_18/XLXI_87/O
                         net (fo=2, routed)           0.456     8.450    XLXI_18/XLXN_131
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.326     8.776 r  XLXI_18/XLXI_88/O
                         net (fo=2, routed)           0.303     9.079    XLXI_18/XLXN_135
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.203 r  XLXI_18/XLXI_89/O
                         net (fo=2, routed)           0.303     9.507    XLXI_18/XLXN_137
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.631 r  XLXI_18/XLXI_90/O
                         net (fo=2, routed)           0.418    10.049    XLXI_18/XLXN_140
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.116    10.165 r  XLXI_18/XLXI_91/O
                         net (fo=2, routed)           0.737    10.902    XLXI_18/XLXN_144
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.354    11.256 r  XLXI_18/XLXI_92/O
                         net (fo=2, routed)           0.358    11.614    XLXI_18/XLXN_147
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.326    11.940 r  XLXI_18/XLXI_93/O
                         net (fo=2, routed)           0.507    12.447    XLXI_18/XLXN_149
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.124    12.571 r  XLXI_18/XLXI_94/O
                         net (fo=2, routed)           0.300    12.871    XLXI_18/XLXN_152
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.124    12.995 r  XLXI_18/XLXI_95/O
                         net (fo=2, routed)           0.311    13.306    XLXI_18/XLXN_154
    SLICE_X62Y22         LUT2 (Prop_lut2_I1_O)        0.124    13.430 r  XLXI_18/XLXI_96/O
                         net (fo=1, routed)           0.158    13.588    XLXI_18/XLXI_80/XLXN_156
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124    13.712 r  XLXI_18/XLXI_80/q_tmp_i_1__0/O
                         net (fo=1, routed)           0.000    13.712    XLXI_18/XLXI_80/q_tmp_i_1__0_n_0
    SLICE_X62Y22         FDRE                                         r  XLXI_18/XLXI_80/q_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.505    14.846    XLXI_18/XLXI_80/CLK_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  XLXI_18/XLXI_80/q_tmp_reg/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y22         FDRE (Setup_fdre_C_D)        0.031    15.116    XLXI_18/XLXI_80/q_tmp_reg
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -13.712    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.636ns  (required time - arrival time)
  Source:                 XLXI_18/XLXI_66/q_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XLXI_18/XLXI_79/q_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.340ns  (logic 2.812ns (33.719%)  route 5.528ns (66.281%))
  Logic Levels:           14  (LUT2=14)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.618     5.139    XLXI_18/XLXI_66/CLK_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  XLXI_18/XLXI_66/q_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  XLXI_18/XLXI_66/q_tmp_reg/Q
                         net (fo=2, routed)           0.353     5.948    XLXI_18/XLXN_118
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.072 r  XLXI_18/XLXI_83/O
                         net (fo=2, routed)           0.160     6.232    XLXI_18/XLXN_121
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.356 r  XLXI_18/XLXI_84/O
                         net (fo=2, routed)           0.300     6.655    XLXI_18/XLXN_122
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.779 r  XLXI_18/XLXI_85/O
                         net (fo=2, routed)           0.553     7.332    XLXI_18/XLXN_126
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     7.456 r  XLXI_18/XLXI_86/O
                         net (fo=2, routed)           0.420     7.877    XLXI_18/XLXN_128
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.118     7.995 r  XLXI_18/XLXI_87/O
                         net (fo=2, routed)           0.456     8.450    XLXI_18/XLXN_131
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.326     8.776 r  XLXI_18/XLXI_88/O
                         net (fo=2, routed)           0.303     9.079    XLXI_18/XLXN_135
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.203 r  XLXI_18/XLXI_89/O
                         net (fo=2, routed)           0.303     9.507    XLXI_18/XLXN_137
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.631 r  XLXI_18/XLXI_90/O
                         net (fo=2, routed)           0.418    10.049    XLXI_18/XLXN_140
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.116    10.165 r  XLXI_18/XLXI_91/O
                         net (fo=2, routed)           0.737    10.902    XLXI_18/XLXN_144
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.354    11.256 r  XLXI_18/XLXI_92/O
                         net (fo=2, routed)           0.358    11.614    XLXI_18/XLXN_147
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.326    11.940 r  XLXI_18/XLXI_93/O
                         net (fo=2, routed)           0.507    12.447    XLXI_18/XLXN_149
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.124    12.571 r  XLXI_18/XLXI_94/O
                         net (fo=2, routed)           0.300    12.871    XLXI_18/XLXN_152
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.124    12.995 r  XLXI_18/XLXI_95/O
                         net (fo=2, routed)           0.360    13.355    XLXI_18/XLXI_79/XLXN_154
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.124    13.479 r  XLXI_18/XLXI_79/q_tmp_i_1__1/O
                         net (fo=1, routed)           0.000    13.479    XLXI_18/XLXI_79/q_tmp_i_1__1_n_0
    SLICE_X62Y23         FDRE                                         r  XLXI_18/XLXI_79/q_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.504    14.845    XLXI_18/XLXI_79/CLK_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  XLXI_18/XLXI_79/q_tmp_reg/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.031    15.115    XLXI_18/XLXI_79/q_tmp_reg
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -13.479    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.921ns  (required time - arrival time)
  Source:                 XLXI_18/XLXI_66/q_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XLXI_18/XLXI_78/q_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.054ns  (logic 2.688ns (33.374%)  route 5.366ns (66.626%))
  Logic Levels:           13  (LUT2=13)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.618     5.139    XLXI_18/XLXI_66/CLK_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  XLXI_18/XLXI_66/q_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  XLXI_18/XLXI_66/q_tmp_reg/Q
                         net (fo=2, routed)           0.353     5.948    XLXI_18/XLXN_118
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.072 r  XLXI_18/XLXI_83/O
                         net (fo=2, routed)           0.160     6.232    XLXI_18/XLXN_121
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.356 r  XLXI_18/XLXI_84/O
                         net (fo=2, routed)           0.300     6.655    XLXI_18/XLXN_122
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.779 r  XLXI_18/XLXI_85/O
                         net (fo=2, routed)           0.553     7.332    XLXI_18/XLXN_126
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     7.456 r  XLXI_18/XLXI_86/O
                         net (fo=2, routed)           0.420     7.877    XLXI_18/XLXN_128
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.118     7.995 r  XLXI_18/XLXI_87/O
                         net (fo=2, routed)           0.456     8.450    XLXI_18/XLXN_131
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.326     8.776 r  XLXI_18/XLXI_88/O
                         net (fo=2, routed)           0.303     9.079    XLXI_18/XLXN_135
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.203 r  XLXI_18/XLXI_89/O
                         net (fo=2, routed)           0.303     9.507    XLXI_18/XLXN_137
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.631 r  XLXI_18/XLXI_90/O
                         net (fo=2, routed)           0.418    10.049    XLXI_18/XLXN_140
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.116    10.165 r  XLXI_18/XLXI_91/O
                         net (fo=2, routed)           0.737    10.902    XLXI_18/XLXN_144
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.354    11.256 r  XLXI_18/XLXI_92/O
                         net (fo=2, routed)           0.358    11.614    XLXI_18/XLXN_147
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.326    11.940 r  XLXI_18/XLXI_93/O
                         net (fo=2, routed)           0.507    12.447    XLXI_18/XLXN_149
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.124    12.571 r  XLXI_18/XLXI_94/O
                         net (fo=2, routed)           0.499    13.070    XLXI_18/XLXI_78/XLXN_152
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.124    13.194 r  XLXI_18/XLXI_78/q_tmp_i_1__2/O
                         net (fo=1, routed)           0.000    13.194    XLXI_18/XLXI_78/q_tmp_i_1__2_n_0
    SLICE_X62Y23         FDRE                                         r  XLXI_18/XLXI_78/q_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.504    14.845    XLXI_18/XLXI_78/CLK_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  XLXI_18/XLXI_78/q_tmp_reg/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.031    15.115    XLXI_18/XLXI_78/q_tmp_reg
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -13.194    
  -------------------------------------------------------------------
                         slack                                  1.921    

Slack (MET) :             2.432ns  (required time - arrival time)
  Source:                 XLXI_18/XLXI_66/q_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XLXI_18/XLXI_77/q_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.542ns  (logic 2.564ns (33.998%)  route 4.978ns (66.002%))
  Logic Levels:           12  (LUT2=12)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.618     5.139    XLXI_18/XLXI_66/CLK_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  XLXI_18/XLXI_66/q_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  XLXI_18/XLXI_66/q_tmp_reg/Q
                         net (fo=2, routed)           0.353     5.948    XLXI_18/XLXN_118
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.072 r  XLXI_18/XLXI_83/O
                         net (fo=2, routed)           0.160     6.232    XLXI_18/XLXN_121
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.356 r  XLXI_18/XLXI_84/O
                         net (fo=2, routed)           0.300     6.655    XLXI_18/XLXN_122
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.779 r  XLXI_18/XLXI_85/O
                         net (fo=2, routed)           0.553     7.332    XLXI_18/XLXN_126
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     7.456 r  XLXI_18/XLXI_86/O
                         net (fo=2, routed)           0.420     7.877    XLXI_18/XLXN_128
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.118     7.995 r  XLXI_18/XLXI_87/O
                         net (fo=2, routed)           0.456     8.450    XLXI_18/XLXN_131
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.326     8.776 r  XLXI_18/XLXI_88/O
                         net (fo=2, routed)           0.303     9.079    XLXI_18/XLXN_135
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.203 r  XLXI_18/XLXI_89/O
                         net (fo=2, routed)           0.303     9.507    XLXI_18/XLXN_137
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.631 r  XLXI_18/XLXI_90/O
                         net (fo=2, routed)           0.418    10.049    XLXI_18/XLXN_140
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.116    10.165 r  XLXI_18/XLXI_91/O
                         net (fo=2, routed)           0.737    10.902    XLXI_18/XLXN_144
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.354    11.256 r  XLXI_18/XLXI_92/O
                         net (fo=2, routed)           0.358    11.614    XLXI_18/XLXN_147
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.326    11.940 r  XLXI_18/XLXI_93/O
                         net (fo=2, routed)           0.617    12.557    XLXI_18/XLXI_77/XLXN_149
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.124    12.681 r  XLXI_18/XLXI_77/q_tmp_i_1__3/O
                         net (fo=1, routed)           0.000    12.681    XLXI_18/XLXI_77/q_tmp_i_1__3_n_0
    SLICE_X62Y23         FDRE                                         r  XLXI_18/XLXI_77/q_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.504    14.845    XLXI_18/XLXI_77/CLK_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  XLXI_18/XLXI_77/q_tmp_reg/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.029    15.113    XLXI_18/XLXI_77/q_tmp_reg
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -12.681    
  -------------------------------------------------------------------
                         slack                                  2.432    

Slack (MET) :             2.898ns  (required time - arrival time)
  Source:                 XLXI_18/XLXI_66/q_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XLXI_18/XLXI_76/q_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 2.440ns (34.475%)  route 4.638ns (65.525%))
  Logic Levels:           11  (LUT2=11)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.618     5.139    XLXI_18/XLXI_66/CLK_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  XLXI_18/XLXI_66/q_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  XLXI_18/XLXI_66/q_tmp_reg/Q
                         net (fo=2, routed)           0.353     5.948    XLXI_18/XLXN_118
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.072 r  XLXI_18/XLXI_83/O
                         net (fo=2, routed)           0.160     6.232    XLXI_18/XLXN_121
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.356 r  XLXI_18/XLXI_84/O
                         net (fo=2, routed)           0.300     6.655    XLXI_18/XLXN_122
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.779 r  XLXI_18/XLXI_85/O
                         net (fo=2, routed)           0.553     7.332    XLXI_18/XLXN_126
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     7.456 r  XLXI_18/XLXI_86/O
                         net (fo=2, routed)           0.420     7.877    XLXI_18/XLXN_128
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.118     7.995 r  XLXI_18/XLXI_87/O
                         net (fo=2, routed)           0.456     8.450    XLXI_18/XLXN_131
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.326     8.776 r  XLXI_18/XLXI_88/O
                         net (fo=2, routed)           0.303     9.079    XLXI_18/XLXN_135
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.203 r  XLXI_18/XLXI_89/O
                         net (fo=2, routed)           0.303     9.507    XLXI_18/XLXN_137
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.631 r  XLXI_18/XLXI_90/O
                         net (fo=2, routed)           0.418    10.049    XLXI_18/XLXN_140
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.116    10.165 r  XLXI_18/XLXI_91/O
                         net (fo=2, routed)           0.737    10.902    XLXI_18/XLXN_144
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.354    11.256 r  XLXI_18/XLXI_92/O
                         net (fo=2, routed)           0.635    11.891    XLXI_18/XLXI_76/XLXN_147
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.326    12.217 r  XLXI_18/XLXI_76/q_tmp_i_1__4/O
                         net (fo=1, routed)           0.000    12.217    XLXI_18/XLXI_76/q_tmp_i_1__4_n_0
    SLICE_X63Y23         FDRE                                         r  XLXI_18/XLXI_76/q_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.504    14.845    XLXI_18/XLXI_76/CLK_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  XLXI_18/XLXI_76/q_tmp_reg/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y23         FDRE (Setup_fdre_C_D)        0.031    15.115    XLXI_18/XLXI_76/q_tmp_reg
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  2.898    

Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 XLXI_18/XLXI_66/q_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XLXI_18/XLXI_75/q_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 2.088ns (36.801%)  route 3.586ns (63.199%))
  Logic Levels:           10  (LUT2=10)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.618     5.139    XLXI_18/XLXI_66/CLK_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  XLXI_18/XLXI_66/q_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  XLXI_18/XLXI_66/q_tmp_reg/Q
                         net (fo=2, routed)           0.353     5.948    XLXI_18/XLXN_118
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.072 r  XLXI_18/XLXI_83/O
                         net (fo=2, routed)           0.160     6.232    XLXI_18/XLXN_121
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.356 r  XLXI_18/XLXI_84/O
                         net (fo=2, routed)           0.300     6.655    XLXI_18/XLXN_122
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.779 r  XLXI_18/XLXI_85/O
                         net (fo=2, routed)           0.553     7.332    XLXI_18/XLXN_126
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     7.456 r  XLXI_18/XLXI_86/O
                         net (fo=2, routed)           0.420     7.877    XLXI_18/XLXN_128
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.118     7.995 r  XLXI_18/XLXI_87/O
                         net (fo=2, routed)           0.456     8.450    XLXI_18/XLXN_131
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.326     8.776 r  XLXI_18/XLXI_88/O
                         net (fo=2, routed)           0.303     9.079    XLXI_18/XLXN_135
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.203 r  XLXI_18/XLXI_89/O
                         net (fo=2, routed)           0.303     9.507    XLXI_18/XLXN_137
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.631 r  XLXI_18/XLXI_90/O
                         net (fo=2, routed)           0.418    10.049    XLXI_18/XLXN_140
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.116    10.165 r  XLXI_18/XLXI_91/O
                         net (fo=2, routed)           0.320    10.485    XLXI_18/XLXI_75/XLXN_144
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.328    10.813 r  XLXI_18/XLXI_75/q_tmp_i_1__5/O
                         net (fo=1, routed)           0.000    10.813    XLXI_18/XLXI_75/q_tmp_i_1__5_n_0
    SLICE_X63Y23         FDRE                                         r  XLXI_18/XLXI_75/q_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.504    14.845    XLXI_18/XLXI_75/CLK_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  XLXI_18/XLXI_75/q_tmp_reg/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y23         FDRE (Setup_fdre_C_D)        0.029    15.113    XLXI_18/XLXI_75/q_tmp_reg
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                  4.300    

Slack (MET) :             4.593ns  (required time - arrival time)
  Source:                 XLXI_18/XLXI_66/q_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XLXI_18/XLXI_74/q_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 1.768ns (32.570%)  route 3.660ns (67.430%))
  Logic Levels:           9  (LUT2=9)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.618     5.139    XLXI_18/XLXI_66/CLK_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  XLXI_18/XLXI_66/q_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  XLXI_18/XLXI_66/q_tmp_reg/Q
                         net (fo=2, routed)           0.353     5.948    XLXI_18/XLXN_118
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.072 r  XLXI_18/XLXI_83/O
                         net (fo=2, routed)           0.160     6.232    XLXI_18/XLXN_121
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.356 r  XLXI_18/XLXI_84/O
                         net (fo=2, routed)           0.300     6.655    XLXI_18/XLXN_122
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.779 r  XLXI_18/XLXI_85/O
                         net (fo=2, routed)           0.553     7.332    XLXI_18/XLXN_126
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     7.456 r  XLXI_18/XLXI_86/O
                         net (fo=2, routed)           0.420     7.877    XLXI_18/XLXN_128
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.118     7.995 r  XLXI_18/XLXI_87/O
                         net (fo=2, routed)           0.456     8.450    XLXI_18/XLXN_131
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.326     8.776 r  XLXI_18/XLXI_88/O
                         net (fo=2, routed)           0.303     9.079    XLXI_18/XLXN_135
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.203 r  XLXI_18/XLXI_89/O
                         net (fo=2, routed)           0.303     9.507    XLXI_18/XLXN_137
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.631 r  XLXI_18/XLXI_90/O
                         net (fo=2, routed)           0.813    10.444    XLXI_18/XLXI_74/XLXN_140
    SLICE_X64Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.568 r  XLXI_18/XLXI_74/q_tmp_i_1__6/O
                         net (fo=1, routed)           0.000    10.568    XLXI_18/XLXI_74/q_tmp_i_1__6_n_0
    SLICE_X64Y24         FDRE                                         r  XLXI_18/XLXI_74/q_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.502    14.843    XLXI_18/XLXI_74/CLK_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  XLXI_18/XLXI_74/q_tmp_reg/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.079    15.161    XLXI_18/XLXI_74/q_tmp_reg
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -10.568    
  -------------------------------------------------------------------
                         slack                                  4.593    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 XLXI_18/XLXI_66/q_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XLXI_18/XLXI_72/q_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 1.548ns (33.651%)  route 3.052ns (66.349%))
  Logic Levels:           7  (LUT2=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.618     5.139    XLXI_18/XLXI_66/CLK_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  XLXI_18/XLXI_66/q_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  XLXI_18/XLXI_66/q_tmp_reg/Q
                         net (fo=2, routed)           0.353     5.948    XLXI_18/XLXN_118
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.072 r  XLXI_18/XLXI_83/O
                         net (fo=2, routed)           0.160     6.232    XLXI_18/XLXN_121
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.356 r  XLXI_18/XLXI_84/O
                         net (fo=2, routed)           0.300     6.655    XLXI_18/XLXN_122
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.779 r  XLXI_18/XLXI_85/O
                         net (fo=2, routed)           0.553     7.332    XLXI_18/XLXN_126
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     7.456 r  XLXI_18/XLXI_86/O
                         net (fo=2, routed)           0.420     7.877    XLXI_18/XLXN_128
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.118     7.995 r  XLXI_18/XLXI_87/O
                         net (fo=2, routed)           0.456     8.450    XLXI_18/XLXN_131
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.326     8.776 r  XLXI_18/XLXI_88/O
                         net (fo=2, routed)           0.811     9.587    XLXI_18/XLXI_72/XLXN_135
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.152     9.739 r  XLXI_18/XLXI_72/q_tmp_i_1__8/O
                         net (fo=1, routed)           0.000     9.739    XLXI_18/XLXI_72/q_tmp_i_1__8_n_0
    SLICE_X63Y24         FDRE                                         r  XLXI_18/XLXI_72/q_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.502    14.843    XLXI_18/XLXI_72/CLK_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  XLXI_18/XLXI_72/q_tmp_reg/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X63Y24         FDRE (Setup_fdre_C_D)        0.075    15.179    XLXI_18/XLXI_72/q_tmp_reg
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.622ns  (required time - arrival time)
  Source:                 XLXI_18/XLXI_66/q_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XLXI_18/XLXI_73/q_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 1.644ns (37.777%)  route 2.708ns (62.223%))
  Logic Levels:           8  (LUT2=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.618     5.139    XLXI_18/XLXI_66/CLK_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  XLXI_18/XLXI_66/q_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  XLXI_18/XLXI_66/q_tmp_reg/Q
                         net (fo=2, routed)           0.353     5.948    XLXI_18/XLXN_118
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.072 r  XLXI_18/XLXI_83/O
                         net (fo=2, routed)           0.160     6.232    XLXI_18/XLXN_121
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.356 r  XLXI_18/XLXI_84/O
                         net (fo=2, routed)           0.300     6.655    XLXI_18/XLXN_122
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.779 r  XLXI_18/XLXI_85/O
                         net (fo=2, routed)           0.553     7.332    XLXI_18/XLXN_126
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     7.456 r  XLXI_18/XLXI_86/O
                         net (fo=2, routed)           0.420     7.877    XLXI_18/XLXN_128
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.118     7.995 r  XLXI_18/XLXI_87/O
                         net (fo=2, routed)           0.456     8.450    XLXI_18/XLXN_131
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.326     8.776 r  XLXI_18/XLXI_88/O
                         net (fo=2, routed)           0.303     9.079    XLXI_18/XLXN_135
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.203 r  XLXI_18/XLXI_89/O
                         net (fo=2, routed)           0.164     9.367    XLXI_18/XLXI_73/XLXN_137
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.491 r  XLXI_18/XLXI_73/q_tmp_i_1__7/O
                         net (fo=1, routed)           0.000     9.491    XLXI_18/XLXI_73/q_tmp_i_1__7_n_0
    SLICE_X65Y24         FDRE                                         r  XLXI_18/XLXI_73/q_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.502    14.843    XLXI_18/XLXI_73/CLK_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  XLXI_18/XLXI_73/q_tmp_reg/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X65Y24         FDRE (Setup_fdre_C_D)        0.031    15.113    XLXI_18/XLXI_73/q_tmp_reg
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  5.622    

Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 XLXI_18/XLXI_66/q_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XLXI_18/XLXI_71/q_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 1.396ns (34.717%)  route 2.625ns (65.283%))
  Logic Levels:           6  (LUT2=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.618     5.139    XLXI_18/XLXI_66/CLK_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  XLXI_18/XLXI_66/q_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  XLXI_18/XLXI_66/q_tmp_reg/Q
                         net (fo=2, routed)           0.353     5.948    XLXI_18/XLXN_118
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.072 r  XLXI_18/XLXI_83/O
                         net (fo=2, routed)           0.160     6.232    XLXI_18/XLXN_121
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.356 r  XLXI_18/XLXI_84/O
                         net (fo=2, routed)           0.300     6.655    XLXI_18/XLXN_122
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.779 r  XLXI_18/XLXI_85/O
                         net (fo=2, routed)           0.553     7.332    XLXI_18/XLXN_126
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     7.456 r  XLXI_18/XLXI_86/O
                         net (fo=2, routed)           0.420     7.877    XLXI_18/XLXN_128
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.118     7.995 r  XLXI_18/XLXI_87/O
                         net (fo=2, routed)           0.840     8.834    XLXI_18/XLXI_71/XLXN_131
    SLICE_X64Y24         LUT2 (Prop_lut2_I0_O)        0.326     9.160 r  XLXI_18/XLXI_71/q_tmp_i_1__9/O
                         net (fo=1, routed)           0.000     9.160    XLXI_18/XLXI_71/q_tmp_i_1__9_n_0
    SLICE_X64Y24         FDRE                                         r  XLXI_18/XLXI_71/q_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.502    14.843    XLXI_18/XLXI_71/CLK_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  XLXI_18/XLXI_71/q_tmp_reg/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.081    15.163    XLXI_18/XLXI_71/q_tmp_reg
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                  6.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 XLXI_18/XLXI_66/q_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XLXI_18/XLXI_66/q_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.970%)  route 0.119ns (39.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.582     1.465    XLXI_18/XLXI_66/CLK_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  XLXI_18/XLXI_66/q_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  XLXI_18/XLXI_66/q_tmp_reg/Q
                         net (fo=2, routed)           0.119     1.725    XLXI_18/XLXI_66/XLXN_118
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.045     1.770 r  XLXI_18/XLXI_66/q_tmp_i_1__14/O
                         net (fo=1, routed)           0.000     1.770    XLXI_18/XLXI_66/q_tmp_i_1__14_n_0
    SLICE_X63Y24         FDRE                                         r  XLXI_18/XLXI_66/q_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.850     1.977    XLXI_18/XLXI_66/CLK_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  XLXI_18/XLXI_66/q_tmp_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.092     1.557    XLXI_18/XLXI_66/q_tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 XLXI_18/XLXI_70/q_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XLXI_18/XLXI_70/q_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.318%)  route 0.133ns (41.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.582     1.465    XLXI_18/XLXI_70/CLK_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  XLXI_18/XLXI_70/q_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  XLXI_18/XLXI_70/q_tmp_reg/Q
                         net (fo=2, routed)           0.133     1.739    XLXI_18/XLXI_70/XLXN_129
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.045     1.784 r  XLXI_18/XLXI_70/q_tmp_i_1__10/O
                         net (fo=1, routed)           0.000     1.784    XLXI_18/XLXI_70/q_tmp_i_1__10_n_0
    SLICE_X62Y24         FDRE                                         r  XLXI_18/XLXI_70/q_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.850     1.977    XLXI_18/XLXI_70/CLK_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  XLXI_18/XLXI_70/q_tmp_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.092     1.557    XLXI_18/XLXI_70/q_tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 XLXI_18/XLXI_71/q_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XLXI_18/XLXI_71/q_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.105%)  route 0.164ns (43.895%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.582     1.465    XLXI_18/XLXI_71/CLK_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  XLXI_18/XLXI_71/q_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  XLXI_18/XLXI_71/q_tmp_reg/Q
                         net (fo=2, routed)           0.164     1.793    XLXI_18/XLXI_71/XLXN_132
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.045     1.838 r  XLXI_18/XLXI_71/q_tmp_i_1__9/O
                         net (fo=1, routed)           0.000     1.838    XLXI_18/XLXI_71/q_tmp_i_1__9_n_0
    SLICE_X64Y24         FDRE                                         r  XLXI_18/XLXI_71/q_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.850     1.977    XLXI_18/XLXI_71/CLK_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  XLXI_18/XLXI_71/q_tmp_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.121     1.586    XLXI_18/XLXI_71/q_tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 XLXI_18/XLXI_75/q_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XLXI_18/XLXI_75/q_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.583     1.466    XLXI_18/XLXI_75/CLK_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  XLXI_18/XLXI_75/q_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  XLXI_18/XLXI_75/q_tmp_reg/Q
                         net (fo=2, routed)           0.167     1.774    XLXI_18/XLXI_75/XLXN_145
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.045     1.819 r  XLXI_18/XLXI_75/q_tmp_i_1__5/O
                         net (fo=1, routed)           0.000     1.819    XLXI_18/XLXI_75/q_tmp_i_1__5_n_0
    SLICE_X63Y23         FDRE                                         r  XLXI_18/XLXI_75/q_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.851     1.978    XLXI_18/XLXI_75/CLK_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  XLXI_18/XLXI_75/q_tmp_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.091     1.557    XLXI_18/XLXI_75/q_tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 XLXI_18/XLXI_68/q_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XLXI_18/XLXI_68/q_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.792%)  route 0.173ns (48.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.582     1.465    XLXI_18/XLXI_68/CLK_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  XLXI_18/XLXI_68/q_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  XLXI_18/XLXI_68/q_tmp_reg/Q
                         net (fo=2, routed)           0.173     1.779    XLXI_18/XLXI_68/XLXN_123
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.045     1.824 r  XLXI_18/XLXI_68/q_tmp_i_1__12/O
                         net (fo=1, routed)           0.000     1.824    XLXI_18/XLXI_68/q_tmp_i_1__12_n_0
    SLICE_X62Y24         FDRE                                         r  XLXI_18/XLXI_68/q_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.850     1.977    XLXI_18/XLXI_68/CLK_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  XLXI_18/XLXI_68/q_tmp_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.092     1.557    XLXI_18/XLXI_68/q_tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 XLXI_18/XLXI_65/q_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XLXI_18/XLXI_65/q_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.844%)  route 0.195ns (51.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.582     1.465    XLXI_18/XLXI_65/CLK_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  XLXI_18/XLXI_65/q_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  XLXI_18/XLXI_65/q_tmp_reg/Q
                         net (fo=3, routed)           0.195     1.801    XLXI_18/XLXI_65/XLXN_115
    SLICE_X62Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.846 r  XLXI_18/XLXI_65/q_tmp_i_1/O
                         net (fo=1, routed)           0.000     1.846    XLXI_18/XLXI_65/q_tmp_i_1_n_0
    SLICE_X62Y24         FDRE                                         r  XLXI_18/XLXI_65/q_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.850     1.977    XLXI_18/XLXI_65/CLK_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  XLXI_18/XLXI_65/q_tmp_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.091     1.556    XLXI_18/XLXI_65/q_tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 XLXI_18/XLXI_74/q_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XLXI_18/XLXI_74/q_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.582     1.465    XLXI_18/XLXI_74/CLK_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  XLXI_18/XLXI_74/q_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  XLXI_18/XLXI_74/q_tmp_reg/Q
                         net (fo=2, routed)           0.232     1.861    XLXI_18/XLXI_74/XLXN_141
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.045     1.906 r  XLXI_18/XLXI_74/q_tmp_i_1__6/O
                         net (fo=1, routed)           0.000     1.906    XLXI_18/XLXI_74/q_tmp_i_1__6_n_0
    SLICE_X64Y24         FDRE                                         r  XLXI_18/XLXI_74/q_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.850     1.977    XLXI_18/XLXI_74/CLK_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  XLXI_18/XLXI_74/q_tmp_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.121     1.586    XLXI_18/XLXI_74/q_tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 XLXI_18/XLXI_76/q_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XLXI_18/XLXI_76/q_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.711%)  route 0.230ns (55.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.583     1.466    XLXI_18/XLXI_76/CLK_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  XLXI_18/XLXI_76/q_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  XLXI_18/XLXI_76/q_tmp_reg/Q
                         net (fo=2, routed)           0.230     1.837    XLXI_18/XLXI_76/XLXN_148
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.045     1.882 r  XLXI_18/XLXI_76/q_tmp_i_1__4/O
                         net (fo=1, routed)           0.000     1.882    XLXI_18/XLXI_76/q_tmp_i_1__4_n_0
    SLICE_X63Y23         FDRE                                         r  XLXI_18/XLXI_76/q_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.851     1.978    XLXI_18/XLXI_76/CLK_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  XLXI_18/XLXI_76/q_tmp_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.092     1.558    XLXI_18/XLXI_76/q_tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 XLXI_18/XLXI_73/q_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XLXI_18/XLXI_73/q_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.582     1.465    XLXI_18/XLXI_73/CLK_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  XLXI_18/XLXI_73/q_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  XLXI_18/XLXI_73/q_tmp_reg/Q
                         net (fo=2, routed)           0.231     1.837    XLXI_18/XLXI_73/XLXN_138
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.045     1.882 r  XLXI_18/XLXI_73/q_tmp_i_1__7/O
                         net (fo=1, routed)           0.000     1.882    XLXI_18/XLXI_73/q_tmp_i_1__7_n_0
    SLICE_X65Y24         FDRE                                         r  XLXI_18/XLXI_73/q_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.850     1.977    XLXI_18/XLXI_73/CLK_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  XLXI_18/XLXI_73/q_tmp_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.092     1.557    XLXI_18/XLXI_73/q_tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 XLXI_18/XLXI_78/q_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XLXI_18/XLXI_78/q_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.997%)  route 0.237ns (56.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.583     1.466    XLXI_18/XLXI_78/CLK_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  XLXI_18/XLXI_78/q_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  XLXI_18/XLXI_78/q_tmp_reg/Q
                         net (fo=2, routed)           0.237     1.844    XLXI_18/XLXI_78/XLXN_153
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.045     1.889 r  XLXI_18/XLXI_78/q_tmp_i_1__2/O
                         net (fo=1, routed)           0.000     1.889    XLXI_18/XLXI_78/q_tmp_i_1__2_n_0
    SLICE_X62Y23         FDRE                                         r  XLXI_18/XLXI_78/q_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.851     1.978    XLXI_18/XLXI_78/CLK_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  XLXI_18/XLXI_78/q_tmp_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.092     1.558    XLXI_18/XLXI_78/q_tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   XLXI_18/XLXI_65/q_tmp_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y24   XLXI_18/XLXI_66/q_tmp_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y24   XLXI_18/XLXI_67/q_tmp_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   XLXI_18/XLXI_68/q_tmp_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   XLXI_18/XLXI_69/q_tmp_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   XLXI_18/XLXI_70/q_tmp_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   XLXI_18/XLXI_71/q_tmp_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y24   XLXI_18/XLXI_72/q_tmp_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   XLXI_18/XLXI_73/q_tmp_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   XLXI_18/XLXI_65/q_tmp_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   XLXI_18/XLXI_66/q_tmp_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   XLXI_18/XLXI_67/q_tmp_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   XLXI_18/XLXI_68/q_tmp_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   XLXI_18/XLXI_69/q_tmp_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   XLXI_18/XLXI_70/q_tmp_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   XLXI_18/XLXI_71/q_tmp_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   XLXI_18/XLXI_72/q_tmp_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   XLXI_18/XLXI_73/q_tmp_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   XLXI_18/XLXI_74/q_tmp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   XLXI_18/XLXI_65/q_tmp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   XLXI_18/XLXI_66/q_tmp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   XLXI_18/XLXI_67/q_tmp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   XLXI_18/XLXI_68/q_tmp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   XLXI_18/XLXI_69/q_tmp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   XLXI_18/XLXI_70/q_tmp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   XLXI_18/XLXI_71/q_tmp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   XLXI_18/XLXI_72/q_tmp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   XLXI_18/XLXI_73/q_tmp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   XLXI_18/XLXI_74/q_tmp_reg/C



