<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>FNEG (scalar) -- A64</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old"><a href="../../ISA_v82A_A64_xml_00bet3.1/xhtml/fneg_float.html">ISA_v82A_A64_xml_00bet3.1 (old)</a></td><td class="explain">htmldiff from-ISA_v82A_A64_xml_00bet3.1</td><td class="new"><a href="../xhtml/fneg_float.html">(new) ISA_v82A_A64_xml_00bet3.1_OPT</a></td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">FNEG (scalar)</h2><p id="desc"><p class="aml">Floating-point Negate (scalar). This instruction negates the value in the SIMD&amp;FP source register and writes the result to the SIMD&amp;FP destination register.</p><p class="aml">Depending on the settings in the <a class="armarm-xref" title="Reference to ARM ARM section">CPACR_EL1</a>, <a class="armarm-xref" title="Reference to ARM ARM section">CPTR_EL2</a>, and <a class="armarm-xref" title="Reference to ARM ARM section">CPTR_EL3</a> registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.</p></p><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">0</td><td class="lr">0</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">type</td><td class="lr">1</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">1</td><td class="r">0</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr><tr class="secondrow"><td></td><td></td><td></td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td><td class="droppedname" colspan="2">opc</td><td colspan="5"></td><td colspan="5"></td><td colspan="5"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Half-precision<span class="bitdiff"> (type == 11)</span><font style="font-size:smaller;"><br/>(ARMv8.2)
            </font></h4><p class="asm-code"><a id="FNEG_H_floatdp1" name="FNEG_H_floatdp1">FNEG  <a href="#hd" title="16-bit SIMD&amp;FP destination register (field &quot;Rd&quot;)">&lt;Hd></a>, <a href="#hn" title="16-bit SIMD&amp;FP source register (field &quot;Rn&quot;)">&lt;Hn></a></a></p></div><div class="encoding"><h4 class="encoding">Single-precision<span class="bitdiff"> (type == 00)</span></h4><p class="asm-code"><a id="FNEG_S_floatdp1" name="FNEG_S_floatdp1">FNEG  <a href="#sd" title="32-bit SIMD&amp;FP destination register (field &quot;Rd&quot;)">&lt;Sd></a>, <a href="#sn" title="32-bit SIMD&amp;FP source register (field &quot;Rn&quot;)">&lt;Sn></a></a></p></div><div class="encoding"><h4 class="encoding">Double-precision<span class="bitdiff"> (type == 01)</span></h4><p class="asm-code"><a id="FNEG_D_floatdp1" name="FNEG_D_floatdp1">FNEG  <a href="#dd" title="64-bit SIMD&amp;FP destination register (field &quot;Rd&quot;)">&lt;Dd></a>, <a href="#dn" title="64-bit SIMD&amp;FP source register (field &quot;Rn&quot;)">&lt;Dn></a></a></p></div><p class="pseudocode">integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);

integer datasize;
case type of
    when '00' datasize = 32;
    when '01' datasize = 64;
    when '10' <a href="shared_pseudocode.html#impl-shared.UnallocatedEncoding.0" title="function: UnallocatedEncoding()">UnallocatedEncoding</a>();
    when '11'
        if HaveFP16Ext() then
            datasize = 16;
        else
            <a href="shared_pseudocode.html#impl-shared.UnallocatedEncoding.0" title="function: UnallocatedEncoding()">UnallocatedEncoding</a>();<a href="shared_pseudocode.html#FPUnaryOp" title="enumeration FPUnaryOp   {FPUnaryOp_ABS, FPUnaryOp_MOV, FPUnaryOp_NEG, FPUnaryOp_SQRT}"><del>FPUnaryOp</del></a><del> fpop;
case opc of
    when '00' fpop = </del><a href="shared_pseudocode.html#FPUnaryOp_MOV" title="enumeration FPUnaryOp   {FPUnaryOp_ABS, FPUnaryOp_MOV, FPUnaryOp_NEG, FPUnaryOp_SQRT}"><del>FPUnaryOp_MOV</del></a><del>;
    when '01' fpop = </del><a href="shared_pseudocode.html#FPUnaryOp_ABS" title="enumeration FPUnaryOp   {FPUnaryOp_ABS, FPUnaryOp_MOV, FPUnaryOp_NEG, FPUnaryOp_SQRT}"><del>FPUnaryOp_ABS</del></a><del>;
    when '10' fpop = </del><a href="shared_pseudocode.html#FPUnaryOp_NEG" title="enumeration FPUnaryOp   {FPUnaryOp_ABS, FPUnaryOp_MOV, FPUnaryOp_NEG, FPUnaryOp_SQRT}"><del>FPUnaryOp_NEG</del></a><del>;
    when '11' fpop = </del><a href="shared_pseudocode.html#FPUnaryOp_SQRT" title="enumeration FPUnaryOp   {FPUnaryOp_ABS, FPUnaryOp_MOV, FPUnaryOp_NEG, FPUnaryOp_SQRT}"><del>FPUnaryOp_SQRT</del></a><del>;</del></p><p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Dd></td><td><a id="dd" name="dd"><p class="aml">Is the 64-bit name of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Dn></td><td><a id="dn" name="dn"><p class="aml">Is the 64-bit name of the SIMD&amp;FP source register, encoded in the "Rn" field.</p></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Hd></td><td><a id="hd" name="hd"><p class="aml">Is the 16-bit name of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Hn></td><td><a id="hn" name="hn"><p class="aml">Is the 16-bit name of the SIMD&amp;FP source register, encoded in the "Rn" field.</p></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Sd></td><td><a id="sd" name="sd"><p class="aml">Is the 32-bit name of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Sn></td><td><a id="sn" name="sn"><p class="aml">Is the 32-bit name of the SIMD&amp;FP source register, encoded in the "Rn" field.</p></a></td></tr></table></div><p class="syntax-notes"></p><div class="ps" psname="commonps"><a id="commonps" name="commonps"></a><h3 class="pseudocode">Operation</h3><p class="pseudocode"><a href="shared_pseudocode.html#impl-aarch64.CheckFPAdvSIMDEnabled64.0" title="function: CheckFPAdvSIMDEnabled64()">CheckFPAdvSIMDEnabled64</a>();

bits(datasize) result;
bits(datasize) operand = <a href="shared_pseudocode.html#impl-aarch64.V.read.1" title="accessor: bits(width) V[integer n]">V</a>[n];

<ins>result =</ins><del>case fpop of
    when</del> <a href="shared_pseudocode.html#FPUnaryOp_MOV" title="enumeration FPUnaryOp   {FPUnaryOp_ABS, FPUnaryOp_MOV, FPUnaryOp_NEG, FPUnaryOp_SQRT}"><del>FPUnaryOp_MOV</del></a><del>  result = operand;
    when </del><a href="shared_pseudocode.html#FPUnaryOp_ABS" title="enumeration FPUnaryOp   {FPUnaryOp_ABS, FPUnaryOp_MOV, FPUnaryOp_NEG, FPUnaryOp_SQRT}"><del>FPUnaryOp_ABS</del></a><del>  result = </del><a href="shared_pseudocode.html#impl-shared.FPAbs.1" title="function: bits(N) FPAbs(bits(N) op)"><del>FPAbs</del></a><del>(operand);
    when </del><a href="shared_pseudocode.html#FPUnaryOp_NEG" title="enumeration FPUnaryOp   {FPUnaryOp_ABS, FPUnaryOp_MOV, FPUnaryOp_NEG, FPUnaryOp_SQRT}"><del>FPUnaryOp_NEG</del></a><del>  result = </del><a href="shared_pseudocode.html#impl-shared.FPNeg.1" title="function: bits(N) FPNeg(bits(N) op)">FPNeg</a><del>(operand);
    when </del><a href="shared_pseudocode.html#FPUnaryOp_SQRT" title="enumeration FPUnaryOp   {FPUnaryOp_ABS, FPUnaryOp_MOV, FPUnaryOp_NEG, FPUnaryOp_SQRT}"><del>FPUnaryOp_SQRT</del></a><del> result = </del><a href="shared_pseudocode.html#impl-shared.FPSqrt.2" title="function: bits(N) FPSqrt(bits(N) op, FPCRType fpcr)"><del>FPSqrt</del></a><ins>(operand);</ins><del>(operand, FPCR);</del>
<a href="shared_pseudocode.html#impl-aarch64.V.write.1" title="accessor: V[integer n] = bits(width) value">V</a>[d] = result;</p></div><hr/><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v25.07, AdvSIMD v23.0, pseudocode v31.3
    </p><p class="copyconf">
      Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved.
      This document is Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old"><a href="../../ISA_v82A_A64_xml_00bet3.1/xhtml/fneg_float.html">ISA_v82A_A64_xml_00bet3.1 (old)</a></td><td class="explain">htmldiff from-ISA_v82A_A64_xml_00bet3.1</td><td class="new"><a href="../xhtml/fneg_float.html">(new) ISA_v82A_A64_xml_00bet3.1_OPT</a></td></tr></tbody></table></div></body></html>