// Seed: 945872013
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  initial $clog2(7);
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd36
) (
    input  tri1  id_0,
    input  uwire id_1,
    input  tri1  _id_2,
    output wire  id_3,
    input  tri0  id_4,
    input  uwire id_5,
    output tri   id_6
);
  parameter [id_2 : ""] id_8 = 1;
  logic [1 : -1 'b0] id_9;
  ;
  module_0 modCall_1 (
      id_8,
      id_8
  );
  wire id_10;
  always @(posedge -1) id_9 = #1 -1;
endmodule
