BOESE, K. D., AND KAHNG, A.B. 1992. Zero-skew clock routing trees with minimum wirelength. In Proceedings of the IEEE International ASIC Conference (Sept.) 1.1.1-1.1.5.
K. D. Boese , A. B. Kahng , B. A. McCoy , G. Robins, Near-optimal critical sink routing tree constructions, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.14 n.12, p.1417-1436, November 2006[doi>10.1109/43.476573]
BORAH, M., OWENS, R.M., AND IRWIN, M.J. 1994. An edge-based heuristic for Steiner routing. IEEE Trans. on Comput.-Aided Des. Int. Circ. and Syst. 13, 12 (Dec.) 1563-1568.
T.-H. Chao , J.-M. Ho , Y.-C. Hsu, Zero skew clock net routing, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.518-523, June 08-12, 1992, Anaheim, California, USA
CHAO, T.-H., Hsu, Y.-C. H., Ho, J.-M., BOESE, K. D., AND KAHNG, A.B. 1992. Zero skew clock routing with minimum wirelength. IEEE Trans. on Circ. and Syst. 39, 11 (Nov.) 799-814.
Jae Chung , Chung-Kuan Cheng, Skew sensitivity minimization of buffered clock tree, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.280-283, November 06-10, 1994, San Jose, California, USA
Jason Cong , Lei He , Cheng-Kok Koh , Patrick H. Madden, Performance optimization of VLSI interconnect layout, Integration, the VLSI Journal, v.21 n.1-2, p.1-94, Nov. 1996[doi>10.1016/S0167-9260(96)00008-9]
Jason Cong , Andrew B. Kahng , Cheng-Kok Koh , C.-W. Albert Tsao, Bounded-skew clock and Steiner routing under Elmore delay, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.66-71, November 05-09, 1995, San Jose, California, USA
CONG, J., KAHNG, A. B., KOH, C.-K., AND TSAO, C.-W. A. 1995b. Bounded-skew clock and steiner routing under Elmore delay. Tech. Rep. 950030 (Aug.), UCLA CS Dept.
Jason Cong , Cheng-Kok Koh, Simultaneous driver and wire sizing for performance and power optimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.408-425, Dec. 1994[doi>10.1109/92.335010]
CONG, J., AND KOH, C.-K. 1995. Minimum-cost bounded-skew clock routing. In Proceedings of the IEEE International Symposium on Circuits and Systems (April) 1.215-1.218.
J. Cong , C. Koh , K. Leung, Simultaneous buffer and wire sizing for performance and power optimization, Proceedings of the 1996 international symposium on Low power electronics and design, p.271-276, August 12-14, 1996, Monterey, California, USA
J. J. Cong , Kwok-Shing Leung, Optimal wiresizing under Elmore delay model, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.14 n.3, p.321-336, November 2006[doi>10.1109/43.365123]
EDAHIRO, M. 1991. Minimum skew and minimum path length routing in vlsi layout design. NEC Research and Development 32, 4 (Oct.) 569-575.
EDAHIRO, M. 1992. Minimum path-length equi-distant routing. In Proceedings of the IEEE Asia-Pacific Conference on Circuits and Systems (Dec.) 41-46.
Masato Edahiro, A clustering-based optimization algorithm in zero-skew routings, Proceedings of the 30th international Design Automation Conference, p.612-616, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.165066]
EDAHIRO, M. 1993b. Delay minimization for zero-skew routing. In Proceedings of the International Conference on Computer-Aided Design, 563-566.
Masato Edahiro, An efficient zero-skew routing algorithm, Proceedings of the 31st annual Design Automation Conference, p.375-380, June 06-10, 1994, San Diego, California, USA[doi>10.1145/196244.196426]
ELMORE, W.C. 1948. The transient response of damped linear networks with particular regard to wide-band amplifiers. J. Applied Physics 19, 1 (Jan.) 55-63.
FRIEDMAN, E. G., ED. 1995. Clock Distribution networks in VLSI Circuits and Systems: A Selected Reprint Volume. IEEE Circuits and Systems Society.
Dennis J. H. Huang , Andrew B. Kahng , Chung-Wen Albert Tsao, On the bounded-skew clock and Steiner routing problems, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.508-513, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217579]
KAHNG, A. B., AND ROBINS, G. 1992. A new class of iterative Steiner tree heuristics with good performance. IEEE Trans. on Comput. Aided Des. of Int. Circ. and Syst. 11, 7 (July) 893-902.
KAHNG, n. B., AND ROBINS, G. 1994. On Optimal Interconnections for VLSI. Kluwer, Norwell, MA.
A. B. Kahng , Chung-Wen Albert Tsao, Planar-DME: a single-layer zero-skew clock tree router, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.1, p.8-19, November 2006[doi>10.1109/43.486268]
Andrew B. Kahng , C.-W. Albert Tsao, More practical bounded-skew clock routing, Proceedings of the 34th annual Design Automation Conference, p.594-599, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266292]
Andrew B. Kahng , C.-W. Albert Tsao, Practical Bounded-Skew Clock Routing, Journal of VLSI Signal Processing Systems, v.16 n.2/3, p.199-215, June/July 1997[doi>10.1023/A:1007995125716]
Shen Lin , C. K. Wong, Process-variation-tolerant clock skew minimization, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.284-288, November 06-10, 1994, San Jose, California, USA
S. Pullela , N. Menezes , L. T. Pileggi, Post-processing of clock trees via wiresizing and buffering for robust design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.6, p.691-701, November 2006[doi>10.1109/43.503938]
TSAY, R.-S. 1993. An exact zero-skew clock routing algorithm. IEEE Trans. on Comput.- Aided Des. of Int. Circ. and Syst. CAD-12, 2 (Feb.) 242-249.
Ashok Vittal , Malgorzata Marek-Sadowska, Power optimal buffered clock tree design, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.497-502, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217577]
T.-C. Wang , D. F. Wong, A graph theoretic technique to speed up floorplan area optimization, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.62-68, June 08-12, 1992, Anaheim, California, USA
Joe G. Xi , Wayne W. M. Dai, Buffer insertion and sizing under process variations for low power clock distribution, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.491-496, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217576]
Qing Zhu , Wayne Wei-Ming Dai, Planar clock routing for high performance chip and package co-design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.4 n.2, p.210-226, June 1996[doi>10.1109/92.502193]
Qing Zhu , Wayne W.-M. Dai , Joe G. Xi, Optimal sizing of high-speed clock networks based on distributed RC and lossy transmission line models, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.628-633, November 07-11, 1993, Santa Clara, California, USA
