Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Sep 23 14:04:24 2024
| Host         : Neo_com running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file logic_gate_one_timing_summary_routed.rpt -pb logic_gate_one_timing_summary_routed.pb -rpx logic_gate_one_timing_summary_routed.rpx -warn_on_violation
| Design       : logic_gate_one
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            y
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.001ns  (logic 5.315ns (48.319%)  route 5.685ns (51.681%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W4                   IBUF (Prop_ibuf_I_O)         1.539     1.539 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           1.801     3.339    b_IBUF[0]
    SLICE_X85Y84         LUT6 (Prop_lut6_I1_O)        0.124     3.463 r  y_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.846     4.309    y_OBUF_inst_i_2_n_0
    SLICE_X85Y84         LUT3 (Prop_lut3_I2_O)        0.124     4.433 r  y_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.039     7.472    y_OBUF
    M4                   OBUF (Prop_obuf_I_O)         3.528    11.001 r  y_OBUF_inst/O
                         net (fo=0)                   0.000    11.001    y
    M4                                                                r  y (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            x
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.929ns  (logic 5.542ns (50.712%)  route 5.387ns (49.288%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 f  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W4                   IBUF (Prop_ibuf_I_O)         1.539     1.539 f  b_IBUF[0]_inst/O
                         net (fo=3, routed)           1.800     3.338    b_IBUF[0]
    SLICE_X85Y84         LUT6 (Prop_lut6_I1_O)        0.124     3.462 r  x_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.433     3.895    x_OBUF_inst_i_2_n_0
    SLICE_X85Y84         LUT3 (Prop_lut3_I0_O)        0.150     4.045 r  x_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.154     7.199    x_OBUF
    L4                   OBUF (Prop_obuf_I_O)         3.729    10.929 r  x_OBUF_inst/O
                         net (fo=0)                   0.000    10.929    x
    L4                                                                r  x (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            z
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.637ns  (logic 5.329ns (50.104%)  route 5.307ns (49.896%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W4                   IBUF (Prop_ibuf_I_O)         1.539     1.539 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           1.803     3.341    b_IBUF[0]
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.465 r  z_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.875     4.341    z_OBUF_inst_i_2_n_0
    SLICE_X84Y84         LUT3 (Prop_lut3_I0_O)        0.124     4.465 r  z_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.630     7.094    z_OBUF
    M2                   OBUF (Prop_obuf_I_O)         3.543    10.637 r  z_OBUF_inst/O
                         net (fo=0)                   0.000    10.637    z
    M2                                                                r  z (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            z
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.680ns  (logic 1.547ns (57.731%)  route 1.133ns (42.269%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    U4                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  b_IBUF[3]_inst/O
                         net (fo=3, routed)           0.415     0.674    b_IBUF[3]
    SLICE_X84Y84         LUT3 (Prop_lut3_I2_O)        0.045     0.719 r  z_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.718     1.437    z_OBUF
    M2                   OBUF (Prop_obuf_I_O)         1.243     2.680 r  z_OBUF_inst/O
                         net (fo=0)                   0.000     2.680    z
    M2                                                                r  z (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            y
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.932ns  (logic 1.533ns (52.301%)  route 1.398ns (47.699%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    U4                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  b_IBUF[3]_inst/O
                         net (fo=3, routed)           0.484     0.743    b_IBUF[3]
    SLICE_X85Y84         LUT3 (Prop_lut3_I1_O)        0.045     0.788 r  y_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.914     1.702    y_OBUF
    M4                   OBUF (Prop_obuf_I_O)         1.229     2.932 r  y_OBUF_inst/O
                         net (fo=0)                   0.000     2.932    y
    M4                                                                r  y (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            x
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.060ns  (logic 1.591ns (52.006%)  route 1.468ns (47.994%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    U4                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  b_IBUF[3]_inst/O
                         net (fo=3, routed)           0.484     0.743    b_IBUF[3]
    SLICE_X85Y84         LUT3 (Prop_lut3_I1_O)        0.042     0.785 r  x_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.984     1.769    x_OBUF
    L4                   OBUF (Prop_obuf_I_O)         1.290     3.060 r  x_OBUF_inst/O
                         net (fo=0)                   0.000     3.060    x
    L4                                                                r  x (OUT)
  -------------------------------------------------------------------    -------------------





