Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Oct  9 10:45:54 2023
| Host         : PETE-LT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file design_1_wrapper_timing_summary_postroute_physopted.rpt -pb design_1_wrapper_timing_summary_postroute_physopted.pb -rpx design_1_wrapper_timing_summary_postroute_physopted.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                                                                           1           
TIMING-9   Warning   Unknown CDC Logic                                                                                      1           
TIMING-18  Warning   Missing input or output delay                                                                          26          
TIMING-24  Warning   Overridden Max delay datapath only                                                                     2           
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.004        0.000                      0                 8870        0.033        0.000                      0                 8870        1.250        0.000                       0                  3706  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                      Waveform(ns)                   Period(ns)      Frequency(MHz)
-----                                                                                                                                                      ------------                   ----------      --------------
clk_fpga_0                                                                                                                                                 {0.000 5.000}                  10.000          100.000         
  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {0.000 20971519.873}           41943039.745    0.000           
clk_fpga_1                                                                                                                                                 {0.000 2.500}                  5.000           200.000         
  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]                                                                                                {0.000 2.500}                  5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                            WNS(ns)        TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints        WHS(ns)        THS(ns)  THS Failing Endpoints  THS Total Endpoints       WPWS(ns)       TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                            -------        -------  ---------------------  -------------------        -------        -------  ---------------------  -------------------       --------       --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                         0.004          0.000                      0                 6988          0.033          0.000                      0                 6988          4.020          0.000                       0                  3021  
  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]   41943036.000          0.000                      0                    8          0.264          0.000                      0                    8   20971518.000          0.000                       0                     8  
clk_fpga_1                                                                                                                                                         0.220          0.000                      0                 1264          0.046          0.000                      0                 1264          1.250          0.000                       0                   568  
  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]                                                                                                        0.295          0.000                      0                  244          0.121          0.000                      0                  244          2.000          0.000                       0                   109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.324        0.000                      0                  334        1.008        0.000                      0                  334  
**async_default**  clk_fpga_1         clk_fpga_1               2.033        0.000                      0                   32        0.649        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                               From Clock                                                                                                                                               To Clock                                                                                                                                               
----------                                                                                                                                               ----------                                                                                                                                               --------                                                                                                                                               
(none)                                                                                                                                                                                                                                                                                                            clk_fpga_0                                                                                                                                               
(none)                                                                                                                                                   design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  clk_fpga_0                                                                                                                                               
(none)                                                                                                                                                                                                                                                                                                            clk_fpga_1                                                                                                                                               
(none)                                                                                                                                                   clk_fpga_0                                                                                                                                               clk_fpga_1                                                                                                                                               
(none)                                                                                                                                                   clk_fpga_1                                                                                                                                               clk_fpga_1                                                                                                                                               
(none)                                                                                                                                                   design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]                                                                                                clk_fpga_1                                                                                                                                               
(none)                                                                                                                                                   clk_fpga_0                                                                                                                                               design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]                                                                                                
(none)                                                                                                                                                   clk_fpga_1                                                                                                                                               design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]                                                                                                


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                               From Clock                                                                                                                                               To Clock                                                                                                                                               
----------                                                                                                                                               ----------                                                                                                                                               --------                                                                                                                                               
(none)                                                                                                                                                   clk_fpga_0                                                                                                                                                                                                                                                                                                        
(none)                                                                                                                                                   design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]                                                                                                                                                                                                                                                         
(none)                                                                                                                                                   design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]                                                                                                                                                           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.737ns  (logic 2.014ns (20.683%)  route 7.723ns (79.317%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.651     2.945    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y94         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[4]/Q
                         net (fo=79, routed)          1.422     4.823    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[4]
    SLICE_X44Y102        LUT4 (Prop_lut4_I1_O)        0.152     4.975 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_152/O
                         net (fo=1, routed)           0.825     5.800    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_152_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I4_O)        0.326     6.126 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_30/O
                         net (fo=2, routed)           0.882     7.008    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_30_n_0
    SLICE_X46Y105        LUT4 (Prop_lut4_I2_O)        0.150     7.158 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_41/O
                         net (fo=1, routed)           0.799     7.956    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_41_n_0
    SLICE_X51Y105        LUT6 (Prop_lut6_I3_O)        0.328     8.284 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_8/O
                         net (fo=2, routed)           1.008     9.293    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_8_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.124     9.417 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_2/O
                         net (fo=61, routed)          1.146    10.562    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_2_n_0
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.152    10.714 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[84]_i_2/O
                         net (fo=29, routed)          1.140    11.855    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[84]_i_2_n_0
    SLICE_X44Y97         LUT6 (Prop_lut6_I1_O)        0.326    12.181 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[43]_i_1/O
                         net (fo=1, routed)           0.502    12.682    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[43]_i_1_n_0
    SLICE_X45Y97         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.479    12.658    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y97         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[43]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X45Y97         FDRE (Setup_fdre_C_D)       -0.047    12.686    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[43]
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                         -12.682    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.716ns  (logic 2.048ns (21.078%)  route 7.668ns (78.922%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.651     2.945    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y94         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[4]/Q
                         net (fo=79, routed)          1.422     4.823    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[4]
    SLICE_X44Y102        LUT4 (Prop_lut4_I1_O)        0.152     4.975 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_152/O
                         net (fo=1, routed)           0.825     5.800    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_152_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I4_O)        0.326     6.126 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_30/O
                         net (fo=2, routed)           0.882     7.008    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_30_n_0
    SLICE_X46Y105        LUT4 (Prop_lut4_I2_O)        0.150     7.158 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_41/O
                         net (fo=1, routed)           0.799     7.956    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_41_n_0
    SLICE_X51Y105        LUT6 (Prop_lut6_I3_O)        0.328     8.284 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_8/O
                         net (fo=2, routed)           1.008     9.293    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_8_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.124     9.417 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_2/O
                         net (fo=61, routed)          1.207    10.624    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_2_n_0
    SLICE_X42Y97         LUT5 (Prop_lut5_I2_O)        0.157    10.781 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[8]_i_2/O
                         net (fo=3, routed)           0.990    11.771    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[8]_i_2_n_0
    SLICE_X44Y95         LUT6 (Prop_lut6_I1_O)        0.355    12.126 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[2]_i_1/O
                         net (fo=1, routed)           0.535    12.661    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[2]_i_1_n_0
    SLICE_X44Y95         FDSE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.478    12.657    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y95         FDSE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[2]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X44Y95         FDSE (Setup_fdse_C_D)       -0.067    12.665    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.665    
                         arrival time                         -12.661    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.607ns  (logic 2.014ns (20.964%)  route 7.593ns (79.036%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.651     2.945    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y94         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[4]/Q
                         net (fo=79, routed)          1.422     4.823    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[4]
    SLICE_X44Y102        LUT4 (Prop_lut4_I1_O)        0.152     4.975 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_152/O
                         net (fo=1, routed)           0.825     5.800    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_152_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I4_O)        0.326     6.126 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_30/O
                         net (fo=2, routed)           0.882     7.008    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_30_n_0
    SLICE_X46Y105        LUT4 (Prop_lut4_I2_O)        0.150     7.158 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_41/O
                         net (fo=1, routed)           0.799     7.956    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_41_n_0
    SLICE_X51Y105        LUT6 (Prop_lut6_I3_O)        0.328     8.284 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_8/O
                         net (fo=2, routed)           1.008     9.293    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_8_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.124     9.417 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_2/O
                         net (fo=61, routed)          1.146    10.562    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_2_n_0
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.152    10.714 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[84]_i_2/O
                         net (fo=29, routed)          0.993    11.707    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[84]_i_2_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I1_O)        0.326    12.033 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[48]_i_1/O
                         net (fo=1, routed)           0.519    12.552    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[48]_i_1_n_0
    SLICE_X43Y99         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.480    12.659    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y99         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[48]/C
                         clock pessimism              0.262    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X43Y99         FDRE (Setup_fdre_C_D)       -0.047    12.720    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[48]
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                         -12.552    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.540ns  (logic 2.014ns (21.111%)  route 7.526ns (78.889%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.651     2.945    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y94         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[4]/Q
                         net (fo=79, routed)          1.422     4.823    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[4]
    SLICE_X44Y102        LUT4 (Prop_lut4_I1_O)        0.152     4.975 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_152/O
                         net (fo=1, routed)           0.825     5.800    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_152_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I4_O)        0.326     6.126 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_30/O
                         net (fo=2, routed)           0.882     7.008    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_30_n_0
    SLICE_X46Y105        LUT4 (Prop_lut4_I2_O)        0.150     7.158 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_41/O
                         net (fo=1, routed)           0.799     7.956    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_41_n_0
    SLICE_X51Y105        LUT6 (Prop_lut6_I3_O)        0.328     8.284 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_8/O
                         net (fo=2, routed)           1.008     9.293    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_8_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.124     9.417 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_2/O
                         net (fo=61, routed)          1.146    10.562    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_2_n_0
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.152    10.714 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[84]_i_2/O
                         net (fo=29, routed)          0.974    11.688    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[84]_i_2_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I1_O)        0.326    12.014 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[6]_i_1/O
                         net (fo=1, routed)           0.471    12.485    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[6]_i_1_n_0
    SLICE_X47Y96         FDSE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.478    12.657    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y96         FDSE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[6]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X47Y96         FDSE (Setup_fdse_C_D)       -0.047    12.685    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                         -12.485    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.491ns  (logic 2.048ns (21.577%)  route 7.443ns (78.423%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.651     2.945    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y94         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[4]/Q
                         net (fo=79, routed)          1.422     4.823    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[4]
    SLICE_X44Y102        LUT4 (Prop_lut4_I1_O)        0.152     4.975 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_152/O
                         net (fo=1, routed)           0.825     5.800    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_152_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I4_O)        0.326     6.126 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_30/O
                         net (fo=2, routed)           0.882     7.008    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_30_n_0
    SLICE_X46Y105        LUT4 (Prop_lut4_I2_O)        0.150     7.158 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_41/O
                         net (fo=1, routed)           0.799     7.956    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_41_n_0
    SLICE_X51Y105        LUT6 (Prop_lut6_I3_O)        0.328     8.284 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_8/O
                         net (fo=2, routed)           1.008     9.293    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_8_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.124     9.417 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_2/O
                         net (fo=61, routed)          1.207    10.624    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_2_n_0
    SLICE_X42Y97         LUT5 (Prop_lut5_I2_O)        0.157    10.781 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[8]_i_2/O
                         net (fo=3, routed)           0.969    11.750    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[8]_i_2_n_0
    SLICE_X44Y95         LUT6 (Prop_lut6_I2_O)        0.355    12.105 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[8]_i_1/O
                         net (fo=1, routed)           0.332    12.436    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[8]_i_1_n_0
    SLICE_X44Y95         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.478    12.657    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y95         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[8]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X44Y95         FDRE (Setup_fdre_C_D)       -0.081    12.651    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[8]
  -------------------------------------------------------------------
                         required time                         12.651    
                         arrival time                         -12.436    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.400ns  (logic 1.784ns (18.978%)  route 7.616ns (81.022%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.651     2.945    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y94         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[4]/Q
                         net (fo=79, routed)          1.422     4.823    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[4]
    SLICE_X44Y102        LUT4 (Prop_lut4_I1_O)        0.152     4.975 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_152/O
                         net (fo=1, routed)           0.825     5.800    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_152_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I4_O)        0.326     6.126 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_30/O
                         net (fo=2, routed)           0.882     7.008    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_30_n_0
    SLICE_X46Y105        LUT4 (Prop_lut4_I2_O)        0.150     7.158 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_41/O
                         net (fo=1, routed)           0.799     7.956    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_41_n_0
    SLICE_X51Y105        LUT6 (Prop_lut6_I3_O)        0.328     8.284 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_8/O
                         net (fo=2, routed)           1.008     9.293    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_8_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.124     9.417 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_2/O
                         net (fo=61, routed)          1.142    10.559    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_2_n_0
    SLICE_X40Y98         LUT4 (Prop_lut4_I3_O)        0.124    10.683 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[68]_i_2/O
                         net (fo=6, routed)           0.781    11.464    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[68]_i_2_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.124    11.588 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[33]_i_1/O
                         net (fo=1, routed)           0.758    12.345    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[33]_i_1_n_0
    SLICE_X47Y98         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.479    12.658    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y98         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[33]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X47Y98         FDRE (Setup_fdre_C_D)       -0.047    12.686    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[33]
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                         -12.345    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.324ns  (logic 2.014ns (21.600%)  route 7.310ns (78.400%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.651     2.945    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y94         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[4]/Q
                         net (fo=79, routed)          1.422     4.823    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[4]
    SLICE_X44Y102        LUT4 (Prop_lut4_I1_O)        0.152     4.975 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_152/O
                         net (fo=1, routed)           0.825     5.800    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_152_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I4_O)        0.326     6.126 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_30/O
                         net (fo=2, routed)           0.882     7.008    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_30_n_0
    SLICE_X46Y105        LUT4 (Prop_lut4_I2_O)        0.150     7.158 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_41/O
                         net (fo=1, routed)           0.799     7.956    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_41_n_0
    SLICE_X51Y105        LUT6 (Prop_lut6_I3_O)        0.328     8.284 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_8/O
                         net (fo=2, routed)           1.008     9.293    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_8_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.124     9.417 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_2/O
                         net (fo=61, routed)          1.146    10.562    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_2_n_0
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.152    10.714 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[84]_i_2/O
                         net (fo=29, routed)          0.758    11.473    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[84]_i_2_n_0
    SLICE_X45Y99         LUT5 (Prop_lut5_I2_O)        0.326    11.799 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[49]_i_1/O
                         net (fo=1, routed)           0.471    12.269    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[49]_i_1_n_0
    SLICE_X48Y99         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.478    12.657    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y99         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[49]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X48Y99         FDRE (Setup_fdre_C_D)       -0.081    12.651    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[49]
  -------------------------------------------------------------------
                         required time                         12.651    
                         arrival time                         -12.269    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.311ns  (logic 1.784ns (19.159%)  route 7.527ns (80.841%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.651     2.945    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y94         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[4]/Q
                         net (fo=79, routed)          1.422     4.823    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[4]
    SLICE_X44Y102        LUT4 (Prop_lut4_I1_O)        0.152     4.975 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_152/O
                         net (fo=1, routed)           0.825     5.800    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_152_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I4_O)        0.326     6.126 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_30/O
                         net (fo=2, routed)           0.882     7.008    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_30_n_0
    SLICE_X46Y105        LUT4 (Prop_lut4_I2_O)        0.150     7.158 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_41/O
                         net (fo=1, routed)           0.799     7.956    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_41_n_0
    SLICE_X51Y105        LUT6 (Prop_lut6_I3_O)        0.328     8.284 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_8/O
                         net (fo=2, routed)           1.008     9.293    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_8_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.124     9.417 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_2/O
                         net (fo=61, routed)          1.146    10.562    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_2_n_0
    SLICE_X48Y98         LUT3 (Prop_lut3_I1_O)        0.124    10.686 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[70]_i_4/O
                         net (fo=21, routed)          0.940    11.626    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[70]_i_4_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I1_O)        0.124    11.750 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[9]_i_1/O
                         net (fo=1, routed)           0.506    12.256    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[9]_i_1_n_0
    SLICE_X49Y97         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.478    12.657    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y97         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[9]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X49Y97         FDRE (Setup_fdre_C_D)       -0.067    12.665    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[9]
  -------------------------------------------------------------------
                         required time                         12.665    
                         arrival time                         -12.256    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.360ns  (logic 1.784ns (19.060%)  route 7.576ns (80.940%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.651     2.945    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y94         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[4]/Q
                         net (fo=79, routed)          1.422     4.823    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[4]
    SLICE_X44Y102        LUT4 (Prop_lut4_I1_O)        0.152     4.975 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_152/O
                         net (fo=1, routed)           0.825     5.800    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_152_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I4_O)        0.326     6.126 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_30/O
                         net (fo=2, routed)           0.882     7.008    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_30_n_0
    SLICE_X46Y105        LUT4 (Prop_lut4_I2_O)        0.150     7.158 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_41/O
                         net (fo=1, routed)           0.799     7.956    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_41_n_0
    SLICE_X51Y105        LUT6 (Prop_lut6_I3_O)        0.328     8.284 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_8/O
                         net (fo=2, routed)           1.008     9.293    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_8_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.124     9.417 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_2/O
                         net (fo=61, routed)          1.264    10.681    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_2_n_0
    SLICE_X45Y98         LUT6 (Prop_lut6_I5_O)        0.124    10.805 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[60]_i_2/O
                         net (fo=3, routed)           0.905    11.710    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[60]_i_2_n_0
    SLICE_X43Y94         LUT5 (Prop_lut5_I2_O)        0.124    11.834 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[10]_i_1/O
                         net (fo=1, routed)           0.471    12.305    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[10]_i_1_n_0
    SLICE_X43Y94         FDSE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.479    12.658    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y94         FDSE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[10]/C
                         clock pessimism              0.287    12.945    
                         clock uncertainty           -0.154    12.791    
    SLICE_X43Y94         FDSE (Setup_fdse_C_D)       -0.067    12.724    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                         -12.305    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[9]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 1.784ns (19.138%)  route 7.538ns (80.862%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.651     2.945    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y94         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[4]/Q
                         net (fo=79, routed)          1.422     4.823    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[4]
    SLICE_X44Y102        LUT4 (Prop_lut4_I1_O)        0.152     4.975 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_152/O
                         net (fo=1, routed)           0.825     5.800    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_152_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I4_O)        0.326     6.126 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_30/O
                         net (fo=2, routed)           0.882     7.008    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_30_n_0
    SLICE_X46Y105        LUT4 (Prop_lut4_I2_O)        0.150     7.158 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_41/O
                         net (fo=1, routed)           0.799     7.956    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_41_n_0
    SLICE_X51Y105        LUT6 (Prop_lut6_I3_O)        0.328     8.284 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_8/O
                         net (fo=2, routed)           1.008     9.293    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_8_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.124     9.417 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_2/O
                         net (fo=61, routed)          1.146    10.562    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_2_n_0
    SLICE_X48Y98         LUT3 (Prop_lut3_I1_O)        0.124    10.686 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[70]_i_4/O
                         net (fo=21, routed)          0.888    11.575    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[70]_i_4_n_0
    SLICE_X43Y98         LUT6 (Prop_lut6_I1_O)        0.124    11.699 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[9]_rep_i_1/O
                         net (fo=1, routed)           0.568    12.267    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[9]_rep_i_1_n_0
    SLICE_X43Y98         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[9]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.480    12.659    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y98         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[9]_rep/C
                         clock pessimism              0.262    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X43Y98         FDRE (Setup_fdre_C_D)       -0.062    12.705    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[9]_rep
  -------------------------------------------------------------------
                         required time                         12.705    
                         arrival time                         -12.267    
  -------------------------------------------------------------------
                         slack                                  0.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg15_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[3][15][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.490%)  route 0.225ns (61.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.553     0.889    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y87         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg15_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg15_reg[27]/Q
                         net (fo=2, routed)           0.225     1.255    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg15[27]
    SLICE_X52Y86         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[3][15][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.815     1.181    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y86         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[3][15][3]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X52Y86         FDRE (Hold_fdre_C_D)         0.076     1.222    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[3][15][3]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg8_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[2][2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.651%)  route 0.224ns (61.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.547     0.883    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y80         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg8_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg8_reg[16]/Q
                         net (fo=2, routed)           0.224     1.247    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg8[16]
    SLICE_X50Y81         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[2][2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.811     1.177    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y81         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[2][2][0]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X50Y81         FDRE (Hold_fdre_C_D)         0.063     1.205    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[2][2][0]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg13_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[3][7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.401%)  route 0.226ns (61.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.552     0.888    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y85         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg13_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg13_reg[27]/Q
                         net (fo=2, routed)           0.226     1.255    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg13[27]
    SLICE_X50Y85         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[3][7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.815     1.181    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y85         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[3][7][3]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y85         FDRE (Hold_fdre_C_D)         0.060     1.206    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[3][7][3]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg4_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[1][2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.832%)  route 0.238ns (59.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.550     0.886    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y82         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg4_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg4_reg[16]/Q
                         net (fo=2, routed)           0.238     1.287    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg4[16]
    SLICE_X50Y81         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[1][2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.811     1.177    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y81         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[1][2][0]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X50Y81         FDRE (Hold_fdre_C_D)         0.076     1.218    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[1][2][0]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg7_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[1][15][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.386%)  route 0.257ns (64.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.554     0.890    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y89         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg7_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg7_reg[27]/Q
                         net (fo=2, routed)           0.257     1.288    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg7[27]
    SLICE_X52Y86         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[1][15][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.815     1.181    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y86         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[1][15][3]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X52Y86         FDRE (Hold_fdre_C_D)         0.072     1.218    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[1][15][3]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg7_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[1][14][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.819%)  route 0.264ns (65.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.548     0.884    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y81         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg7_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg7_reg[19]/Q
                         net (fo=2, routed)           0.264     1.289    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg7[19]
    SLICE_X52Y79         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[1][14][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.809     1.175    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y79         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[1][14][3]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.072     1.212    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[1][14][3]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg14_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[3][11][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.347%)  route 0.206ns (61.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.554     0.890    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y88         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg14_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg14_reg[31]/Q
                         net (fo=2, routed)           0.206     1.223    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg14[31]
    SLICE_X50Y84         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[3][11][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.814     1.180    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y84         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[3][11][7]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X50Y84         FDRE (Hold_fdre_C_D)        -0.001     1.144    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[3][11][7]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg14_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[3][10][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.460%)  route 0.233ns (64.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.548     0.884    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg14_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg14_reg[23]/Q
                         net (fo=2, routed)           0.233     1.245    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg14[23]
    SLICE_X51Y80         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[3][10][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.810     1.176    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y80         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[3][10][7]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X51Y80         FDRE (Hold_fdre_C_D)         0.019     1.160    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[3][10][7]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg13_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[3][6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.385%)  route 0.269ns (65.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.549     0.885    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y81         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg13_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg13_reg[19]/Q
                         net (fo=2, routed)           0.269     1.295    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg13[19]
    SLICE_X50Y82         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[3][6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.812     1.178    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y82         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[3][6][3]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.064     1.207    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[3][6][3]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.571     0.907    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.144     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X30Y83         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.837     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y83         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.283     0.920    
    SLICE_X30Y83         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.103    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y36    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y36    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X26Y78    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/axi_rd_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y75    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/axi_rd_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X26Y74    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/axi_rd_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y75    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/axi_rd_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y74    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/axi_rd_reg_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y74    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/axi_rd_reg_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y74    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/axi_rd_reg_reg[15]/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  To Clock:  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]

Setup :            0  Failing Endpoints,  Worst Slack 41943036.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack 20971518.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41943036.000ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Path Group:             design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41943040.000ns  (design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@41943040.000ns - design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.827ns (62.073%)  route 0.505ns (37.927%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.945ns = ( 41943044.000 - 41943040.000 ) 
    Source Clock Delay      (SCD):    4.444ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.883     3.177    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.518     3.695 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.749     4.444    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.456     4.900 f  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=2, routed)           0.505     5.405    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]
    SLICE_X111Y45        LUT1 (Prop_lut1_I0_O)        0.124     5.529 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     5.529    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S
    SLICE_X111Y45        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.776 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[0]
                         net (fo=1, routed)           0.000     5.776    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[0]
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                  41943040.000 41943040.000 r  
    PS7_X0Y0             PS7                          0.000 41943040.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088 41943040.000    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 41943040.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.703 41943040.000    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.418 41943040.000 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.644 41943040.000    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.500 41943040.000    
                         clock uncertainty           -0.154 41943040.000    
    SLICE_X111Y45        FDRE (Setup_fdre_C_D)        0.062 41943040.000    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                      41943044.000    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                              41943036.000    

Slack (MET) :             41943036.000ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Path Group:             design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41943040.000ns  (design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@41943040.000ns - design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 1.004ns (66.521%)  route 0.505ns (33.479%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.945ns = ( 41943044.000 - 41943040.000 ) 
    Source Clock Delay      (SCD):    4.444ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.883     3.177    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.518     3.695 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.749     4.444    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.456     4.900 f  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=2, routed)           0.505     5.405    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]
    SLICE_X111Y45        LUT1 (Prop_lut1_I0_O)        0.124     5.529 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     5.529    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S
    SLICE_X111Y45        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.953 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     5.953    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[1]
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                  41943040.000 41943040.000 r  
    PS7_X0Y0             PS7                          0.000 41943040.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088 41943040.000    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 41943040.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.703 41943040.000    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.418 41943040.000 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.644 41943040.000    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.500 41943040.000    
                         clock uncertainty           -0.154 41943040.000    
    SLICE_X111Y45        FDRE (Setup_fdre_C_D)        0.062 41943040.000    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                      41943044.000    
                         arrival time                          -5.953    
  -------------------------------------------------------------------
                         slack                              41943036.000    

Slack (MET) :             41943036.000ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Path Group:             design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41943040.000ns  (design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@41943040.000ns - design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 1.160ns (70.097%)  route 0.495ns (29.903%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.945ns = ( 41943044.000 - 41943040.000 ) 
    Source Clock Delay      (SCD):    4.444ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.883     3.177    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.518     3.695 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.749     4.444    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.456     4.900 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.495     5.395    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X111Y45        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     6.099 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.099    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[2]
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                  41943040.000 41943040.000 r  
    PS7_X0Y0             PS7                          0.000 41943040.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088 41943040.000    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 41943040.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.703 41943040.000    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.418 41943040.000 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.644 41943040.000    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.500 41943040.000    
                         clock uncertainty           -0.154 41943040.000    
    SLICE_X111Y45        FDRE (Setup_fdre_C_D)        0.062 41943040.000    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                      41943044.000    
                         arrival time                          -6.099    
  -------------------------------------------------------------------
                         slack                              41943036.000    

Slack (MET) :             41943036.000ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Path Group:             design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41943040.000ns  (design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@41943040.000ns - design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 1.220ns (71.143%)  route 0.495ns (28.857%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.945ns = ( 41943044.000 - 41943040.000 ) 
    Source Clock Delay      (SCD):    4.444ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.883     3.177    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.518     3.695 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.749     4.444    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.456     4.900 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.495     5.395    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X111Y45        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     6.159 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.159    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[3]
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                  41943040.000 41943040.000 r  
    PS7_X0Y0             PS7                          0.000 41943040.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088 41943040.000    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 41943040.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.703 41943040.000    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.418 41943040.000 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.644 41943040.000    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.500 41943040.000    
                         clock uncertainty           -0.154 41943040.000    
    SLICE_X111Y45        FDRE (Setup_fdre_C_D)        0.062 41943040.000    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                      41943044.000    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                              41943036.000    

Slack (MET) :             41943036.000ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Path Group:             design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41943040.000ns  (design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@41943040.000ns - design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 1.353ns (73.220%)  route 0.495ns (26.780%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 41943044.000 - 41943040.000 ) 
    Source Clock Delay      (SCD):    4.444ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.883     3.177    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.518     3.695 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.749     4.444    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.456     4.900 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.495     5.395    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X111Y45        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.069 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.069    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X111Y46        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.292 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.292    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[4]
    SLICE_X111Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                  41943040.000 41943040.000 r  
    PS7_X0Y0             PS7                          0.000 41943040.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088 41943040.000    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 41943040.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.703 41943040.000    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.418 41943040.000 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.550 41943040.000    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.395 41943040.000    
                         clock uncertainty           -0.154 41943040.000    
    SLICE_X111Y46        FDRE (Setup_fdre_C_D)        0.062 41943040.000    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                      41943044.000    
                         arrival time                          -6.292    
  -------------------------------------------------------------------
                         slack                              41943036.000    

Slack (MET) :             41943036.000ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Path Group:             design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41943040.000ns  (design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@41943040.000ns - design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 1.464ns (74.738%)  route 0.495ns (25.262%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 41943044.000 - 41943040.000 ) 
    Source Clock Delay      (SCD):    4.444ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.883     3.177    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.518     3.695 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.749     4.444    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.456     4.900 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.495     5.395    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X111Y45        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.069 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.069    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X111Y46        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.403 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.403    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[5]
    SLICE_X111Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                  41943040.000 41943040.000 r  
    PS7_X0Y0             PS7                          0.000 41943040.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088 41943040.000    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 41943040.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.703 41943040.000    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.418 41943040.000 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.550 41943040.000    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.395 41943040.000    
                         clock uncertainty           -0.154 41943040.000    
    SLICE_X111Y46        FDRE (Setup_fdre_C_D)        0.062 41943040.000    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                      41943044.000    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                              41943036.000    

Slack (MET) :             41943036.000ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Path Group:             design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41943040.000ns  (design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@41943040.000ns - design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 1.369ns (73.450%)  route 0.495ns (26.550%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 41943044.000 - 41943040.000 ) 
    Source Clock Delay      (SCD):    4.444ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.883     3.177    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.518     3.695 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.749     4.444    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.456     4.900 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.495     5.395    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X111Y45        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.069 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.069    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X111Y46        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.308 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.308    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[6]
    SLICE_X111Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                  41943040.000 41943040.000 r  
    PS7_X0Y0             PS7                          0.000 41943040.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088 41943040.000    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 41943040.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.703 41943040.000    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.418 41943040.000 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.550 41943040.000    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism              0.395 41943040.000    
                         clock uncertainty           -0.154 41943040.000    
    SLICE_X111Y46        FDRE (Setup_fdre_C_D)        0.062 41943040.000    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                      41943044.000    
                         arrival time                          -6.308    
  -------------------------------------------------------------------
                         slack                              41943036.000    

Slack (MET) :             41943036.000ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Path Group:             design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41943040.000ns  (design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@41943040.000ns - design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 1.443ns (74.464%)  route 0.495ns (25.536%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 41943044.000 - 41943040.000 ) 
    Source Clock Delay      (SCD):    4.444ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.883     3.177    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.518     3.695 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.749     4.444    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.456     4.900 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.495     5.395    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X111Y45        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.069 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.069    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X111Y46        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.382 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.382    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[7]
    SLICE_X111Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                  41943040.000 41943040.000 r  
    PS7_X0Y0             PS7                          0.000 41943040.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088 41943040.000    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 41943040.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.703 41943040.000    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.418 41943040.000 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.550 41943040.000    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.395 41943040.000    
                         clock uncertainty           -0.154 41943040.000    
    SLICE_X111Y46        FDRE (Setup_fdre_C_D)        0.062 41943040.000    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                      41943044.000    
                         arrival time                          -6.382    
  -------------------------------------------------------------------
                         slack                              41943036.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Path Group:             design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns - design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.643     0.979    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164     1.143 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.304     1.447    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.141     1.588 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=2, routed)           0.120     1.708    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[3]
    SLICE_X111Y45        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.816    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[3]
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.914     1.280    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.204     1.484 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.349     1.833    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism             -0.386     1.447    
    SLICE_X111Y45        FDRE (Hold_fdre_C_D)         0.105     1.552    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Path Group:             design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns - design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.643     0.979    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164     1.143 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.263     1.406    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.141     1.547 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=2, routed)           0.123     1.669    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[7]
    SLICE_X111Y46        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.777 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.777    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[7]
    SLICE_X111Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.914     1.280    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.204     1.484 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.304     1.788    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism             -0.382     1.406    
    SLICE_X111Y46        FDRE (Hold_fdre_C_D)         0.105     1.511    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Path Group:             design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns - design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.643     0.979    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164     1.143 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.263     1.406    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.141     1.547 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=2, routed)           0.117     1.664    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[4]
    SLICE_X111Y46        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.779 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.779    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[4]
    SLICE_X111Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.914     1.280    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.204     1.484 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.304     1.788    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism             -0.382     1.406    
    SLICE_X111Y46        FDRE (Hold_fdre_C_D)         0.105     1.511    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Path Group:             design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns - design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.643     0.979    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164     1.143 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.304     1.447    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.141     1.588 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=2, routed)           0.122     1.709    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[2]
    SLICE_X111Y45        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.820    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[2]
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.914     1.280    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.204     1.484 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.349     1.833    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism             -0.386     1.447    
    SLICE_X111Y45        FDRE (Hold_fdre_C_D)         0.105     1.552    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Path Group:             design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns - design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.252ns (67.067%)  route 0.124ns (32.933%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.643     0.979    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164     1.143 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.263     1.406    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.141     1.547 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           0.124     1.670    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[6]
    SLICE_X111Y46        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.781 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.781    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[6]
    SLICE_X111Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.914     1.280    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.204     1.484 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.304     1.788    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism             -0.382     1.406    
    SLICE_X111Y46        FDRE (Hold_fdre_C_D)         0.105     1.511    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Path Group:             design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns - design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.329%)  route 0.117ns (28.671%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.643     0.979    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164     1.143 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.263     1.406    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.141     1.547 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=2, routed)           0.117     1.664    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[4]
    SLICE_X111Y46        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.815 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.815    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[5]
    SLICE_X111Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.914     1.280    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.204     1.484 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.304     1.788    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism             -0.382     1.406    
    SLICE_X111Y46        FDRE (Hold_fdre_C_D)         0.105     1.511    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Path Group:             design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns - design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.643     0.979    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164     1.143 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.304     1.447    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.141     1.588 f  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=2, routed)           0.168     1.756    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]
    SLICE_X111Y45        LUT1 (Prop_lut1_I0_O)        0.045     1.801 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     1.801    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S
    SLICE_X111Y45        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.871 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.871    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[0]
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.914     1.280    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.204     1.484 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.349     1.833    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism             -0.386     1.447    
    SLICE_X111Y45        FDRE (Hold_fdre_C_D)         0.105     1.552    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Path Group:             design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns - design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.251ns (58.392%)  route 0.179ns (41.608%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.643     0.979    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164     1.143 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.304     1.447    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.141     1.588 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.179     1.766    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X111Y45        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.876 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.876    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[1]
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.914     1.280    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.204     1.484 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.349     1.833    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism             -0.386     1.447    
    SLICE_X111Y45        FDRE (Hold_fdre_C_D)         0.105     1.552    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
Waveform(ns):       { 0.000 20971520.000 }
Period(ns):         41943040.000
Sources:            { design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)    Slack(ns)     Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         41943039.745  41943039.745  SLICE_X111Y45  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         41943039.745  41943039.745  SLICE_X111Y45  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         41943039.745  41943039.745  SLICE_X111Y45  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         41943039.745  41943039.745  SLICE_X111Y45  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         41943039.745  41943039.745  SLICE_X111Y46  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         41943039.745  41943039.745  SLICE_X111Y46  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         41943039.745  41943039.745  SLICE_X111Y46  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         41943039.745  41943039.745  SLICE_X111Y46  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20971518.010  20971518.010  SLICE_X111Y45  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20971518.010  20971518.010  SLICE_X111Y45  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20971518.010  20971518.010  SLICE_X111Y45  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20971518.010  20971518.010  SLICE_X111Y45  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20971518.010  20971518.010  SLICE_X111Y46  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20971518.010  20971518.010  SLICE_X111Y46  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20971518.010  20971518.010  SLICE_X111Y46  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20971518.010  20971518.010  SLICE_X111Y46  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20971519.873  20971519.873  SLICE_X111Y45  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20971519.873  20971519.873  SLICE_X111Y45  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20971519.873  20971519.873  SLICE_X111Y45  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20971519.873  20971519.873  SLICE_X111Y45  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20971519.873  20971519.873  SLICE_X111Y45  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20971519.873  20971519.873  SLICE_X111Y45  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20971519.873  20971519.873  SLICE_X111Y45  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20971519.873  20971519.873  SLICE_X111Y45  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20971519.873  20971519.873  SLICE_X111Y45  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20971519.873  20971519.873  SLICE_X111Y45  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20971519.873  20971519.873  SLICE_X111Y46  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20971519.873  20971519.873  SLICE_X111Y46  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ARLEN[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.952ns (24.491%)  route 2.935ns (75.509%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 7.825 - 5.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.756     3.050    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/out
    SLICE_X21Y49         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.456     3.506 f  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[38]/Q
                         net (fo=9, routed)           0.830     4.336    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/Q[33]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.124     4.460 f  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.628     5.088    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[0]_INST_0_i_2_n_0
    SLICE_X20Y49         LUT4 (Prop_lut4_I0_O)        0.124     5.212 f  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.183     5.395    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[0]_INST_0_i_1_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.519 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[3]_INST_0_i_1/O
                         net (fo=3, routed)           0.367     5.886    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[3]_INST_0_i_1_n_0
    SLICE_X21Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.010 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[2]_INST_0/O
                         net (fo=2, routed)           0.927     6.937    design_1_i/processing_system7_0/inst/S_AXI_HP0_ARLEN[2]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ARLEN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.646     7.825    design_1_i/processing_system7_0/inst/FCLK_CLK1
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism              0.115     7.940    
                         clock uncertainty           -0.083     7.857    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP0ACLK_SAXIHP0ARLEN[2])
                                                     -0.700     7.157    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -6.937    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 1.076ns (25.640%)  route 3.121ns (74.360%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.748     3.042    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/out
    SLICE_X25Y41         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.456     3.498 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[17]/Q
                         net (fo=1, routed)           0.655     4.153    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/cmd_last_word[0]
    SLICE_X25Y41         LUT5 (Prop_lut5_I0_O)        0.124     4.277 f  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0_i_1/O
                         net (fo=3, routed)           0.825     5.102    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0_i_1_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.226 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0/O
                         net (fo=4, routed)           0.197     5.423    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     5.547 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rlast_INST_0/O
                         net (fo=4, routed)           0.336     5.883    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_rlast
    SLICE_X24Y44         LUT3 (Prop_lut3_I0_O)        0.124     6.007 f  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_6/O
                         net (fo=3, routed)           0.320     6.327    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_6_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.451 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1/O
                         net (fo=17, routed)          0.787     7.239    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1_n_0
    SLICE_X23Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.578     7.757    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[6]/C
                         clock pessimism              0.230     7.987    
                         clock uncertainty           -0.083     7.904    
    SLICE_X23Y44         FDRE (Setup_fdre_C_R)       -0.429     7.475    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.475    
                         arrival time                          -7.239    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 1.076ns (25.640%)  route 3.121ns (74.360%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.748     3.042    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/out
    SLICE_X25Y41         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.456     3.498 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[17]/Q
                         net (fo=1, routed)           0.655     4.153    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/cmd_last_word[0]
    SLICE_X25Y41         LUT5 (Prop_lut5_I0_O)        0.124     4.277 f  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0_i_1/O
                         net (fo=3, routed)           0.825     5.102    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0_i_1_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.226 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0/O
                         net (fo=4, routed)           0.197     5.423    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     5.547 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rlast_INST_0/O
                         net (fo=4, routed)           0.336     5.883    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_rlast
    SLICE_X24Y44         LUT3 (Prop_lut3_I0_O)        0.124     6.007 f  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_6/O
                         net (fo=3, routed)           0.320     6.327    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_6_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.451 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1/O
                         net (fo=17, routed)          0.787     7.239    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1_n_0
    SLICE_X23Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.578     7.757    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[7]/C
                         clock pessimism              0.230     7.987    
                         clock uncertainty           -0.083     7.904    
    SLICE_X23Y44         FDRE (Setup_fdre_C_R)       -0.429     7.475    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.475    
                         arrival time                          -7.239    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 1.076ns (25.640%)  route 3.121ns (74.360%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.748     3.042    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/out
    SLICE_X25Y41         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.456     3.498 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[17]/Q
                         net (fo=1, routed)           0.655     4.153    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/cmd_last_word[0]
    SLICE_X25Y41         LUT5 (Prop_lut5_I0_O)        0.124     4.277 f  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0_i_1/O
                         net (fo=3, routed)           0.825     5.102    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0_i_1_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.226 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0/O
                         net (fo=4, routed)           0.197     5.423    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     5.547 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rlast_INST_0/O
                         net (fo=4, routed)           0.336     5.883    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_rlast
    SLICE_X24Y44         LUT3 (Prop_lut3_I0_O)        0.124     6.007 f  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_6/O
                         net (fo=3, routed)           0.320     6.327    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_6_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.451 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1/O
                         net (fo=17, routed)          0.787     7.239    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1_n_0
    SLICE_X23Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.578     7.757    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[8]/C
                         clock pessimism              0.230     7.987    
                         clock uncertainty           -0.083     7.904    
    SLICE_X23Y44         FDRE (Setup_fdre_C_R)       -0.429     7.475    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          7.475    
                         arrival time                          -7.239    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 1.076ns (25.640%)  route 3.121ns (74.360%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.748     3.042    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/out
    SLICE_X25Y41         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.456     3.498 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[17]/Q
                         net (fo=1, routed)           0.655     4.153    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/cmd_last_word[0]
    SLICE_X25Y41         LUT5 (Prop_lut5_I0_O)        0.124     4.277 f  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0_i_1/O
                         net (fo=3, routed)           0.825     5.102    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0_i_1_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.226 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0/O
                         net (fo=4, routed)           0.197     5.423    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     5.547 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rlast_INST_0/O
                         net (fo=4, routed)           0.336     5.883    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_rlast
    SLICE_X24Y44         LUT3 (Prop_lut3_I0_O)        0.124     6.007 f  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_6/O
                         net (fo=3, routed)           0.320     6.327    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_6_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.451 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1/O
                         net (fo=17, routed)          0.787     7.239    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1_n_0
    SLICE_X23Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.578     7.757    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[9]/C
                         clock pessimism              0.230     7.987    
                         clock uncertainty           -0.083     7.904    
    SLICE_X23Y44         FDRE (Setup_fdre_C_R)       -0.429     7.475    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          7.475    
                         arrival time                          -7.239    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 1.076ns (25.758%)  route 3.101ns (74.242%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 7.759 - 5.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.748     3.042    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/out
    SLICE_X25Y41         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.456     3.498 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[17]/Q
                         net (fo=1, routed)           0.655     4.153    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/cmd_last_word[0]
    SLICE_X25Y41         LUT5 (Prop_lut5_I0_O)        0.124     4.277 f  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0_i_1/O
                         net (fo=3, routed)           0.825     5.102    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0_i_1_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.226 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0/O
                         net (fo=4, routed)           0.197     5.423    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     5.547 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rlast_INST_0/O
                         net (fo=4, routed)           0.336     5.883    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_rlast
    SLICE_X24Y44         LUT3 (Prop_lut3_I0_O)        0.124     6.007 f  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_6/O
                         net (fo=3, routed)           0.320     6.327    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_6_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.451 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1/O
                         net (fo=17, routed)          0.768     7.219    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1_n_0
    SLICE_X23Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.579     7.759    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[18]/C
                         clock pessimism              0.230     7.988    
                         clock uncertainty           -0.083     7.905    
    SLICE_X23Y47         FDRE (Setup_fdre_C_R)       -0.429     7.476    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          7.476    
                         arrival time                          -7.219    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 1.076ns (25.758%)  route 3.101ns (74.242%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 7.759 - 5.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.748     3.042    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/out
    SLICE_X25Y41         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.456     3.498 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[17]/Q
                         net (fo=1, routed)           0.655     4.153    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/cmd_last_word[0]
    SLICE_X25Y41         LUT5 (Prop_lut5_I0_O)        0.124     4.277 f  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0_i_1/O
                         net (fo=3, routed)           0.825     5.102    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0_i_1_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.226 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0/O
                         net (fo=4, routed)           0.197     5.423    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     5.547 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rlast_INST_0/O
                         net (fo=4, routed)           0.336     5.883    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_rlast
    SLICE_X24Y44         LUT3 (Prop_lut3_I0_O)        0.124     6.007 f  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_6/O
                         net (fo=3, routed)           0.320     6.327    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_6_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.451 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1/O
                         net (fo=17, routed)          0.768     7.219    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1_n_0
    SLICE_X23Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.579     7.759    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[19]/C
                         clock pessimism              0.230     7.988    
                         clock uncertainty           -0.083     7.905    
    SLICE_X23Y47         FDRE (Setup_fdre_C_R)       -0.429     7.476    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          7.476    
                         arrival time                          -7.219    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 1.076ns (25.758%)  route 3.101ns (74.242%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 7.759 - 5.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.748     3.042    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/out
    SLICE_X25Y41         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.456     3.498 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[17]/Q
                         net (fo=1, routed)           0.655     4.153    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/cmd_last_word[0]
    SLICE_X25Y41         LUT5 (Prop_lut5_I0_O)        0.124     4.277 f  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0_i_1/O
                         net (fo=3, routed)           0.825     5.102    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0_i_1_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.226 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0/O
                         net (fo=4, routed)           0.197     5.423    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     5.547 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rlast_INST_0/O
                         net (fo=4, routed)           0.336     5.883    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_rlast
    SLICE_X24Y44         LUT3 (Prop_lut3_I0_O)        0.124     6.007 f  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_6/O
                         net (fo=3, routed)           0.320     6.327    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_6_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.451 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1/O
                         net (fo=17, routed)          0.768     7.219    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1_n_0
    SLICE_X23Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.579     7.759    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[20]/C
                         clock pessimism              0.230     7.988    
                         clock uncertainty           -0.083     7.905    
    SLICE_X23Y47         FDRE (Setup_fdre_C_R)       -0.429     7.476    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          7.476    
                         arrival time                          -7.219    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 1.076ns (25.758%)  route 3.101ns (74.242%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 7.759 - 5.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.748     3.042    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/out
    SLICE_X25Y41         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.456     3.498 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[17]/Q
                         net (fo=1, routed)           0.655     4.153    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/cmd_last_word[0]
    SLICE_X25Y41         LUT5 (Prop_lut5_I0_O)        0.124     4.277 f  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0_i_1/O
                         net (fo=3, routed)           0.825     5.102    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0_i_1_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.226 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0/O
                         net (fo=4, routed)           0.197     5.423    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     5.547 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rlast_INST_0/O
                         net (fo=4, routed)           0.336     5.883    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_rlast
    SLICE_X24Y44         LUT3 (Prop_lut3_I0_O)        0.124     6.007 f  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_6/O
                         net (fo=3, routed)           0.320     6.327    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_6_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.451 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1/O
                         net (fo=17, routed)          0.768     7.219    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1_n_0
    SLICE_X23Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.579     7.759    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[21]/C
                         clock pessimism              0.230     7.988    
                         clock uncertainty           -0.083     7.905    
    SLICE_X23Y47         FDRE (Setup_fdre_C_R)       -0.429     7.476    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          7.476    
                         arrival time                          -7.219    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.076ns (25.926%)  route 3.074ns (74.074%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.748     3.042    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/out
    SLICE_X25Y41         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.456     3.498 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[17]/Q
                         net (fo=1, routed)           0.655     4.153    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/cmd_last_word[0]
    SLICE_X25Y41         LUT5 (Prop_lut5_I0_O)        0.124     4.277 f  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0_i_1/O
                         net (fo=3, routed)           0.825     5.102    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0_i_1_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.226 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0/O
                         net (fo=4, routed)           0.197     5.423    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     5.547 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rlast_INST_0/O
                         net (fo=4, routed)           0.336     5.883    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_rlast
    SLICE_X24Y44         LUT3 (Prop_lut3_I0_O)        0.124     6.007 f  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_6/O
                         net (fo=3, routed)           0.320     6.327    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_6_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.451 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1/O
                         net (fo=17, routed)          0.741     7.192    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1_n_0
    SLICE_X23Y46         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.578     7.757    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y46         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[14]/C
                         clock pessimism              0.230     7.987    
                         clock uncertainty           -0.083     7.904    
    SLICE_X23Y46         FDRE (Setup_fdre_C_R)       -0.429     7.475    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          7.475    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                  0.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.828%)  route 0.210ns (56.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.592     0.928    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X26Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.164     1.092 r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[24]/Q
                         net (fo=3, routed)           0.210     1.302    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_araddr[24]
    SLICE_X26Y52         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.844     1.210    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y52         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[24]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y52         FDRE (Hold_fdre_C_D)         0.076     1.256    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ARADDR[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.829%)  route 0.302ns (68.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.592     0.928    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/out
    SLICE_X25Y49         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[1]/Q
                         net (fo=6, routed)           0.302     1.370    design_1_i/processing_system7_0/inst/S_AXI_HP0_ARADDR[1]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ARADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.968     1.334    design_1_i/processing_system7_0/inst/FCLK_CLK1
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism             -0.030     1.304    
    PS7_X0Y0             PS7 (Hold_ps7_SAXIHP0ACLK_SAXIHP0ARADDR[1])
                                                      0.000     1.304    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.755%)  route 0.243ns (63.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.592     0.928    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X24Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[30]/Q
                         net (fo=4, routed)           0.243     1.311    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_araddr[30]
    SLICE_X26Y51         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.844     1.210    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y51         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[30]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y51         FDRE (Hold_fdre_C_D)         0.053     1.233    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.040%)  route 0.203ns (58.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.593     0.929    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y39         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDCE (Prop_fdce_C_Q)         0.141     1.070 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=5, routed)           0.203     1.272    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A3
    SLICE_X22Y40         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.862     1.228    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X22Y40         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.282     0.946    
    SLICE_X22Y40         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.186    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.040%)  route 0.203ns (58.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.593     0.929    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y39         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDCE (Prop_fdce_C_Q)         0.141     1.070 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=5, routed)           0.203     1.272    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A3
    SLICE_X22Y40         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.862     1.228    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X22Y40         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.282     0.946    
    SLICE_X22Y40         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.186    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.420%)  route 0.269ns (65.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.592     0.928    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X24Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[28]/Q
                         net (fo=3, routed)           0.269     1.337    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_araddr[28]
    SLICE_X26Y51         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.844     1.210    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y51         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[28]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y51         FDRE (Hold_fdre_C_D)         0.060     1.240    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.529%)  route 0.267ns (65.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.592     0.928    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X24Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[29]/Q
                         net (fo=3, routed)           0.267     1.336    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_araddr[29]
    SLICE_X26Y52         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.844     1.210    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y52         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[29]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y52         FDRE (Hold_fdre_C_D)         0.053     1.233    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.672%)  route 0.278ns (66.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.592     0.928    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X24Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[26]/Q
                         net (fo=3, routed)           0.278     1.346    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_araddr[26]
    SLICE_X26Y51         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.844     1.210    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y51         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[26]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y51         FDRE (Hold_fdre_C_D)         0.063     1.243    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.595     0.931    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/out
    SLICE_X17Y46         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[26]/Q
                         net (fo=1, routed)           0.054     1.126    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg_n_0_[26]
    SLICE_X16Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.171 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i[26]_i_1/O
                         net (fo=1, routed)           0.000     1.171    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer[26]
    SLICE_X16Y46         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.865     1.231    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/out
    SLICE_X16Y46         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[26]/C
                         clock pessimism             -0.287     0.944    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.121     1.065    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.027%)  route 0.299ns (67.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.592     0.928    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X24Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[25]/Q
                         net (fo=3, routed)           0.299     1.368    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_araddr[25]
    SLICE_X26Y52         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.844     1.210    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y52         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[25]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y52         FDRE (Hold_fdre_C_D)         0.076     1.256    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y5     design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y7     design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y6     design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X22Y42    design_1_i/Zedboard_AXI_VGA_0/inst/ar_valid_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X26Y46    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X27Y45    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X27Y46    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X24Y46    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X26Y45    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X22Y40    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X22Y40    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X22Y40    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X22Y40    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X26Y42    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X26Y42    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X22Y44    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X22Y44    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X22Y43    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X22Y43    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][11]_srl32/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X22Y40    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X22Y40    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X22Y40    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X22Y40    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X26Y42    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X26Y42    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X22Y44    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X22Y44    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X22Y43    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X22Y43    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][11]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  To Clock:  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@5.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 1.630ns (39.341%)  route 2.513ns (60.659%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.602ns = ( 10.602 - 5.000 ) 
    Source Clock Delay      (SCD):    6.281ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.968     4.433    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.534 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.747     6.281    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X13Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.419     6.700 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/Q
                         net (fo=10, routed)          0.974     7.674    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]
    SLICE_X8Y33          LUT4 (Prop_lut4_I1_O)        0.297     7.971 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.971    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     8.429 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.444     8.872    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.332     9.204 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.202     9.406    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X9Y33          LUT4 (Prop_lut4_I2_O)        0.124     9.530 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=27, routed)          0.894    10.424    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     7.659    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.418     8.077 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.837     8.914    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.005 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.597    10.602    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism              0.644    11.245    
                         clock uncertainty           -0.083    11.163    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    10.720    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@5.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 2.610ns (56.422%)  route 2.016ns (43.578%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.654ns = ( 10.654 - 5.000 ) 
    Source Clock Delay      (SCD):    6.281ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.968     4.433    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.534 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.747     6.281    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X13Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.419     6.700 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/Q
                         net (fo=10, routed)          0.974     7.674    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]
    SLICE_X8Y33          LUT4 (Prop_lut4_I1_O)        0.297     7.971 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.971    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     8.429 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.444     8.872    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.332     9.204 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.599     9.803    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X7Y32          LUT5 (Prop_lut5_I1_O)        0.124     9.927 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__3/O
                         net (fo=1, routed)           0.000     9.927    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__3_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.459 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.459    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.573 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.573    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.907 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__3/O[1]
                         net (fo=1, routed)           0.000    10.907    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__3_n_6
    SLICE_X7Y34          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     7.659    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.418     8.077 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.837     8.914    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.005 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.649    10.654    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X7Y34          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/C
                         clock pessimism              0.644    11.298    
                         clock uncertainty           -0.083    11.215    
    SLICE_X7Y34          FDRE (Setup_fdre_C_D)        0.062    11.277    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         11.277    
                         arrival time                         -10.907    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@5.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 1.630ns (40.051%)  route 2.440ns (59.949%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 10.614 - 5.000 ) 
    Source Clock Delay      (SCD):    6.281ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.968     4.433    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.534 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.747     6.281    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X13Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.419     6.700 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/Q
                         net (fo=10, routed)          0.974     7.674    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]
    SLICE_X8Y33          LUT4 (Prop_lut4_I1_O)        0.297     7.971 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.971    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     8.429 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.444     8.872    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.332     9.204 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.202     9.406    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X9Y33          LUT4 (Prop_lut4_I2_O)        0.124     9.530 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=27, routed)          0.821    10.351    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     7.659    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.418     8.077 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.837     8.914    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.005 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.609    10.614    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism              0.644    11.257    
                         clock uncertainty           -0.083    11.175    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    10.732    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@5.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        4.605ns  (logic 2.589ns (56.223%)  route 2.016ns (43.777%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.654ns = ( 10.654 - 5.000 ) 
    Source Clock Delay      (SCD):    6.281ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.968     4.433    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.534 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.747     6.281    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X13Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.419     6.700 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/Q
                         net (fo=10, routed)          0.974     7.674    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]
    SLICE_X8Y33          LUT4 (Prop_lut4_I1_O)        0.297     7.971 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.971    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     8.429 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.444     8.872    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.332     9.204 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.599     9.803    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X7Y32          LUT5 (Prop_lut5_I1_O)        0.124     9.927 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__3/O
                         net (fo=1, routed)           0.000     9.927    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__3_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.459 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.459    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.573 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.573    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.886 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__3/O[3]
                         net (fo=1, routed)           0.000    10.886    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__3_n_4
    SLICE_X7Y34          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     7.659    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.418     8.077 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.837     8.914    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.005 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.649    10.654    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X7Y34          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]/C
                         clock pessimism              0.644    11.298    
                         clock uncertainty           -0.083    11.215    
    SLICE_X7Y34          FDRE (Setup_fdre_C_D)        0.062    11.277    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]
  -------------------------------------------------------------------
                         required time                         11.277    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@5.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 2.583ns (56.103%)  route 2.021ns (43.897%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.653ns = ( 10.653 - 5.000 ) 
    Source Clock Delay      (SCD):    6.281ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.968     4.433    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.534 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.747     6.281    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X13Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.419     6.700 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/Q
                         net (fo=10, routed)          0.974     7.674    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]
    SLICE_X8Y33          LUT4 (Prop_lut4_I1_O)        0.297     7.971 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.971    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     8.429 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.444     8.872    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.332     9.204 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.604     9.808    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X6Y31          LUT5 (Prop_lut5_I1_O)        0.124     9.932 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_2__2/O
                         net (fo=1, routed)           0.000     9.932    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_2__2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.445 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.445    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.562 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.562    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.885 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    10.885    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2_n_6
    SLICE_X6Y33          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     7.659    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.418     8.077 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.837     8.914    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.005 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.648    10.653    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X6Y33          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              0.644    11.297    
                         clock uncertainty           -0.083    11.214    
    SLICE_X6Y33          FDRE (Setup_fdre_C_D)        0.109    11.323    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         11.323    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@5.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 2.575ns (56.027%)  route 2.021ns (43.973%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.653ns = ( 10.653 - 5.000 ) 
    Source Clock Delay      (SCD):    6.281ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.968     4.433    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.534 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.747     6.281    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X13Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.419     6.700 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/Q
                         net (fo=10, routed)          0.974     7.674    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]
    SLICE_X8Y33          LUT4 (Prop_lut4_I1_O)        0.297     7.971 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.971    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     8.429 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.444     8.872    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.332     9.204 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.604     9.808    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X6Y31          LUT5 (Prop_lut5_I1_O)        0.124     9.932 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_2__2/O
                         net (fo=1, routed)           0.000     9.932    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_2__2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.445 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.445    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.562 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.562    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.877 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    10.877    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2_n_4
    SLICE_X6Y33          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     7.659    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.418     8.077 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.837     8.914    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.005 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.648    10.653    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X6Y33          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]/C
                         clock pessimism              0.644    11.297    
                         clock uncertainty           -0.083    11.214    
    SLICE_X6Y33          FDRE (Setup_fdre_C_D)        0.109    11.323    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]
  -------------------------------------------------------------------
                         required time                         11.323    
                         arrival time                         -10.877    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@5.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 2.515ns (55.508%)  route 2.016ns (44.492%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.654ns = ( 10.654 - 5.000 ) 
    Source Clock Delay      (SCD):    6.281ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.968     4.433    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.534 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.747     6.281    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X13Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.419     6.700 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/Q
                         net (fo=10, routed)          0.974     7.674    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]
    SLICE_X8Y33          LUT4 (Prop_lut4_I1_O)        0.297     7.971 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.971    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     8.429 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.444     8.872    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.332     9.204 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.599     9.803    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X7Y32          LUT5 (Prop_lut5_I1_O)        0.124     9.927 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__3/O
                         net (fo=1, routed)           0.000     9.927    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__3_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.459 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.459    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.573 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.573    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.812 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__3/O[2]
                         net (fo=1, routed)           0.000    10.812    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__3_n_5
    SLICE_X7Y34          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     7.659    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.418     8.077 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.837     8.914    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.005 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.649    10.654    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X7Y34          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/C
                         clock pessimism              0.644    11.298    
                         clock uncertainty           -0.083    11.215    
    SLICE_X7Y34          FDRE (Setup_fdre_C_D)        0.062    11.277    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                         11.277    
                         arrival time                         -10.812    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@5.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 1.630ns (40.092%)  route 2.436ns (59.908%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 10.614 - 5.000 ) 
    Source Clock Delay      (SCD):    6.281ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.968     4.433    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.534 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.747     6.281    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X13Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.419     6.700 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/Q
                         net (fo=10, routed)          0.974     7.674    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]
    SLICE_X8Y33          LUT4 (Prop_lut4_I1_O)        0.297     7.971 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.971    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     8.429 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.444     8.872    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.332     9.204 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.345     9.549    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_en
    SLICE_X11Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.673 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=3, routed)           0.674    10.347    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     7.659    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.418     8.077 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.837     8.914    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.005 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.609    10.614    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism              0.644    11.257    
                         clock uncertainty           -0.083    11.175    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    10.815    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         10.815    
                         arrival time                         -10.347    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@5.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 2.499ns (55.351%)  route 2.016ns (44.649%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.654ns = ( 10.654 - 5.000 ) 
    Source Clock Delay      (SCD):    6.281ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.968     4.433    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.534 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.747     6.281    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X13Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.419     6.700 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/Q
                         net (fo=10, routed)          0.974     7.674    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]
    SLICE_X8Y33          LUT4 (Prop_lut4_I1_O)        0.297     7.971 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.971    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     8.429 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.444     8.872    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.332     9.204 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.599     9.803    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X7Y32          LUT5 (Prop_lut5_I1_O)        0.124     9.927 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__3/O
                         net (fo=1, routed)           0.000     9.927    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__3_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.459 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.459    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.573 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.573    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.796 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__3/O[0]
                         net (fo=1, routed)           0.000    10.796    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__3_n_7
    SLICE_X7Y34          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     7.659    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.418     8.077 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.837     8.914    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.005 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.649    10.654    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X7Y34          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/C
                         clock pessimism              0.644    11.298    
                         clock uncertainty           -0.083    11.215    
    SLICE_X7Y34          FDRE (Setup_fdre_C_D)        0.062    11.277    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         11.277    
                         arrival time                         -10.796    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@5.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 2.496ns (55.321%)  route 2.016ns (44.679%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.653ns = ( 10.653 - 5.000 ) 
    Source Clock Delay      (SCD):    6.281ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.968     4.433    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.534 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.747     6.281    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X13Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.419     6.700 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/Q
                         net (fo=10, routed)          0.974     7.674    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]
    SLICE_X8Y33          LUT4 (Prop_lut4_I1_O)        0.297     7.971 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.971    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     8.429 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.444     8.872    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.332     9.204 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.599     9.803    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X7Y32          LUT5 (Prop_lut5_I1_O)        0.124     9.927 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__3/O
                         net (fo=1, routed)           0.000     9.927    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__3_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.459 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.459    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.793 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3/O[1]
                         net (fo=1, routed)           0.000    10.793    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3_n_6
    SLICE_X7Y33          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     7.659    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.418     8.077 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.837     8.914    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.005 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.648    10.653    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X7Y33          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/C
                         clock pessimism              0.644    11.297    
                         clock uncertainty           -0.083    11.214    
    SLICE_X7Y33          FDRE (Setup_fdre_C_D)        0.062    11.276    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                         11.276    
                         arrival time                         -10.793    
  -------------------------------------------------------------------
                         slack                                  0.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.378     1.435    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.461 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.587     2.047    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X15Y31         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.141     2.188 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     2.244    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X15Y31         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.204     1.395 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.433     1.828    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.857 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.854     2.711    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X15Y31         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.664     2.047    
    SLICE_X15Y31         FDRE (Hold_fdre_C_D)         0.076     2.123    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.378     1.435    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.461 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.586     2.046    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y30         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.141     2.187 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     2.243    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X13Y30         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.204     1.395 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.433     1.828    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.857 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.853     2.710    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y30         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.664     2.046    
    SLICE_X13Y30         FDRE (Hold_fdre_C_D)         0.075     2.121    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.378     1.435    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.461 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.587     2.047    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X15Y31         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.141     2.188 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     2.244    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X15Y31         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.204     1.395 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.433     1.828    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.857 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.854     2.711    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X15Y31         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.664     2.047    
    SLICE_X15Y31         FDRE (Hold_fdre_C_D)         0.075     2.122    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.378     1.435    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.461 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.587     2.047    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X15Y31         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.141     2.188 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     2.244    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X15Y31         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.204     1.395 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.433     1.828    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.857 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.854     2.711    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X15Y31         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.664     2.047    
    SLICE_X15Y31         FDRE (Hold_fdre_C_D)         0.071     2.118    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.378     1.435    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.461 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.585     2.045    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y29         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164     2.209 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     2.265    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X14Y29         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.204     1.395 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.433     1.828    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.857 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.852     2.709    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y29         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.664     2.045    
    SLICE_X14Y29         FDRE (Hold_fdre_C_D)         0.064     2.109    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.378     1.435    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.461 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.588     2.048    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y32         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.164     2.212 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     2.268    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X14Y32         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.204     1.395 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.433     1.828    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.857 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.855     2.712    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y32         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.664     2.048    
    SLICE_X14Y32         FDRE (Hold_fdre_C_D)         0.064     2.112    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.378     1.435    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.461 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.585     2.045    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y29         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164     2.209 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     2.265    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X14Y29         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.204     1.395 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.433     1.828    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.857 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.852     2.709    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y29         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.664     2.045    
    SLICE_X14Y29         FDRE (Hold_fdre_C_D)         0.060     2.105    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.378     1.435    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.461 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.589     2.049    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDRE (Prop_fdre_C_Q)         0.164     2.213 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056     2.269    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X14Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.204     1.395 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.433     1.828    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.857 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.856     2.713    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.664     2.049    
    SLICE_X14Y33         FDRE (Hold_fdre_C_D)         0.060     2.109    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.378     1.435    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.461 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.588     2.048    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y32         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.164     2.212 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     2.268    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X14Y32         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.204     1.395 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.433     1.828    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.857 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.855     2.712    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y32         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.664     2.048    
    SLICE_X14Y32         FDRE (Hold_fdre_C_D)         0.060     2.108    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.378     1.435    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.461 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.589     2.049    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDRE (Prop_fdre_C_Q)         0.164     2.213 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.056     2.269    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][11]
    SLICE_X14Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.204     1.395 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.433     1.828    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.857 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.856     2.713    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                         clock pessimism             -0.664     2.049    
    SLICE_X14Y33         FDRE (Hold_fdre_C_D)         0.053     2.102    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y5    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y7    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y6    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/I
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X20Y35   design_1_i/Zedboard_AXI_VGA_0/inst/fifo_ready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X13Y34   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X13Y34   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X13Y32   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X13Y32   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X13Y32   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X20Y35   design_1_i/Zedboard_AXI_VGA_0/inst/fifo_ready_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X20Y35   design_1_i/Zedboard_AXI_VGA_0/inst/fifo_ready_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X13Y34   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X13Y34   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X13Y34   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X13Y34   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X13Y32   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X13Y32   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X13Y32   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X13Y32   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X20Y35   design_1_i/Zedboard_AXI_VGA_0/inst/fifo_ready_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X20Y35   design_1_i/Zedboard_AXI_VGA_0/inst/fifo_ready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X13Y34   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X13Y34   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X13Y34   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X13Y34   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X13Y32   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X13Y32   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X13Y32   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X13Y32   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.008ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 0.606ns (10.811%)  route 4.999ns (89.189%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.886     3.180    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDRE (Prop_fdre_C_Q)         0.456     3.636 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.743     5.379    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aresetn
    SLICE_X28Y90         LUT1 (Prop_lut1_I0_O)        0.150     5.529 f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         3.257     8.785    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2_n_0
    SLICE_X34Y61         FDCE                                         f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.477    12.656    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aclk
    SLICE_X34Y61         FDCE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[23]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X34Y61         FDCE (Recov_fdce_C_CLR)     -0.521    12.110    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[23]
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  3.324    

Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 0.606ns (10.811%)  route 4.999ns (89.189%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.886     3.180    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDRE (Prop_fdre_C_Q)         0.456     3.636 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.743     5.379    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aresetn
    SLICE_X28Y90         LUT1 (Prop_lut1_I0_O)        0.150     5.529 f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         3.257     8.785    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2_n_0
    SLICE_X34Y61         FDCE                                         f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.477    12.656    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aclk
    SLICE_X34Y61         FDCE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[26]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X34Y61         FDCE (Recov_fdce_C_CLR)     -0.521    12.110    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[26]
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  3.324    

Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 0.606ns (10.811%)  route 4.999ns (89.189%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.886     3.180    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDRE (Prop_fdre_C_Q)         0.456     3.636 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.743     5.379    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aresetn
    SLICE_X28Y90         LUT1 (Prop_lut1_I0_O)        0.150     5.529 f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         3.257     8.785    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2_n_0
    SLICE_X34Y61         FDCE                                         f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.477    12.656    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aclk
    SLICE_X34Y61         FDCE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[27]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X34Y61         FDCE (Recov_fdce_C_CLR)     -0.521    12.110    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[27]
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  3.324    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_rdata_int_d_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 0.606ns (11.473%)  route 4.676ns (88.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.886     3.180    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDRE (Prop_fdre_C_Q)         0.456     3.636 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.743     5.379    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aresetn
    SLICE_X28Y90         LUT1 (Prop_lut1_I0_O)        0.150     5.529 f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         2.934     8.462    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2_n_0
    SLICE_X32Y65         FDCE                                         f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_rdata_int_d_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.473    12.652    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aclk
    SLICE_X32Y65         FDCE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_rdata_int_d_reg[15]/C
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X32Y65         FDCE (Recov_fdce_C_CLR)     -0.563    12.064    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_rdata_int_d_reg[15]
  -------------------------------------------------------------------
                         required time                         12.064    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_rdata_int_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 0.606ns (11.473%)  route 4.676ns (88.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.886     3.180    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDRE (Prop_fdre_C_Q)         0.456     3.636 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.743     5.379    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aresetn
    SLICE_X28Y90         LUT1 (Prop_lut1_I0_O)        0.150     5.529 f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         2.934     8.462    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2_n_0
    SLICE_X32Y65         FDCE                                         f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_rdata_int_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.473    12.652    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aclk
    SLICE_X32Y65         FDCE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_rdata_int_reg[15]/C
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X32Y65         FDCE (Recov_fdce_C_CLR)     -0.521    12.106    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_rdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         12.106    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_rdata_int_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 0.606ns (11.473%)  route 4.676ns (88.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.886     3.180    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDRE (Prop_fdre_C_Q)         0.456     3.636 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.743     5.379    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aresetn
    SLICE_X28Y90         LUT1 (Prop_lut1_I0_O)        0.150     5.529 f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         2.934     8.462    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2_n_0
    SLICE_X32Y65         FDCE                                         f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_rdata_int_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.473    12.652    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aclk
    SLICE_X32Y65         FDCE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_rdata_int_reg[26]/C
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X32Y65         FDCE (Recov_fdce_C_CLR)     -0.521    12.106    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_rdata_int_reg[26]
  -------------------------------------------------------------------
                         required time                         12.106    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_rdata_int_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 0.606ns (11.473%)  route 4.676ns (88.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.886     3.180    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDRE (Prop_fdre_C_Q)         0.456     3.636 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.743     5.379    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aresetn
    SLICE_X28Y90         LUT1 (Prop_lut1_I0_O)        0.150     5.529 f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         2.934     8.462    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2_n_0
    SLICE_X32Y65         FDCE                                         f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_rdata_int_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.473    12.652    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aclk
    SLICE_X32Y65         FDCE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_rdata_int_reg[27]/C
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X32Y65         FDCE (Recov_fdce_C_CLR)     -0.521    12.106    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_rdata_int_reg[27]
  -------------------------------------------------------------------
                         required time                         12.106    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.654ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_rdata_int_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 0.606ns (11.589%)  route 4.623ns (88.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.886     3.180    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDRE (Prop_fdre_C_Q)         0.456     3.636 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.743     5.379    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aresetn
    SLICE_X28Y90         LUT1 (Prop_lut1_I0_O)        0.150     5.529 f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         2.881     8.409    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2_n_0
    SLICE_X28Y67         FDCE                                         f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_rdata_int_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.517    12.696    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aclk
    SLICE_X28Y67         FDCE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_rdata_int_reg[16]/C
                         clock pessimism              0.129    12.825    
                         clock uncertainty           -0.154    12.671    
    SLICE_X28Y67         FDCE (Recov_fdce_C_CLR)     -0.607    12.064    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_rdata_int_reg[16]
  -------------------------------------------------------------------
                         required time                         12.064    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  3.654    

Slack (MET) :             3.654ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_rdata_int_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 0.606ns (11.589%)  route 4.623ns (88.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.886     3.180    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDRE (Prop_fdre_C_Q)         0.456     3.636 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.743     5.379    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aresetn
    SLICE_X28Y90         LUT1 (Prop_lut1_I0_O)        0.150     5.529 f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         2.881     8.409    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2_n_0
    SLICE_X28Y67         FDCE                                         f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_rdata_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.517    12.696    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aclk
    SLICE_X28Y67         FDCE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_rdata_int_reg[1]/C
                         clock pessimism              0.129    12.825    
                         clock uncertainty           -0.154    12.671    
    SLICE_X28Y67         FDCE (Recov_fdce_C_CLR)     -0.607    12.064    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_rdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         12.064    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  3.654    

Slack (MET) :             3.654ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_rdata_int_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 0.606ns (11.589%)  route 4.623ns (88.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.886     3.180    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDRE (Prop_fdre_C_Q)         0.456     3.636 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.743     5.379    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aresetn
    SLICE_X28Y90         LUT1 (Prop_lut1_I0_O)        0.150     5.529 f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         2.881     8.409    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2_n_0
    SLICE_X28Y67         FDCE                                         f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_rdata_int_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.517    12.696    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aclk
    SLICE_X28Y67         FDCE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_rdata_int_reg[20]/C
                         clock pessimism              0.129    12.825    
                         clock uncertainty           -0.154    12.671    
    SLICE_X28Y67         FDCE (Recov_fdce_C_CLR)     -0.607    12.064    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_rdata_int_reg[20]
  -------------------------------------------------------------------
                         required time                         12.064    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  3.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_waddr_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.186ns (16.951%)  route 0.911ns (83.049%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.654     0.990    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.669     1.800    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aresetn
    SLICE_X28Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.845 f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         0.243     2.087    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2_n_0
    SLICE_X29Y87         FDCE                                         f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_waddr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.840     1.206    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aclk
    SLICE_X29Y87         FDCE                                         r  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_waddr_reg[4]/C
                         clock pessimism             -0.035     1.171    
    SLICE_X29Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.079    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_waddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_waddr_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.186ns (16.951%)  route 0.911ns (83.049%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.654     0.990    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.669     1.800    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aresetn
    SLICE_X28Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.845 f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         0.243     2.087    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2_n_0
    SLICE_X29Y87         FDCE                                         f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_waddr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.840     1.206    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aclk
    SLICE_X29Y87         FDCE                                         r  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_waddr_reg[5]/C
                         clock pessimism             -0.035     1.171    
    SLICE_X29Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.079    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_waddr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_waddr_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.186ns (16.951%)  route 0.911ns (83.049%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.654     0.990    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.669     1.800    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aresetn
    SLICE_X28Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.845 f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         0.243     2.087    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2_n_0
    SLICE_X29Y87         FDCE                                         f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_waddr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.840     1.206    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aclk
    SLICE_X29Y87         FDCE                                         r  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_waddr_reg[6]/C
                         clock pessimism             -0.035     1.171    
    SLICE_X29Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.079    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_waddr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_waddr_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.186ns (16.951%)  route 0.911ns (83.049%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.654     0.990    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.669     1.800    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aresetn
    SLICE_X28Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.845 f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         0.243     2.087    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2_n_0
    SLICE_X29Y87         FDCE                                         f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_waddr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.840     1.206    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aclk
    SLICE_X29Y87         FDCE                                         r  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_waddr_reg[7]/C
                         clock pessimism             -0.035     1.171    
    SLICE_X29Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.079    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_waddr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_waddr_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.186ns (16.951%)  route 0.911ns (83.049%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.654     0.990    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.669     1.800    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aresetn
    SLICE_X28Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.845 f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         0.243     2.087    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2_n_0
    SLICE_X29Y87         FDCE                                         f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_waddr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.840     1.206    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aclk
    SLICE_X29Y87         FDCE                                         r  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_waddr_reg[8]/C
                         clock pessimism             -0.035     1.171    
    SLICE_X29Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.079    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_waddr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_waddr_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.186ns (16.951%)  route 0.911ns (83.049%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.654     0.990    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.669     1.800    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aresetn
    SLICE_X28Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.845 f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         0.243     2.087    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2_n_0
    SLICE_X29Y87         FDCE                                         f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_waddr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.840     1.206    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aclk
    SLICE_X29Y87         FDCE                                         r  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_waddr_reg[9]/C
                         clock pessimism             -0.035     1.171    
    SLICE_X29Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.079    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_waddr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_raddr_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.186ns (16.884%)  route 0.916ns (83.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.654     0.990    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.669     1.800    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aresetn
    SLICE_X28Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.845 f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         0.247     2.092    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2_n_0
    SLICE_X28Y87         FDCE                                         f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_raddr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.840     1.206    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aclk
    SLICE_X28Y87         FDCE                                         r  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_raddr_reg[0]/C
                         clock pessimism             -0.035     1.171    
    SLICE_X28Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.079    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_raddr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_raddr_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.186ns (16.884%)  route 0.916ns (83.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.654     0.990    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.669     1.800    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aresetn
    SLICE_X28Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.845 f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         0.247     2.092    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2_n_0
    SLICE_X28Y87         FDCE                                         f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_raddr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.840     1.206    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aclk
    SLICE_X28Y87         FDCE                                         r  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_raddr_reg[1]/C
                         clock pessimism             -0.035     1.171    
    SLICE_X28Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.079    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_raddr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_raddr_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.186ns (16.884%)  route 0.916ns (83.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.654     0.990    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.669     1.800    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aresetn
    SLICE_X28Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.845 f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         0.247     2.092    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2_n_0
    SLICE_X28Y87         FDCE                                         f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_raddr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.840     1.206    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aclk
    SLICE_X28Y87         FDCE                                         r  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_raddr_reg[2]/C
                         clock pessimism             -0.035     1.171    
    SLICE_X28Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.079    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_raddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_raddr_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.186ns (16.884%)  route 0.916ns (83.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.654     0.990    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.669     1.800    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aresetn
    SLICE_X28Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.845 f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         0.247     2.092    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2_n_0
    SLICE_X28Y87         FDCE                                         f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_raddr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.840     1.206    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aclk
    SLICE_X28Y87         FDCE                                         r  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_raddr_reg[3]/C
                         clock pessimism             -0.035     1.171    
    SLICE_X28Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.079    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_raddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  1.013    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        2.033ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.649ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.773ns (31.996%)  route 1.643ns (68.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 7.755 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.754     3.048    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y41         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDPE (Prop_fdpe_C_Q)         0.478     3.526 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.494     4.020    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X20Y42         LUT3 (Prop_lut3_I2_O)        0.295     4.315 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.149     5.464    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X23Y40         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.576     7.755    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y40         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.230     7.985    
                         clock uncertainty           -0.083     7.902    
    SLICE_X23Y40         FDCE (Recov_fdce_C_CLR)     -0.405     7.497    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.497    
                         arrival time                          -5.464    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.773ns (31.996%)  route 1.643ns (68.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 7.755 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.754     3.048    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y41         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDPE (Prop_fdpe_C_Q)         0.478     3.526 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.494     4.020    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X20Y42         LUT3 (Prop_lut3_I2_O)        0.295     4.315 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.149     5.464    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X23Y40         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.576     7.755    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y40         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.230     7.985    
                         clock uncertainty           -0.083     7.902    
    SLICE_X23Y40         FDCE (Recov_fdce_C_CLR)     -0.405     7.497    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.497    
                         arrival time                          -5.464    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.773ns (31.996%)  route 1.643ns (68.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 7.755 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.754     3.048    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y41         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDPE (Prop_fdpe_C_Q)         0.478     3.526 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.494     4.020    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X20Y42         LUT3 (Prop_lut3_I2_O)        0.295     4.315 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.149     5.464    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X23Y40         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.576     7.755    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y40         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.230     7.985    
                         clock uncertainty           -0.083     7.902    
    SLICE_X23Y40         FDCE (Recov_fdce_C_CLR)     -0.405     7.497    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.497    
                         arrival time                          -5.464    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.773ns (31.996%)  route 1.643ns (68.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 7.755 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.754     3.048    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y41         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDPE (Prop_fdpe_C_Q)         0.478     3.526 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.494     4.020    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X20Y42         LUT3 (Prop_lut3_I2_O)        0.295     4.315 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.149     5.464    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X23Y40         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.576     7.755    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y40         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.230     7.985    
                         clock uncertainty           -0.083     7.902    
    SLICE_X23Y40         FDCE (Recov_fdce_C_CLR)     -0.405     7.497    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.497    
                         arrival time                          -5.464    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.773ns (31.996%)  route 1.643ns (68.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 7.755 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.754     3.048    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y41         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDPE (Prop_fdpe_C_Q)         0.478     3.526 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.494     4.020    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X20Y42         LUT3 (Prop_lut3_I2_O)        0.295     4.315 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.149     5.464    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X23Y40         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.576     7.755    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y40         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.230     7.985    
                         clock uncertainty           -0.083     7.902    
    SLICE_X23Y40         FDCE (Recov_fdce_C_CLR)     -0.405     7.497    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.497    
                         arrival time                          -5.464    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.773ns (32.259%)  route 1.623ns (67.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 7.755 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.754     3.048    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y41         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDPE (Prop_fdpe_C_Q)         0.478     3.526 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.494     4.020    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X20Y42         LUT3 (Prop_lut3_I2_O)        0.295     4.315 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.129     5.444    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X23Y39         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.576     7.755    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y39         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.230     7.985    
                         clock uncertainty           -0.083     7.902    
    SLICE_X23Y39         FDCE (Recov_fdce_C_CLR)     -0.405     7.497    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.497    
                         arrival time                          -5.444    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.773ns (32.259%)  route 1.623ns (67.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 7.755 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.754     3.048    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y41         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDPE (Prop_fdpe_C_Q)         0.478     3.526 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.494     4.020    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X20Y42         LUT3 (Prop_lut3_I2_O)        0.295     4.315 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.129     5.444    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X23Y39         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.576     7.755    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y39         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.230     7.985    
                         clock uncertainty           -0.083     7.902    
    SLICE_X23Y39         FDCE (Recov_fdce_C_CLR)     -0.405     7.497    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.497    
                         arrival time                          -5.444    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.773ns (32.259%)  route 1.623ns (67.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 7.755 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.754     3.048    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y41         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDPE (Prop_fdpe_C_Q)         0.478     3.526 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.494     4.020    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X20Y42         LUT3 (Prop_lut3_I2_O)        0.295     4.315 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.129     5.444    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X23Y39         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.576     7.755    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y39         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.230     7.985    
                         clock uncertainty           -0.083     7.902    
    SLICE_X23Y39         FDCE (Recov_fdce_C_CLR)     -0.405     7.497    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.497    
                         arrival time                          -5.444    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.773ns (32.259%)  route 1.623ns (67.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 7.755 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.754     3.048    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y41         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDPE (Prop_fdpe_C_Q)         0.478     3.526 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.494     4.020    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X20Y42         LUT3 (Prop_lut3_I2_O)        0.295     4.315 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.129     5.444    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X23Y39         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.576     7.755    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y39         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.230     7.985    
                         clock uncertainty           -0.083     7.902    
    SLICE_X23Y39         FDCE (Recov_fdce_C_CLR)     -0.405     7.497    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.497    
                         arrival time                          -5.444    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.773ns (32.944%)  route 1.573ns (67.056%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 7.749 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.754     3.048    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y41         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDPE (Prop_fdpe_C_Q)         0.478     3.526 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.494     4.020    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X20Y42         LUT3 (Prop_lut3_I2_O)        0.295     4.315 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.079     5.394    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X24Y40         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.570     7.749    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X24Y40         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.230     7.979    
                         clock uncertainty           -0.083     7.896    
    SLICE_X24Y40         FDCE (Recov_fdce_C_CLR)     -0.405     7.491    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.491    
                         arrival time                          -5.394    
  -------------------------------------------------------------------
                         slack                                  2.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.247ns (40.282%)  route 0.366ns (59.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.594     0.930    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y42         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.148     1.078 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.093     1.170    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X20Y42         LUT3 (Prop_lut3_I0_O)        0.099     1.269 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.273     1.543    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X22Y41         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.862     1.228    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X22Y41         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.263     0.965    
    SLICE_X22Y41         FDPE (Remov_fdpe_C_PRE)     -0.071     0.894    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.247ns (40.282%)  route 0.366ns (59.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.594     0.930    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y42         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.148     1.078 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.093     1.170    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X20Y42         LUT3 (Prop_lut3_I0_O)        0.099     1.269 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.273     1.543    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X22Y41         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.862     1.228    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X22Y41         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.263     0.965    
    SLICE_X22Y41         FDPE (Remov_fdpe_C_PRE)     -0.071     0.894    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.247ns (40.282%)  route 0.366ns (59.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.594     0.930    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y42         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.148     1.078 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.093     1.170    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X20Y42         LUT3 (Prop_lut3_I0_O)        0.099     1.269 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.273     1.543    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X22Y41         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.862     1.228    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X22Y41         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.263     0.965    
    SLICE_X22Y41         FDPE (Remov_fdpe_C_PRE)     -0.071     0.894    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.247ns (42.911%)  route 0.329ns (57.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.594     0.930    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y42         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.148     1.078 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.093     1.170    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X20Y42         LUT3 (Prop_lut3_I0_O)        0.099     1.269 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.236     1.505    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X21Y41         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.863     1.229    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X21Y41         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.283     0.946    
    SLICE_X21Y41         FDCE (Remov_fdce_C_CLR)     -0.092     0.854    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.247ns (39.159%)  route 0.384ns (60.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.594     0.930    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y42         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.148     1.078 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.093     1.170    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X20Y42         LUT3 (Prop_lut3_I0_O)        0.099     1.269 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.291     1.560    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X24Y41         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.858     1.224    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X24Y41         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.263     0.961    
    SLICE_X24Y41         FDPE (Remov_fdpe_C_PRE)     -0.095     0.866    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.247ns (39.159%)  route 0.384ns (60.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.594     0.930    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y42         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.148     1.078 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.093     1.170    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X20Y42         LUT3 (Prop_lut3_I0_O)        0.099     1.269 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.291     1.560    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X24Y41         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.858     1.224    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X24Y41         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.263     0.961    
    SLICE_X24Y41         FDPE (Remov_fdpe_C_PRE)     -0.095     0.866    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.247ns (34.883%)  route 0.461ns (65.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.594     0.930    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y42         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.148     1.078 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.093     1.170    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X20Y42         LUT3 (Prop_lut3_I0_O)        0.099     1.269 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.368     1.638    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X20Y40         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.863     1.229    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y40         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.283     0.946    
    SLICE_X20Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.878    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.247ns (34.883%)  route 0.461ns (65.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.594     0.930    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y42         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.148     1.078 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.093     1.170    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X20Y42         LUT3 (Prop_lut3_I0_O)        0.099     1.269 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.368     1.638    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X20Y40         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.863     1.229    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y40         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.283     0.946    
    SLICE_X20Y40         FDPE (Remov_fdpe_C_PRE)     -0.071     0.875    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.247ns (34.883%)  route 0.461ns (65.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.594     0.930    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y42         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.148     1.078 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.093     1.170    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X20Y42         LUT3 (Prop_lut3_I0_O)        0.099     1.269 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.368     1.638    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X21Y40         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.863     1.229    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X21Y40         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.283     0.946    
    SLICE_X21Y40         FDCE (Remov_fdce_C_CLR)     -0.092     0.854    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.247ns (34.883%)  route 0.461ns (65.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.594     0.930    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y42         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.148     1.078 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.093     1.170    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X20Y42         LUT3 (Prop_lut3_I0_O)        0.099     1.269 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.368     1.638    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X21Y40         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.863     1.229    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X21Y40         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.283     0.946    
    SLICE_X21Y40         FDPE (Remov_fdpe_C_PRE)     -0.095     0.851    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.787    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btns_5bits_tri_i[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.452ns  (logic 1.333ns (24.445%)  route 4.119ns (75.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btns_5bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[1]
    R16                  IBUF (Prop_ibuf_I_O)         1.333     1.333 r  btns_5bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           4.119     5.452    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X34Y83         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.473     2.652    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X34Y83         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.419ns  (logic 1.319ns (24.348%)  route 4.099ns (75.652%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  btns_5bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[3]
    R18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  btns_5bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           4.099     5.419    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X33Y83         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.472     2.651    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y83         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[4]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.412ns  (logic 1.330ns (24.567%)  route 4.082ns (75.433%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btns_5bits_tri_i[4] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[4]
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  btns_5bits_tri_i_IBUF[4]_inst/O
                         net (fo=1, routed)           4.082     5.412    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X34Y84         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.474     2.653    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X34Y84         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.365ns  (logic 1.308ns (24.380%)  route 4.057ns (75.620%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btns_5bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[0]
    P16                  IBUF (Prop_ibuf_I_O)         1.308     1.308 r  btns_5bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           4.057     5.365    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X34Y82         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.472     2.651    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X34Y82         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.086ns  (logic 1.351ns (26.560%)  route 3.735ns (73.440%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  btns_5bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[2]
    N15                  IBUF (Prop_ibuf_I_O)         1.351     1.351 r  btns_5bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           3.735     5.086    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X33Y84         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.473     2.652    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y84         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.231ns  (logic 0.124ns (5.557%)  route 2.107ns (94.443%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.107     2.107    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y113        LUT1 (Prop_lut1_I0_O)        0.124     2.231 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.231    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y113        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.648     2.827    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y113        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btns_5bits_tri_i[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.191ns  (logic 0.427ns (19.508%)  route 1.764ns (80.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  btns_5bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  btns_5bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.764     2.191    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X33Y84         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.819     1.185    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y84         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.259ns  (logic 0.385ns (17.049%)  route 1.874ns (82.951%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btns_5bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.385     0.385 r  btns_5bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.874     2.259    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X34Y82         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.817     1.183    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X34Y82         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.300ns  (logic 0.396ns (17.238%)  route 1.903ns (82.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  btns_5bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  btns_5bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           1.903     2.300    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X33Y83         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.818     1.184    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y83         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[4]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.309ns  (logic 0.406ns (17.606%)  route 1.902ns (82.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btns_5bits_tri_i[4] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[4]
    T18                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  btns_5bits_tri_i_IBUF[4]_inst/O
                         net (fo=1, routed)           1.902     2.309    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X34Y84         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.819     1.185    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X34Y84         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.359ns  (logic 0.410ns (17.367%)  route 1.949ns (82.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btns_5bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  btns_5bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.949     2.359    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X34Y83         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.818     1.184    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X34Y83         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.045ns (4.905%)  route 0.872ns (95.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.872     0.872    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y113        LUT1 (Prop_lut1_I0_O)        0.045     0.917 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.917    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y113        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.905     1.271    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y113        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                            (clock source 'design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]'  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.354ns (0.000%)  route 0.378ns (0.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns
    Source Clock Delay      (SCD):    3.725ns = ( 20971524.000 - 20971520.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] fall edge)
                                                  20971520.000 20971520.000 f  
    PS7_X0Y0             PS7                          0.000 20971520.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 20971522.000    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 20971522.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.883 20971524.000    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.518 20971524.000 f  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.378 20971524.000    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[0]
    SLICE_X112Y49        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.354 20971524.000 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000 20971524.000    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[21]
    SLICE_X112Y49        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.703     2.882    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                            (clock source 'design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]'  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.111ns (44.057%)  route 0.141ns (55.943%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.643     0.979    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164     1.143 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.141     1.283    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[0]
    SLICE_X112Y49        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.394 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.394    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[21]
    SLICE_X112Y49        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.914     1.280    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.487ns  (logic 0.124ns (3.556%)  route 3.363ns (96.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                         net (fo=1, routed)           2.906     2.906    design_1_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X35Y38         LUT1 (Prop_lut1_I0_O)        0.124     3.030 r  design_1_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.457     3.487    design_1_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y38         FDRE                                         r  design_1_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.492     2.671    design_1_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y38         FDRE                                         r  design_1_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.426ns  (logic 0.045ns (3.155%)  route 1.381ns (96.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                         net (fo=1, routed)           1.210     1.210    design_1_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X35Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.255 r  design_1_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.171     1.426    design_1_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y38         FDRE                                         r  design_1_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.827     1.193    design_1_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y38         FDRE                                         r  design_1_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.061ns  (logic 2.467ns (34.938%)  route 4.594ns (65.062%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.747     3.041    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X31Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.419     3.460 f  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[7]/Q
                         net (fo=3, routed)           1.168     4.628    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt0[9]
    SLICE_X31Y45         LUT1 (Prop_lut1_I0_O)        0.297     4.925 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry_i_1/O
                         net (fo=1, routed)           0.000     4.925    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry_i_1_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.326 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry/CO[3]
                         net (fo=1, routed)           0.000     5.326    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.440 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.440    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.753 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__1/O[3]
                         net (fo=2, routed)           1.411     7.164    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt[17]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.306     7.470 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.470    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_i_5_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.846 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.846    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.963 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1/CO[3]
                         net (fo=35, routed)          1.268     9.231    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_2/O
                         net (fo=17, routed)          0.747    10.102    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_0
    SLICE_X23Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.579     2.758    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.061ns  (logic 2.467ns (34.938%)  route 4.594ns (65.062%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.747     3.041    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X31Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.419     3.460 f  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[7]/Q
                         net (fo=3, routed)           1.168     4.628    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt0[9]
    SLICE_X31Y45         LUT1 (Prop_lut1_I0_O)        0.297     4.925 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry_i_1/O
                         net (fo=1, routed)           0.000     4.925    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry_i_1_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.326 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry/CO[3]
                         net (fo=1, routed)           0.000     5.326    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.440 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.440    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.753 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__1/O[3]
                         net (fo=2, routed)           1.411     7.164    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt[17]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.306     7.470 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.470    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_i_5_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.846 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.846    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.963 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1/CO[3]
                         net (fo=35, routed)          1.268     9.231    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_2/O
                         net (fo=17, routed)          0.747    10.102    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_0
    SLICE_X23Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.579     2.758    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[19]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.061ns  (logic 2.467ns (34.938%)  route 4.594ns (65.062%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.747     3.041    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X31Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.419     3.460 f  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[7]/Q
                         net (fo=3, routed)           1.168     4.628    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt0[9]
    SLICE_X31Y45         LUT1 (Prop_lut1_I0_O)        0.297     4.925 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry_i_1/O
                         net (fo=1, routed)           0.000     4.925    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry_i_1_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.326 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry/CO[3]
                         net (fo=1, routed)           0.000     5.326    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.440 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.440    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.753 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__1/O[3]
                         net (fo=2, routed)           1.411     7.164    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt[17]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.306     7.470 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.470    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_i_5_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.846 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.846    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.963 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1/CO[3]
                         net (fo=35, routed)          1.268     9.231    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_2/O
                         net (fo=17, routed)          0.747    10.102    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_0
    SLICE_X23Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.579     2.758    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[20]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.061ns  (logic 2.467ns (34.938%)  route 4.594ns (65.062%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.747     3.041    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X31Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.419     3.460 f  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[7]/Q
                         net (fo=3, routed)           1.168     4.628    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt0[9]
    SLICE_X31Y45         LUT1 (Prop_lut1_I0_O)        0.297     4.925 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry_i_1/O
                         net (fo=1, routed)           0.000     4.925    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry_i_1_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.326 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry/CO[3]
                         net (fo=1, routed)           0.000     5.326    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.440 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.440    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.753 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__1/O[3]
                         net (fo=2, routed)           1.411     7.164    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt[17]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.306     7.470 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.470    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_i_5_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.846 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.846    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.963 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1/CO[3]
                         net (fo=35, routed)          1.268     9.231    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_2/O
                         net (fo=17, routed)          0.747    10.102    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_0
    SLICE_X23Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.579     2.758    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[21]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.044ns  (logic 2.467ns (35.020%)  route 4.577ns (64.980%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.747     3.041    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X31Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.419     3.460 f  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[7]/Q
                         net (fo=3, routed)           1.168     4.628    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt0[9]
    SLICE_X31Y45         LUT1 (Prop_lut1_I0_O)        0.297     4.925 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry_i_1/O
                         net (fo=1, routed)           0.000     4.925    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry_i_1_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.326 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry/CO[3]
                         net (fo=1, routed)           0.000     5.326    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.440 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.440    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.753 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__1/O[3]
                         net (fo=2, routed)           1.411     7.164    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt[17]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.306     7.470 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.470    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_i_5_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.846 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.846    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.963 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1/CO[3]
                         net (fo=35, routed)          1.268     9.231    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_2/O
                         net (fo=17, routed)          0.731    10.085    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_0
    SLICE_X23Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.579     2.758    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.032ns  (logic 2.467ns (35.082%)  route 4.565ns (64.918%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.747     3.041    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X31Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.419     3.460 f  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[7]/Q
                         net (fo=3, routed)           1.168     4.628    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt0[9]
    SLICE_X31Y45         LUT1 (Prop_lut1_I0_O)        0.297     4.925 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry_i_1/O
                         net (fo=1, routed)           0.000     4.925    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry_i_1_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.326 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry/CO[3]
                         net (fo=1, routed)           0.000     5.326    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.440 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.440    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.753 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__1/O[3]
                         net (fo=2, routed)           1.411     7.164    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt[17]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.306     7.470 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.470    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_i_5_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.846 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.846    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.963 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1/CO[3]
                         net (fo=35, routed)          1.268     9.231    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_2/O
                         net (fo=17, routed)          0.718    10.073    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_0
    SLICE_X23Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.578     2.757    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.032ns  (logic 2.467ns (35.082%)  route 4.565ns (64.918%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.747     3.041    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X31Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.419     3.460 f  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[7]/Q
                         net (fo=3, routed)           1.168     4.628    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt0[9]
    SLICE_X31Y45         LUT1 (Prop_lut1_I0_O)        0.297     4.925 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry_i_1/O
                         net (fo=1, routed)           0.000     4.925    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry_i_1_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.326 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry/CO[3]
                         net (fo=1, routed)           0.000     5.326    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.440 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.440    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.753 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__1/O[3]
                         net (fo=2, routed)           1.411     7.164    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt[17]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.306     7.470 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.470    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_i_5_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.846 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.846    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.963 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1/CO[3]
                         net (fo=35, routed)          1.268     9.231    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_2/O
                         net (fo=17, routed)          0.718    10.073    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_0
    SLICE_X23Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.578     2.757    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.032ns  (logic 2.467ns (35.082%)  route 4.565ns (64.918%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.747     3.041    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X31Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.419     3.460 f  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[7]/Q
                         net (fo=3, routed)           1.168     4.628    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt0[9]
    SLICE_X31Y45         LUT1 (Prop_lut1_I0_O)        0.297     4.925 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry_i_1/O
                         net (fo=1, routed)           0.000     4.925    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry_i_1_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.326 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry/CO[3]
                         net (fo=1, routed)           0.000     5.326    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.440 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.440    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.753 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__1/O[3]
                         net (fo=2, routed)           1.411     7.164    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt[17]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.306     7.470 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.470    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_i_5_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.846 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.846    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.963 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1/CO[3]
                         net (fo=35, routed)          1.268     9.231    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_2/O
                         net (fo=17, routed)          0.718    10.073    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_0
    SLICE_X23Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.578     2.757    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.032ns  (logic 2.467ns (35.082%)  route 4.565ns (64.918%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.747     3.041    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X31Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.419     3.460 f  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[7]/Q
                         net (fo=3, routed)           1.168     4.628    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt0[9]
    SLICE_X31Y45         LUT1 (Prop_lut1_I0_O)        0.297     4.925 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry_i_1/O
                         net (fo=1, routed)           0.000     4.925    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry_i_1_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.326 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry/CO[3]
                         net (fo=1, routed)           0.000     5.326    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.440 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.440    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.753 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__1/O[3]
                         net (fo=2, routed)           1.411     7.164    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt[17]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.306     7.470 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.470    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_i_5_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.846 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.846    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.963 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1/CO[3]
                         net (fo=35, routed)          1.268     9.231    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_2/O
                         net (fo=17, routed)          0.718    10.073    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_0
    SLICE_X23Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.578     2.757    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.932ns  (logic 2.467ns (35.589%)  route 4.465ns (64.411%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.747     3.041    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X31Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.419     3.460 f  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[7]/Q
                         net (fo=3, routed)           1.168     4.628    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt0[9]
    SLICE_X31Y45         LUT1 (Prop_lut1_I0_O)        0.297     4.925 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry_i_1/O
                         net (fo=1, routed)           0.000     4.925    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry_i_1_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.326 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry/CO[3]
                         net (fo=1, routed)           0.000     5.326    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.440 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.440    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.753 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__1/O[3]
                         net (fo=2, routed)           1.411     7.164    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt[17]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.306     7.470 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.470    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_i_5_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.846 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.846    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.963 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1/CO[3]
                         net (fo=35, routed)          1.099     9.062    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.186 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1/O
                         net (fo=17, routed)          0.787     9.973    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1_n_0
    SLICE_X23Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.578     2.757    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/ddr_fbuf_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.591     0.927    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X25Y45         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_fbuf_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_fbuf_addr_reg[6]/Q
                         net (fo=2, routed)           0.109     1.177    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_fbuf_addr[6]
    SLICE_X24Y45         LUT4 (Prop_lut4_I0_O)        0.045     1.222 r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[6]_i_1/O
                         net (fo=1, routed)           0.000     1.222    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[6]_i_1_n_0
    SLICE_X24Y45         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.859     1.225    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X24Y45         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/msbs_px_nco_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.275ns (81.772%)  route 0.061ns (18.228%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.559     0.895    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X32Y52         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/msbs_px_nco_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/Zedboard_AXI_VGA_0/inst/msbs_px_nco_reg[2]/Q
                         net (fo=3, routed)           0.061     1.120    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/in[34]
    SLICE_X33Y52         LUT2 (Prop_lut2_I0_O)        0.045     1.165 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc[32]_i_3/O
                         net (fo=1, routed)           0.000     1.165    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc[32]_i_3_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.231 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.231    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[32]_i_1_n_5
    SLICE_X33Y52         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.826     1.192    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X33Y52         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[34]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/ddr_fbuf_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.906%)  route 0.124ns (40.094%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.590     0.926    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X28Y46         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_fbuf_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_fbuf_addr_reg[11]/Q
                         net (fo=2, routed)           0.124     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_fbuf_addr[11]
    SLICE_X27Y46         LUT4 (Prop_lut4_I0_O)        0.045     1.236 r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[11]_i_1/O
                         net (fo=1, routed)           0.000     1.236    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[11]_i_1_n_0
    SLICE_X27Y46         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.859     1.225    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X27Y46         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.274ns (78.917%)  route 0.073ns (21.083%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.565     0.901    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X32Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[13]/Q
                         net (fo=3, routed)           0.073     1.138    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/in[13]
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.183 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc[12]_i_4/O
                         net (fo=1, routed)           0.000     1.183    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc[12]_i_4_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.248 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.248    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[12]_i_1_n_6
    SLICE_X33Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.831     1.197    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X33Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/msbs_px_nco_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.308ns (83.401%)  route 0.061ns (16.599%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.559     0.895    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X32Y52         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/msbs_px_nco_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/Zedboard_AXI_VGA_0/inst/msbs_px_nco_reg[2]/Q
                         net (fo=3, routed)           0.061     1.120    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/in[34]
    SLICE_X33Y52         LUT2 (Prop_lut2_I0_O)        0.045     1.165 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc[32]_i_3/O
                         net (fo=1, routed)           0.000     1.165    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc[32]_i_3_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.264 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[32]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.264    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[32]_i_1_n_4
    SLICE_X33Y52         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.826     1.192    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X33Y52         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[35]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.652%)  route 0.120ns (32.348%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.559     0.895    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X35Y51         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[26]/Q
                         net (fo=3, routed)           0.120     1.156    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/in[26]
    SLICE_X33Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.201 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc[24]_i_3/O
                         net (fo=1, routed)           0.000     1.201    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc[24]_i_3_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.267 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.267    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[24]_i_1_n_5
    SLICE_X33Y50         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.826     1.192    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X33Y50         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[26]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/msbs_px_nco_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.279ns (74.738%)  route 0.094ns (25.262%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.559     0.895    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X32Y52         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/msbs_px_nco_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/Zedboard_AXI_VGA_0/inst/msbs_px_nco_reg[0]/Q
                         net (fo=3, routed)           0.094     1.153    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/in[32]
    SLICE_X33Y52         LUT2 (Prop_lut2_I0_O)        0.045     1.198 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc[32]_i_5/O
                         net (fo=1, routed)           0.000     1.198    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc[32]_i_5_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.268 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.268    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[32]_i_1_n_7
    SLICE_X33Y52         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.826     1.192    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X33Y52         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[32]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.275ns (74.465%)  route 0.094ns (25.535%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.565     0.901    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X32Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[14]/Q
                         net (fo=3, routed)           0.094     1.159    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/in[14]
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.204 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc[12]_i_3/O
                         net (fo=1, routed)           0.000     1.204    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc[12]_i_3_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.270 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.270    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[12]_i_1_n_5
    SLICE_X33Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.831     1.197    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X33Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.272ns (71.875%)  route 0.106ns (28.125%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.564     0.900    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X32Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[3]/Q
                         net (fo=3, routed)           0.106     1.170    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/in[3]
    SLICE_X33Y44         LUT2 (Prop_lut2_I0_O)        0.045     1.215 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc[0]_i_2/O
                         net (fo=1, routed)           0.000     1.215    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc[0]_i_2_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.278 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.278    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[0]_i_1_n_4
    SLICE_X33Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.830     1.196    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X33Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.279ns (71.969%)  route 0.109ns (28.031%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.564     0.900    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X32Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[0]/Q
                         net (fo=3, routed)           0.109     1.172    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/in[0]
    SLICE_X33Y44         LUT2 (Prop_lut2_I0_O)        0.045     1.217 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc[0]_i_5/O
                         net (fo=1, routed)           0.000     1.217    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc[0]_i_5_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.287 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.287    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[0]_i_1_n_7
    SLICE_X33Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.830     1.196    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X33Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.471ns  (logic 0.580ns (23.477%)  route 1.891ns (76.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.664     2.958    design_1_i/rst_ps7_0_200M/U0/slowest_sync_clk
    SLICE_X33Y36         FDRE                                         r  design_1_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.456     3.414 r  design_1_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.327     4.741    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X21Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.865 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ABURST_Q[0]_i_1/O
                         net (fo=68, routed)          0.563     5.429    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X20Y41         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.578     2.757    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y41         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.471ns  (logic 0.580ns (23.477%)  route 1.891ns (76.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.664     2.958    design_1_i/rst_ps7_0_200M/U0/slowest_sync_clk
    SLICE_X33Y36         FDRE                                         r  design_1_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.456     3.414 r  design_1_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.327     4.741    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X21Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.865 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ABURST_Q[0]_i_1/O
                         net (fo=68, routed)          0.563     5.429    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X20Y41         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.578     2.757    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y41         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.186ns (18.480%)  route 0.821ns (81.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.560     0.896    design_1_i/rst_ps7_0_200M/U0/slowest_sync_clk
    SLICE_X33Y36         FDRE                                         r  design_1_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  design_1_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.612     1.649    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X21Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.694 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ABURST_Q[0]_i_1/O
                         net (fo=68, routed)          0.208     1.902    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X20Y41         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.863     1.229    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y41         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.186ns (18.480%)  route 0.821ns (81.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.560     0.896    design_1_i/rst_ps7_0_200M/U0/slowest_sync_clk
    SLICE_X33Y36         FDRE                                         r  design_1_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  design_1_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.612     1.649    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X21Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.694 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ABURST_Q[0]_i_1/O
                         net (fo=68, routed)          0.208     1.902    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X20Y41         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.863     1.229    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y41         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  To Clock:  clk_fpga_1

Max Delay            83 Endpoints
Min Delay            83 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.637ns  (logic 0.456ns (71.546%)  route 0.181ns (28.454%))
  Logic Levels:           0  
  Clock Path Skew:        -3.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    6.270ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.968     4.433    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.534 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.736     6.270    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X28Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456     6.726 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=48, routed)          0.181     6.908    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X29Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.564     2.743    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X29Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.908ns  (logic 0.828ns (21.185%)  route 3.080ns (78.815%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    6.270ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.968     4.433    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.534 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.736     6.270    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X28Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456     6.726 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=48, routed)          0.836     7.562    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_rd
    SLICE_X29Y35         LUT3 (Prop_lut3_I0_O)        0.124     7.686 f  design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4/O
                         net (fo=3, routed)           0.699     8.385    design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4_n_0
    SLICE_X26Y44         LUT5 (Prop_lut5_I2_O)        0.124     8.509 f  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_4/O
                         net (fo=2, routed)           0.832     9.341    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_4_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_1/O
                         net (fo=32, routed)          0.714    10.179    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address
    SLICE_X26Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.573     2.752    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X26Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.908ns  (logic 0.828ns (21.185%)  route 3.080ns (78.815%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    6.270ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.968     4.433    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.534 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.736     6.270    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X28Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456     6.726 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=48, routed)          0.836     7.562    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_rd
    SLICE_X29Y35         LUT3 (Prop_lut3_I0_O)        0.124     7.686 f  design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4/O
                         net (fo=3, routed)           0.699     8.385    design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4_n_0
    SLICE_X26Y44         LUT5 (Prop_lut5_I2_O)        0.124     8.509 f  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_4/O
                         net (fo=2, routed)           0.832     9.341    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_4_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_1/O
                         net (fo=32, routed)          0.714    10.179    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address
    SLICE_X26Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.573     2.752    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X26Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[23]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.908ns  (logic 0.828ns (21.185%)  route 3.080ns (78.815%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    6.270ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.968     4.433    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.534 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.736     6.270    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X28Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456     6.726 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=48, routed)          0.836     7.562    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_rd
    SLICE_X29Y35         LUT3 (Prop_lut3_I0_O)        0.124     7.686 f  design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4/O
                         net (fo=3, routed)           0.699     8.385    design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4_n_0
    SLICE_X26Y44         LUT5 (Prop_lut5_I2_O)        0.124     8.509 f  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_4/O
                         net (fo=2, routed)           0.832     9.341    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_4_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_1/O
                         net (fo=32, routed)          0.714    10.179    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address
    SLICE_X26Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.573     2.752    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X26Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[24]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.896ns  (logic 0.828ns (21.251%)  route 3.068ns (78.749%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    6.270ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.968     4.433    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.534 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.736     6.270    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X28Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456     6.726 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=48, routed)          0.836     7.562    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_rd
    SLICE_X29Y35         LUT3 (Prop_lut3_I0_O)        0.124     7.686 f  design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4/O
                         net (fo=3, routed)           0.699     8.385    design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4_n_0
    SLICE_X26Y44         LUT5 (Prop_lut5_I2_O)        0.124     8.509 f  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_4/O
                         net (fo=2, routed)           0.832     9.341    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_4_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_1/O
                         net (fo=32, routed)          0.701    10.166    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address
    SLICE_X24Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.573     2.752    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X24Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[25]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.896ns  (logic 0.828ns (21.251%)  route 3.068ns (78.749%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    6.270ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.968     4.433    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.534 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.736     6.270    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X28Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456     6.726 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=48, routed)          0.836     7.562    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_rd
    SLICE_X29Y35         LUT3 (Prop_lut3_I0_O)        0.124     7.686 f  design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4/O
                         net (fo=3, routed)           0.699     8.385    design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4_n_0
    SLICE_X26Y44         LUT5 (Prop_lut5_I2_O)        0.124     8.509 f  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_4/O
                         net (fo=2, routed)           0.832     9.341    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_4_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_1/O
                         net (fo=32, routed)          0.701    10.166    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address
    SLICE_X24Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.573     2.752    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X24Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[26]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.896ns  (logic 0.828ns (21.251%)  route 3.068ns (78.749%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    6.270ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.968     4.433    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.534 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.736     6.270    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X28Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456     6.726 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=48, routed)          0.836     7.562    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_rd
    SLICE_X29Y35         LUT3 (Prop_lut3_I0_O)        0.124     7.686 f  design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4/O
                         net (fo=3, routed)           0.699     8.385    design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4_n_0
    SLICE_X26Y44         LUT5 (Prop_lut5_I2_O)        0.124     8.509 f  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_4/O
                         net (fo=2, routed)           0.832     9.341    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_4_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_1/O
                         net (fo=32, routed)          0.701    10.166    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address
    SLICE_X24Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.573     2.752    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X24Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[27]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.896ns  (logic 0.828ns (21.251%)  route 3.068ns (78.749%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    6.270ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.968     4.433    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.534 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.736     6.270    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X28Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456     6.726 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=48, routed)          0.836     7.562    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_rd
    SLICE_X29Y35         LUT3 (Prop_lut3_I0_O)        0.124     7.686 f  design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4/O
                         net (fo=3, routed)           0.699     8.385    design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4_n_0
    SLICE_X26Y44         LUT5 (Prop_lut5_I2_O)        0.124     8.509 f  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_4/O
                         net (fo=2, routed)           0.832     9.341    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_4_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_1/O
                         net (fo=32, routed)          0.701    10.166    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address
    SLICE_X24Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.573     2.752    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X24Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[31]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.872ns  (logic 0.828ns (21.383%)  route 3.044ns (78.617%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -3.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    6.270ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.968     4.433    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.534 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.736     6.270    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X28Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456     6.726 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=48, routed)          0.836     7.562    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_rd
    SLICE_X29Y35         LUT3 (Prop_lut3_I0_O)        0.124     7.686 f  design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4/O
                         net (fo=3, routed)           0.850     8.536    design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4_n_0
    SLICE_X26Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.660 f  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_4/O
                         net (fo=1, routed)           0.571     9.231    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_4_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.355 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1/O
                         net (fo=17, routed)          0.787    10.142    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1_n_0
    SLICE_X23Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.578     2.757    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.872ns  (logic 0.828ns (21.383%)  route 3.044ns (78.617%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -3.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    6.270ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.968     4.433    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.534 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.736     6.270    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X28Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456     6.726 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=48, routed)          0.836     7.562    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_rd
    SLICE_X29Y35         LUT3 (Prop_lut3_I0_O)        0.124     7.686 f  design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4/O
                         net (fo=3, routed)           0.850     8.536    design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4_n_0
    SLICE_X26Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.660 f  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_4/O
                         net (fo=1, routed)           0.571     9.231    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_4_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.355 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1/O
                         net (fo=17, routed)          0.787    10.142    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1_n_0
    SLICE_X23Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.578     2.757    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.281%)  route 0.078ns (35.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.378     1.435    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.461 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.583     2.043    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X28Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141     2.184 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=48, routed)          0.078     2.263    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X29Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.851     1.217    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X29Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.368%)  route 0.197ns (54.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.378     1.435    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.461 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.590     2.050    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X10Y36         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.164     2.214 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.197     2.412    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X16Y37         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.861     1.227    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X16Y37         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.413%)  route 0.313ns (65.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.378     1.435    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.461 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.590     2.050    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X10Y36         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.164     2.214 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.313     2.527    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X14Y36         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.860     1.226    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X14Y36         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.494ns  (logic 0.164ns (33.177%)  route 0.330ns (66.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.378     1.435    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.461 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.590     2.050    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X10Y35         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.164     2.214 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.330     2.545    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X14Y35         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.860     1.226    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X14Y35         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.505ns  (logic 0.164ns (32.465%)  route 0.341ns (67.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.378     1.435    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.461 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.590     2.050    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X10Y36         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.164     2.214 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.341     2.556    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X14Y36         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.860     1.226    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X14Y36         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.507ns  (logic 0.148ns (29.174%)  route 0.359ns (70.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.378     1.435    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.461 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.590     2.050    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X12Y36         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.148     2.198 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.359     2.558    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[11]
    SLICE_X15Y36         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.860     1.226    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y36         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.523ns  (logic 0.148ns (28.294%)  route 0.375ns (71.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.378     1.435    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.461 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.590     2.050    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X10Y36         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.148     2.198 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.375     2.573    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X16Y36         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.860     1.226    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X16Y36         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.148ns (27.932%)  route 0.382ns (72.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.378     1.435    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.461 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.590     2.050    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X10Y35         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.148     2.198 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.382     2.580    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X14Y36         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.860     1.226    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X14Y36         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.556ns  (logic 0.148ns (26.629%)  route 0.408ns (73.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.378     1.435    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.461 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.590     2.050    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X10Y36         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.148     2.198 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.408     2.606    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X11Y36         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.860     1.226    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X11Y36         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.164ns (29.026%)  route 0.401ns (70.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.378     1.435    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.461 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.590     2.050    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X10Y36         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.164     2.214 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.401     2.615    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X16Y37         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.861     1.227    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X16Y37         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.740ns  (logic 3.348ns (43.257%)  route 4.392ns (56.743%))
  Logic Levels:           9  (CARRY4=5 LUT2=3 LUT4=1)
  Clock Path Skew:        2.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.567ns
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.664     2.958    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X32Y35         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.518     3.476 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[15]/Q
                         net (fo=5, routed)           1.357     4.833    design_1_i/Zedboard_AXI_VGA_0/inst/vlines[3]
    SLICE_X22Y34         LUT2 (Prop_lut2_I0_O)        0.124     4.957 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.957    design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r2_carry_i_1_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.333 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.333    design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r2_carry_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.552 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r2_carry__0/O[0]
                         net (fo=4, routed)           1.039     6.590    design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r2[4]
    SLICE_X20Y34         LUT2 (Prop_lut2_I0_O)        0.295     6.885 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry__0_i_9__0/O
                         net (fo=1, routed)           0.000     6.885    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry__0_i_9__0_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.398 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     7.398    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry__0_i_5__0_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.721 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry__1_i_5__0/O[1]
                         net (fo=1, routed)           0.967     8.688    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry__1_i_5__0_n_6
    SLICE_X21Y33         LUT2 (Prop_lut2_I1_O)        0.306     8.994 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     8.994    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry__1_i_3__0_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.544 f  design_1_i/Zedboard_AXI_VGA_0/inst/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           1.030    10.574    design_1_i/Zedboard_AXI_VGA_0/inst/_inferred__2/i__carry__1_n_0
    SLICE_X27Y33         LUT4 (Prop_lut4_I1_O)        0.124    10.698 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r_i_1/O
                         net (fo=1, routed)           0.000    10.698    design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r_i_1_n_0
    SLICE_X27Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     2.659    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.418     3.077 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.837     3.914    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.005 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.562     5.567    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X27Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r_reg/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.202ns  (logic 3.352ns (46.540%)  route 3.850ns (53.460%))
  Logic Levels:           9  (CARRY4=5 LUT2=3 LUT4=1)
  Clock Path Skew:        2.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.567ns
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.664     2.958    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X34Y35         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     3.476 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/Q
                         net (fo=5, routed)           1.267     4.743    design_1_i/Zedboard_AXI_VGA_0/inst/hpixels[3]
    SLICE_X26Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.867 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.867    design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r2_carry_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.243 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.243    design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r2_carry_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.558 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r2_carry__0/O[3]
                         net (fo=4, routed)           0.950     6.508    design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r2[7]
    SLICE_X25Y32         LUT2 (Prop_lut2_I0_O)        0.307     6.815 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.815    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry__0_i_6_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.216 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.216    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry__0_i_5_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.550 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry__1_i_5/O[1]
                         net (fo=1, routed)           0.812     8.362    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry__1_i_5_n_6
    SLICE_X23Y33         LUT2 (Prop_lut2_I1_O)        0.303     8.665 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.665    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry__1_i_3_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.215 f  design_1_i/Zedboard_AXI_VGA_0/inst/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.822    10.036    design_1_i/Zedboard_AXI_VGA_0/inst/_inferred__1/i__carry__1_n_0
    SLICE_X27Y33         LUT4 (Prop_lut4_I1_O)        0.124    10.160 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r_i_1/O
                         net (fo=1, routed)           0.000    10.160    design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r_i_1_n_0
    SLICE_X27Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     2.659    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.418     3.077 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.837     3.914    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.005 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.562     5.567    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X27Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r_reg/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.262ns  (logic 2.768ns (44.200%)  route 3.494ns (55.800%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.654ns
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.664     2.958    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X34Y35         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     3.476 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/Q
                         net (fo=5, routed)           2.452     5.928    design_1_i/Zedboard_AXI_VGA_0/inst/hpixels[3]
    SLICE_X8Y32          LUT4 (Prop_lut4_I0_O)        0.124     6.052 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.052    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.585 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.742 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.444     7.186    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.332     7.518 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.599     8.116    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X7Y32          LUT5 (Prop_lut5_I1_O)        0.124     8.240 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__3/O
                         net (fo=1, routed)           0.000     8.240    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__3_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.772 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.772    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.886 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.886    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.220 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     9.220    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__3_n_6
    SLICE_X7Y34          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     2.659    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.418     3.077 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.837     3.914    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.005 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.649     5.654    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X7Y34          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.241ns  (logic 2.747ns (44.013%)  route 3.494ns (55.987%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.654ns
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.664     2.958    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X34Y35         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     3.476 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/Q
                         net (fo=5, routed)           2.452     5.928    design_1_i/Zedboard_AXI_VGA_0/inst/hpixels[3]
    SLICE_X8Y32          LUT4 (Prop_lut4_I0_O)        0.124     6.052 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.052    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.585 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.742 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.444     7.186    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.332     7.518 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.599     8.116    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X7Y32          LUT5 (Prop_lut5_I1_O)        0.124     8.240 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__3/O
                         net (fo=1, routed)           0.000     8.240    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__3_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.772 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.772    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.886 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.886    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.199 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     9.199    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__3_n_4
    SLICE_X7Y34          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     2.659    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.418     3.077 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.837     3.914    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.005 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.649     5.654    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X7Y34          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.241ns  (logic 2.741ns (43.922%)  route 3.500ns (56.078%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.653ns
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.664     2.958    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X34Y35         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     3.476 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/Q
                         net (fo=5, routed)           2.452     5.928    design_1_i/Zedboard_AXI_VGA_0/inst/hpixels[3]
    SLICE_X8Y32          LUT4 (Prop_lut4_I0_O)        0.124     6.052 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.052    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.585 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.742 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.444     7.186    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.332     7.518 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.604     8.122    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X6Y31          LUT5 (Prop_lut5_I1_O)        0.124     8.246 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_2__2/O
                         net (fo=1, routed)           0.000     8.246    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_2__2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.759 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.759    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.876 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.876    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.199 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     9.199    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2_n_6
    SLICE_X6Y33          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     2.659    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.418     3.077 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.837     3.914    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.005 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.648     5.653    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X6Y33          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.233ns  (logic 2.733ns (43.850%)  route 3.500ns (56.150%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.653ns
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.664     2.958    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X34Y35         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     3.476 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/Q
                         net (fo=5, routed)           2.452     5.928    design_1_i/Zedboard_AXI_VGA_0/inst/hpixels[3]
    SLICE_X8Y32          LUT4 (Prop_lut4_I0_O)        0.124     6.052 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.052    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.585 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.742 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.444     7.186    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.332     7.518 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.604     8.122    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X6Y31          LUT5 (Prop_lut5_I1_O)        0.124     8.246 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_2__2/O
                         net (fo=1, routed)           0.000     8.246    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_2__2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.759 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.759    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.876 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.876    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.191 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     9.191    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2_n_4
    SLICE_X6Y33          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     2.659    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.418     3.077 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.837     3.914    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.005 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.648     5.653    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X6Y33          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.167ns  (logic 2.673ns (43.341%)  route 3.494ns (56.659%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.654ns
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.664     2.958    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X34Y35         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     3.476 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/Q
                         net (fo=5, routed)           2.452     5.928    design_1_i/Zedboard_AXI_VGA_0/inst/hpixels[3]
    SLICE_X8Y32          LUT4 (Prop_lut4_I0_O)        0.124     6.052 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.052    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.585 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.742 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.444     7.186    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.332     7.518 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.599     8.116    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X7Y32          LUT5 (Prop_lut5_I1_O)        0.124     8.240 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__3/O
                         net (fo=1, routed)           0.000     8.240    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__3_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.772 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.772    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.886 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.886    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.125 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     9.125    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__3_n_5
    SLICE_X7Y34          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     2.659    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.418     3.077 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.837     3.914    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.005 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.649     5.654    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X7Y34          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.157ns  (logic 2.657ns (43.157%)  route 3.500ns (56.843%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.653ns
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.664     2.958    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X34Y35         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     3.476 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/Q
                         net (fo=5, routed)           2.452     5.928    design_1_i/Zedboard_AXI_VGA_0/inst/hpixels[3]
    SLICE_X8Y32          LUT4 (Prop_lut4_I0_O)        0.124     6.052 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.052    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.585 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.742 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.444     7.186    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.332     7.518 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.604     8.122    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X6Y31          LUT5 (Prop_lut5_I1_O)        0.124     8.246 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_2__2/O
                         net (fo=1, routed)           0.000     8.246    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_2__2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.759 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.759    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.876 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.876    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.115 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     9.115    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2_n_5
    SLICE_X6Y33          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     2.659    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.418     3.077 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.837     3.914    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.005 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.648     5.653    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X6Y33          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.151ns  (logic 2.657ns (43.193%)  route 3.494ns (56.807%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.654ns
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.664     2.958    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X34Y35         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     3.476 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/Q
                         net (fo=5, routed)           2.452     5.928    design_1_i/Zedboard_AXI_VGA_0/inst/hpixels[3]
    SLICE_X8Y32          LUT4 (Prop_lut4_I0_O)        0.124     6.052 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.052    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.585 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.742 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.444     7.186    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.332     7.518 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.599     8.116    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X7Y32          LUT5 (Prop_lut5_I1_O)        0.124     8.240 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__3/O
                         net (fo=1, routed)           0.000     8.240    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__3_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.772 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.772    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.886 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.886    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.109 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     9.109    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__3_n_7
    SLICE_X7Y34          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     2.659    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.418     3.077 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.837     3.914    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.005 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.649     5.654    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X7Y34          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.148ns  (logic 2.654ns (43.166%)  route 3.494ns (56.834%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.653ns
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.664     2.958    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X34Y35         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     3.476 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/Q
                         net (fo=5, routed)           2.452     5.928    design_1_i/Zedboard_AXI_VGA_0/inst/hpixels[3]
    SLICE_X8Y32          LUT4 (Prop_lut4_I0_O)        0.124     6.052 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.052    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.585 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.742 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.444     7.186    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.332     7.518 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.599     8.116    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X7Y32          LUT5 (Prop_lut5_I1_O)        0.124     8.240 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__3/O
                         net (fo=1, routed)           0.000     8.240    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__3_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.772 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.772    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.106 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     9.106    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3_n_6
    SLICE_X7Y33          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     2.659    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.418     3.077 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.837     3.914    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.005 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.648     5.653    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X7Y33          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.068ns  (logic 0.209ns (19.566%)  route 0.859ns (80.434%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.590     0.926    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X30Y46         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/Q
                         net (fo=5, routed)           0.737     1.826    design_1_i/Zedboard_AXI_VGA_0/inst/dma_ready
    SLICE_X13Y33         LUT4 (Prop_lut4_I1_O)        0.045     1.871 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt[10]_i_2/O
                         net (fo=13, routed)          0.122     1.994    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt0
    SLICE_X13Y32         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.204     1.395 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.433     1.828    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.857 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.855     2.712    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X13Y32         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.068ns  (logic 0.209ns (19.566%)  route 0.859ns (80.434%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.590     0.926    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X30Y46         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/Q
                         net (fo=5, routed)           0.737     1.826    design_1_i/Zedboard_AXI_VGA_0/inst/dma_ready
    SLICE_X13Y33         LUT4 (Prop_lut4_I1_O)        0.045     1.871 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt[10]_i_2/O
                         net (fo=13, routed)          0.122     1.994    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt0
    SLICE_X13Y32         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.204     1.395 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.433     1.828    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.857 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.855     2.712    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X13Y32         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.068ns  (logic 0.209ns (19.566%)  route 0.859ns (80.434%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.590     0.926    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X30Y46         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/Q
                         net (fo=5, routed)           0.737     1.826    design_1_i/Zedboard_AXI_VGA_0/inst/dma_ready
    SLICE_X13Y33         LUT4 (Prop_lut4_I1_O)        0.045     1.871 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt[10]_i_2/O
                         net (fo=13, routed)          0.122     1.994    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt0
    SLICE_X13Y32         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.204     1.395 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.433     1.828    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.857 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.855     2.712    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X13Y32         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.068ns  (logic 0.209ns (19.566%)  route 0.859ns (80.434%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.590     0.926    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X30Y46         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/Q
                         net (fo=5, routed)           0.737     1.826    design_1_i/Zedboard_AXI_VGA_0/inst/dma_ready
    SLICE_X13Y33         LUT4 (Prop_lut4_I1_O)        0.045     1.871 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt[10]_i_2/O
                         net (fo=13, routed)          0.122     1.994    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt0
    SLICE_X13Y32         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.204     1.395 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.433     1.828    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.857 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.855     2.712    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X13Y32         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.068ns  (logic 0.209ns (19.566%)  route 0.859ns (80.434%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.590     0.926    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X30Y46         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/Q
                         net (fo=5, routed)           0.737     1.826    design_1_i/Zedboard_AXI_VGA_0/inst/dma_ready
    SLICE_X13Y33         LUT4 (Prop_lut4_I1_O)        0.045     1.871 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt[10]_i_2/O
                         net (fo=13, routed)          0.122     1.994    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt0
    SLICE_X13Y32         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.204     1.395 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.433     1.828    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.857 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.855     2.712    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X13Y32         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.068ns  (logic 0.209ns (19.566%)  route 0.859ns (80.434%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.590     0.926    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X30Y46         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/Q
                         net (fo=5, routed)           0.737     1.826    design_1_i/Zedboard_AXI_VGA_0/inst/dma_ready
    SLICE_X13Y33         LUT4 (Prop_lut4_I1_O)        0.045     1.871 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt[10]_i_2/O
                         net (fo=13, routed)          0.122     1.994    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt0
    SLICE_X13Y32         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.204     1.395 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.433     1.828    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.857 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.855     2.712    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X13Y32         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.125ns  (logic 0.206ns (18.310%)  route 0.919ns (81.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.590     0.926    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X30Y46         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/Q
                         net (fo=5, routed)           0.737     1.826    design_1_i/Zedboard_AXI_VGA_0/inst/dma_ready
    SLICE_X13Y33         LUT5 (Prop_lut5_I3_O)        0.042     1.868 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt[10]_i_1/O
                         net (fo=22, routed)          0.182     2.051    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt
    SLICE_X13Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.204     1.395 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.433     1.828    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.857 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.857     2.714    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X13Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.125ns  (logic 0.206ns (18.310%)  route 0.919ns (81.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.590     0.926    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X30Y46         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/Q
                         net (fo=5, routed)           0.737     1.826    design_1_i/Zedboard_AXI_VGA_0/inst/dma_ready
    SLICE_X13Y33         LUT5 (Prop_lut5_I3_O)        0.042     1.868 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt[10]_i_1/O
                         net (fo=22, routed)          0.182     2.051    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt
    SLICE_X13Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.204     1.395 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.433     1.828    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.857 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.857     2.714    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X13Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.125ns  (logic 0.206ns (18.310%)  route 0.919ns (81.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.590     0.926    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X30Y46         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/Q
                         net (fo=5, routed)           0.737     1.826    design_1_i/Zedboard_AXI_VGA_0/inst/dma_ready
    SLICE_X13Y33         LUT5 (Prop_lut5_I3_O)        0.042     1.868 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt[10]_i_1/O
                         net (fo=22, routed)          0.182     2.051    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt
    SLICE_X13Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.204     1.395 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.433     1.828    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.857 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.857     2.714    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X13Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.125ns  (logic 0.206ns (18.310%)  route 0.919ns (81.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.590     0.926    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X30Y46         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/Q
                         net (fo=5, routed)           0.737     1.826    design_1_i/Zedboard_AXI_VGA_0/inst/dma_ready
    SLICE_X13Y33         LUT5 (Prop_lut5_I3_O)        0.042     1.868 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt[10]_i_1/O
                         net (fo=22, routed)          0.182     2.051    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt
    SLICE_X13Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.204     1.395 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.433     1.828    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.857 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.857     2.714    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X13Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_1
  To Clock:  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.151ns  (logic 0.456ns (39.611%)  route 0.695ns (60.389%))
  Logic Levels:           0  
  Clock Path Skew:        2.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.566ns
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.739     3.033    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X31Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.456     3.489 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.695     4.184    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X28Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     2.659    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.418     3.077 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.837     3.914    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.005 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.561     5.566    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X28Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.536ns  (logic 0.890ns (19.622%)  route 3.646ns (80.378%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        2.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.567ns
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.740     3.034    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X30Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.518     3.552 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=68, routed)          0.419     3.971    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X29Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.095 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=5, routed)           1.714     5.810    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_wr
    SLICE_X13Y33         LUT4 (Prop_lut4_I2_O)        0.124     5.934 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt[10]_i_2/O
                         net (fo=13, routed)          1.512     7.446    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt0
    SLICE_X27Y33         LUT4 (Prop_lut4_I2_O)        0.124     7.570 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r_i_1/O
                         net (fo=1, routed)           0.000     7.570    design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r_i_1_n_0
    SLICE_X27Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     2.659    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.418     3.077 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.837     3.914    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.005 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.562     5.567    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X27Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r_reg/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.531ns  (logic 0.890ns (19.644%)  route 3.641ns (80.356%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        2.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.567ns
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.740     3.034    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X30Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.518     3.552 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=68, routed)          0.419     3.971    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X29Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.095 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=5, routed)           1.714     5.810    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_wr
    SLICE_X13Y33         LUT4 (Prop_lut4_I2_O)        0.124     5.934 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt[10]_i_2/O
                         net (fo=13, routed)          1.507     7.441    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt0
    SLICE_X27Y33         LUT4 (Prop_lut4_I2_O)        0.124     7.565 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r_i_1/O
                         net (fo=1, routed)           0.000     7.565    design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r_i_1_n_0
    SLICE_X27Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     2.659    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.418     3.077 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.837     3.914    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.005 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.562     5.567    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X27Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r_reg/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.660ns  (logic 0.794ns (21.696%)  route 2.866ns (78.304%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        2.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.577ns
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.740     3.034    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X30Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.518     3.552 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=68, routed)          0.419     3.971    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X29Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.095 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=5, routed)           1.714     5.810    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_wr
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.152     5.962 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt[10]_i_1/O
                         net (fo=22, routed)          0.732     6.694    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt
    SLICE_X9Y35          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     2.659    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.418     3.077 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.837     3.914    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.005 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.572     5.577    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X9Y35          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.660ns  (logic 0.794ns (21.696%)  route 2.866ns (78.304%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        2.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.577ns
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.740     3.034    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X30Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.518     3.552 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=68, routed)          0.419     3.971    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X29Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.095 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=5, routed)           1.714     5.810    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_wr
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.152     5.962 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt[10]_i_1/O
                         net (fo=22, routed)          0.732     6.694    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt
    SLICE_X9Y35          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     2.659    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.418     3.077 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.837     3.914    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.005 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.572     5.577    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X9Y35          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.660ns  (logic 0.794ns (21.696%)  route 2.866ns (78.304%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        2.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.577ns
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.740     3.034    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X30Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.518     3.552 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=68, routed)          0.419     3.971    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X29Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.095 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=5, routed)           1.714     5.810    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_wr
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.152     5.962 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt[10]_i_1/O
                         net (fo=22, routed)          0.732     6.694    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt
    SLICE_X9Y35          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     2.659    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.418     3.077 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.837     3.914    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.005 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.572     5.577    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X9Y35          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.597ns  (logic 0.766ns (21.298%)  route 2.831ns (78.702%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.575ns
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.740     3.034    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X30Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.518     3.552 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=68, routed)          0.419     3.971    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X29Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.095 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=5, routed)           1.741     5.836    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_wr
    SLICE_X11Y35         LUT6 (Prop_lut6_I3_O)        0.124     5.960 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.670     6.631    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt
    SLICE_X9Y33          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     2.659    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.418     3.077 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.837     3.914    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.005 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.570     5.575    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X9Y33          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.597ns  (logic 0.766ns (21.298%)  route 2.831ns (78.702%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.575ns
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.740     3.034    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X30Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.518     3.552 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=68, routed)          0.419     3.971    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X29Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.095 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=5, routed)           1.741     5.836    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_wr
    SLICE_X11Y35         LUT6 (Prop_lut6_I3_O)        0.124     5.960 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.670     6.631    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt
    SLICE_X9Y33          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     2.659    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.418     3.077 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.837     3.914    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.005 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.570     5.575    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X9Y33          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.593ns  (logic 0.766ns (21.318%)  route 2.827ns (78.682%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.577ns
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.740     3.034    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X30Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.518     3.552 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=68, routed)          0.419     3.971    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X29Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.095 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=5, routed)           1.741     5.836    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_wr
    SLICE_X11Y35         LUT6 (Prop_lut6_I3_O)        0.124     5.960 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.667     6.627    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt
    SLICE_X10Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     2.659    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.418     3.077 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.837     3.914    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.005 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.572     5.577    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X10Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.562ns  (logic 0.766ns (21.502%)  route 2.796ns (78.498%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.576ns
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.740     3.034    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X30Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.518     3.552 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=68, routed)          0.419     3.971    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X29Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.095 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=5, routed)           1.741     5.836    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_wr
    SLICE_X11Y35         LUT6 (Prop_lut6_I3_O)        0.124     5.960 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.636     6.596    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt
    SLICE_X9Y34          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     2.659    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.418     3.077 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.837     3.914    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.005 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.571     5.576    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X9Y34          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.769%)  route 0.253ns (64.231%))
  Logic Levels:           0  
  Clock Path Skew:        1.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.585     0.921    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X31Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.253     1.315    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X28Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.204     1.395 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.433     1.828    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.857 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.849     2.706    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X28Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.211%)  route 0.326ns (69.789%))
  Logic Levels:           0  
  Clock Path Skew:        1.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.587     0.923    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X13Y29         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.326     1.389    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X14Y29         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.204     1.395 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.433     1.828    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.857 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.852     2.709    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y29         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.128ns (27.111%)  route 0.344ns (72.889%))
  Logic Levels:           0  
  Clock Path Skew:        1.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.589     0.924    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X13Y31         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.344     1.397    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X15Y31         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.204     1.395 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.433     1.828    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.857 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.854     2.711    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X15Y31         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.148ns (29.782%)  route 0.349ns (70.218%))
  Logic Levels:           0  
  Clock Path Skew:        1.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.590     0.926    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X12Y32         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.148     1.074 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.349     1.422    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X14Y32         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.204     1.395 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.433     1.828    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.857 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.855     2.712    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y32         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.516ns  (logic 0.128ns (24.826%)  route 0.388ns (75.174%))
  Logic Levels:           0  
  Clock Path Skew:        1.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.587     0.923    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X13Y29         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.388     1.438    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X15Y31         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.204     1.395 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.433     1.828    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.857 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.854     2.711    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X15Y31         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.541ns  (logic 0.141ns (26.052%)  route 0.400ns (73.948%))
  Logic Levels:           0  
  Clock Path Skew:        1.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.587     0.923    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X13Y29         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.400     1.464    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X14Y29         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.204     1.395 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.433     1.828    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.857 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.852     2.709    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y29         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.564ns  (logic 0.141ns (25.009%)  route 0.423ns (74.991%))
  Logic Levels:           0  
  Clock Path Skew:        1.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.589     0.924    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X13Y31         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.423     1.488    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X14Y32         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.204     1.395 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.433     1.828    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.857 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.855     2.712    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y32         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.148ns (26.023%)  route 0.421ns (73.977%))
  Logic Levels:           0  
  Clock Path Skew:        1.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.592     0.928    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X14Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.148     1.076 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.421     1.496    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[11]
    SLICE_X14Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.204     1.395 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.433     1.828    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.857 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.856     2.713    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.141ns (23.994%)  route 0.447ns (76.006%))
  Logic Levels:           0  
  Clock Path Skew:        1.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.589     0.924    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X13Y31         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.447     1.512    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X15Y31         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.204     1.395 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.433     1.828    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.857 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.854     2.711    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X15Y31         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.128ns (21.618%)  route 0.464ns (78.382%))
  Logic Levels:           0  
  Clock Path Skew:        1.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.589     0.924    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X13Y31         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.464     1.517    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X13Y30         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.204     1.395 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.433     1.828    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.857 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.853     2.710    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y30         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.022ns  (logic 5.426ns (38.697%)  route 8.596ns (61.303%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.664     2.958    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X34Y35         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     3.476 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/Q
                         net (fo=5, routed)           2.452     5.928    design_1_i/Zedboard_AXI_VGA_0/inst/hpixels[3]
    SLICE_X8Y32          LUT4 (Prop_lut4_I0_O)        0.124     6.052 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.052    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.585 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.742 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.993     7.735    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X9Y30          LUT3 (Prop_lut3_I1_O)        0.360     8.095 r  design_1_i/Zedboard_AXI_VGA_0/inst/b[4]_INST_0/O
                         net (fo=1, routed)           5.151    13.246    VGA_B_OBUF[0]
    Y21                  OBUF (Prop_obuf_I_O)         3.734    16.980 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.980    VGA_B[0]
    Y21                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.942ns  (logic 5.423ns (38.895%)  route 8.519ns (61.105%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.664     2.958    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X34Y35         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     3.476 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/Q
                         net (fo=5, routed)           2.452     5.928    design_1_i/Zedboard_AXI_VGA_0/inst/hpixels[3]
    SLICE_X8Y32          LUT4 (Prop_lut4_I0_O)        0.124     6.052 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.052    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.585 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.742 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.855     7.597    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X9Y35          LUT3 (Prop_lut3_I1_O)        0.360     7.957 r  design_1_i/Zedboard_AXI_VGA_0/inst/r[7]_INST_0/O
                         net (fo=1, routed)           5.212    13.169    VGA_R_OBUF[3]
    V18                  OBUF (Prop_obuf_I_O)         3.731    16.900 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.900    VGA_R[3]
    V18                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.760ns  (logic 5.195ns (37.752%)  route 8.565ns (62.248%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.664     2.958    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X34Y35         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     3.476 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/Q
                         net (fo=5, routed)           2.452     5.928    design_1_i/Zedboard_AXI_VGA_0/inst/hpixels[3]
    SLICE_X8Y32          LUT4 (Prop_lut4_I0_O)        0.124     6.052 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.052    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.585 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.742 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.993     7.735    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X9Y30          LUT3 (Prop_lut3_I1_O)        0.332     8.067 r  design_1_i/Zedboard_AXI_VGA_0/inst/b[5]_INST_0/O
                         net (fo=1, routed)           5.121    13.187    VGA_B_OBUF[1]
    Y20                  OBUF (Prop_obuf_I_O)         3.531    16.718 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.718    VGA_B[1]
    Y20                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.714ns  (logic 5.435ns (39.630%)  route 8.279ns (60.370%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.664     2.958    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X34Y35         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     3.476 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/Q
                         net (fo=5, routed)           2.452     5.928    design_1_i/Zedboard_AXI_VGA_0/inst/hpixels[3]
    SLICE_X8Y32          LUT4 (Prop_lut4_I0_O)        0.124     6.052 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.052    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.585 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.742 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.819     7.561    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X10Y35         LUT3 (Prop_lut3_I1_O)        0.357     7.918 r  design_1_i/Zedboard_AXI_VGA_0/inst/r[5]_INST_0/O
                         net (fo=1, routed)           5.008    12.926    VGA_R_OBUF[1]
    U20                  OBUF (Prop_obuf_I_O)         3.746    16.672 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.672    VGA_R[1]
    U20                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.684ns  (logic 5.447ns (39.806%)  route 8.237ns (60.194%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.664     2.958    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X34Y35         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     3.476 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/Q
                         net (fo=5, routed)           2.452     5.928    design_1_i/Zedboard_AXI_VGA_0/inst/hpixels[3]
    SLICE_X8Y32          LUT4 (Prop_lut4_I0_O)        0.124     6.052 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.052    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.585 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.742 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.802     7.544    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X10Y35         LUT3 (Prop_lut3_I1_O)        0.361     7.905 r  design_1_i/Zedboard_AXI_VGA_0/inst/g[7]_INST_0/O
                         net (fo=1, routed)           4.983    12.888    VGA_G_OBUF[3]
    AA21                 OBUF (Prop_obuf_I_O)         3.754    16.642 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.642    VGA_G[3]
    AA21                                                              r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.639ns  (logic 5.211ns (38.209%)  route 8.427ns (61.791%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.664     2.958    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X34Y35         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     3.476 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/Q
                         net (fo=5, routed)           2.452     5.928    design_1_i/Zedboard_AXI_VGA_0/inst/hpixels[3]
    SLICE_X8Y32          LUT4 (Prop_lut4_I0_O)        0.124     6.052 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.052    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.585 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.742 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.995     7.737    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X9Y30          LUT3 (Prop_lut3_I1_O)        0.332     8.069 r  design_1_i/Zedboard_AXI_VGA_0/inst/b[6]_INST_0/O
                         net (fo=1, routed)           4.981    13.049    VGA_B_OBUF[2]
    AB20                 OBUF (Prop_obuf_I_O)         3.547    16.597 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.597    VGA_B[2]
    AB20                                                              r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.602ns  (logic 5.175ns (38.042%)  route 8.428ns (61.958%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.664     2.958    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X34Y35         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     3.476 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/Q
                         net (fo=5, routed)           2.452     5.928    design_1_i/Zedboard_AXI_VGA_0/inst/hpixels[3]
    SLICE_X8Y32          LUT4 (Prop_lut4_I0_O)        0.124     6.052 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.052    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.585 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.742 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.855     7.597    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X9Y35          LUT3 (Prop_lut3_I1_O)        0.332     7.929 r  design_1_i/Zedboard_AXI_VGA_0/inst/r[6]_INST_0/O
                         net (fo=1, routed)           5.121    13.050    VGA_R_OBUF[2]
    V19                  OBUF (Prop_obuf_I_O)         3.511    16.560 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.560    VGA_R[2]
    V19                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.437ns  (logic 5.221ns (38.852%)  route 8.216ns (61.148%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.664     2.958    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X34Y35         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     3.476 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/Q
                         net (fo=5, routed)           2.452     5.928    design_1_i/Zedboard_AXI_VGA_0/inst/hpixels[3]
    SLICE_X8Y32          LUT4 (Prop_lut4_I0_O)        0.124     6.052 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.052    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.585 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.742 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.802     7.544    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X10Y35         LUT3 (Prop_lut3_I1_O)        0.332     7.876 r  design_1_i/Zedboard_AXI_VGA_0/inst/g[4]_INST_0/O
                         net (fo=1, routed)           4.962    12.838    VGA_G_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.557    16.395 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.395    VGA_G[0]
    AB22                                                              r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.991ns  (logic 5.222ns (40.200%)  route 7.769ns (59.800%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.664     2.958    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X34Y35         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     3.476 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/Q
                         net (fo=5, routed)           2.452     5.928    design_1_i/Zedboard_AXI_VGA_0/inst/hpixels[3]
    SLICE_X8Y32          LUT4 (Prop_lut4_I0_O)        0.124     6.052 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.052    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.585 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.742 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.802     7.544    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X10Y35         LUT3 (Prop_lut3_I1_O)        0.332     7.876 r  design_1_i/Zedboard_AXI_VGA_0/inst/g[6]_INST_0/O
                         net (fo=1, routed)           4.514    12.391    VGA_G_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         3.558    15.949 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.949    VGA_G[2]
    AB21                                                              r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.748ns  (logic 5.437ns (42.648%)  route 7.311ns (57.352%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.664     2.958    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X34Y35         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     3.476 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[15]/Q
                         net (fo=5, routed)           2.452     5.928    design_1_i/Zedboard_AXI_VGA_0/inst/hpixels[3]
    SLICE_X8Y32          LUT4 (Prop_lut4_I0_O)        0.124     6.052 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.052    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.585 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.742 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.995     7.737    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X9Y30          LUT3 (Prop_lut3_I1_O)        0.360     8.097 r  design_1_i/Zedboard_AXI_VGA_0/inst/b[7]_INST_0/O
                         net (fo=1, routed)           3.864    11.961    VGA_B_OBUF[3]
    AB19                 OBUF (Prop_obuf_I_O)         3.745    15.706 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.706    VGA_B[3]
    AB19                                                              r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/temp_dc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_DC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.955ns  (logic 1.381ns (46.750%)  route 1.573ns (53.250%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.638     0.974    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y105        FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/temp_dc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/temp_dc_reg/Q
                         net (fo=1, routed)           1.573     2.688    OLED_DC_OBUF
    U10                  OBUF (Prop_obuf_I_O)         1.240     3.929 r  OLED_DC_OBUF_inst/O
                         net (fo=0)                   0.000     3.929    OLED_DC
    U10                                                               r  OLED_DC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/SPI_COMP/temp_sdo_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_SDIN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.043ns  (logic 1.448ns (47.574%)  route 1.596ns (52.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.554     0.890    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/SPI_COMP/s00_axi_aclk
    SLICE_X49Y92         FDSE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/SPI_COMP/temp_sdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDSE (Prop_fdse_C_Q)         0.141     1.031 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/SPI_COMP/temp_sdo_reg/Q
                         net (fo=1, routed)           1.596     2.626    OLED_SDIN_OBUF
    AA12                 OBUF (Prop_obuf_I_O)         1.307     3.933 r  OLED_SDIN_OBUF_inst/O
                         net (fo=0)                   0.000     3.933    OLED_SDIN
    AA12                                                              r  OLED_SDIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/temp_vbat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_VBAT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.328ns  (logic 1.542ns (46.338%)  route 1.786ns (53.662%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.655     0.991    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y106        FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/temp_vbat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y106        FDRE (Prop_fdre_C_Q)         0.164     1.155 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/temp_vbat_reg/Q
                         net (fo=1, routed)           1.786     2.941    OLED_VBAT_OBUF
    U11                  OBUF (Prop_obuf_I_O)         1.378     4.319 r  OLED_VBAT_OBUF_inst/O
                         net (fo=0)                   0.000     4.319    OLED_VBAT
    U11                                                               r  OLED_VBAT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.438ns  (logic 1.451ns (42.200%)  route 1.987ns (57.800%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.587     0.923    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X30Y37         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164     1.087 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl2_reg[31]/Q
                         net (fo=2, routed)           0.353     1.439    design_1_i/Zedboard_AXI_VGA_0/inst/hspol
    SLICE_X30Y33         LUT2 (Prop_lut2_I1_O)        0.045     1.484 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_INST_0/O
                         net (fo=1, routed)           1.634     3.119    VGA_HS_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         1.242     4.360 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     4.360    VGA_HS
    AA19                                                              r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/temp_res_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_RES
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.455ns  (logic 1.388ns (40.172%)  route 2.067ns (59.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.637     0.973    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y108        FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/temp_res_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/temp_res_reg/Q
                         net (fo=1, routed)           2.067     3.204    OLED_RES_OBUF
    U9                   OBUF (Prop_obuf_I_O)         1.224     4.428 r  OLED_RES_OBUF_inst/O
                         net (fo=0)                   0.000     4.428    OLED_RES
    U9                                                                r  OLED_RES (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/temp_vdd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_VDD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.467ns  (logic 1.535ns (44.273%)  route 1.932ns (55.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.637     0.973    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y109        FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/temp_vdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y109        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/temp_vdd_reg/Q
                         net (fo=1, routed)           1.932     3.069    OLED_VDD_OBUF
    U12                  OBUF (Prop_obuf_I_O)         1.371     4.440 r  OLED_VDD_OBUF_inst/O
                         net (fo=0)                   0.000     4.440    OLED_VDD
    U12                                                               r  OLED_VDD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZedBoard_InterCPU_IRQ_0/inst/ctrl_reg_reg[31]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USB_RESET
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.560ns  (logic 1.343ns (37.725%)  route 2.217ns (62.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.548     0.884    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/s_axi_aclk
    SLICE_X33Y78         FDRE                                         r  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/ctrl_reg_reg[31]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/ctrl_reg_reg[31]_lopt_replica/Q
                         net (fo=1, routed)           2.217     3.229    lopt
    G17                  OBUF (Prop_obuf_I_O)         1.215     4.444 r  USB_RESET_OBUF_inst/O
                         net (fo=0)                   0.000     4.444    USB_RESET
    G17                                                               r  USB_RESET (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.580ns  (logic 1.440ns (40.223%)  route 2.140ns (59.777%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.587     0.923    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X31Y37         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl2_reg[31]/Q
                         net (fo=2, routed)           0.435     1.498    design_1_i/Zedboard_AXI_VGA_0/inst/vspol
    SLICE_X30Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.543 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_INST_0/O
                         net (fo=1, routed)           1.705     3.249    VGA_VS_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.254     4.503 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     4.503    VGA_VS
    Y19                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/SPI_COMP/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.908ns  (logic 1.586ns (40.590%)  route 2.322ns (59.410%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.551     0.887    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/SPI_COMP/s00_axi_aclk
    SLICE_X51Y92         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/SPI_COMP/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.128     1.015 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/SPI_COMP/counter_reg[4]/Q
                         net (fo=6, routed)           0.332     1.347    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/SPI_COMP/counter_reg[4]
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.097     1.444 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/SPI_COMP/SCLK_INST_0/O
                         net (fo=1, routed)           1.989     3.433    OLED_SCLK_OBUF
    AB12                 OBUF (Prop_obuf_I_O)         1.361     4.794 r  OLED_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     4.794    OLED_SCLK
    AB12                                                              r  OLED_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.972ns  (logic 1.717ns (43.242%)  route 2.254ns (56.758%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.586     0.922    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X26Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.164     1.086 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[14]/Q
                         net (fo=5, routed)           0.557     1.642    design_1_i/Zedboard_AXI_VGA_0/inst/hpixels[2]
    SLICE_X8Y32          LUT4 (Prop_lut4_I2_O)        0.043     1.685 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.685    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_3_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     1.796 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.796    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.841 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.304     2.145    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X10Y35         LUT3 (Prop_lut3_I1_O)        0.116     2.261 r  design_1_i/Zedboard_AXI_VGA_0/inst/r[4]_INST_0/O
                         net (fo=1, routed)           1.393     3.655    VGA_R_OBUF[0]
    V20                  OBUF (Prop_obuf_I_O)         1.238     4.893 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.893    VGA_R[0]
    V20                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.386ns  (logic 5.268ns (42.534%)  route 7.118ns (57.466%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.968     4.433    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.534 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.747     6.281    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X13Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.419     6.700 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/Q
                         net (fo=10, routed)          0.974     7.674    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]
    SLICE_X8Y33          LUT4 (Prop_lut4_I1_O)        0.297     7.971 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.971    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     8.429 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.993     9.421    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X9Y30          LUT3 (Prop_lut3_I1_O)        0.360     9.781 r  design_1_i/Zedboard_AXI_VGA_0/inst/b[4]_INST_0/O
                         net (fo=1, routed)           5.151    14.933    VGA_B_OBUF[0]
    Y21                  OBUF (Prop_obuf_I_O)         3.734    18.667 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.667    VGA_B[0]
    Y21                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.305ns  (logic 5.265ns (42.784%)  route 7.041ns (57.216%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.968     4.433    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.534 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.747     6.281    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X13Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.419     6.700 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/Q
                         net (fo=10, routed)          0.974     7.674    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]
    SLICE_X8Y33          LUT4 (Prop_lut4_I1_O)        0.297     7.971 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.971    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     8.429 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.855     9.284    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X9Y35          LUT3 (Prop_lut3_I1_O)        0.360     9.644 r  design_1_i/Zedboard_AXI_VGA_0/inst/r[7]_INST_0/O
                         net (fo=1, routed)           5.212    14.856    VGA_R_OBUF[3]
    V18                  OBUF (Prop_obuf_I_O)         3.731    18.586 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.586    VGA_R[3]
    V18                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.124ns  (logic 5.037ns (41.545%)  route 7.087ns (58.455%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.968     4.433    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.534 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.747     6.281    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X13Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.419     6.700 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/Q
                         net (fo=10, routed)          0.974     7.674    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]
    SLICE_X8Y33          LUT4 (Prop_lut4_I1_O)        0.297     7.971 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.971    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     8.429 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.993     9.421    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X9Y30          LUT3 (Prop_lut3_I1_O)        0.332     9.753 r  design_1_i/Zedboard_AXI_VGA_0/inst/b[5]_INST_0/O
                         net (fo=1, routed)           5.121    14.874    VGA_B_OBUF[1]
    Y20                  OBUF (Prop_obuf_I_O)         3.531    18.405 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.405    VGA_B[1]
    Y20                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.116ns  (logic 5.360ns (44.237%)  route 6.756ns (55.763%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.968     4.433    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.534 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.745     6.279    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X9Y33          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.456     6.735 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[1]/Q
                         net (fo=14, routed)          0.715     7.450    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[1]
    SLICE_X8Y34          LUT4 (Prop_lut4_I1_O)        0.124     7.574 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_8__1__0/O
                         net (fo=1, routed)           0.000     7.574    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_8__1__0_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.087 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.087    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.244 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry__0/CO[1]
                         net (fo=13, routed)          1.034     9.277    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1
    SLICE_X10Y35         LUT3 (Prop_lut3_I2_O)        0.364     9.641 r  design_1_i/Zedboard_AXI_VGA_0/inst/r[5]_INST_0/O
                         net (fo=1, routed)           5.008    14.649    VGA_R_OBUF[1]
    U20                  OBUF (Prop_obuf_I_O)         3.746    18.395 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.395    VGA_R[1]
    U20                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.077ns  (logic 5.365ns (44.424%)  route 6.712ns (55.576%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.968     4.433    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.534 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.745     6.279    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X9Y33          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.456     6.735 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[1]/Q
                         net (fo=14, routed)          0.715     7.450    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[1]
    SLICE_X8Y34          LUT4 (Prop_lut4_I1_O)        0.124     7.574 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_8__1__0/O
                         net (fo=1, routed)           0.000     7.574    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_8__1__0_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.087 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.087    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.244 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry__0/CO[1]
                         net (fo=13, routed)          1.015     9.258    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1
    SLICE_X10Y35         LUT3 (Prop_lut3_I2_O)        0.361     9.619 r  design_1_i/Zedboard_AXI_VGA_0/inst/g[7]_INST_0/O
                         net (fo=1, routed)           4.983    14.602    VGA_G_OBUF[3]
    AA21                 OBUF (Prop_obuf_I_O)         3.754    18.356 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.356    VGA_G[3]
    AA21                                                              r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.002ns  (logic 5.053ns (42.103%)  route 6.949ns (57.897%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.968     4.433    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.534 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.747     6.281    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X13Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.419     6.700 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/Q
                         net (fo=10, routed)          0.974     7.674    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]
    SLICE_X8Y33          LUT4 (Prop_lut4_I1_O)        0.297     7.971 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.971    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     8.429 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.995     9.423    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X9Y30          LUT3 (Prop_lut3_I1_O)        0.332     9.755 r  design_1_i/Zedboard_AXI_VGA_0/inst/b[6]_INST_0/O
                         net (fo=1, routed)           4.981    14.736    VGA_B_OBUF[2]
    AB20                 OBUF (Prop_obuf_I_O)         3.547    18.283 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.283    VGA_B[2]
    AB20                                                              r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.966ns  (logic 5.017ns (41.925%)  route 6.949ns (58.075%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.968     4.433    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.534 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.747     6.281    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X13Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.419     6.700 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/Q
                         net (fo=10, routed)          0.974     7.674    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]
    SLICE_X8Y33          LUT4 (Prop_lut4_I1_O)        0.297     7.971 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.971    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     8.429 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.855     9.284    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X9Y35          LUT3 (Prop_lut3_I1_O)        0.332     9.616 r  design_1_i/Zedboard_AXI_VGA_0/inst/r[6]_INST_0/O
                         net (fo=1, routed)           5.121    14.736    VGA_R_OBUF[2]
    V19                  OBUF (Prop_obuf_I_O)         3.511    18.247 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.247    VGA_R[2]
    V19                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.800ns  (logic 5.063ns (42.902%)  route 6.738ns (57.098%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.968     4.433    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.534 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.747     6.281    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X13Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.419     6.700 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/Q
                         net (fo=10, routed)          0.974     7.674    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]
    SLICE_X8Y33          LUT4 (Prop_lut4_I1_O)        0.297     7.971 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.971    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     8.429 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.802     9.231    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X10Y35         LUT3 (Prop_lut3_I1_O)        0.332     9.563 r  design_1_i/Zedboard_AXI_VGA_0/inst/g[4]_INST_0/O
                         net (fo=1, routed)           4.962    14.525    VGA_G_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.557    18.082 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.082    VGA_G[0]
    AB22                                                              r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.384ns  (logic 5.140ns (45.154%)  route 6.244ns (54.846%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.968     4.433    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.534 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.745     6.279    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X9Y33          FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.456     6.735 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[1]/Q
                         net (fo=14, routed)          0.715     7.450    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[1]
    SLICE_X8Y34          LUT4 (Prop_lut4_I1_O)        0.124     7.574 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_8__1__0/O
                         net (fo=1, routed)           0.000     7.574    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_8__1__0_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.087 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.087    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.244 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry__0/CO[1]
                         net (fo=13, routed)          1.015     9.258    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1
    SLICE_X10Y35         LUT3 (Prop_lut3_I2_O)        0.332     9.590 r  design_1_i/Zedboard_AXI_VGA_0/inst/g[6]_INST_0/O
                         net (fo=1, routed)           4.514    14.105    VGA_G_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         3.558    17.663 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.663    VGA_G[2]
    AB21                                                              r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.111ns  (logic 5.279ns (47.507%)  route 5.833ns (52.493%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.968     4.433    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.534 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.747     6.281    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X13Y34         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.419     6.700 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]/Q
                         net (fo=10, routed)          0.974     7.674    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[9]
    SLICE_X8Y33          LUT4 (Prop_lut4_I1_O)        0.297     7.971 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.971    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0_i_4_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     8.429 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.995     9.423    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X9Y30          LUT3 (Prop_lut3_I1_O)        0.360     9.783 r  design_1_i/Zedboard_AXI_VGA_0/inst/b[7]_INST_0/O
                         net (fo=1, routed)           3.864    13.648    VGA_B_OBUF[3]
    AB19                 OBUF (Prop_obuf_I_O)         3.745    17.392 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.392    VGA_B[3]
    AB19                                                              r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.271ns  (logic 1.440ns (44.028%)  route 1.831ns (55.972%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.378     1.435    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.461 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.584     2.044    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X27Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.141     2.185 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r_reg/Q
                         net (fo=2, routed)           0.126     2.311    design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r
    SLICE_X30Y33         LUT2 (Prop_lut2_I1_O)        0.045     2.356 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_INST_0/O
                         net (fo=1, routed)           1.705     4.061    VGA_VS_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.254     5.315 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     5.315    VGA_VS
    Y19                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.297ns  (logic 1.428ns (43.312%)  route 1.869ns (56.688%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.378     1.435    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.461 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.584     2.044    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X27Y33         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.141     2.185 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r_reg/Q
                         net (fo=2, routed)           0.234     2.420    design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r
    SLICE_X30Y33         LUT2 (Prop_lut2_I0_O)        0.045     2.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_INST_0/O
                         net (fo=1, routed)           1.634     4.099    VGA_HS_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         1.242     5.341 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     5.341    VGA_HS
    AA19                                                              r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.278ns  (logic 1.551ns (47.327%)  route 1.727ns (52.673%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.378     1.435    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.461 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.617     2.078    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.204     2.282 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DOBDO[7]
                         net (fo=1, routed)           0.399     2.681    design_1_i/Zedboard_AXI_VGA_0/inst/rgb_data[7]
    SLICE_X9Y30          LUT3 (Prop_lut3_I0_O)        0.043     2.724 r  design_1_i/Zedboard_AXI_VGA_0/inst/b[7]_INST_0/O
                         net (fo=1, routed)           1.327     4.051    VGA_B_OBUF[3]
    AB19                 OBUF (Prop_obuf_I_O)         1.304     5.356 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.356    VGA_B[3]
    AB19                                                              r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.300ns  (logic 1.570ns (47.568%)  route 1.730ns (52.432%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.378     1.435    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.461 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.626     2.087    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.204     2.291 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DOBDO[4]
                         net (fo=1, routed)           0.428     2.718    design_1_i/Zedboard_AXI_VGA_0/inst/rgb_data[13]
    SLICE_X10Y35         LUT3 (Prop_lut3_I0_O)        0.045     2.763 r  design_1_i/Zedboard_AXI_VGA_0/inst/g[5]_INST_0/O
                         net (fo=1, routed)           1.302     4.066    VGA_G_OBUF[1]
    AA22                 OBUF (Prop_obuf_I_O)         1.321     5.386 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.386    VGA_G[1]
    AA22                                                              r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.337ns  (logic 1.487ns (44.567%)  route 1.850ns (55.433%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.378     1.435    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.461 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.622     2.083    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.204     2.287 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DOBDO[2]
                         net (fo=1, routed)           0.457     2.743    design_1_i/Zedboard_AXI_VGA_0/inst/rgb_data[20]
    SLICE_X10Y35         LUT3 (Prop_lut3_I0_O)        0.045     2.788 r  design_1_i/Zedboard_AXI_VGA_0/inst/r[4]_INST_0/O
                         net (fo=1, routed)           1.393     4.182    VGA_R_OBUF[0]
    V20                  OBUF (Prop_obuf_I_O)         1.238     5.420 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.420    VGA_R[0]
    V20                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.657ns  (logic 1.508ns (41.238%)  route 2.149ns (58.762%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.378     1.435    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.461 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.626     2.087    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.204     2.291 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DOBDO[5]
                         net (fo=1, routed)           0.510     2.801    design_1_i/Zedboard_AXI_VGA_0/inst/rgb_data[14]
    SLICE_X10Y35         LUT3 (Prop_lut3_I0_O)        0.045     2.846 r  design_1_i/Zedboard_AXI_VGA_0/inst/g[6]_INST_0/O
                         net (fo=1, routed)           1.638     4.484    VGA_G_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         1.259     5.743 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.743    VGA_G[2]
    AB21                                                              r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.721ns  (logic 1.481ns (39.797%)  route 2.240ns (60.203%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.378     1.435    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.461 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.617     2.078    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.204     2.282 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DOBDO[5]
                         net (fo=1, routed)           0.262     2.544    design_1_i/Zedboard_AXI_VGA_0/inst/rgb_data[5]
    SLICE_X9Y30          LUT3 (Prop_lut3_I0_O)        0.045     2.589 r  design_1_i/Zedboard_AXI_VGA_0/inst/b[5]_INST_0/O
                         net (fo=1, routed)           1.978     4.567    VGA_B_OBUF[1]
    Y20                  OBUF (Prop_obuf_I_O)         1.232     5.798 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.798    VGA_B[1]
    Y20                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.774ns  (logic 1.563ns (41.409%)  route 2.211ns (58.591%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.378     1.435    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.461 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.626     2.087    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.204     2.291 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DOBDO[6]
                         net (fo=1, routed)           0.305     2.596    design_1_i/Zedboard_AXI_VGA_0/inst/rgb_data[15]
    SLICE_X10Y35         LUT3 (Prop_lut3_I0_O)        0.043     2.639 r  design_1_i/Zedboard_AXI_VGA_0/inst/g[7]_INST_0/O
                         net (fo=1, routed)           1.906     4.545    VGA_G_OBUF[3]
    AA21                 OBUF (Prop_obuf_I_O)         1.316     5.860 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.860    VGA_G[3]
    AA21                                                              r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.790ns  (logic 1.506ns (39.738%)  route 2.284ns (60.262%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.378     1.435    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.461 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.626     2.087    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.204     2.291 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DOBDO[3]
                         net (fo=1, routed)           0.381     2.671    design_1_i/Zedboard_AXI_VGA_0/inst/rgb_data[12]
    SLICE_X10Y35         LUT3 (Prop_lut3_I0_O)        0.045     2.716 r  design_1_i/Zedboard_AXI_VGA_0/inst/g[4]_INST_0/O
                         net (fo=1, routed)           1.903     4.620    VGA_G_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         1.257     5.877 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.877    VGA_G[0]
    AB22                                                              r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.836ns  (logic 1.497ns (39.022%)  route 2.339ns (60.978%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.378     1.435    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.461 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.617     2.078    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.204     2.282 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DOBDO[6]
                         net (fo=1, routed)           0.419     2.700    design_1_i/Zedboard_AXI_VGA_0/inst/rgb_data[6]
    SLICE_X9Y30          LUT3 (Prop_lut3_I0_O)        0.045     2.745 r  design_1_i/Zedboard_AXI_VGA_0/inst/b[6]_INST_0/O
                         net (fo=1, routed)           1.921     4.666    VGA_B_OBUF[2]
    AB20                 OBUF (Prop_obuf_I_O)         1.248     5.914 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.914    VGA_B[2]
    AB20                                                              r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.289ns  (logic 3.958ns (54.297%)  route 3.331ns (45.703%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.883     3.177    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.518     3.695 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.639     4.334    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.456     4.790 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=2, routed)           3.331     8.122    LED_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         3.502    11.623 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.623    LED[7]
    U14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.805ns  (logic 3.986ns (68.663%)  route 1.819ns (31.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.883     3.177    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.518     3.695 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.749     4.444    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.456     4.900 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=2, routed)           1.819     6.719    LED_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530    10.249 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.249    LED[3]
    U21                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.799ns  (logic 3.978ns (68.606%)  route 1.821ns (31.394%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.883     3.177    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.518     3.695 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.749     4.444    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.456     4.900 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=2, routed)           1.821     6.721    LED_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522    10.243 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.243    LED[0]
    T22                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.843ns  (logic 3.968ns (67.920%)  route 1.874ns (32.080%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.883     3.177    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.518     3.695 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.639     4.334    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.456     4.790 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           1.874     6.664    LED_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         3.512    10.177 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.177    LED[6]
    U19                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.702ns  (logic 3.970ns (69.623%)  route 1.732ns (30.377%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.883     3.177    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.518     3.695 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.749     4.444    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.456     4.900 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           1.732     6.632    LED_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514    10.146 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.146    LED[1]
    T21                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.809ns  (logic 3.993ns (68.737%)  route 1.816ns (31.263%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.883     3.177    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.518     3.695 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.639     4.334    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.456     4.790 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=2, routed)           1.816     6.606    LED_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.537    10.143 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.143    LED[4]
    V22                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.657ns  (logic 3.987ns (70.476%)  route 1.670ns (29.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.883     3.177    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.518     3.695 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.749     4.444    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.456     4.900 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=2, routed)           1.670     6.570    LED_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531    10.101 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.101    LED[2]
    U22                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.716ns  (logic 3.987ns (69.752%)  route 1.729ns (30.248%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.883     3.177    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.518     3.695 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.639     4.334    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.456     4.790 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=2, routed)           1.729     6.519    LED_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         3.531    10.050 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.050    LED[5]
    W22                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.373ns (79.317%)  route 0.358ns (20.683%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.643     0.979    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164     1.143 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.263     1.406    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.141     1.547 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=2, routed)           0.358     1.905    LED_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         1.232     3.137 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.137    LED[5]
    W22                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.373ns (80.325%)  route 0.336ns (19.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.643     0.979    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164     1.143 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.304     1.447    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.141     1.588 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=2, routed)           0.336     1.924    LED_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         1.232     3.156 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.156    LED[2]
    U22                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.713ns  (logic 1.356ns (79.155%)  route 0.357ns (20.845%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.643     0.979    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164     1.143 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.304     1.447    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.141     1.588 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.357     1.945    LED_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         1.215     3.159 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.159    LED[1]
    T21                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.767ns  (logic 1.354ns (76.662%)  route 0.412ns (23.338%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.643     0.979    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164     1.143 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.263     1.406    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.141     1.547 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           0.412     1.959    LED_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         1.213     3.172 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.172    LED[6]
    U19                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.778ns  (logic 1.379ns (77.555%)  route 0.399ns (22.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.643     0.979    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164     1.143 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.263     1.406    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.141     1.547 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=2, routed)           0.399     1.946    LED_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         1.238     3.183 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.183    LED[4]
    V22                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.364ns (77.924%)  route 0.387ns (22.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.643     0.979    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164     1.143 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.304     1.447    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.141     1.588 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=2, routed)           0.387     1.974    LED_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.223     3.197 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.197    LED[0]
    T22                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.372ns (78.037%)  route 0.386ns (21.963%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.643     0.979    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164     1.143 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.304     1.447    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y45        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.141     1.588 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=2, routed)           0.386     1.974    LED_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.231     3.204 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.204    LED[3]
    U21                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.414ns  (logic 1.344ns (55.690%)  route 1.069ns (44.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.643     0.979    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164     1.143 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.263     1.406    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X111Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.141     1.547 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=2, routed)           1.069     2.616    LED_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         1.203     3.819 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.819    LED[7]
    U14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





