// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fiat_25519_carry_square_fiat_25519_carry_square,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=53,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=4648,HLS_SYN_LUT=7768,HLS_VERSION=2023_1_1}" *)

module fiat_25519_carry_square (
        ap_clk,
        ap_rst_n,
        m_axi_mem_AWVALID,
        m_axi_mem_AWREADY,
        m_axi_mem_AWADDR,
        m_axi_mem_AWID,
        m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT,
        m_axi_mem_AWQOS,
        m_axi_mem_AWREGION,
        m_axi_mem_AWUSER,
        m_axi_mem_WVALID,
        m_axi_mem_WREADY,
        m_axi_mem_WDATA,
        m_axi_mem_WSTRB,
        m_axi_mem_WLAST,
        m_axi_mem_WID,
        m_axi_mem_WUSER,
        m_axi_mem_ARVALID,
        m_axi_mem_ARREADY,
        m_axi_mem_ARADDR,
        m_axi_mem_ARID,
        m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT,
        m_axi_mem_ARQOS,
        m_axi_mem_ARREGION,
        m_axi_mem_ARUSER,
        m_axi_mem_RVALID,
        m_axi_mem_RREADY,
        m_axi_mem_RDATA,
        m_axi_mem_RLAST,
        m_axi_mem_RID,
        m_axi_mem_RUSER,
        m_axi_mem_RRESP,
        m_axi_mem_BVALID,
        m_axi_mem_BREADY,
        m_axi_mem_BRESP,
        m_axi_mem_BID,
        m_axi_mem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 24'd1;
parameter    ap_ST_fsm_state2 = 24'd2;
parameter    ap_ST_fsm_state3 = 24'd4;
parameter    ap_ST_fsm_state4 = 24'd8;
parameter    ap_ST_fsm_state5 = 24'd16;
parameter    ap_ST_fsm_state6 = 24'd32;
parameter    ap_ST_fsm_state7 = 24'd64;
parameter    ap_ST_fsm_state8 = 24'd128;
parameter    ap_ST_fsm_state9 = 24'd256;
parameter    ap_ST_fsm_state10 = 24'd512;
parameter    ap_ST_fsm_state11 = 24'd1024;
parameter    ap_ST_fsm_state12 = 24'd2048;
parameter    ap_ST_fsm_state13 = 24'd4096;
parameter    ap_ST_fsm_state14 = 24'd8192;
parameter    ap_ST_fsm_state15 = 24'd16384;
parameter    ap_ST_fsm_state16 = 24'd32768;
parameter    ap_ST_fsm_state17 = 24'd65536;
parameter    ap_ST_fsm_state18 = 24'd131072;
parameter    ap_ST_fsm_state19 = 24'd262144;
parameter    ap_ST_fsm_state20 = 24'd524288;
parameter    ap_ST_fsm_state21 = 24'd1048576;
parameter    ap_ST_fsm_state22 = 24'd2097152;
parameter    ap_ST_fsm_state23 = 24'd4194304;
parameter    ap_ST_fsm_state24 = 24'd8388608;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_ID_WIDTH = 1;
parameter    C_M_AXI_MEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_MEM_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_USER_VALUE = 0;
parameter    C_M_AXI_MEM_PROT_VALUE = 0;
parameter    C_M_AXI_MEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_mem_AWVALID;
input   m_axi_mem_AWREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_AWADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_AWID;
output  [7:0] m_axi_mem_AWLEN;
output  [2:0] m_axi_mem_AWSIZE;
output  [1:0] m_axi_mem_AWBURST;
output  [1:0] m_axi_mem_AWLOCK;
output  [3:0] m_axi_mem_AWCACHE;
output  [2:0] m_axi_mem_AWPROT;
output  [3:0] m_axi_mem_AWQOS;
output  [3:0] m_axi_mem_AWREGION;
output  [C_M_AXI_MEM_AWUSER_WIDTH - 1:0] m_axi_mem_AWUSER;
output   m_axi_mem_WVALID;
input   m_axi_mem_WREADY;
output  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_WDATA;
output  [C_M_AXI_MEM_WSTRB_WIDTH - 1:0] m_axi_mem_WSTRB;
output   m_axi_mem_WLAST;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_WID;
output  [C_M_AXI_MEM_WUSER_WIDTH - 1:0] m_axi_mem_WUSER;
output   m_axi_mem_ARVALID;
input   m_axi_mem_ARREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_ARADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_ARID;
output  [7:0] m_axi_mem_ARLEN;
output  [2:0] m_axi_mem_ARSIZE;
output  [1:0] m_axi_mem_ARBURST;
output  [1:0] m_axi_mem_ARLOCK;
output  [3:0] m_axi_mem_ARCACHE;
output  [2:0] m_axi_mem_ARPROT;
output  [3:0] m_axi_mem_ARQOS;
output  [3:0] m_axi_mem_ARREGION;
output  [C_M_AXI_MEM_ARUSER_WIDTH - 1:0] m_axi_mem_ARUSER;
input   m_axi_mem_RVALID;
output   m_axi_mem_RREADY;
input  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_RDATA;
input   m_axi_mem_RLAST;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_RID;
input  [C_M_AXI_MEM_RUSER_WIDTH - 1:0] m_axi_mem_RUSER;
input  [1:0] m_axi_mem_RRESP;
input   m_axi_mem_BVALID;
output   m_axi_mem_BREADY;
input  [1:0] m_axi_mem_BRESP;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_BID;
input  [C_M_AXI_MEM_BUSER_WIDTH - 1:0] m_axi_mem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [23:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] out1;
wire   [63:0] arg1;
reg    mem_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    mem_blk_n_AW;
wire    ap_CS_fsm_state17;
reg    mem_blk_n_B;
wire    ap_CS_fsm_state24;
wire   [62:0] grp_fu_275_p2;
reg   [62:0] reg_380;
wire    ap_CS_fsm_state14;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_244_ap_done;
reg    ap_block_state14_on_subcall_done;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
reg   [61:0] trunc_ln22_1_reg_1929;
reg   [61:0] trunc_ln115_1_reg_1935;
wire   [31:0] grp_fu_359_p2;
reg   [31:0] mul_ln27_reg_1949;
wire    ap_CS_fsm_state12;
wire   [63:0] zext_ln41_fu_421_p1;
reg   [63:0] zext_ln41_reg_1956;
wire   [63:0] grp_fu_299_p2;
reg   [63:0] arr_10_reg_1968;
wire   [30:0] empty_21_fu_476_p1;
reg   [30:0] empty_21_reg_1997;
wire    ap_CS_fsm_state13;
wire   [30:0] empty_22_fu_481_p1;
reg   [30:0] empty_22_reg_2002;
wire   [30:0] empty_23_fu_486_p1;
reg   [30:0] empty_23_reg_2007;
wire   [30:0] empty_24_fu_491_p1;
reg   [30:0] empty_24_reg_2012;
reg   [31:0] mul_ln42_reg_2017;
wire   [31:0] mul_ln79_fu_365_p2;
reg   [31:0] mul_ln79_reg_2023;
wire   [31:0] mul_ln93_fu_370_p2;
reg   [31:0] mul_ln93_reg_2029;
wire   [62:0] zext_ln50_6_fu_500_p1;
reg   [62:0] zext_ln50_6_reg_2034;
wire   [62:0] zext_ln50_10_fu_508_p1;
reg   [62:0] zext_ln50_10_reg_2041;
reg   [31:0] mul_ln83_reg_2046;
wire   [62:0] zext_ln86_fu_512_p1;
reg   [62:0] zext_ln86_reg_2052;
wire   [62:0] grp_fu_279_p2;
reg   [62:0] mul_ln95_reg_2057;
wire   [63:0] arr_13_fu_520_p2;
reg   [63:0] arr_13_reg_2062;
wire   [25:0] trunc_ln92_1_fu_526_p1;
reg   [25:0] trunc_ln92_1_reg_2067;
wire   [24:0] trunc_ln93_fu_530_p1;
reg   [24:0] trunc_ln93_reg_2072;
wire   [24:0] trunc_ln94_fu_534_p1;
reg   [24:0] trunc_ln94_reg_2077;
wire   [63:0] zext_ln50_1_fu_548_p1;
reg   [63:0] zext_ln50_1_reg_2082;
wire   [63:0] zext_ln50_3_fu_575_p1;
reg   [63:0] zext_ln50_3_reg_2090;
wire   [62:0] grp_fu_283_p2;
reg   [62:0] mul_ln50_5_reg_2096;
wire   [63:0] zext_ln70_1_fu_603_p1;
reg   [63:0] zext_ln70_1_reg_2101;
wire   [63:0] zext_ln73_1_fu_614_p1;
reg   [63:0] zext_ln73_1_reg_2108;
wire   [63:0] zext_ln73_2_fu_624_p1;
reg   [63:0] zext_ln73_2_reg_2115;
wire   [62:0] mul_ln86_fu_287_p2;
reg   [62:0] mul_ln86_reg_2121;
wire   [25:0] add_ln102_10_fu_779_p2;
reg   [25:0] add_ln102_10_reg_2126;
reg   [38:0] lshr_ln102_1_reg_2132;
wire   [63:0] add_ln83_fu_893_p2;
reg   [63:0] add_ln83_reg_2137;
wire   [24:0] trunc_ln84_fu_899_p1;
reg   [24:0] trunc_ln84_reg_2142;
wire   [25:0] trunc_ln84_1_fu_903_p1;
reg   [25:0] trunc_ln84_1_reg_2147;
wire   [24:0] trunc_ln85_fu_907_p1;
reg   [24:0] trunc_ln85_reg_2152;
reg   [25:0] trunc_ln102_2_reg_2157;
wire   [63:0] add_ln79_fu_927_p2;
reg   [63:0] add_ln79_reg_2162;
wire   [23:0] trunc_ln80_fu_933_p1;
reg   [23:0] trunc_ln80_reg_2167;
wire   [24:0] trunc_ln80_1_fu_937_p1;
reg   [24:0] trunc_ln80_1_reg_2172;
wire   [63:0] add_ln98_fu_961_p2;
reg   [63:0] add_ln98_reg_2177;
wire   [25:0] add_ln99_fu_967_p2;
reg   [25:0] add_ln99_reg_2182;
wire   [24:0] add_ln103_2_fu_985_p2;
reg   [24:0] add_ln103_2_reg_2187;
wire   [63:0] add_ln77_3_fu_997_p2;
reg   [63:0] add_ln77_3_reg_2193;
wire   [25:0] trunc_ln77_1_fu_1003_p1;
reg   [25:0] trunc_ln77_1_reg_2198;
wire   [63:0] add_ln73_fu_1308_p2;
reg   [63:0] add_ln73_reg_2203;
wire   [63:0] add_ln102_23_fu_1344_p2;
reg   [63:0] add_ln102_23_reg_2208;
wire   [63:0] add_ln72_fu_1350_p2;
reg   [63:0] add_ln72_reg_2213;
wire   [63:0] add_ln72_3_fu_1362_p2;
reg   [63:0] add_ln72_3_reg_2218;
wire   [25:0] trunc_ln72_fu_1368_p1;
reg   [25:0] trunc_ln72_reg_2223;
wire   [25:0] trunc_ln72_1_fu_1372_p1;
reg   [25:0] trunc_ln72_1_reg_2228;
wire   [25:0] add_ln104_1_fu_1392_p2;
reg   [25:0] add_ln104_1_reg_2233;
wire   [24:0] out1_w_3_fu_1409_p2;
reg   [24:0] out1_w_3_reg_2238;
wire   [25:0] out1_w_4_fu_1426_p2;
reg   [25:0] out1_w_4_reg_2243;
wire   [24:0] out1_w_5_fu_1444_p2;
reg   [24:0] out1_w_5_reg_2248;
wire   [63:0] add_ln71_fu_1450_p2;
reg   [63:0] add_ln71_reg_2253;
wire   [63:0] add_ln71_1_fu_1456_p2;
reg   [63:0] add_ln71_1_reg_2258;
wire   [24:0] trunc_ln71_fu_1462_p1;
reg   [24:0] trunc_ln71_reg_2263;
wire   [24:0] trunc_ln71_1_fu_1466_p1;
reg   [24:0] trunc_ln71_1_reg_2268;
wire   [63:0] add_ln77_1_fu_1476_p2;
reg   [63:0] add_ln77_1_reg_2273;
wire   [25:0] trunc_ln77_fu_1482_p1;
reg   [25:0] trunc_ln77_reg_2278;
wire   [25:0] out1_w_6_fu_1581_p2;
reg   [25:0] out1_w_6_reg_2283;
reg   [38:0] trunc_ln102_s_reg_2288;
wire   [24:0] out1_w_7_fu_1709_p2;
reg   [24:0] out1_w_7_reg_2293;
wire   [25:0] out1_w_8_fu_1715_p2;
reg   [25:0] out1_w_8_reg_2298;
wire   [24:0] out1_w_9_fu_1721_p2;
reg   [24:0] out1_w_9_reg_2303;
wire   [25:0] out1_w_fu_1754_p2;
reg   [25:0] out1_w_reg_2313;
wire    ap_CS_fsm_state18;
wire   [24:0] out1_w_1_fu_1784_p2;
reg   [24:0] out1_w_1_reg_2318;
wire   [26:0] out1_w_2_fu_1808_p2;
reg   [26:0] out1_w_2_reg_2323;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_BREADY;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_9_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_9_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_8_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_8_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_7_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_7_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_6_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_6_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_5_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_5_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_4_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_4_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_3_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_3_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_2_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_2_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_1_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_1_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_8_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_8_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_7_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_7_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_6_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_6_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_5_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_5_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_4_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_4_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_3_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_3_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_2_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_2_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_1_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_1_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_244_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_244_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_244_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_244_add106_111_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_244_add106_111_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_BREADY;
reg    mem_AWVALID;
wire    mem_AWREADY;
reg   [63:0] mem_AWADDR;
reg   [31:0] mem_AWLEN;
reg    mem_WVALID;
wire    mem_WREADY;
reg    mem_ARVALID;
wire    mem_ARREADY;
reg   [63:0] mem_ARADDR;
reg   [31:0] mem_ARLEN;
wire    mem_RVALID;
reg    mem_RREADY;
wire   [31:0] mem_RDATA;
wire   [8:0] mem_RFIFONUM;
wire    mem_BVALID;
reg    mem_BREADY;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_244_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_ap_start_reg;
wire    ap_CS_fsm_state19;
wire  signed [63:0] sext_ln22_fu_404_p1;
wire  signed [63:0] sext_ln115_fu_1727_p1;
reg   [31:0] grp_fu_275_p0;
reg   [31:0] grp_fu_275_p1;
wire   [62:0] zext_ln50_8_fu_504_p1;
wire   [62:0] zext_ln50_7_fu_557_p1;
wire   [62:0] zext_ln50_9_fu_1031_p1;
reg   [31:0] grp_fu_279_p0;
reg   [31:0] grp_fu_279_p1;
wire   [62:0] zext_ln50_11_fu_1039_p1;
reg   [31:0] grp_fu_283_p0;
wire   [62:0] zext_ln72_1_fu_1111_p1;
reg   [31:0] grp_fu_283_p1;
wire   [62:0] zext_ln50_12_fu_598_p1;
wire   [62:0] zext_ln72_2_fu_1115_p1;
wire   [31:0] mul_ln86_fu_287_p0;
wire   [31:0] mul_ln86_fu_287_p1;
wire   [31:0] mul_ln88_fu_291_p0;
wire   [62:0] zext_ln88_fu_671_p1;
wire   [31:0] mul_ln88_fu_291_p1;
wire   [31:0] mul_ln92_fu_295_p0;
wire   [31:0] mul_ln92_fu_295_p1;
reg   [31:0] grp_fu_299_p0;
wire   [63:0] zext_ln41_1_fu_432_p1;
wire   [63:0] zext_ln93_fu_516_p1;
wire   [63:0] zext_ln27_fu_538_p1;
wire   [63:0] zext_ln42_fu_1019_p1;
reg   [31:0] grp_fu_299_p1;
wire   [63:0] zext_ln50_fu_496_p1;
wire   [63:0] zext_ln27_1_fu_571_p1;
wire   [63:0] zext_ln42_1_fu_1035_p1;
reg   [31:0] grp_fu_303_p0;
wire   [63:0] zext_ln70_3_fu_634_p1;
wire   [63:0] zext_ln70_fu_1063_p1;
reg   [31:0] grp_fu_303_p1;
reg   [31:0] grp_fu_307_p0;
wire   [63:0] zext_ln50_5_fu_584_p1;
wire   [63:0] zext_ln71_fu_1073_p1;
reg   [31:0] grp_fu_307_p1;
reg   [31:0] grp_fu_311_p0;
wire   [63:0] zext_ln79_fu_639_p1;
wire   [63:0] zext_ln72_fu_1083_p1;
reg   [31:0] grp_fu_311_p1;
wire   [63:0] zext_ln50_4_fu_579_p1;
reg   [31:0] grp_fu_315_p0;
wire   [63:0] zext_ln73_fu_1095_p1;
wire   [31:0] grp_fu_315_p1;
reg   [31:0] grp_fu_319_p0;
wire   [63:0] zext_ln81_fu_650_p1;
wire   [63:0] zext_ln70_2_fu_1106_p1;
reg   [31:0] grp_fu_319_p1;
reg   [31:0] grp_fu_323_p0;
wire   [63:0] zext_ln83_fu_656_p1;
reg   [31:0] grp_fu_323_p1;
reg   [31:0] grp_fu_327_p0;
reg   [31:0] grp_fu_327_p1;
reg   [31:0] grp_fu_331_p0;
wire   [63:0] zext_ln85_fu_665_p1;
reg   [31:0] grp_fu_331_p1;
reg   [31:0] grp_fu_335_p0;
reg   [31:0] grp_fu_335_p1;
reg   [31:0] grp_fu_339_p0;
reg   [31:0] grp_fu_339_p1;
reg   [31:0] grp_fu_343_p0;
reg   [31:0] grp_fu_343_p1;
reg   [31:0] grp_fu_347_p0;
wire   [63:0] zext_ln98_fu_757_p1;
reg   [31:0] grp_fu_347_p1;
reg   [31:0] grp_fu_351_p0;
reg   [31:0] grp_fu_351_p1;
wire   [31:0] mul_ln100_fu_355_p0;
wire   [31:0] mul_ln100_fu_355_p1;
reg  signed [31:0] grp_fu_359_p0;
reg   [6:0] grp_fu_359_p1;
wire   [6:0] mul_ln79_fu_365_p1;
wire   [6:0] mul_ln93_fu_370_p1;
wire   [38:0] mul_ln102_fu_375_p0;
wire   [5:0] mul_ln102_fu_375_p1;
wire  signed [31:0] shl_ln41_fu_426_p0;
wire   [31:0] shl_ln41_fu_426_p2;
wire  signed [31:0] empty_21_fu_476_p0;
wire  signed [31:0] empty_22_fu_481_p0;
wire  signed [31:0] empty_23_fu_486_p0;
wire  signed [31:0] empty_24_fu_491_p0;
wire  signed [31:0] zext_ln50_fu_496_p0;
wire   [63:0] grp_fu_303_p2;
wire  signed [31:0] zext_ln50_2_fu_553_p0;
wire  signed [31:0] zext_ln50_7_fu_557_p0;
wire  signed [31:0] zext_ln27_1_fu_571_p0;
wire  signed [31:0] zext_ln50_4_fu_579_p0;
wire   [31:0] shl_ln73_1_fu_609_p2;
wire   [31:0] shl_ln73_2_fu_619_p2;
wire  signed [31:0] shl_ln70_2_fu_629_p0;
wire   [31:0] shl_ln70_2_fu_629_p2;
wire   [31:0] shl_ln81_fu_645_p2;
wire   [31:0] shl_ln85_fu_660_p2;
wire   [62:0] mul_ln88_fu_291_p2;
wire   [62:0] mul_ln92_fu_295_p2;
wire   [24:0] trunc_ln92_fu_699_p1;
wire   [63:0] shl_ln2_fu_684_p3;
wire   [63:0] shl_ln50_1_fu_563_p3;
wire   [63:0] add_ln95_1_fu_734_p2;
wire   [63:0] shl_ln4_fu_692_p3;
wire   [63:0] add_ln95_2_fu_740_p2;
wire   [63:0] add_ln95_fu_729_p2;
wire   [31:0] shl_ln98_fu_752_p2;
wire   [25:0] trunc_ln3_fu_711_p3;
wire   [25:0] trunc_ln4_fu_718_p3;
wire   [25:0] trunc_ln95_fu_725_p1;
wire   [25:0] add_ln102_11_fu_768_p2;
wire   [25:0] trunc_ln2_fu_703_p3;
wire   [25:0] add_ln102_12_fu_773_p2;
wire   [25:0] add_ln102_9_fu_762_p2;
wire   [63:0] arr_12_fu_746_p2;
wire   [37:0] lshr_ln_fu_785_p4;
wire   [63:0] grp_fu_335_p2;
wire   [63:0] grp_fu_339_p2;
wire   [23:0] trunc_ln88_fu_805_p1;
wire   [63:0] add_ln88_1_fu_799_p2;
wire   [63:0] shl_ln1_fu_676_p3;
wire   [23:0] trunc_ln89_fu_827_p1;
wire   [24:0] trunc_ln88_1_fu_817_p1;
wire   [24:0] trunc_ln6_fu_809_p3;
wire   [63:0] add_ln88_fu_821_p2;
wire   [63:0] shl_ln50_3_fu_590_p3;
wire   [63:0] zext_ln102_1_fu_795_p1;
wire   [63:0] add_ln102_14_fu_865_p2;
wire   [63:0] add_ln102_13_fu_859_p2;
wire   [63:0] add_ln102_fu_871_p2;
wire   [63:0] grp_fu_331_p2;
wire   [63:0] grp_fu_323_p2;
wire   [63:0] add_ln83_1_fu_887_p2;
wire   [63:0] grp_fu_327_p2;
wire   [63:0] grp_fu_319_p2;
wire   [63:0] grp_fu_311_p2;
wire   [63:0] add_ln79_1_fu_921_p2;
wire   [63:0] grp_fu_315_p2;
wire   [63:0] grp_fu_351_p2;
wire   [63:0] grp_fu_343_p2;
wire   [63:0] grp_fu_347_p2;
wire   [63:0] mul_ln100_fu_355_p2;
wire   [63:0] add_ln98_1_fu_941_p2;
wire   [63:0] add_ln98_2_fu_947_p2;
wire   [25:0] trunc_ln98_1_fu_957_p1;
wire   [25:0] trunc_ln98_fu_953_p1;
wire   [24:0] trunc_ln7_fu_831_p3;
wire   [24:0] trunc_ln90_fu_845_p1;
wire   [24:0] add_ln89_fu_839_p2;
wire   [24:0] trunc_ln9_fu_849_p4;
wire   [24:0] add_ln103_3_fu_979_p2;
wire   [24:0] add_ln103_1_fu_973_p2;
wire   [63:0] add_ln77_2_fu_991_p2;
wire   [63:0] grp_fu_307_p2;
wire  signed [31:0] zext_ln50_9_fu_1031_p0;
wire  signed [31:0] zext_ln42_1_fu_1035_p0;
wire  signed [31:0] zext_ln50_11_fu_1039_p0;
wire  signed [31:0] shl_ln70_fu_1058_p0;
wire   [31:0] shl_ln70_fu_1058_p2;
wire  signed [31:0] shl_ln71_fu_1068_p0;
wire   [31:0] shl_ln71_fu_1068_p2;
wire  signed [31:0] shl_ln72_fu_1078_p0;
wire   [31:0] shl_ln72_fu_1078_p2;
wire  signed [31:0] shl_ln73_fu_1090_p0;
wire   [31:0] shl_ln73_fu_1090_p2;
wire  signed [31:0] shl_ln70_1_fu_1101_p0;
wire   [31:0] shl_ln70_1_fu_1101_p2;
wire   [63:0] shl_ln_fu_1128_p3;
wire   [63:0] zext_ln102_2_fu_1135_p1;
wire   [63:0] add_ln102_16_fu_1161_p2;
wire   [63:0] shl_ln50_5_fu_1051_p3;
wire   [63:0] add_ln102_17_fu_1167_p2;
wire   [63:0] add_ln102_15_fu_1156_p2;
wire   [63:0] add_ln102_1_fu_1173_p2;
wire   [37:0] lshr_ln102_2_fu_1179_p4;
wire   [63:0] shl_ln3_fu_1023_p3;
wire   [63:0] zext_ln102_3_fu_1189_p1;
wire   [63:0] add_ln102_19_fu_1219_p2;
wire   [63:0] add_ln102_18_fu_1214_p2;
wire   [63:0] add_ln102_2_fu_1225_p2;
wire   [38:0] lshr_ln102_3_fu_1231_p4;
wire   [24:0] trunc_ln99_fu_1245_p1;
wire   [63:0] shl_ln50_4_fu_1043_p3;
wire   [63:0] zext_ln102_4_fu_1241_p1;
wire   [63:0] add_ln102_21_fu_1276_p2;
wire   [63:0] add_ln102_20_fu_1271_p2;
wire   [63:0] add_ln102_3_fu_1282_p2;
wire   [37:0] lshr_ln102_4_fu_1288_p4;
wire   [63:0] add_ln73_1_fu_1302_p2;
wire   [23:0] trunc_ln73_fu_1314_p1;
wire   [63:0] zext_ln102_5_fu_1298_p1;
wire   [63:0] shl_ln72_1_fu_1120_p3;
wire   [63:0] add_ln72_1_fu_1356_p2;
wire   [25:0] trunc_ln_fu_1138_p3;
wire   [25:0] trunc_ln86_fu_1152_p1;
wire   [25:0] add_ln104_3_fu_1381_p2;
wire   [25:0] trunc_ln1_fu_1145_p3;
wire   [25:0] add_ln104_4_fu_1386_p2;
wire   [25:0] add_ln104_2_fu_1376_p2;
wire   [24:0] trunc_ln5_fu_1193_p3;
wire   [24:0] trunc_ln81_fu_1200_p1;
wire   [24:0] trunc_ln102_3_fu_1204_p4;
wire   [24:0] add_ln105_1_fu_1403_p2;
wire   [24:0] add_ln105_fu_1398_p2;
wire   [25:0] trunc_ln8_fu_1249_p3;
wire   [25:0] trunc_ln100_fu_1257_p1;
wire   [25:0] trunc_ln102_4_fu_1261_p4;
wire   [25:0] add_ln106_1_fu_1420_p2;
wire   [25:0] add_ln106_fu_1415_p2;
wire   [24:0] trunc_ln73_1_fu_1326_p1;
wire   [24:0] trunc_ln10_fu_1318_p3;
wire   [24:0] trunc_ln73_2_fu_1330_p1;
wire   [24:0] trunc_ln102_5_fu_1334_p4;
wire   [24:0] add_ln107_1_fu_1438_p2;
wire   [24:0] add_ln107_fu_1432_p2;
wire   [63:0] add_ln77_fu_1470_p2;
wire   [63:0] shl_ln50_2_fu_1495_p3;
wire   [63:0] add_ln102_22_fu_1503_p2;
wire   [63:0] add_ln102_4_fu_1508_p2;
wire   [38:0] lshr_ln102_5_fu_1513_p4;
wire   [63:0] zext_ln102_6_fu_1523_p1;
wire   [63:0] add_ln102_24_fu_1549_p2;
wire   [63:0] add_ln72_2_fu_1527_p2;
wire   [63:0] add_ln102_5_fu_1555_p2;
wire   [37:0] lshr_ln102_6_fu_1561_p4;
wire   [25:0] trunc_ln72_2_fu_1531_p1;
wire   [25:0] trunc_ln102_6_fu_1539_p4;
wire   [25:0] add_ln108_fu_1575_p2;
wire   [25:0] add_ln72_4_fu_1535_p2;
wire   [63:0] zext_ln102_7_fu_1571_p1;
wire   [63:0] add_ln102_25_fu_1609_p2;
wire   [63:0] add_ln71_2_fu_1587_p2;
wire   [63:0] add_ln102_6_fu_1615_p2;
wire   [38:0] lshr_ln102_7_fu_1621_p4;
wire   [63:0] arr_14_fu_1635_p2;
wire   [63:0] zext_ln102_8_fu_1631_p1;
wire   [63:0] add_ln102_7_fu_1653_p2;
wire   [37:0] lshr_ln102_8_fu_1659_p4;
wire   [63:0] zext_ln102_9_fu_1669_p1;
wire   [63:0] add_ln102_8_fu_1687_p2;
wire   [24:0] trunc_ln71_2_fu_1591_p1;
wire   [24:0] trunc_ln102_7_fu_1599_p4;
wire   [24:0] add_ln109_fu_1703_p2;
wire   [24:0] add_ln71_3_fu_1595_p2;
wire   [25:0] add_ln102_26_fu_1649_p2;
wire   [25:0] trunc_ln102_8_fu_1639_p4;
wire   [24:0] trunc_ln102_fu_1683_p1;
wire   [24:0] trunc_ln102_9_fu_1673_p4;
wire   [43:0] mul_ln102_fu_375_p2;
wire   [25:0] trunc_ln102_1_fu_1750_p1;
wire   [43:0] zext_ln103_fu_1737_p1;
wire   [43:0] add_ln103_fu_1760_p2;
wire   [17:0] tmp_s_fu_1766_p4;
wire   [24:0] zext_ln103_2_fu_1780_p1;
wire   [25:0] zext_ln103_1_fu_1776_p1;
wire   [25:0] zext_ln104_fu_1740_p1;
wire   [25:0] add_ln104_fu_1790_p2;
wire   [0:0] tmp_fu_1796_p3;
wire   [26:0] zext_ln105_fu_1743_p1;
wire   [26:0] zext_ln104_1_fu_1804_p1;
reg   [23:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
wire   [63:0] mul_ln100_fu_355_p00;
wire   [63:0] mul_ln100_fu_355_p10;
wire   [43:0] mul_ln102_fu_375_p00;
wire   [62:0] mul_ln92_fu_295_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 24'd1;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_244_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_ap_start_reg = 1'b0;
end

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_1_READ grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(mem_ARREADY),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(mem_RVALID),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(mem_RDATA),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(mem_RFIFONUM),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln22(trunc_ln22_1_reg_1929),
    .arg1_r_9_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_9_out),
    .arg1_r_9_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_9_out_ap_vld),
    .arg1_r_8_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_8_out),
    .arg1_r_8_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_8_out_ap_vld),
    .arg1_r_7_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_7_out),
    .arg1_r_7_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_7_out_ap_vld),
    .arg1_r_6_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_6_out),
    .arg1_r_6_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_6_out_ap_vld),
    .arg1_r_5_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_5_out),
    .arg1_r_5_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_5_out_ap_vld),
    .arg1_r_4_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_4_out),
    .arg1_r_4_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_4_out_ap_vld),
    .arg1_r_3_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_3_out),
    .arg1_r_3_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_3_out_ap_vld),
    .arg1_r_2_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_2_out),
    .arg1_r_2_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_2_out_ap_vld),
    .arg1_r_1_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_1_out),
    .arg1_r_1_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_1_out_ap_vld),
    .arg1_r_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_out),
    .arg1_r_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_ap_ready),
    .arg1_r_2_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_2_out),
    .arg1_r_3_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_3_out),
    .arg1_r_4_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_4_out),
    .arg1_r_5_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_5_out),
    .arg1_r_6_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_6_out),
    .arg1_r_7_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_7_out),
    .arg1_r_8_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_8_out),
    .zext_ln27(mul_ln27_reg_1949),
    .arg1_r_1_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_1_out),
    .zext_ln37_1(mul_ln27_reg_1949),
    .arr_8_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_8_out),
    .arr_8_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_8_out_ap_vld),
    .arr_7_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_7_out),
    .arr_7_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_7_out_ap_vld),
    .arr_6_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_6_out),
    .arr_6_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_6_out_ap_vld),
    .arr_5_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_5_out),
    .arr_5_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_5_out_ap_vld),
    .arr_4_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_4_out),
    .arr_4_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_4_out_ap_vld),
    .arr_3_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_3_out),
    .arr_3_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_3_out_ap_vld),
    .arr_2_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_2_out),
    .arr_2_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_2_out_ap_vld),
    .arr_1_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_1_out),
    .arr_1_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_1_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_244(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_244_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_244_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_244_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_244_ap_ready),
    .arr_10(arr_10_reg_1968),
    .arg1_r_1_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_1_out),
    .arg1_r_2_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_2_out),
    .arg1_r_3_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_3_out),
    .arg1_r_6_cast(empty_24_reg_2012),
    .arg1_r_7_cast(empty_23_reg_2007),
    .arg1_r_8_cast(empty_22_reg_2002),
    .arg1_r_4_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_4_out),
    .arg1_r_5_cast(empty_21_reg_1997),
    .add106_111_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_244_add106_111_out),
    .add106_111_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_244_add106_111_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_WRITE grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(mem_AWREADY),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(mem_WREADY),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(1'b0),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(1'b0),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(32'd0),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(9'd0),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(mem_BVALID),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln115(trunc_ln115_1_reg_1935),
    .zext_ln103_1(out1_w_reg_2313),
    .zext_ln104_1(out1_w_1_reg_2318),
    .out1_w_2(out1_w_2_reg_2323),
    .zext_ln106(out1_w_3_reg_2238),
    .zext_ln107(out1_w_4_reg_2243),
    .zext_ln108(out1_w_5_reg_2248),
    .zext_ln14(out1_w_6_reg_2283),
    .zext_ln110(out1_w_7_reg_2293),
    .zext_ln111(out1_w_8_reg_2298),
    .zext_ln13(out1_w_9_reg_2303)
);

fiat_25519_carry_square_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .out1(out1),
    .arg1(arg1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

fiat_25519_carry_square_mem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
mem_m_axi_U(
    .AWVALID(m_axi_mem_AWVALID),
    .AWREADY(m_axi_mem_AWREADY),
    .AWADDR(m_axi_mem_AWADDR),
    .AWID(m_axi_mem_AWID),
    .AWLEN(m_axi_mem_AWLEN),
    .AWSIZE(m_axi_mem_AWSIZE),
    .AWBURST(m_axi_mem_AWBURST),
    .AWLOCK(m_axi_mem_AWLOCK),
    .AWCACHE(m_axi_mem_AWCACHE),
    .AWPROT(m_axi_mem_AWPROT),
    .AWQOS(m_axi_mem_AWQOS),
    .AWREGION(m_axi_mem_AWREGION),
    .AWUSER(m_axi_mem_AWUSER),
    .WVALID(m_axi_mem_WVALID),
    .WREADY(m_axi_mem_WREADY),
    .WDATA(m_axi_mem_WDATA),
    .WSTRB(m_axi_mem_WSTRB),
    .WLAST(m_axi_mem_WLAST),
    .WID(m_axi_mem_WID),
    .WUSER(m_axi_mem_WUSER),
    .ARVALID(m_axi_mem_ARVALID),
    .ARREADY(m_axi_mem_ARREADY),
    .ARADDR(m_axi_mem_ARADDR),
    .ARID(m_axi_mem_ARID),
    .ARLEN(m_axi_mem_ARLEN),
    .ARSIZE(m_axi_mem_ARSIZE),
    .ARBURST(m_axi_mem_ARBURST),
    .ARLOCK(m_axi_mem_ARLOCK),
    .ARCACHE(m_axi_mem_ARCACHE),
    .ARPROT(m_axi_mem_ARPROT),
    .ARQOS(m_axi_mem_ARQOS),
    .ARREGION(m_axi_mem_ARREGION),
    .ARUSER(m_axi_mem_ARUSER),
    .RVALID(m_axi_mem_RVALID),
    .RREADY(m_axi_mem_RREADY),
    .RDATA(m_axi_mem_RDATA),
    .RLAST(m_axi_mem_RLAST),
    .RID(m_axi_mem_RID),
    .RUSER(m_axi_mem_RUSER),
    .RRESP(m_axi_mem_RRESP),
    .BVALID(m_axi_mem_BVALID),
    .BREADY(m_axi_mem_BREADY),
    .BRESP(m_axi_mem_BRESP),
    .BID(m_axi_mem_BID),
    .BUSER(m_axi_mem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(mem_ARVALID),
    .I_ARREADY(mem_ARREADY),
    .I_ARADDR(mem_ARADDR),
    .I_ARLEN(mem_ARLEN),
    .I_RVALID(mem_RVALID),
    .I_RREADY(mem_RREADY),
    .I_RDATA(mem_RDATA),
    .I_RFIFONUM(mem_RFIFONUM),
    .I_AWVALID(mem_AWVALID),
    .I_AWREADY(mem_AWREADY),
    .I_AWADDR(mem_AWADDR),
    .I_AWLEN(mem_AWLEN),
    .I_WVALID(mem_WVALID),
    .I_WREADY(mem_WREADY),
    .I_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_WDATA),
    .I_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_WSTRB),
    .I_BVALID(mem_BVALID),
    .I_BREADY(mem_BREADY)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U74(
    .din0(grp_fu_275_p0),
    .din1(grp_fu_275_p1),
    .dout(grp_fu_275_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U75(
    .din0(grp_fu_279_p0),
    .din1(grp_fu_279_p1),
    .dout(grp_fu_279_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U76(
    .din0(grp_fu_283_p0),
    .din1(grp_fu_283_p1),
    .dout(grp_fu_283_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U77(
    .din0(mul_ln86_fu_287_p0),
    .din1(mul_ln86_fu_287_p1),
    .dout(mul_ln86_fu_287_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U78(
    .din0(mul_ln88_fu_291_p0),
    .din1(mul_ln88_fu_291_p1),
    .dout(mul_ln88_fu_291_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U79(
    .din0(mul_ln92_fu_295_p0),
    .din1(mul_ln92_fu_295_p1),
    .dout(mul_ln92_fu_295_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U80(
    .din0(grp_fu_299_p0),
    .din1(grp_fu_299_p1),
    .dout(grp_fu_299_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U81(
    .din0(grp_fu_303_p0),
    .din1(grp_fu_303_p1),
    .dout(grp_fu_303_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U82(
    .din0(grp_fu_307_p0),
    .din1(grp_fu_307_p1),
    .dout(grp_fu_307_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U83(
    .din0(grp_fu_311_p0),
    .din1(grp_fu_311_p1),
    .dout(grp_fu_311_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U84(
    .din0(grp_fu_315_p0),
    .din1(grp_fu_315_p1),
    .dout(grp_fu_315_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U85(
    .din0(grp_fu_319_p0),
    .din1(grp_fu_319_p1),
    .dout(grp_fu_319_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U86(
    .din0(grp_fu_323_p0),
    .din1(grp_fu_323_p1),
    .dout(grp_fu_323_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U87(
    .din0(grp_fu_327_p0),
    .din1(grp_fu_327_p1),
    .dout(grp_fu_327_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U88(
    .din0(grp_fu_331_p0),
    .din1(grp_fu_331_p1),
    .dout(grp_fu_331_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U89(
    .din0(grp_fu_335_p0),
    .din1(grp_fu_335_p1),
    .dout(grp_fu_335_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U90(
    .din0(grp_fu_339_p0),
    .din1(grp_fu_339_p1),
    .dout(grp_fu_339_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U91(
    .din0(grp_fu_343_p0),
    .din1(grp_fu_343_p1),
    .dout(grp_fu_343_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U92(
    .din0(grp_fu_347_p0),
    .din1(grp_fu_347_p1),
    .dout(grp_fu_347_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U93(
    .din0(grp_fu_351_p0),
    .din1(grp_fu_351_p1),
    .dout(grp_fu_351_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U94(
    .din0(mul_ln100_fu_355_p0),
    .din1(mul_ln100_fu_355_p1),
    .dout(mul_ln100_fu_355_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U95(
    .din0(grp_fu_359_p0),
    .din1(grp_fu_359_p1),
    .dout(grp_fu_359_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U96(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_7_out),
    .din1(mul_ln79_fu_365_p1),
    .dout(mul_ln79_fu_365_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U97(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_5_out),
    .din1(mul_ln93_fu_370_p1),
    .dout(mul_ln93_fu_370_p2)
);

fiat_25519_carry_square_mul_39ns_6ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 44 ))
mul_39ns_6ns_44_1_1_U98(
    .din0(mul_ln102_fu_375_p0),
    .din1(mul_ln102_fu_375_p1),
    .dout(mul_ln102_fu_375_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_244_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_244_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_244_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_244_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_ln102_10_reg_2126 <= add_ln102_10_fu_779_p2;
        add_ln103_2_reg_2187 <= add_ln103_2_fu_985_p2;
        add_ln77_3_reg_2193 <= add_ln77_3_fu_997_p2;
        add_ln79_reg_2162 <= add_ln79_fu_927_p2;
        add_ln83_reg_2137 <= add_ln83_fu_893_p2;
        add_ln98_reg_2177 <= add_ln98_fu_961_p2;
        add_ln99_reg_2182 <= add_ln99_fu_967_p2;
        lshr_ln102_1_reg_2132 <= {{add_ln102_fu_871_p2[63:25]}};
        mul_ln50_5_reg_2096 <= grp_fu_283_p2;
        mul_ln86_reg_2121 <= mul_ln86_fu_287_p2;
        trunc_ln102_2_reg_2157 <= {{add_ln102_fu_871_p2[50:25]}};
        trunc_ln77_1_reg_2198 <= trunc_ln77_1_fu_1003_p1;
        trunc_ln80_1_reg_2172 <= trunc_ln80_1_fu_937_p1;
        trunc_ln80_reg_2167 <= trunc_ln80_fu_933_p1;
        trunc_ln84_1_reg_2147 <= trunc_ln84_1_fu_903_p1;
        trunc_ln84_reg_2142 <= trunc_ln84_fu_899_p1;
        trunc_ln85_reg_2152 <= trunc_ln85_fu_907_p1;
        zext_ln50_1_reg_2082[31 : 0] <= zext_ln50_1_fu_548_p1[31 : 0];
        zext_ln50_3_reg_2090[31 : 0] <= zext_ln50_3_fu_575_p1[31 : 0];
        zext_ln70_1_reg_2101[31 : 0] <= zext_ln70_1_fu_603_p1[31 : 0];
        zext_ln73_1_reg_2108[31 : 1] <= zext_ln73_1_fu_614_p1[31 : 1];
        zext_ln73_2_reg_2115[31 : 1] <= zext_ln73_2_fu_624_p1[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        add_ln102_23_reg_2208 <= add_ln102_23_fu_1344_p2;
        add_ln104_1_reg_2233 <= add_ln104_1_fu_1392_p2;
        add_ln71_1_reg_2258 <= add_ln71_1_fu_1456_p2;
        add_ln71_reg_2253 <= add_ln71_fu_1450_p2;
        add_ln72_3_reg_2218 <= add_ln72_3_fu_1362_p2;
        add_ln72_reg_2213 <= add_ln72_fu_1350_p2;
        add_ln73_reg_2203 <= add_ln73_fu_1308_p2;
        add_ln77_1_reg_2273 <= add_ln77_1_fu_1476_p2;
        out1_w_3_reg_2238 <= out1_w_3_fu_1409_p2;
        out1_w_4_reg_2243 <= out1_w_4_fu_1426_p2;
        out1_w_5_reg_2248 <= out1_w_5_fu_1444_p2;
        trunc_ln71_1_reg_2268 <= trunc_ln71_1_fu_1466_p1;
        trunc_ln71_reg_2263 <= trunc_ln71_fu_1462_p1;
        trunc_ln72_1_reg_2228 <= trunc_ln72_1_fu_1372_p1;
        trunc_ln72_reg_2223 <= trunc_ln72_fu_1368_p1;
        trunc_ln77_reg_2278 <= trunc_ln77_fu_1482_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        arr_10_reg_1968 <= grp_fu_299_p2;
        mul_ln27_reg_1949 <= grp_fu_359_p2;
        zext_ln41_reg_1956[31 : 0] <= zext_ln41_fu_421_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_13_reg_2062 <= arr_13_fu_520_p2;
        mul_ln83_reg_2046 <= grp_fu_359_p2;
        mul_ln95_reg_2057 <= grp_fu_279_p2;
        trunc_ln92_1_reg_2067 <= trunc_ln92_1_fu_526_p1;
        trunc_ln93_reg_2072 <= trunc_ln93_fu_530_p1;
        trunc_ln94_reg_2077 <= trunc_ln94_fu_534_p1;
        zext_ln50_10_reg_2041[31 : 0] <= zext_ln50_10_fu_508_p1[31 : 0];
        zext_ln50_6_reg_2034[31 : 0] <= zext_ln50_6_fu_500_p1[31 : 0];
        zext_ln86_reg_2052[31 : 0] <= zext_ln86_fu_512_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        empty_21_reg_1997 <= empty_21_fu_476_p1;
        empty_22_reg_2002 <= empty_22_fu_481_p1;
        empty_23_reg_2007 <= empty_23_fu_486_p1;
        empty_24_reg_2012 <= empty_24_fu_491_p1;
        mul_ln42_reg_2017 <= grp_fu_359_p2;
        mul_ln79_reg_2023 <= mul_ln79_fu_365_p2;
        mul_ln93_reg_2029 <= mul_ln93_fu_370_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        out1_w_1_reg_2318 <= out1_w_1_fu_1784_p2;
        out1_w_2_reg_2323 <= out1_w_2_fu_1808_p2;
        out1_w_reg_2313 <= out1_w_fu_1754_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        out1_w_6_reg_2283 <= out1_w_6_fu_1581_p2;
        out1_w_7_reg_2293 <= out1_w_7_fu_1709_p2;
        out1_w_8_reg_2298 <= out1_w_8_fu_1715_p2;
        out1_w_9_reg_2303 <= out1_w_9_fu_1721_p2;
        trunc_ln102_s_reg_2288 <= {{add_ln102_8_fu_1687_p2[63:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_CS_fsm_state14) & (1'b0 == ap_block_state14_on_subcall_done)))) begin
        reg_380 <= grp_fu_275_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln115_1_reg_1935 <= {{out1[63:2]}};
        trunc_ln22_1_reg_1929 <= {{arg1[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state14_on_subcall_done)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((mem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((mem_BVALID == 1'b0)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

always @ (*) begin
    if ((mem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_275_p0 = zext_ln50_6_reg_2034;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_275_p0 = zext_ln50_6_fu_500_p1;
    end else begin
        grp_fu_275_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_275_p1 = zext_ln50_9_fu_1031_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_275_p1 = zext_ln50_7_fu_557_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_275_p1 = zext_ln50_8_fu_504_p1;
    end else begin
        grp_fu_275_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_279_p0 = zext_ln50_6_reg_2034;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_279_p0 = zext_ln86_fu_512_p1;
    end else begin
        grp_fu_279_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_279_p1 = zext_ln50_11_fu_1039_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_279_p1 = zext_ln50_10_reg_2041;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_279_p1 = zext_ln50_10_fu_508_p1;
    end else begin
        grp_fu_279_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_283_p0 = zext_ln72_1_fu_1111_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_283_p0 = zext_ln50_6_reg_2034;
    end else begin
        grp_fu_283_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_283_p1 = zext_ln72_2_fu_1115_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_283_p1 = zext_ln50_12_fu_598_p1;
    end else begin
        grp_fu_283_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_299_p0 = zext_ln42_fu_1019_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_299_p0 = zext_ln27_fu_538_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_299_p0 = zext_ln93_fu_516_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_299_p0 = zext_ln41_1_fu_432_p1;
    end else begin
        grp_fu_299_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_299_p1 = zext_ln42_1_fu_1035_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_299_p1 = zext_ln27_1_fu_571_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_299_p1 = zext_ln50_fu_496_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_299_p1 = zext_ln41_fu_421_p1;
    end else begin
        grp_fu_299_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_303_p0 = zext_ln70_fu_1063_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_303_p0 = zext_ln70_3_fu_634_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_303_p0 = zext_ln41_reg_1956;
    end else begin
        grp_fu_303_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_303_p1 = zext_ln50_3_fu_575_p1;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14))) begin
        grp_fu_303_p1 = zext_ln41_reg_1956;
    end else begin
        grp_fu_303_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_307_p0 = zext_ln71_fu_1073_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_307_p0 = zext_ln50_5_fu_584_p1;
    end else begin
        grp_fu_307_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_307_p1 = zext_ln41_reg_1956;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_307_p1 = zext_ln50_5_fu_584_p1;
    end else begin
        grp_fu_307_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_311_p0 = zext_ln72_fu_1083_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_311_p0 = zext_ln79_fu_639_p1;
    end else begin
        grp_fu_311_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_311_p1 = zext_ln41_reg_1956;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_311_p1 = zext_ln50_4_fu_579_p1;
    end else begin
        grp_fu_311_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_315_p0 = zext_ln73_fu_1095_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_315_p0 = zext_ln73_2_fu_624_p1;
    end else begin
        grp_fu_315_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_319_p0 = zext_ln70_2_fu_1106_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_319_p0 = zext_ln81_fu_650_p1;
    end else begin
        grp_fu_319_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_319_p1 = zext_ln70_1_reg_2101;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_319_p1 = zext_ln70_1_fu_603_p1;
    end else begin
        grp_fu_319_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_323_p0 = zext_ln72_fu_1083_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_323_p0 = zext_ln83_fu_656_p1;
    end else begin
        grp_fu_323_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_323_p1 = zext_ln70_1_reg_2101;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_323_p1 = zext_ln50_4_fu_579_p1;
    end else begin
        grp_fu_323_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_327_p0 = zext_ln73_1_reg_2108;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_327_p0 = zext_ln81_fu_650_p1;
    end else begin
        grp_fu_327_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_327_p1 = zext_ln70_1_reg_2101;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_327_p1 = zext_ln41_reg_1956;
    end else begin
        grp_fu_327_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_331_p0 = zext_ln72_fu_1083_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_331_p0 = zext_ln85_fu_665_p1;
    end else begin
        grp_fu_331_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_331_p1 = zext_ln50_1_reg_2082;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_331_p1 = zext_ln70_1_fu_603_p1;
    end else begin
        grp_fu_331_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_335_p0 = zext_ln73_fu_1095_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_335_p0 = zext_ln85_fu_665_p1;
    end else begin
        grp_fu_335_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_335_p1 = zext_ln50_1_reg_2082;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_335_p1 = zext_ln41_reg_1956;
    end else begin
        grp_fu_335_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_339_p0 = zext_ln73_1_reg_2108;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_339_p0 = zext_ln79_fu_639_p1;
    end else begin
        grp_fu_339_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_339_p1 = zext_ln50_1_reg_2082;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_339_p1 = zext_ln50_5_fu_584_p1;
    end else begin
        grp_fu_339_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_343_p0 = zext_ln73_2_reg_2115;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_343_p0 = zext_ln73_1_fu_614_p1;
    end else begin
        grp_fu_343_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_343_p1 = zext_ln50_1_reg_2082;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_343_p1 = zext_ln41_reg_1956;
    end else begin
        grp_fu_343_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_347_p0 = zext_ln73_1_reg_2108;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_347_p0 = zext_ln98_fu_757_p1;
    end else begin
        grp_fu_347_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_347_p1 = zext_ln50_3_reg_2090;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_347_p1 = zext_ln70_1_fu_603_p1;
    end else begin
        grp_fu_347_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_351_p0 = zext_ln73_2_reg_2115;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_351_p0 = zext_ln50_1_fu_548_p1;
    end else begin
        grp_fu_351_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_351_p1 = zext_ln50_3_reg_2090;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_351_p1 = zext_ln50_1_fu_548_p1;
    end else begin
        grp_fu_351_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_359_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_6_out;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_359_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_8_out;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_359_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_9_out;
    end else begin
        grp_fu_359_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state14))) begin
        grp_fu_359_p1 = 32'd19;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_359_p1 = 32'd38;
    end else begin
        grp_fu_359_p1 = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARADDR = sext_ln22_fu_404_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_ARADDR;
    end else begin
        mem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_ARLEN;
    end else begin
        mem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_ARVALID;
    end else begin
        mem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        mem_AWADDR = sext_ln115_fu_1727_p1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        mem_AWADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_AWADDR;
    end else begin
        mem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        mem_AWLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        mem_AWLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_AWLEN;
    end else begin
        mem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        mem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        mem_AWVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_AWVALID;
    end else begin
        mem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
        mem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        mem_BREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_BREADY;
    end else begin
        mem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_RREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_m_axi_mem_RREADY;
    end else begin
        mem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        mem_WVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_m_axi_mem_WVALID;
    end else begin
        mem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mem_blk_n_AR = m_axi_mem_ARREADY;
    end else begin
        mem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        mem_blk_n_AW = m_axi_mem_AWREADY;
    end else begin
        mem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        mem_blk_n_B = m_axi_mem_BVALID;
    end else begin
        mem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (1'b0 == ap_block_state14_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln102_10_fu_779_p2 = (add_ln102_12_fu_773_p2 + add_ln102_9_fu_762_p2);

assign add_ln102_11_fu_768_p2 = (trunc_ln92_1_reg_2067 + trunc_ln95_fu_725_p1);

assign add_ln102_12_fu_773_p2 = (add_ln102_11_fu_768_p2 + trunc_ln2_fu_703_p3);

assign add_ln102_13_fu_859_p2 = (add_ln88_fu_821_p2 + shl_ln50_3_fu_590_p3);

assign add_ln102_14_fu_865_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_2_out + zext_ln102_1_fu_795_p1);

assign add_ln102_15_fu_1156_p2 = (add_ln83_reg_2137 + shl_ln_fu_1128_p3);

assign add_ln102_16_fu_1161_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_3_out + zext_ln102_2_fu_1135_p1);

assign add_ln102_17_fu_1167_p2 = (add_ln102_16_fu_1161_p2 + shl_ln50_5_fu_1051_p3);

assign add_ln102_18_fu_1214_p2 = (add_ln79_reg_2162 + shl_ln3_fu_1023_p3);

assign add_ln102_19_fu_1219_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_4_out + zext_ln102_3_fu_1189_p1);

assign add_ln102_1_fu_1173_p2 = (add_ln102_17_fu_1167_p2 + add_ln102_15_fu_1156_p2);

assign add_ln102_20_fu_1271_p2 = (add_ln98_reg_2177 + shl_ln50_4_fu_1043_p3);

assign add_ln102_21_fu_1276_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_5_out + zext_ln102_4_fu_1241_p1);

assign add_ln102_22_fu_1503_p2 = (add_ln73_reg_2203 + shl_ln50_2_fu_1495_p3);

assign add_ln102_23_fu_1344_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_6_out + zext_ln102_5_fu_1298_p1);

assign add_ln102_24_fu_1549_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_7_out + zext_ln102_6_fu_1523_p1);

assign add_ln102_25_fu_1609_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_8_out + zext_ln102_7_fu_1571_p1);

assign add_ln102_26_fu_1649_p2 = (trunc_ln77_1_reg_2198 + trunc_ln77_reg_2278);

assign add_ln102_2_fu_1225_p2 = (add_ln102_19_fu_1219_p2 + add_ln102_18_fu_1214_p2);

assign add_ln102_3_fu_1282_p2 = (add_ln102_21_fu_1276_p2 + add_ln102_20_fu_1271_p2);

assign add_ln102_4_fu_1508_p2 = (add_ln102_23_reg_2208 + add_ln102_22_fu_1503_p2);

assign add_ln102_5_fu_1555_p2 = (add_ln102_24_fu_1549_p2 + add_ln72_2_fu_1527_p2);

assign add_ln102_6_fu_1615_p2 = (add_ln102_25_fu_1609_p2 + add_ln71_2_fu_1587_p2);

assign add_ln102_7_fu_1653_p2 = (arr_14_fu_1635_p2 + zext_ln102_8_fu_1631_p1);

assign add_ln102_8_fu_1687_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_244_add106_111_out + zext_ln102_9_fu_1669_p1);

assign add_ln102_9_fu_762_p2 = (trunc_ln3_fu_711_p3 + trunc_ln4_fu_718_p3);

assign add_ln102_fu_871_p2 = (add_ln102_14_fu_865_p2 + add_ln102_13_fu_859_p2);

assign add_ln103_1_fu_973_p2 = (trunc_ln7_fu_831_p3 + trunc_ln90_fu_845_p1);

assign add_ln103_2_fu_985_p2 = (add_ln103_3_fu_979_p2 + add_ln103_1_fu_973_p2);

assign add_ln103_3_fu_979_p2 = (add_ln89_fu_839_p2 + trunc_ln9_fu_849_p4);

assign add_ln103_fu_1760_p2 = (mul_ln102_fu_375_p2 + zext_ln103_fu_1737_p1);

assign add_ln104_1_fu_1392_p2 = (add_ln104_4_fu_1386_p2 + add_ln104_2_fu_1376_p2);

assign add_ln104_2_fu_1376_p2 = (trunc_ln84_1_reg_2147 + trunc_ln_fu_1138_p3);

assign add_ln104_3_fu_1381_p2 = (trunc_ln86_fu_1152_p1 + trunc_ln102_2_reg_2157);

assign add_ln104_4_fu_1386_p2 = (add_ln104_3_fu_1381_p2 + trunc_ln1_fu_1145_p3);

assign add_ln104_fu_1790_p2 = (zext_ln103_1_fu_1776_p1 + zext_ln104_fu_1740_p1);

assign add_ln105_1_fu_1403_p2 = (trunc_ln81_fu_1200_p1 + trunc_ln102_3_fu_1204_p4);

assign add_ln105_fu_1398_p2 = (trunc_ln80_1_reg_2172 + trunc_ln5_fu_1193_p3);

assign add_ln106_1_fu_1420_p2 = (trunc_ln100_fu_1257_p1 + trunc_ln102_4_fu_1261_p4);

assign add_ln106_fu_1415_p2 = (add_ln99_reg_2182 + trunc_ln8_fu_1249_p3);

assign add_ln107_1_fu_1438_p2 = (trunc_ln73_2_fu_1330_p1 + trunc_ln102_5_fu_1334_p4);

assign add_ln107_fu_1432_p2 = (trunc_ln73_1_fu_1326_p1 + trunc_ln10_fu_1318_p3);

assign add_ln108_fu_1575_p2 = (trunc_ln72_2_fu_1531_p1 + trunc_ln102_6_fu_1539_p4);

assign add_ln109_fu_1703_p2 = (trunc_ln71_2_fu_1591_p1 + trunc_ln102_7_fu_1599_p4);

assign add_ln71_1_fu_1456_p2 = (grp_fu_335_p2 + grp_fu_307_p2);

assign add_ln71_2_fu_1587_p2 = (add_ln71_1_reg_2258 + add_ln71_reg_2253);

assign add_ln71_3_fu_1595_p2 = (trunc_ln71_1_reg_2268 + trunc_ln71_reg_2263);

assign add_ln71_fu_1450_p2 = (grp_fu_347_p2 + grp_fu_323_p2);

assign add_ln72_1_fu_1356_p2 = (grp_fu_339_p2 + grp_fu_299_p2);

assign add_ln72_2_fu_1527_p2 = (add_ln72_3_reg_2218 + add_ln72_reg_2213);

assign add_ln72_3_fu_1362_p2 = (add_ln72_1_fu_1356_p2 + grp_fu_351_p2);

assign add_ln72_4_fu_1535_p2 = (trunc_ln72_1_reg_2228 + trunc_ln72_reg_2223);

assign add_ln72_fu_1350_p2 = (shl_ln72_1_fu_1120_p3 + grp_fu_311_p2);

assign add_ln73_1_fu_1302_p2 = (grp_fu_343_p2 + grp_fu_315_p2);

assign add_ln73_fu_1308_p2 = (add_ln73_1_fu_1302_p2 + grp_fu_327_p2);

assign add_ln77_1_fu_1476_p2 = (add_ln77_fu_1470_p2 + grp_fu_319_p2);

assign add_ln77_2_fu_991_p2 = (grp_fu_303_p2 + grp_fu_299_p2);

assign add_ln77_3_fu_997_p2 = (add_ln77_2_fu_991_p2 + grp_fu_307_p2);

assign add_ln77_fu_1470_p2 = (grp_fu_303_p2 + grp_fu_331_p2);

assign add_ln79_1_fu_921_p2 = (grp_fu_319_p2 + grp_fu_311_p2);

assign add_ln79_fu_927_p2 = (add_ln79_1_fu_921_p2 + grp_fu_315_p2);

assign add_ln83_1_fu_887_p2 = (grp_fu_331_p2 + grp_fu_323_p2);

assign add_ln83_fu_893_p2 = (add_ln83_1_fu_887_p2 + grp_fu_327_p2);

assign add_ln88_1_fu_799_p2 = (grp_fu_335_p2 + grp_fu_339_p2);

assign add_ln88_fu_821_p2 = (add_ln88_1_fu_799_p2 + shl_ln1_fu_676_p3);

assign add_ln89_fu_839_p2 = (trunc_ln88_1_fu_817_p1 + trunc_ln6_fu_809_p3);

assign add_ln95_1_fu_734_p2 = (shl_ln50_1_fu_563_p3 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_1_out);

assign add_ln95_2_fu_740_p2 = (add_ln95_1_fu_734_p2 + shl_ln4_fu_692_p3);

assign add_ln95_fu_729_p2 = (arr_13_reg_2062 + shl_ln2_fu_684_p3);

assign add_ln98_1_fu_941_p2 = (grp_fu_351_p2 + grp_fu_343_p2);

assign add_ln98_2_fu_947_p2 = (grp_fu_347_p2 + mul_ln100_fu_355_p2);

assign add_ln98_fu_961_p2 = (add_ln98_2_fu_947_p2 + add_ln98_1_fu_941_p2);

assign add_ln99_fu_967_p2 = (trunc_ln98_1_fu_957_p1 + trunc_ln98_fu_953_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

always @ (*) begin
    ap_block_state14_on_subcall_done = ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_244_ap_done == 1'b0) | (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_ap_done == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign arr_12_fu_746_p2 = (add_ln95_2_fu_740_p2 + add_ln95_fu_729_p2);

assign arr_13_fu_520_p2 = (grp_fu_299_p2 + grp_fu_303_p2);

assign arr_14_fu_1635_p2 = (add_ln77_3_reg_2193 + add_ln77_1_reg_2273);

assign empty_21_fu_476_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_5_out;

assign empty_21_fu_476_p1 = empty_21_fu_476_p0[30:0];

assign empty_22_fu_481_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_8_out;

assign empty_22_fu_481_p1 = empty_22_fu_481_p0[30:0];

assign empty_23_fu_486_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_7_out;

assign empty_23_fu_486_p1 = empty_23_fu_486_p0[30:0];

assign empty_24_fu_491_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_6_out;

assign empty_24_fu_491_p1 = empty_24_fu_491_p0[30:0];

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_244_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_244_ap_start_reg;

assign grp_fu_315_p1 = zext_ln41_reg_1956;

assign lshr_ln102_2_fu_1179_p4 = {{add_ln102_1_fu_1173_p2[63:26]}};

assign lshr_ln102_3_fu_1231_p4 = {{add_ln102_2_fu_1225_p2[63:25]}};

assign lshr_ln102_4_fu_1288_p4 = {{add_ln102_3_fu_1282_p2[63:26]}};

assign lshr_ln102_5_fu_1513_p4 = {{add_ln102_4_fu_1508_p2[63:25]}};

assign lshr_ln102_6_fu_1561_p4 = {{add_ln102_5_fu_1555_p2[63:26]}};

assign lshr_ln102_7_fu_1621_p4 = {{add_ln102_6_fu_1615_p2[63:25]}};

assign lshr_ln102_8_fu_1659_p4 = {{add_ln102_7_fu_1653_p2[63:26]}};

assign lshr_ln_fu_785_p4 = {{arr_12_fu_746_p2[63:26]}};

assign mul_ln100_fu_355_p0 = mul_ln100_fu_355_p00;

assign mul_ln100_fu_355_p00 = mul_ln79_reg_2023;

assign mul_ln100_fu_355_p1 = mul_ln100_fu_355_p10;

assign mul_ln100_fu_355_p10 = $unsigned(zext_ln50_2_fu_553_p0);

assign mul_ln102_fu_375_p0 = mul_ln102_fu_375_p00;

assign mul_ln102_fu_375_p00 = trunc_ln102_s_reg_2288;

assign mul_ln102_fu_375_p1 = 44'd19;

assign mul_ln79_fu_365_p1 = 32'd38;

assign mul_ln86_fu_287_p0 = zext_ln86_reg_2052;

assign mul_ln86_fu_287_p1 = zext_ln50_7_fu_557_p1;

assign mul_ln88_fu_291_p0 = zext_ln88_fu_671_p1;

assign mul_ln88_fu_291_p1 = zext_ln50_7_fu_557_p1;

assign mul_ln92_fu_295_p0 = zext_ln88_fu_671_p1;

assign mul_ln92_fu_295_p1 = mul_ln92_fu_295_p10;

assign mul_ln92_fu_295_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_4_out;

assign mul_ln93_fu_370_p1 = 32'd38;

assign out1_w_1_fu_1784_p2 = (zext_ln103_2_fu_1780_p1 + add_ln103_2_reg_2187);

assign out1_w_2_fu_1808_p2 = (zext_ln105_fu_1743_p1 + zext_ln104_1_fu_1804_p1);

assign out1_w_3_fu_1409_p2 = (add_ln105_1_fu_1403_p2 + add_ln105_fu_1398_p2);

assign out1_w_4_fu_1426_p2 = (add_ln106_1_fu_1420_p2 + add_ln106_fu_1415_p2);

assign out1_w_5_fu_1444_p2 = (add_ln107_1_fu_1438_p2 + add_ln107_fu_1432_p2);

assign out1_w_6_fu_1581_p2 = (add_ln108_fu_1575_p2 + add_ln72_4_fu_1535_p2);

assign out1_w_7_fu_1709_p2 = (add_ln109_fu_1703_p2 + add_ln71_3_fu_1595_p2);

assign out1_w_8_fu_1715_p2 = (add_ln102_26_fu_1649_p2 + trunc_ln102_8_fu_1639_p4);

assign out1_w_9_fu_1721_p2 = (trunc_ln102_fu_1683_p1 + trunc_ln102_9_fu_1673_p4);

assign out1_w_fu_1754_p2 = (trunc_ln102_1_fu_1750_p1 + add_ln102_10_reg_2126);

assign sext_ln115_fu_1727_p1 = $signed(trunc_ln115_1_reg_1935);

assign sext_ln22_fu_404_p1 = $signed(trunc_ln22_1_reg_1929);

assign shl_ln1_fu_676_p3 = {{mul_ln88_fu_291_p2}, {1'd0}};

assign shl_ln2_fu_684_p3 = {{mul_ln92_fu_295_p2}, {1'd0}};

assign shl_ln3_fu_1023_p3 = {{reg_380}, {1'd0}};

assign shl_ln41_fu_426_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_9_out;

assign shl_ln41_fu_426_p2 = shl_ln41_fu_426_p0 << 32'd1;

assign shl_ln4_fu_692_p3 = {{mul_ln95_reg_2057}, {1'd0}};

assign shl_ln50_1_fu_563_p3 = {{reg_380}, {1'd0}};

assign shl_ln50_2_fu_1495_p3 = {{reg_380}, {1'd0}};

assign shl_ln50_3_fu_590_p3 = {{grp_fu_279_p2}, {1'd0}};

assign shl_ln50_4_fu_1043_p3 = {{grp_fu_279_p2}, {1'd0}};

assign shl_ln50_5_fu_1051_p3 = {{mul_ln50_5_reg_2096}, {1'd0}};

assign shl_ln70_1_fu_1101_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_7_out;

assign shl_ln70_1_fu_1101_p2 = shl_ln70_1_fu_1101_p0 << 32'd2;

assign shl_ln70_2_fu_629_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_5_out;

assign shl_ln70_2_fu_629_p2 = shl_ln70_2_fu_629_p0 << 32'd2;

assign shl_ln70_fu_1058_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_8_out;

assign shl_ln70_fu_1058_p2 = shl_ln70_fu_1058_p0 << 32'd1;

assign shl_ln71_fu_1068_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_7_out;

assign shl_ln71_fu_1068_p2 = shl_ln71_fu_1068_p0 << 32'd1;

assign shl_ln72_1_fu_1120_p3 = {{grp_fu_283_p2}, {1'd0}};

assign shl_ln72_fu_1078_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_6_out;

assign shl_ln72_fu_1078_p2 = shl_ln72_fu_1078_p0 << 32'd1;

assign shl_ln73_1_fu_609_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_4_out << 32'd1;

assign shl_ln73_2_fu_619_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_3_out << 32'd1;

assign shl_ln73_fu_1090_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_5_out;

assign shl_ln73_fu_1090_p2 = shl_ln73_fu_1090_p0 << 32'd1;

assign shl_ln81_fu_645_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_2_out << 32'd1;

assign shl_ln85_fu_660_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_1_out << 32'd1;

assign shl_ln98_fu_752_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_3_out << 32'd2;

assign shl_ln_fu_1128_p3 = {{mul_ln86_reg_2121}, {1'd0}};

assign tmp_fu_1796_p3 = add_ln104_fu_1790_p2[32'd25];

assign tmp_s_fu_1766_p4 = {{add_ln103_fu_1760_p2[43:26]}};

assign trunc_ln100_fu_1257_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_5_out[25:0];

assign trunc_ln102_1_fu_1750_p1 = mul_ln102_fu_375_p2[25:0];

assign trunc_ln102_3_fu_1204_p4 = {{add_ln102_1_fu_1173_p2[50:26]}};

assign trunc_ln102_4_fu_1261_p4 = {{add_ln102_2_fu_1225_p2[50:25]}};

assign trunc_ln102_5_fu_1334_p4 = {{add_ln102_3_fu_1282_p2[50:26]}};

assign trunc_ln102_6_fu_1539_p4 = {{add_ln102_4_fu_1508_p2[50:25]}};

assign trunc_ln102_7_fu_1599_p4 = {{add_ln102_5_fu_1555_p2[50:26]}};

assign trunc_ln102_8_fu_1639_p4 = {{add_ln102_6_fu_1615_p2[50:25]}};

assign trunc_ln102_9_fu_1673_p4 = {{add_ln102_7_fu_1653_p2[50:26]}};

assign trunc_ln102_fu_1683_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_244_add106_111_out[24:0];

assign trunc_ln10_fu_1318_p3 = {{trunc_ln73_fu_1314_p1}, {1'd0}};

assign trunc_ln1_fu_1145_p3 = {{trunc_ln85_reg_2152}, {1'd0}};

assign trunc_ln2_fu_703_p3 = {{trunc_ln92_fu_699_p1}, {1'd0}};

assign trunc_ln3_fu_711_p3 = {{trunc_ln93_reg_2072}, {1'd0}};

assign trunc_ln4_fu_718_p3 = {{trunc_ln94_reg_2077}, {1'd0}};

assign trunc_ln5_fu_1193_p3 = {{trunc_ln80_reg_2167}, {1'd0}};

assign trunc_ln6_fu_809_p3 = {{trunc_ln88_fu_805_p1}, {1'd0}};

assign trunc_ln71_1_fu_1466_p1 = add_ln71_1_fu_1456_p2[24:0];

assign trunc_ln71_2_fu_1591_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_8_out[24:0];

assign trunc_ln71_fu_1462_p1 = add_ln71_fu_1450_p2[24:0];

assign trunc_ln72_1_fu_1372_p1 = add_ln72_3_fu_1362_p2[25:0];

assign trunc_ln72_2_fu_1531_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_7_out[25:0];

assign trunc_ln72_fu_1368_p1 = add_ln72_fu_1350_p2[25:0];

assign trunc_ln73_1_fu_1326_p1 = add_ln73_fu_1308_p2[24:0];

assign trunc_ln73_2_fu_1330_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_6_out[24:0];

assign trunc_ln73_fu_1314_p1 = grp_fu_275_p2[23:0];

assign trunc_ln77_1_fu_1003_p1 = add_ln77_3_fu_997_p2[25:0];

assign trunc_ln77_fu_1482_p1 = add_ln77_1_fu_1476_p2[25:0];

assign trunc_ln7_fu_831_p3 = {{trunc_ln89_fu_827_p1}, {1'd0}};

assign trunc_ln80_1_fu_937_p1 = add_ln79_fu_927_p2[24:0];

assign trunc_ln80_fu_933_p1 = grp_fu_275_p2[23:0];

assign trunc_ln81_fu_1200_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_4_out[24:0];

assign trunc_ln84_1_fu_903_p1 = add_ln83_fu_893_p2[25:0];

assign trunc_ln84_fu_899_p1 = mul_ln86_fu_287_p2[24:0];

assign trunc_ln85_fu_907_p1 = grp_fu_283_p2[24:0];

assign trunc_ln86_fu_1152_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_3_out[25:0];

assign trunc_ln88_1_fu_817_p1 = add_ln88_1_fu_799_p2[24:0];

assign trunc_ln88_fu_805_p1 = mul_ln88_fu_291_p2[23:0];

assign trunc_ln89_fu_827_p1 = grp_fu_279_p2[23:0];

assign trunc_ln8_fu_1249_p3 = {{trunc_ln99_fu_1245_p1}, {1'd0}};

assign trunc_ln90_fu_845_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_2_out[24:0];

assign trunc_ln92_1_fu_526_p1 = arr_13_fu_520_p2[25:0];

assign trunc_ln92_fu_699_p1 = mul_ln92_fu_295_p2[24:0];

assign trunc_ln93_fu_530_p1 = grp_fu_279_p2[24:0];

assign trunc_ln94_fu_534_p1 = grp_fu_275_p2[24:0];

assign trunc_ln95_fu_725_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_arr_1_out[25:0];

assign trunc_ln98_1_fu_957_p1 = add_ln98_2_fu_947_p2[25:0];

assign trunc_ln98_fu_953_p1 = add_ln98_1_fu_941_p2[25:0];

assign trunc_ln99_fu_1245_p1 = grp_fu_279_p2[24:0];

assign trunc_ln9_fu_849_p4 = {{arr_12_fu_746_p2[50:26]}};

assign trunc_ln_fu_1138_p3 = {{trunc_ln84_reg_2142}, {1'd0}};

assign zext_ln102_1_fu_795_p1 = lshr_ln_fu_785_p4;

assign zext_ln102_2_fu_1135_p1 = lshr_ln102_1_reg_2132;

assign zext_ln102_3_fu_1189_p1 = lshr_ln102_2_fu_1179_p4;

assign zext_ln102_4_fu_1241_p1 = lshr_ln102_3_fu_1231_p4;

assign zext_ln102_5_fu_1298_p1 = lshr_ln102_4_fu_1288_p4;

assign zext_ln102_6_fu_1523_p1 = lshr_ln102_5_fu_1513_p4;

assign zext_ln102_7_fu_1571_p1 = lshr_ln102_6_fu_1561_p4;

assign zext_ln102_8_fu_1631_p1 = lshr_ln102_7_fu_1621_p4;

assign zext_ln102_9_fu_1669_p1 = lshr_ln102_8_fu_1659_p4;

assign zext_ln103_1_fu_1776_p1 = tmp_s_fu_1766_p4;

assign zext_ln103_2_fu_1780_p1 = tmp_s_fu_1766_p4;

assign zext_ln103_fu_1737_p1 = add_ln102_10_reg_2126;

assign zext_ln104_1_fu_1804_p1 = tmp_fu_1796_p3;

assign zext_ln104_fu_1740_p1 = add_ln103_2_reg_2187;

assign zext_ln105_fu_1743_p1 = add_ln104_1_reg_2233;

assign zext_ln27_1_fu_571_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_9_out;

assign zext_ln27_1_fu_571_p1 = $unsigned(zext_ln27_1_fu_571_p0);

assign zext_ln27_fu_538_p1 = mul_ln27_reg_1949;

assign zext_ln41_1_fu_432_p1 = shl_ln41_fu_426_p2;

assign zext_ln41_fu_421_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_out;

assign zext_ln42_1_fu_1035_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_8_out;

assign zext_ln42_1_fu_1035_p1 = $unsigned(zext_ln42_1_fu_1035_p0);

assign zext_ln42_fu_1019_p1 = mul_ln42_reg_2017;

assign zext_ln50_10_fu_508_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_3_out;

assign zext_ln50_11_fu_1039_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_6_out;

assign zext_ln50_11_fu_1039_p1 = $unsigned(zext_ln50_11_fu_1039_p0);

assign zext_ln50_12_fu_598_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_4_out;

assign zext_ln50_1_fu_548_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_2_out;

assign zext_ln50_2_fu_553_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_7_out;

assign zext_ln50_3_fu_575_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_3_out;

assign zext_ln50_4_fu_579_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_6_out;

assign zext_ln50_4_fu_579_p1 = $unsigned(zext_ln50_4_fu_579_p0);

assign zext_ln50_5_fu_584_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_4_out;

assign zext_ln50_6_fu_500_p1 = mul_ln42_reg_2017;

assign zext_ln50_7_fu_557_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_5_out;

assign zext_ln50_7_fu_557_p1 = $unsigned(zext_ln50_7_fu_557_p0);

assign zext_ln50_8_fu_504_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_2_out;

assign zext_ln50_9_fu_1031_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_7_out;

assign zext_ln50_9_fu_1031_p1 = $unsigned(zext_ln50_9_fu_1031_p0);

assign zext_ln50_fu_496_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_5_out;

assign zext_ln50_fu_496_p1 = $unsigned(zext_ln50_fu_496_p0);

assign zext_ln70_1_fu_603_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_1_out;

assign zext_ln70_2_fu_1106_p1 = shl_ln70_1_fu_1101_p2;

assign zext_ln70_3_fu_634_p1 = shl_ln70_2_fu_629_p2;

assign zext_ln70_fu_1063_p1 = shl_ln70_fu_1058_p2;

assign zext_ln71_fu_1073_p1 = shl_ln71_fu_1068_p2;

assign zext_ln72_1_fu_1111_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_arg1_r_1_out;

assign zext_ln72_2_fu_1115_p1 = shl_ln73_fu_1090_p2;

assign zext_ln72_fu_1083_p1 = shl_ln72_fu_1078_p2;

assign zext_ln73_1_fu_614_p1 = shl_ln73_1_fu_609_p2;

assign zext_ln73_2_fu_624_p1 = shl_ln73_2_fu_619_p2;

assign zext_ln73_fu_1095_p1 = shl_ln73_fu_1090_p2;

assign zext_ln79_fu_639_p1 = mul_ln79_reg_2023;

assign zext_ln81_fu_650_p1 = shl_ln81_fu_645_p2;

assign zext_ln83_fu_656_p1 = mul_ln83_reg_2046;

assign zext_ln85_fu_665_p1 = shl_ln85_fu_660_p2;

assign zext_ln86_fu_512_p1 = mul_ln79_reg_2023;

assign zext_ln88_fu_671_p1 = mul_ln83_reg_2046;

assign zext_ln93_fu_516_p1 = mul_ln93_reg_2029;

assign zext_ln98_fu_757_p1 = shl_ln98_fu_752_p2;

always @ (posedge ap_clk) begin
    zext_ln41_reg_1956[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln50_6_reg_2034[62:32] <= 31'b0000000000000000000000000000000;
    zext_ln50_10_reg_2041[62:32] <= 31'b0000000000000000000000000000000;
    zext_ln86_reg_2052[62:32] <= 31'b0000000000000000000000000000000;
    zext_ln50_1_reg_2082[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln50_3_reg_2090[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln70_1_reg_2101[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln73_1_reg_2108[0] <= 1'b0;
    zext_ln73_1_reg_2108[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln73_2_reg_2115[0] <= 1'b0;
    zext_ln73_2_reg_2115[63:32] <= 32'b00000000000000000000000000000000;
end

endmodule //fiat_25519_carry_square
