#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Dec 20 23:31:09 2023
# Process ID: 303342
# Current directory: /home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/recording_inst_0_RisingEdgeCounter_0_0_synth_1
# Command line: vivado -log recording_inst_0_RisingEdgeCounter_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source recording_inst_0_RisingEdgeCounter_0_0.tcl
# Log file: /home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/recording_inst_0_RisingEdgeCounter_0_0_synth_1/recording_inst_0_RisingEdgeCounter_0_0.vds
# Journal file: /home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/recording_inst_0_RisingEdgeCounter_0_0_synth_1/vivado.jou
# Running On: ug3linux, OS: Linux, CPU Frequency: 4390.715 MHz, CPU Physical cores: 6, Host memory: 33339 MB
#-----------------------------------------------------------
source recording_inst_0_RisingEdgeCounter_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1339.691 ; gain = 0.023 ; free physical = 14226 ; free virtual = 45904
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: recording_inst_0_RisingEdgeCounter_0_0
Command: synth_design -top recording_inst_0_RisingEdgeCounter_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 303556
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2504.258 ; gain = 258.832 ; free physical = 4272 ; free virtual = 36131
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'recording_inst_0_RisingEdgeCounter_0_0' [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/bd/recording_inst_0/ip/recording_inst_0_RisingEdgeCounter_0_0/synth/recording_inst_0_RisingEdgeCounter_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'RisingEdgeCounter' [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/src/RisingEdgeCounter.v:1]
INFO: [Synth 8-6157] synthesizing module 'RisingEdgeDetector' [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/src/RisingEdgeCounter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RisingEdgeDetector' (0#1) [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/src/RisingEdgeCounter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RisingEdgeCounter' (0#1) [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/src/RisingEdgeCounter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'recording_inst_0_RisingEdgeCounter_0_0' (0#1) [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/bd/recording_inst_0/ip/recording_inst_0_RisingEdgeCounter_0_0/synth/recording_inst_0_RisingEdgeCounter_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2573.195 ; gain = 327.770 ; free physical = 4133 ; free virtual = 36008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2573.195 ; gain = 327.770 ; free physical = 4117 ; free virtual = 35992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2573.195 ; gain = 327.770 ; free physical = 4117 ; free virtual = 35992
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2573.195 ; gain = 0.000 ; free physical = 4117 ; free virtual = 35991
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2637.227 ; gain = 0.000 ; free physical = 3398 ; free virtual = 35271
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2651.102 ; gain = 13.875 ; free physical = 3389 ; free virtual = 35263
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2651.102 ; gain = 405.676 ; free physical = 2616 ; free virtual = 34518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2651.102 ; gain = 405.676 ; free physical = 2615 ; free virtual = 34517
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2651.102 ; gain = 405.676 ; free physical = 2609 ; free virtual = 34511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2651.102 ; gain = 405.676 ; free physical = 2602 ; free virtual = 34505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2651.102 ; gain = 405.676 ; free physical = 2433 ; free virtual = 34357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 3143.562 ; gain = 898.137 ; free physical = 6052 ; free virtual = 38177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 3143.562 ; gain = 898.137 ; free physical = 6052 ; free virtual = 38177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 3162.594 ; gain = 917.168 ; free physical = 6034 ; free virtual = 38159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3168.531 ; gain = 923.105 ; free physical = 5432 ; free virtual = 37577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3168.531 ; gain = 923.105 ; free physical = 5432 ; free virtual = 37577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3168.531 ; gain = 923.105 ; free physical = 5432 ; free virtual = 37577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3168.531 ; gain = 923.105 ; free physical = 5432 ; free virtual = 37577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3168.531 ; gain = 923.105 ; free physical = 5432 ; free virtual = 37577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3168.531 ; gain = 923.105 ; free physical = 5431 ; free virtual = 37577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT3 |     1|
|3     |LUT4 |     1|
|4     |LUT5 |     1|
|5     |LUT6 |     1|
|6     |FDRE |     5|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3168.531 ; gain = 923.105 ; free physical = 5431 ; free virtual = 37577
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3168.531 ; gain = 845.199 ; free physical = 5428 ; free virtual = 37573
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3168.539 ; gain = 923.105 ; free physical = 5428 ; free virtual = 37573
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3182.469 ; gain = 0.000 ; free physical = 5665 ; free virtual = 37811
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3234.297 ; gain = 0.000 ; free physical = 5850 ; free virtual = 37999
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a077be80
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3234.297 ; gain = 1894.605 ; free physical = 5850 ; free virtual = 37999
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2241.029; main = 2214.306; forked = 304.510
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3825.871; main = 3234.301; forked = 982.648
INFO: [Common 17-1381] The checkpoint '/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/recording_inst_0_RisingEdgeCounter_0_0_synth_1/recording_inst_0_RisingEdgeCounter_0_0.dcp' has been generated.
WARNING: [Coretcl 2-1799] Unable to create IP cache entry for IP recording_inst_0_RisingEdgeCounter_0_0: Unable to create cache entry directory: /home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.cache/ip/2023.1/3/b/3bc4b1c950bb5bf3
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/recording_inst_0_RisingEdgeCounter_0_0_synth_1/recording_inst_0_RisingEdgeCounter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file recording_inst_0_RisingEdgeCounter_0_0_utilization_synth.rpt -pb recording_inst_0_RisingEdgeCounter_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 20 23:31:50 2023...
