/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 72 104 240 120)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "SW[9..0]" (rect 5 0 47 11)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 16 120 72 136))
)
(pin
	(output)
	(rect 520 208 696 224)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "LED[9..0]" (rect 90 0 136 13)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 696 224 752 240))
)
(symbol
	(rect 216 240 280 288)
	(text "OR2" (rect 1 0 22 10)(font "Arial" (font_size 6)))
	(text "inst4" (rect 3 37 27 50)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "IN2" (rect 2 23 22 34)(font "Courier New" (bold))(invisible))
		(text "IN2" (rect 2 23 22 34)(font "Courier New" (bold))(invisible))
		(line (pt 0 32)(pt 15 32))
	)
	(port
		(pt 0 16)
		(input)
		(text "IN1" (rect 2 7 22 18)(font "Courier New" (bold))(invisible))
		(text "IN1" (rect 2 7 22 18)(font "Courier New" (bold))(invisible))
		(line (pt 0 16)(pt 15 16))
	)
	(port
		(pt 64 24)
		(output)
		(text "OUT" (rect 48 15 68 26)(font "Courier New" (bold))(invisible))
		(text "OUT" (rect 48 15 68 26)(font "Courier New" (bold))(invisible))
		(line (pt 48 24)(pt 64 24))
	)
	(drawing
		(line (pt 14 36)(pt 25 36))
		(line (pt 14 13)(pt 25 13))
		(arc (pt 7 29)(pt 7 19)(rect -14 8 19 41))
		(arc (pt 49 24)(pt 25 13)(rect -6 13 57 76))
		(arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36))
	)
)
(connector
	(text "SW[0]" (rect 170 240 201 253)(font "Intel Clear" ))
	(pt 216 256)
	(pt 160 256)
)
(connector
	(text "SW[1]" (rect 170 256 201 269)(font "Intel Clear" ))
	(pt 216 272)
	(pt 160 272)
)
(connector
	(pt 280 264)
	(pt 520 264)
	(bus)
)
(connector
	(pt 520 264)
	(pt 520 216)
	(bus)
)
