--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml lcd_top_flashcart.twx lcd_top_flashcart.ncd -o
lcd_top_flashcart.twr lcd_top_flashcart.pcf -ucf lcd_top.ucf

Design file:              lcd_top_flashcart.ncd
Physical constraint file: lcd_top_flashcart.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-10-12, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
8 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! data_ext<0>                       SLICE_X52Y73.A    SLICE_X52Y71.D3  !
 ! data_ext<1>                       SLICE_X52Y73.C    SLICE_X53Y73.A3  !
 ! data_ext<2>                       SLICE_X55Y71.A    SLICE_X54Y70.A5  !
 ! data_ext<3>                       SLICE_X55Y71.C    SLICE_X50Y71.A5  !
 ! data_ext<4>                       SLICE_X51Y73.A    SLICE_X51Y68.A5  !
 ! data_ext<5>                       SLICE_X53Y71.A    SLICE_X50Y72.B5  !
 ! data_ext<6>                       SLICE_X49Y72.B    SLICE_X50Y71.D3  !
 ! data_ext<7>                       SLICE_X57Y75.B    SLICE_X52Y72.A2  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_ac97_bitclk = PERIOD TIMEGRP "ac97_bitclk" 12.288 MHz 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1665 paths analyzed, 450 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.677ns.
--------------------------------------------------------------------------------

Paths for end point audio/regs/NR50_3 (SLICE_X25Y121.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     71.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/FF00_data_out_3 (FF)
  Destination:          audio/regs/NR50_3 (FF)
  Requirement:          81.380ns
  Data Path Delay:      9.652ns (Levels of Logic = 2)
  Clock Path Skew:      0.010ns (1.457 - 1.447)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/FF00_data_out_3 to audio/regs/NR50_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y100.DQ     Tcko                  0.450   cont/FF00_data_out<3>
                                                       cont/FF00_data_out_3
    SLICE_X54Y73.C5      net (fanout=4)        2.524   cont/FF00_data_out<3>
    SLICE_X54Y73.CMUX    Tilo                  0.392   data_ext<1>LogicTrst34
                                                       data_ext<3>LogicTrst641
                                                       data_ext<3>LogicTrst64_f7
    SLICE_X55Y71.C4      net (fanout=1)        0.513   data_ext<3>LogicTrst64
    SLICE_X55Y71.C       Tilo                  0.094   gb80_cpu/IE_reg/q<3>
                                                       data_ext<3>LogicTrst107
    SLICE_X25Y121.DX     net (fanout=57)       5.677   data_ext<3>
    SLICE_X25Y121.CLK    Tdick                 0.002   audio/regs/NR50<3>
                                                       audio/regs/NR50_3
    -------------------------------------------------  ---------------------------
    Total                                      9.652ns (0.938ns logic, 8.714ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point audio/regs/NR12_3 (SLICE_X25Y89.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     72.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/FF00_data_out_3 (FF)
  Destination:          audio/regs/NR12_3 (FF)
  Requirement:          81.380ns
  Data Path Delay:      8.703ns (Levels of Logic = 2)
  Clock Path Skew:      -0.176ns (1.271 - 1.447)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/FF00_data_out_3 to audio/regs/NR12_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y100.DQ     Tcko                  0.450   cont/FF00_data_out<3>
                                                       cont/FF00_data_out_3
    SLICE_X54Y73.C5      net (fanout=4)        2.524   cont/FF00_data_out<3>
    SLICE_X54Y73.CMUX    Tilo                  0.392   data_ext<1>LogicTrst34
                                                       data_ext<3>LogicTrst641
                                                       data_ext<3>LogicTrst64_f7
    SLICE_X55Y71.C4      net (fanout=1)        0.513   data_ext<3>LogicTrst64
    SLICE_X55Y71.C       Tilo                  0.094   gb80_cpu/IE_reg/q<3>
                                                       data_ext<3>LogicTrst107
    SLICE_X25Y89.DX      net (fanout=57)       4.728   data_ext<3>
    SLICE_X25Y89.CLK     Tdick                 0.002   audio/regs/NR12<3>
                                                       audio/regs/NR12_3
    -------------------------------------------------  ---------------------------
    Total                                      8.703ns (0.938ns logic, 7.765ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Paths for end point audio/regs/NR51_3 (SLICE_X21Y99.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     72.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/FF00_data_out_3 (FF)
  Destination:          audio/regs/NR51_3 (FF)
  Requirement:          81.380ns
  Data Path Delay:      8.676ns (Levels of Logic = 2)
  Clock Path Skew:      -0.138ns (1.309 - 1.447)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/FF00_data_out_3 to audio/regs/NR51_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y100.DQ     Tcko                  0.450   cont/FF00_data_out<3>
                                                       cont/FF00_data_out_3
    SLICE_X54Y73.C5      net (fanout=4)        2.524   cont/FF00_data_out<3>
    SLICE_X54Y73.CMUX    Tilo                  0.392   data_ext<1>LogicTrst34
                                                       data_ext<3>LogicTrst641
                                                       data_ext<3>LogicTrst64_f7
    SLICE_X55Y71.C4      net (fanout=1)        0.513   data_ext<3>LogicTrst64
    SLICE_X55Y71.C       Tilo                  0.094   gb80_cpu/IE_reg/q<3>
                                                       data_ext<3>LogicTrst107
    SLICE_X21Y99.DX      net (fanout=57)       4.701   data_ext<3>
    SLICE_X21Y99.CLK     Tdick                 0.002   audio/regs/NR51<3>
                                                       audio/regs/NR51_3
    -------------------------------------------------  ---------------------------
    Total                                      8.676ns (0.938ns logic, 7.738ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ac97_bitclk = PERIOD TIMEGRP "ac97_bitclk" 12.288 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point audio/freq3div/counter_6 (SLICE_X53Y89.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/freq3div/counter_6 (FF)
  Destination:          audio/freq3div/counter_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.451ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ac97_bitclk_BUFGP rising at 81.380ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: audio/freq3div/counter_6 to audio/freq3div/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y89.AQ      Tcko                  0.414   audio/freq3div/counter<6>
                                                       audio/freq3div/counter_6
    SLICE_X53Y89.AX      net (fanout=2)        0.155   audio/freq3div/counter<6>
    SLICE_X53Y89.CLK     Tckdi       (-Th)     0.118   audio/freq3div/counter<6>
                                                       audio/freq3div/Mcount_counter_xor<6>11_f7
                                                       audio/freq3div/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      0.451ns (0.296ns logic, 0.155ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------

Paths for end point audio/freq12div/counter_5 (SLICE_X50Y92.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/freq12div/counter_2 (FF)
  Destination:          audio/freq12div/counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.506ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (0.163 - 0.126)
  Source Clock:         ac97_bitclk_BUFGP rising at 81.380ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: audio/freq12div/counter_2 to audio/freq12div/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y92.BQ      Tcko                  0.414   audio/freq12div/counter<3>
                                                       audio/freq12div/counter_2
    SLICE_X50Y92.B6      net (fanout=4)        0.288   audio/freq12div/counter<2>
    SLICE_X50Y92.CLK     Tah         (-Th)     0.196   audio/freq12div/counter<5>
                                                       audio/freq12div/Mcount_counter_xor<5>11
                                                       audio/freq12div/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.506ns (0.218ns logic, 0.288ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point audio/freq3div/clock_out (SLICE_X49Y88.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/freq3div/clock_out (FF)
  Destination:          audio/freq3div/clock_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ac97_bitclk_BUFGP rising at 81.380ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: audio/freq3div/clock_out to audio/freq3div/clock_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y88.DQ      Tcko                  0.414   audio/freq3div/clock_out1
                                                       audio/freq3div/clock_out
    SLICE_X49Y88.D6      net (fanout=2)        0.266   audio/freq3div/clock_out1
    SLICE_X49Y88.CLK     Tah         (-Th)     0.195   audio/freq3div/clock_out1
                                                       audio/freq3div/clock_out_rstpot
                                                       audio/freq3div/clock_out
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.219ns logic, 0.266ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ac97_bitclk = PERIOD TIMEGRP "ac97_bitclk" 12.288 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 79.714ns (period - min period limit)
  Period: 81.380ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: ac97_bitclk_BUFGP/BUFG/I0
  Logical resource: ac97_bitclk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y7.I0
  Clock network: ac97_bitclk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 80.326ns (period - (min low pulse limit / (low pulse / period)))
  Period: 81.380ns
  Low pulse: 40.690ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: audio/regs/NR23<3>/SR
  Logical resource: audio/regs/NR23_0/SR
  Location pin: SLICE_X6Y73.SR
  Clock network: GPIO_SW_C_IBUF
--------------------------------------------------------------------------------
Slack: 80.326ns (period - (min high pulse limit / (high pulse / period)))
  Period: 81.380ns
  High pulse: 40.690ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: audio/regs/NR23<3>/SR
  Logical resource: audio/regs/NR23_0/SR
  Location pin: SLICE_X6Y73.SR
  Clock network: GPIO_SW_C_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ac97_bitclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bitclk    |    9.677|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1665 paths, 0 nets, and 472 connections

Design statistics:
   Minimum period:   9.677ns{1}   (Maximum frequency: 103.338MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 04 01:15:48 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 534 MB



