-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
-- Date        : Tue Nov 15 14:33:26 2022
-- Host        : eng-grid3 running 64-bit CentOS Linux release 7.9.2009 (Core)
-- Command     : write_vhdl -force -mode funcsim
--               /ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/IP/full_buffer/full_buffer_sim_netlist.vhdl
-- Design      : full_buffer
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity full_buffer_blk_mem_gen_mux is
  port (
    \^douta\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \douta[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[10]_INST_0_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_2_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_2_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_2_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    DOUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[1]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[2]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[2]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[2]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[10]_INST_0_i_15_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_15_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_15_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_15_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_15_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_15_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_15_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_15_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_16_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_16_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_16_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_16_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_16_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_16_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_16_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_16_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_13_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_13_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_13_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_13_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_13_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_13_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_13_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_13_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_14_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_14_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_14_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_14_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_14_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_14_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_14_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_14_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_11_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_11_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_11_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_11_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_11_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_11_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_11_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_11_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_12_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_12_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_12_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_12_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_12_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_12_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_12_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_12_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_9_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_9_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_9_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_9_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_9_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_9_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_9_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_9_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_10_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_10_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_10_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_10_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_10_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_10_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_10_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_10_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_8_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_8_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_8_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_8_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_8_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_8_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_8_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_INST_0_i_8_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]_INST_0_i_15_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_15_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_15_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_15_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_15_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_15_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_15_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_15_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_16_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_16_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_16_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_16_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_16_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_16_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_16_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_16_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_13_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_13_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_13_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_13_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_13_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_13_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_13_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_13_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_14_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_14_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_14_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_14_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_14_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_14_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_14_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_14_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_11_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_11_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_11_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_11_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_11_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_11_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_11_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_11_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_12_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_12_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_12_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_12_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_12_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_12_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_12_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_12_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_9_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_9_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_9_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_9_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_9_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_9_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_9_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_9_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_10_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_10_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_10_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_10_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_10_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_10_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_10_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_10_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_8_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_8_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_8_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_8_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_8_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_8_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_8_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_INST_0_i_8_7\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of full_buffer_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end full_buffer_blk_mem_gen_mux;

architecture STRUCTURE of full_buffer_blk_mem_gen_mux is
  signal \douta[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_1_n_0\,
      I1 => \douta[0]_INST_0_i_2_n_0\,
      O => \^douta\(0),
      S => sel_pipe_d1(6)
    );
\douta[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOUTA(0),
      I1 => \douta[0]_0\(0),
      I2 => sel_pipe_d1(5),
      I3 => \douta[0]_1\(0),
      I4 => sel_pipe_d1(4),
      I5 => \douta[0]_2\(0),
      O => \douta[0]_INST_0_i_1_n_0\
    );
\douta[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => DOADO(0),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(3),
      I4 => \douta[0]\(0),
      I5 => sel_pipe_d1(5),
      O => \douta[0]_INST_0_i_2_n_0\
    );
\douta[10]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_1_n_0\,
      I1 => \douta[10]_INST_0_i_2_n_0\,
      O => \^douta\(10),
      S => sel_pipe_d1(6)
    );
\douta[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_3_n_0\,
      I1 => \douta[10]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[10]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[10]_INST_0_i_6_n_0\,
      O => \douta[10]_INST_0_i_1_n_0\
    );
\douta[10]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_21_n_0\,
      I1 => \douta[10]_INST_0_i_22_n_0\,
      O => \douta[10]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[10]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_23_n_0\,
      I1 => \douta[10]_INST_0_i_24_n_0\,
      O => \douta[10]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[10]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_25_n_0\,
      I1 => \douta[10]_INST_0_i_26_n_0\,
      O => \douta[10]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[10]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_27_n_0\,
      I1 => \douta[10]_INST_0_i_28_n_0\,
      O => \douta[10]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[10]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_29_n_0\,
      I1 => \douta[10]_INST_0_i_30_n_0\,
      O => \douta[10]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[10]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_31_n_0\,
      I1 => \douta[10]_INST_0_i_32_n_0\,
      O => \douta[10]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[10]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_33_n_0\,
      I1 => \douta[10]_INST_0_i_34_n_0\,
      O => \douta[10]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[10]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_8_0\(7),
      I1 => \douta[10]_INST_0_i_8_1\(7),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_8_2\(7),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_8_3\(7),
      O => \douta[10]_INST_0_i_17_n_0\
    );
\douta[10]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_8_4\(7),
      I1 => \douta[10]_INST_0_i_8_5\(7),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_8_6\(7),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_8_7\(7),
      O => \douta[10]_INST_0_i_18_n_0\
    );
\douta[10]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_9_0\(7),
      I1 => \douta[10]_INST_0_i_9_1\(7),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_9_2\(7),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_9_3\(7),
      O => \douta[10]_INST_0_i_19_n_0\
    );
\douta[10]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \douta[10]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \douta[10]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \douta[10]_INST_0_i_2_n_0\
    );
\douta[10]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_9_4\(7),
      I1 => \douta[10]_INST_0_i_9_5\(7),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_9_6\(7),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_9_7\(7),
      O => \douta[10]_INST_0_i_20_n_0\
    );
\douta[10]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_10_0\(7),
      I1 => \douta[10]_INST_0_i_10_1\(7),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_10_2\(7),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_10_3\(7),
      O => \douta[10]_INST_0_i_21_n_0\
    );
\douta[10]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_10_4\(7),
      I1 => \douta[10]_INST_0_i_10_5\(7),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_10_6\(7),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_10_7\(7),
      O => \douta[10]_INST_0_i_22_n_0\
    );
\douta[10]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_11_0\(7),
      I1 => \douta[10]_INST_0_i_11_1\(7),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_11_2\(7),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_11_3\(7),
      O => \douta[10]_INST_0_i_23_n_0\
    );
\douta[10]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_11_4\(7),
      I1 => \douta[10]_INST_0_i_11_5\(7),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_11_6\(7),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_11_7\(7),
      O => \douta[10]_INST_0_i_24_n_0\
    );
\douta[10]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_12_0\(7),
      I1 => \douta[10]_INST_0_i_12_1\(7),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_12_2\(7),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_12_3\(7),
      O => \douta[10]_INST_0_i_25_n_0\
    );
\douta[10]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_12_4\(7),
      I1 => \douta[10]_INST_0_i_12_5\(7),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_12_6\(7),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_12_7\(7),
      O => \douta[10]_INST_0_i_26_n_0\
    );
\douta[10]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_13_0\(7),
      I1 => \douta[10]_INST_0_i_13_1\(7),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_13_2\(7),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_13_3\(7),
      O => \douta[10]_INST_0_i_27_n_0\
    );
\douta[10]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_13_4\(7),
      I1 => \douta[10]_INST_0_i_13_5\(7),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_13_6\(7),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_13_7\(7),
      O => \douta[10]_INST_0_i_28_n_0\
    );
\douta[10]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_14_0\(7),
      I1 => \douta[10]_INST_0_i_14_1\(7),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_14_2\(7),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_14_3\(7),
      O => \douta[10]_INST_0_i_29_n_0\
    );
\douta[10]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[10]_INST_0_i_9_n_0\,
      I1 => \douta[10]_INST_0_i_10_n_0\,
      O => \douta[10]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[10]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_14_4\(7),
      I1 => \douta[10]_INST_0_i_14_5\(7),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_14_6\(7),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_14_7\(7),
      O => \douta[10]_INST_0_i_30_n_0\
    );
\douta[10]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_15_0\(7),
      I1 => \douta[10]_INST_0_i_15_1\(7),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_15_2\(7),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_15_3\(7),
      O => \douta[10]_INST_0_i_31_n_0\
    );
\douta[10]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_15_4\(7),
      I1 => \douta[10]_INST_0_i_15_5\(7),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_15_6\(7),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_15_7\(7),
      O => \douta[10]_INST_0_i_32_n_0\
    );
\douta[10]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_16_0\(7),
      I1 => \douta[10]_INST_0_i_16_1\(7),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_16_2\(7),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_16_3\(7),
      O => \douta[10]_INST_0_i_33_n_0\
    );
\douta[10]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_16_4\(7),
      I1 => \douta[10]_INST_0_i_16_5\(7),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_16_6\(7),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_16_7\(7),
      O => \douta[10]_INST_0_i_34_n_0\
    );
\douta[10]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[10]_INST_0_i_11_n_0\,
      I1 => \douta[10]_INST_0_i_12_n_0\,
      O => \douta[10]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[10]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[10]_INST_0_i_13_n_0\,
      I1 => \douta[10]_INST_0_i_14_n_0\,
      O => \douta[10]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[10]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[10]_INST_0_i_15_n_0\,
      I1 => \douta[10]_INST_0_i_16_n_0\,
      O => \douta[10]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[10]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \douta[10]_INST_0_i_2_0\(7),
      I1 => sel_pipe_d1(0),
      I2 => \douta[10]_INST_0_i_2_1\(7),
      I3 => sel_pipe_d1(1),
      I4 => \douta[10]_INST_0_i_2_2\(7),
      I5 => sel_pipe_d1(2),
      O => \douta[10]_INST_0_i_7_n_0\
    );
\douta[10]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_17_n_0\,
      I1 => \douta[10]_INST_0_i_18_n_0\,
      O => \douta[10]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[10]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_19_n_0\,
      I1 => \douta[10]_INST_0_i_20_n_0\,
      O => \douta[10]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[11]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_1_n_0\,
      I1 => \douta[11]_INST_0_i_2_n_0\,
      O => \^douta\(11),
      S => sel_pipe_d1(6)
    );
\douta[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[11]_INST_0_i_3_n_0\,
      I1 => \douta[11]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[11]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[11]_INST_0_i_6_n_0\,
      O => \douta[11]_INST_0_i_1_n_0\
    );
\douta[11]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_21_n_0\,
      I1 => \douta[11]_INST_0_i_22_n_0\,
      O => \douta[11]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[11]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_23_n_0\,
      I1 => \douta[11]_INST_0_i_24_n_0\,
      O => \douta[11]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[11]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_25_n_0\,
      I1 => \douta[11]_INST_0_i_26_n_0\,
      O => \douta[11]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[11]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_27_n_0\,
      I1 => \douta[11]_INST_0_i_28_n_0\,
      O => \douta[11]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[11]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_29_n_0\,
      I1 => \douta[11]_INST_0_i_30_n_0\,
      O => \douta[11]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[11]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_31_n_0\,
      I1 => \douta[11]_INST_0_i_32_n_0\,
      O => \douta[11]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[11]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_33_n_0\,
      I1 => \douta[11]_INST_0_i_34_n_0\,
      O => \douta[11]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[11]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[11]_INST_0_i_8_0\(0),
      I1 => \douta[11]_INST_0_i_8_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[11]_INST_0_i_8_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[11]_INST_0_i_8_3\(0),
      O => \douta[11]_INST_0_i_17_n_0\
    );
\douta[11]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[11]_INST_0_i_8_4\(0),
      I1 => \douta[11]_INST_0_i_8_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[11]_INST_0_i_8_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[11]_INST_0_i_8_7\(0),
      O => \douta[11]_INST_0_i_18_n_0\
    );
\douta[11]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[11]_INST_0_i_9_0\(0),
      I1 => \douta[11]_INST_0_i_9_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[11]_INST_0_i_9_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[11]_INST_0_i_9_3\(0),
      O => \douta[11]_INST_0_i_19_n_0\
    );
\douta[11]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \douta[11]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \douta[11]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \douta[11]_INST_0_i_2_n_0\
    );
\douta[11]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[11]_INST_0_i_9_4\(0),
      I1 => \douta[11]_INST_0_i_9_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[11]_INST_0_i_9_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[11]_INST_0_i_9_7\(0),
      O => \douta[11]_INST_0_i_20_n_0\
    );
\douta[11]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[11]_INST_0_i_10_0\(0),
      I1 => \douta[11]_INST_0_i_10_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[11]_INST_0_i_10_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[11]_INST_0_i_10_3\(0),
      O => \douta[11]_INST_0_i_21_n_0\
    );
\douta[11]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[11]_INST_0_i_10_4\(0),
      I1 => \douta[11]_INST_0_i_10_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[11]_INST_0_i_10_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[11]_INST_0_i_10_7\(0),
      O => \douta[11]_INST_0_i_22_n_0\
    );
\douta[11]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[11]_INST_0_i_11_0\(0),
      I1 => \douta[11]_INST_0_i_11_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[11]_INST_0_i_11_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[11]_INST_0_i_11_3\(0),
      O => \douta[11]_INST_0_i_23_n_0\
    );
\douta[11]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[11]_INST_0_i_11_4\(0),
      I1 => \douta[11]_INST_0_i_11_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[11]_INST_0_i_11_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[11]_INST_0_i_11_7\(0),
      O => \douta[11]_INST_0_i_24_n_0\
    );
\douta[11]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[11]_INST_0_i_12_0\(0),
      I1 => \douta[11]_INST_0_i_12_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[11]_INST_0_i_12_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[11]_INST_0_i_12_3\(0),
      O => \douta[11]_INST_0_i_25_n_0\
    );
\douta[11]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[11]_INST_0_i_12_4\(0),
      I1 => \douta[11]_INST_0_i_12_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[11]_INST_0_i_12_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[11]_INST_0_i_12_7\(0),
      O => \douta[11]_INST_0_i_26_n_0\
    );
\douta[11]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[11]_INST_0_i_13_0\(0),
      I1 => \douta[11]_INST_0_i_13_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[11]_INST_0_i_13_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[11]_INST_0_i_13_3\(0),
      O => \douta[11]_INST_0_i_27_n_0\
    );
\douta[11]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[11]_INST_0_i_13_4\(0),
      I1 => \douta[11]_INST_0_i_13_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[11]_INST_0_i_13_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[11]_INST_0_i_13_7\(0),
      O => \douta[11]_INST_0_i_28_n_0\
    );
\douta[11]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[11]_INST_0_i_14_0\(0),
      I1 => \douta[11]_INST_0_i_14_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[11]_INST_0_i_14_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[11]_INST_0_i_14_3\(0),
      O => \douta[11]_INST_0_i_29_n_0\
    );
\douta[11]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[11]_INST_0_i_9_n_0\,
      I1 => \douta[11]_INST_0_i_10_n_0\,
      O => \douta[11]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[11]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[11]_INST_0_i_14_4\(0),
      I1 => \douta[11]_INST_0_i_14_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[11]_INST_0_i_14_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[11]_INST_0_i_14_7\(0),
      O => \douta[11]_INST_0_i_30_n_0\
    );
\douta[11]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[11]_INST_0_i_15_0\(0),
      I1 => \douta[11]_INST_0_i_15_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[11]_INST_0_i_15_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[11]_INST_0_i_15_3\(0),
      O => \douta[11]_INST_0_i_31_n_0\
    );
\douta[11]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[11]_INST_0_i_15_4\(0),
      I1 => \douta[11]_INST_0_i_15_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[11]_INST_0_i_15_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[11]_INST_0_i_15_7\(0),
      O => \douta[11]_INST_0_i_32_n_0\
    );
\douta[11]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[11]_INST_0_i_16_0\(0),
      I1 => \douta[11]_INST_0_i_16_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[11]_INST_0_i_16_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[11]_INST_0_i_16_3\(0),
      O => \douta[11]_INST_0_i_33_n_0\
    );
\douta[11]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[11]_INST_0_i_16_4\(0),
      I1 => \douta[11]_INST_0_i_16_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[11]_INST_0_i_16_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[11]_INST_0_i_16_7\(0),
      O => \douta[11]_INST_0_i_34_n_0\
    );
\douta[11]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[11]_INST_0_i_11_n_0\,
      I1 => \douta[11]_INST_0_i_12_n_0\,
      O => \douta[11]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[11]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[11]_INST_0_i_13_n_0\,
      I1 => \douta[11]_INST_0_i_14_n_0\,
      O => \douta[11]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[11]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[11]_INST_0_i_15_n_0\,
      I1 => \douta[11]_INST_0_i_16_n_0\,
      O => \douta[11]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[11]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOPADOP(0),
      I1 => sel_pipe_d1(0),
      I2 => \douta[11]_INST_0_i_2_0\(0),
      I3 => sel_pipe_d1(1),
      I4 => \douta[11]_INST_0_i_2_1\(0),
      I5 => sel_pipe_d1(2),
      O => \douta[11]_INST_0_i_7_n_0\
    );
\douta[11]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_17_n_0\,
      I1 => \douta[11]_INST_0_i_18_n_0\,
      O => \douta[11]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[11]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_19_n_0\,
      I1 => \douta[11]_INST_0_i_20_n_0\,
      O => \douta[11]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[1]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_1_n_0\,
      I1 => \douta[1]_INST_0_i_2_n_0\,
      O => \^douta\(1),
      S => sel_pipe_d1(6)
    );
\douta[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[1]_0\(0),
      I1 => \douta[1]_1\(0),
      I2 => sel_pipe_d1(5),
      I3 => \douta[1]_2\(0),
      I4 => sel_pipe_d1(4),
      I5 => \douta[1]_3\(0),
      O => \douta[1]_INST_0_i_1_n_0\
    );
\douta[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \douta[2]\(0),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(3),
      I4 => \douta[1]\(0),
      I5 => sel_pipe_d1(5),
      O => \douta[1]_INST_0_i_2_n_0\
    );
\douta[2]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_1_n_0\,
      I1 => \douta[2]_INST_0_i_2_n_0\,
      O => \^douta\(2),
      S => sel_pipe_d1(6)
    );
\douta[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[2]_1\(0),
      I1 => \douta[2]_2\(0),
      I2 => sel_pipe_d1(5),
      I3 => \douta[2]_3\(0),
      I4 => sel_pipe_d1(4),
      I5 => \douta[2]_4\(0),
      O => \douta[2]_INST_0_i_1_n_0\
    );
\douta[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \douta[2]\(1),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(3),
      I4 => \douta[2]_0\(0),
      I5 => sel_pipe_d1(5),
      O => \douta[2]_INST_0_i_2_n_0\
    );
\douta[3]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_1_n_0\,
      I1 => \douta[3]_INST_0_i_2_n_0\,
      O => \^douta\(3),
      S => sel_pipe_d1(6)
    );
\douta[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[3]_INST_0_i_3_n_0\,
      I1 => \douta[3]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[3]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[3]_INST_0_i_6_n_0\,
      O => \douta[3]_INST_0_i_1_n_0\
    );
\douta[3]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_21_n_0\,
      I1 => \douta[3]_INST_0_i_22_n_0\,
      O => \douta[3]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_23_n_0\,
      I1 => \douta[3]_INST_0_i_24_n_0\,
      O => \douta[3]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_25_n_0\,
      I1 => \douta[3]_INST_0_i_26_n_0\,
      O => \douta[3]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_27_n_0\,
      I1 => \douta[3]_INST_0_i_28_n_0\,
      O => \douta[3]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_29_n_0\,
      I1 => \douta[3]_INST_0_i_30_n_0\,
      O => \douta[3]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_31_n_0\,
      I1 => \douta[3]_INST_0_i_32_n_0\,
      O => \douta[3]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_33_n_0\,
      I1 => \douta[3]_INST_0_i_34_n_0\,
      O => \douta[3]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_8_0\(0),
      I1 => \douta[10]_INST_0_i_8_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_8_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_8_3\(0),
      O => \douta[3]_INST_0_i_17_n_0\
    );
\douta[3]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_8_4\(0),
      I1 => \douta[10]_INST_0_i_8_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_8_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_8_7\(0),
      O => \douta[3]_INST_0_i_18_n_0\
    );
\douta[3]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_9_0\(0),
      I1 => \douta[10]_INST_0_i_9_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_9_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_9_3\(0),
      O => \douta[3]_INST_0_i_19_n_0\
    );
\douta[3]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \douta[3]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \douta[3]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \douta[3]_INST_0_i_2_n_0\
    );
\douta[3]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_9_4\(0),
      I1 => \douta[10]_INST_0_i_9_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_9_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_9_7\(0),
      O => \douta[3]_INST_0_i_20_n_0\
    );
\douta[3]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_10_0\(0),
      I1 => \douta[10]_INST_0_i_10_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_10_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_10_3\(0),
      O => \douta[3]_INST_0_i_21_n_0\
    );
\douta[3]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_10_4\(0),
      I1 => \douta[10]_INST_0_i_10_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_10_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_10_7\(0),
      O => \douta[3]_INST_0_i_22_n_0\
    );
\douta[3]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_11_0\(0),
      I1 => \douta[10]_INST_0_i_11_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_11_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_11_3\(0),
      O => \douta[3]_INST_0_i_23_n_0\
    );
\douta[3]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_11_4\(0),
      I1 => \douta[10]_INST_0_i_11_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_11_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_11_7\(0),
      O => \douta[3]_INST_0_i_24_n_0\
    );
\douta[3]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_12_0\(0),
      I1 => \douta[10]_INST_0_i_12_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_12_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_12_3\(0),
      O => \douta[3]_INST_0_i_25_n_0\
    );
\douta[3]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_12_4\(0),
      I1 => \douta[10]_INST_0_i_12_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_12_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_12_7\(0),
      O => \douta[3]_INST_0_i_26_n_0\
    );
\douta[3]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_13_0\(0),
      I1 => \douta[10]_INST_0_i_13_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_13_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_13_3\(0),
      O => \douta[3]_INST_0_i_27_n_0\
    );
\douta[3]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_13_4\(0),
      I1 => \douta[10]_INST_0_i_13_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_13_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_13_7\(0),
      O => \douta[3]_INST_0_i_28_n_0\
    );
\douta[3]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_14_0\(0),
      I1 => \douta[10]_INST_0_i_14_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_14_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_14_3\(0),
      O => \douta[3]_INST_0_i_29_n_0\
    );
\douta[3]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[3]_INST_0_i_9_n_0\,
      I1 => \douta[3]_INST_0_i_10_n_0\,
      O => \douta[3]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[3]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_14_4\(0),
      I1 => \douta[10]_INST_0_i_14_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_14_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_14_7\(0),
      O => \douta[3]_INST_0_i_30_n_0\
    );
\douta[3]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_15_0\(0),
      I1 => \douta[10]_INST_0_i_15_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_15_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_15_3\(0),
      O => \douta[3]_INST_0_i_31_n_0\
    );
\douta[3]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_15_4\(0),
      I1 => \douta[10]_INST_0_i_15_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_15_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_15_7\(0),
      O => \douta[3]_INST_0_i_32_n_0\
    );
\douta[3]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_16_0\(0),
      I1 => \douta[10]_INST_0_i_16_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_16_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_16_3\(0),
      O => \douta[3]_INST_0_i_33_n_0\
    );
\douta[3]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_16_4\(0),
      I1 => \douta[10]_INST_0_i_16_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_16_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_16_7\(0),
      O => \douta[3]_INST_0_i_34_n_0\
    );
\douta[3]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[3]_INST_0_i_11_n_0\,
      I1 => \douta[3]_INST_0_i_12_n_0\,
      O => \douta[3]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[3]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[3]_INST_0_i_13_n_0\,
      I1 => \douta[3]_INST_0_i_14_n_0\,
      O => \douta[3]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[3]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[3]_INST_0_i_15_n_0\,
      I1 => \douta[3]_INST_0_i_16_n_0\,
      O => \douta[3]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[3]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \douta[10]_INST_0_i_2_0\(0),
      I1 => sel_pipe_d1(0),
      I2 => \douta[10]_INST_0_i_2_1\(0),
      I3 => sel_pipe_d1(1),
      I4 => \douta[10]_INST_0_i_2_2\(0),
      I5 => sel_pipe_d1(2),
      O => \douta[3]_INST_0_i_7_n_0\
    );
\douta[3]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_17_n_0\,
      I1 => \douta[3]_INST_0_i_18_n_0\,
      O => \douta[3]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_19_n_0\,
      I1 => \douta[3]_INST_0_i_20_n_0\,
      O => \douta[3]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_1_n_0\,
      I1 => \douta[4]_INST_0_i_2_n_0\,
      O => \^douta\(4),
      S => sel_pipe_d1(6)
    );
\douta[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[4]_INST_0_i_3_n_0\,
      I1 => \douta[4]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[4]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[4]_INST_0_i_6_n_0\,
      O => \douta[4]_INST_0_i_1_n_0\
    );
\douta[4]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_21_n_0\,
      I1 => \douta[4]_INST_0_i_22_n_0\,
      O => \douta[4]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_23_n_0\,
      I1 => \douta[4]_INST_0_i_24_n_0\,
      O => \douta[4]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_25_n_0\,
      I1 => \douta[4]_INST_0_i_26_n_0\,
      O => \douta[4]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_27_n_0\,
      I1 => \douta[4]_INST_0_i_28_n_0\,
      O => \douta[4]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_29_n_0\,
      I1 => \douta[4]_INST_0_i_30_n_0\,
      O => \douta[4]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_31_n_0\,
      I1 => \douta[4]_INST_0_i_32_n_0\,
      O => \douta[4]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_33_n_0\,
      I1 => \douta[4]_INST_0_i_34_n_0\,
      O => \douta[4]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_8_0\(1),
      I1 => \douta[10]_INST_0_i_8_1\(1),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_8_2\(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_8_3\(1),
      O => \douta[4]_INST_0_i_17_n_0\
    );
\douta[4]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_8_4\(1),
      I1 => \douta[10]_INST_0_i_8_5\(1),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_8_6\(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_8_7\(1),
      O => \douta[4]_INST_0_i_18_n_0\
    );
\douta[4]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_9_0\(1),
      I1 => \douta[10]_INST_0_i_9_1\(1),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_9_2\(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_9_3\(1),
      O => \douta[4]_INST_0_i_19_n_0\
    );
\douta[4]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \douta[4]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \douta[4]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \douta[4]_INST_0_i_2_n_0\
    );
\douta[4]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_9_4\(1),
      I1 => \douta[10]_INST_0_i_9_5\(1),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_9_6\(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_9_7\(1),
      O => \douta[4]_INST_0_i_20_n_0\
    );
\douta[4]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_10_0\(1),
      I1 => \douta[10]_INST_0_i_10_1\(1),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_10_2\(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_10_3\(1),
      O => \douta[4]_INST_0_i_21_n_0\
    );
\douta[4]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_10_4\(1),
      I1 => \douta[10]_INST_0_i_10_5\(1),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_10_6\(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_10_7\(1),
      O => \douta[4]_INST_0_i_22_n_0\
    );
\douta[4]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_11_0\(1),
      I1 => \douta[10]_INST_0_i_11_1\(1),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_11_2\(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_11_3\(1),
      O => \douta[4]_INST_0_i_23_n_0\
    );
\douta[4]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_11_4\(1),
      I1 => \douta[10]_INST_0_i_11_5\(1),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_11_6\(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_11_7\(1),
      O => \douta[4]_INST_0_i_24_n_0\
    );
\douta[4]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_12_0\(1),
      I1 => \douta[10]_INST_0_i_12_1\(1),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_12_2\(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_12_3\(1),
      O => \douta[4]_INST_0_i_25_n_0\
    );
\douta[4]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_12_4\(1),
      I1 => \douta[10]_INST_0_i_12_5\(1),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_12_6\(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_12_7\(1),
      O => \douta[4]_INST_0_i_26_n_0\
    );
\douta[4]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_13_0\(1),
      I1 => \douta[10]_INST_0_i_13_1\(1),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_13_2\(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_13_3\(1),
      O => \douta[4]_INST_0_i_27_n_0\
    );
\douta[4]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_13_4\(1),
      I1 => \douta[10]_INST_0_i_13_5\(1),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_13_6\(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_13_7\(1),
      O => \douta[4]_INST_0_i_28_n_0\
    );
\douta[4]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_14_0\(1),
      I1 => \douta[10]_INST_0_i_14_1\(1),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_14_2\(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_14_3\(1),
      O => \douta[4]_INST_0_i_29_n_0\
    );
\douta[4]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[4]_INST_0_i_9_n_0\,
      I1 => \douta[4]_INST_0_i_10_n_0\,
      O => \douta[4]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[4]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_14_4\(1),
      I1 => \douta[10]_INST_0_i_14_5\(1),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_14_6\(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_14_7\(1),
      O => \douta[4]_INST_0_i_30_n_0\
    );
\douta[4]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_15_0\(1),
      I1 => \douta[10]_INST_0_i_15_1\(1),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_15_2\(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_15_3\(1),
      O => \douta[4]_INST_0_i_31_n_0\
    );
\douta[4]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_15_4\(1),
      I1 => \douta[10]_INST_0_i_15_5\(1),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_15_6\(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_15_7\(1),
      O => \douta[4]_INST_0_i_32_n_0\
    );
\douta[4]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_16_0\(1),
      I1 => \douta[10]_INST_0_i_16_1\(1),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_16_2\(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_16_3\(1),
      O => \douta[4]_INST_0_i_33_n_0\
    );
\douta[4]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_16_4\(1),
      I1 => \douta[10]_INST_0_i_16_5\(1),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_16_6\(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_16_7\(1),
      O => \douta[4]_INST_0_i_34_n_0\
    );
\douta[4]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[4]_INST_0_i_11_n_0\,
      I1 => \douta[4]_INST_0_i_12_n_0\,
      O => \douta[4]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[4]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[4]_INST_0_i_13_n_0\,
      I1 => \douta[4]_INST_0_i_14_n_0\,
      O => \douta[4]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[4]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[4]_INST_0_i_15_n_0\,
      I1 => \douta[4]_INST_0_i_16_n_0\,
      O => \douta[4]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[4]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \douta[10]_INST_0_i_2_0\(1),
      I1 => sel_pipe_d1(0),
      I2 => \douta[10]_INST_0_i_2_1\(1),
      I3 => sel_pipe_d1(1),
      I4 => \douta[10]_INST_0_i_2_2\(1),
      I5 => sel_pipe_d1(2),
      O => \douta[4]_INST_0_i_7_n_0\
    );
\douta[4]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_17_n_0\,
      I1 => \douta[4]_INST_0_i_18_n_0\,
      O => \douta[4]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_19_n_0\,
      I1 => \douta[4]_INST_0_i_20_n_0\,
      O => \douta[4]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_1_n_0\,
      I1 => \douta[5]_INST_0_i_2_n_0\,
      O => \^douta\(5),
      S => sel_pipe_d1(6)
    );
\douta[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[5]_INST_0_i_3_n_0\,
      I1 => \douta[5]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[5]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[5]_INST_0_i_6_n_0\,
      O => \douta[5]_INST_0_i_1_n_0\
    );
\douta[5]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_21_n_0\,
      I1 => \douta[5]_INST_0_i_22_n_0\,
      O => \douta[5]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_23_n_0\,
      I1 => \douta[5]_INST_0_i_24_n_0\,
      O => \douta[5]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_25_n_0\,
      I1 => \douta[5]_INST_0_i_26_n_0\,
      O => \douta[5]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_27_n_0\,
      I1 => \douta[5]_INST_0_i_28_n_0\,
      O => \douta[5]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_29_n_0\,
      I1 => \douta[5]_INST_0_i_30_n_0\,
      O => \douta[5]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_31_n_0\,
      I1 => \douta[5]_INST_0_i_32_n_0\,
      O => \douta[5]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_33_n_0\,
      I1 => \douta[5]_INST_0_i_34_n_0\,
      O => \douta[5]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_8_0\(2),
      I1 => \douta[10]_INST_0_i_8_1\(2),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_8_2\(2),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_8_3\(2),
      O => \douta[5]_INST_0_i_17_n_0\
    );
\douta[5]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_8_4\(2),
      I1 => \douta[10]_INST_0_i_8_5\(2),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_8_6\(2),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_8_7\(2),
      O => \douta[5]_INST_0_i_18_n_0\
    );
\douta[5]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_9_0\(2),
      I1 => \douta[10]_INST_0_i_9_1\(2),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_9_2\(2),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_9_3\(2),
      O => \douta[5]_INST_0_i_19_n_0\
    );
\douta[5]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \douta[5]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \douta[5]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \douta[5]_INST_0_i_2_n_0\
    );
\douta[5]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_9_4\(2),
      I1 => \douta[10]_INST_0_i_9_5\(2),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_9_6\(2),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_9_7\(2),
      O => \douta[5]_INST_0_i_20_n_0\
    );
\douta[5]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_10_0\(2),
      I1 => \douta[10]_INST_0_i_10_1\(2),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_10_2\(2),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_10_3\(2),
      O => \douta[5]_INST_0_i_21_n_0\
    );
\douta[5]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_10_4\(2),
      I1 => \douta[10]_INST_0_i_10_5\(2),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_10_6\(2),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_10_7\(2),
      O => \douta[5]_INST_0_i_22_n_0\
    );
\douta[5]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_11_0\(2),
      I1 => \douta[10]_INST_0_i_11_1\(2),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_11_2\(2),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_11_3\(2),
      O => \douta[5]_INST_0_i_23_n_0\
    );
\douta[5]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_11_4\(2),
      I1 => \douta[10]_INST_0_i_11_5\(2),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_11_6\(2),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_11_7\(2),
      O => \douta[5]_INST_0_i_24_n_0\
    );
\douta[5]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_12_0\(2),
      I1 => \douta[10]_INST_0_i_12_1\(2),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_12_2\(2),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_12_3\(2),
      O => \douta[5]_INST_0_i_25_n_0\
    );
\douta[5]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_12_4\(2),
      I1 => \douta[10]_INST_0_i_12_5\(2),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_12_6\(2),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_12_7\(2),
      O => \douta[5]_INST_0_i_26_n_0\
    );
\douta[5]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_13_0\(2),
      I1 => \douta[10]_INST_0_i_13_1\(2),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_13_2\(2),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_13_3\(2),
      O => \douta[5]_INST_0_i_27_n_0\
    );
\douta[5]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_13_4\(2),
      I1 => \douta[10]_INST_0_i_13_5\(2),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_13_6\(2),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_13_7\(2),
      O => \douta[5]_INST_0_i_28_n_0\
    );
\douta[5]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_14_0\(2),
      I1 => \douta[10]_INST_0_i_14_1\(2),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_14_2\(2),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_14_3\(2),
      O => \douta[5]_INST_0_i_29_n_0\
    );
\douta[5]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[5]_INST_0_i_9_n_0\,
      I1 => \douta[5]_INST_0_i_10_n_0\,
      O => \douta[5]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[5]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_14_4\(2),
      I1 => \douta[10]_INST_0_i_14_5\(2),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_14_6\(2),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_14_7\(2),
      O => \douta[5]_INST_0_i_30_n_0\
    );
\douta[5]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_15_0\(2),
      I1 => \douta[10]_INST_0_i_15_1\(2),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_15_2\(2),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_15_3\(2),
      O => \douta[5]_INST_0_i_31_n_0\
    );
\douta[5]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_15_4\(2),
      I1 => \douta[10]_INST_0_i_15_5\(2),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_15_6\(2),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_15_7\(2),
      O => \douta[5]_INST_0_i_32_n_0\
    );
\douta[5]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_16_0\(2),
      I1 => \douta[10]_INST_0_i_16_1\(2),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_16_2\(2),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_16_3\(2),
      O => \douta[5]_INST_0_i_33_n_0\
    );
\douta[5]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_16_4\(2),
      I1 => \douta[10]_INST_0_i_16_5\(2),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_16_6\(2),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_16_7\(2),
      O => \douta[5]_INST_0_i_34_n_0\
    );
\douta[5]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[5]_INST_0_i_11_n_0\,
      I1 => \douta[5]_INST_0_i_12_n_0\,
      O => \douta[5]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[5]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[5]_INST_0_i_13_n_0\,
      I1 => \douta[5]_INST_0_i_14_n_0\,
      O => \douta[5]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[5]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[5]_INST_0_i_15_n_0\,
      I1 => \douta[5]_INST_0_i_16_n_0\,
      O => \douta[5]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[5]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \douta[10]_INST_0_i_2_0\(2),
      I1 => sel_pipe_d1(0),
      I2 => \douta[10]_INST_0_i_2_1\(2),
      I3 => sel_pipe_d1(1),
      I4 => \douta[10]_INST_0_i_2_2\(2),
      I5 => sel_pipe_d1(2),
      O => \douta[5]_INST_0_i_7_n_0\
    );
\douta[5]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_17_n_0\,
      I1 => \douta[5]_INST_0_i_18_n_0\,
      O => \douta[5]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_19_n_0\,
      I1 => \douta[5]_INST_0_i_20_n_0\,
      O => \douta[5]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_1_n_0\,
      I1 => \douta[6]_INST_0_i_2_n_0\,
      O => \^douta\(6),
      S => sel_pipe_d1(6)
    );
\douta[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[6]_INST_0_i_3_n_0\,
      I1 => \douta[6]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[6]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[6]_INST_0_i_6_n_0\,
      O => \douta[6]_INST_0_i_1_n_0\
    );
\douta[6]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_21_n_0\,
      I1 => \douta[6]_INST_0_i_22_n_0\,
      O => \douta[6]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_23_n_0\,
      I1 => \douta[6]_INST_0_i_24_n_0\,
      O => \douta[6]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_25_n_0\,
      I1 => \douta[6]_INST_0_i_26_n_0\,
      O => \douta[6]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_27_n_0\,
      I1 => \douta[6]_INST_0_i_28_n_0\,
      O => \douta[6]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_29_n_0\,
      I1 => \douta[6]_INST_0_i_30_n_0\,
      O => \douta[6]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_31_n_0\,
      I1 => \douta[6]_INST_0_i_32_n_0\,
      O => \douta[6]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_33_n_0\,
      I1 => \douta[6]_INST_0_i_34_n_0\,
      O => \douta[6]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_8_0\(3),
      I1 => \douta[10]_INST_0_i_8_1\(3),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_8_2\(3),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_8_3\(3),
      O => \douta[6]_INST_0_i_17_n_0\
    );
\douta[6]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_8_4\(3),
      I1 => \douta[10]_INST_0_i_8_5\(3),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_8_6\(3),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_8_7\(3),
      O => \douta[6]_INST_0_i_18_n_0\
    );
\douta[6]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_9_0\(3),
      I1 => \douta[10]_INST_0_i_9_1\(3),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_9_2\(3),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_9_3\(3),
      O => \douta[6]_INST_0_i_19_n_0\
    );
\douta[6]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \douta[6]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \douta[6]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \douta[6]_INST_0_i_2_n_0\
    );
\douta[6]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_9_4\(3),
      I1 => \douta[10]_INST_0_i_9_5\(3),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_9_6\(3),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_9_7\(3),
      O => \douta[6]_INST_0_i_20_n_0\
    );
\douta[6]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_10_0\(3),
      I1 => \douta[10]_INST_0_i_10_1\(3),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_10_2\(3),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_10_3\(3),
      O => \douta[6]_INST_0_i_21_n_0\
    );
\douta[6]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_10_4\(3),
      I1 => \douta[10]_INST_0_i_10_5\(3),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_10_6\(3),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_10_7\(3),
      O => \douta[6]_INST_0_i_22_n_0\
    );
\douta[6]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_11_0\(3),
      I1 => \douta[10]_INST_0_i_11_1\(3),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_11_2\(3),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_11_3\(3),
      O => \douta[6]_INST_0_i_23_n_0\
    );
\douta[6]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_11_4\(3),
      I1 => \douta[10]_INST_0_i_11_5\(3),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_11_6\(3),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_11_7\(3),
      O => \douta[6]_INST_0_i_24_n_0\
    );
\douta[6]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_12_0\(3),
      I1 => \douta[10]_INST_0_i_12_1\(3),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_12_2\(3),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_12_3\(3),
      O => \douta[6]_INST_0_i_25_n_0\
    );
\douta[6]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_12_4\(3),
      I1 => \douta[10]_INST_0_i_12_5\(3),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_12_6\(3),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_12_7\(3),
      O => \douta[6]_INST_0_i_26_n_0\
    );
\douta[6]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_13_0\(3),
      I1 => \douta[10]_INST_0_i_13_1\(3),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_13_2\(3),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_13_3\(3),
      O => \douta[6]_INST_0_i_27_n_0\
    );
\douta[6]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_13_4\(3),
      I1 => \douta[10]_INST_0_i_13_5\(3),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_13_6\(3),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_13_7\(3),
      O => \douta[6]_INST_0_i_28_n_0\
    );
\douta[6]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_14_0\(3),
      I1 => \douta[10]_INST_0_i_14_1\(3),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_14_2\(3),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_14_3\(3),
      O => \douta[6]_INST_0_i_29_n_0\
    );
\douta[6]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[6]_INST_0_i_9_n_0\,
      I1 => \douta[6]_INST_0_i_10_n_0\,
      O => \douta[6]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[6]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_14_4\(3),
      I1 => \douta[10]_INST_0_i_14_5\(3),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_14_6\(3),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_14_7\(3),
      O => \douta[6]_INST_0_i_30_n_0\
    );
\douta[6]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_15_0\(3),
      I1 => \douta[10]_INST_0_i_15_1\(3),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_15_2\(3),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_15_3\(3),
      O => \douta[6]_INST_0_i_31_n_0\
    );
\douta[6]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_15_4\(3),
      I1 => \douta[10]_INST_0_i_15_5\(3),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_15_6\(3),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_15_7\(3),
      O => \douta[6]_INST_0_i_32_n_0\
    );
\douta[6]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_16_0\(3),
      I1 => \douta[10]_INST_0_i_16_1\(3),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_16_2\(3),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_16_3\(3),
      O => \douta[6]_INST_0_i_33_n_0\
    );
\douta[6]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_16_4\(3),
      I1 => \douta[10]_INST_0_i_16_5\(3),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_16_6\(3),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_16_7\(3),
      O => \douta[6]_INST_0_i_34_n_0\
    );
\douta[6]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[6]_INST_0_i_11_n_0\,
      I1 => \douta[6]_INST_0_i_12_n_0\,
      O => \douta[6]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[6]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[6]_INST_0_i_13_n_0\,
      I1 => \douta[6]_INST_0_i_14_n_0\,
      O => \douta[6]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[6]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[6]_INST_0_i_15_n_0\,
      I1 => \douta[6]_INST_0_i_16_n_0\,
      O => \douta[6]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[6]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \douta[10]_INST_0_i_2_0\(3),
      I1 => sel_pipe_d1(0),
      I2 => \douta[10]_INST_0_i_2_1\(3),
      I3 => sel_pipe_d1(1),
      I4 => \douta[10]_INST_0_i_2_2\(3),
      I5 => sel_pipe_d1(2),
      O => \douta[6]_INST_0_i_7_n_0\
    );
\douta[6]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_17_n_0\,
      I1 => \douta[6]_INST_0_i_18_n_0\,
      O => \douta[6]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_19_n_0\,
      I1 => \douta[6]_INST_0_i_20_n_0\,
      O => \douta[6]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_1_n_0\,
      I1 => \douta[7]_INST_0_i_2_n_0\,
      O => \^douta\(7),
      S => sel_pipe_d1(6)
    );
\douta[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_3_n_0\,
      I1 => \douta[7]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[7]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[7]_INST_0_i_6_n_0\,
      O => \douta[7]_INST_0_i_1_n_0\
    );
\douta[7]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_21_n_0\,
      I1 => \douta[7]_INST_0_i_22_n_0\,
      O => \douta[7]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_23_n_0\,
      I1 => \douta[7]_INST_0_i_24_n_0\,
      O => \douta[7]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_25_n_0\,
      I1 => \douta[7]_INST_0_i_26_n_0\,
      O => \douta[7]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_27_n_0\,
      I1 => \douta[7]_INST_0_i_28_n_0\,
      O => \douta[7]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_29_n_0\,
      I1 => \douta[7]_INST_0_i_30_n_0\,
      O => \douta[7]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_31_n_0\,
      I1 => \douta[7]_INST_0_i_32_n_0\,
      O => \douta[7]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_33_n_0\,
      I1 => \douta[7]_INST_0_i_34_n_0\,
      O => \douta[7]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_8_0\(4),
      I1 => \douta[10]_INST_0_i_8_1\(4),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_8_2\(4),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_8_3\(4),
      O => \douta[7]_INST_0_i_17_n_0\
    );
\douta[7]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_8_4\(4),
      I1 => \douta[10]_INST_0_i_8_5\(4),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_8_6\(4),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_8_7\(4),
      O => \douta[7]_INST_0_i_18_n_0\
    );
\douta[7]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_9_0\(4),
      I1 => \douta[10]_INST_0_i_9_1\(4),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_9_2\(4),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_9_3\(4),
      O => \douta[7]_INST_0_i_19_n_0\
    );
\douta[7]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \douta[7]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \douta[7]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \douta[7]_INST_0_i_2_n_0\
    );
\douta[7]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_9_4\(4),
      I1 => \douta[10]_INST_0_i_9_5\(4),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_9_6\(4),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_9_7\(4),
      O => \douta[7]_INST_0_i_20_n_0\
    );
\douta[7]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_10_0\(4),
      I1 => \douta[10]_INST_0_i_10_1\(4),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_10_2\(4),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_10_3\(4),
      O => \douta[7]_INST_0_i_21_n_0\
    );
\douta[7]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_10_4\(4),
      I1 => \douta[10]_INST_0_i_10_5\(4),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_10_6\(4),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_10_7\(4),
      O => \douta[7]_INST_0_i_22_n_0\
    );
\douta[7]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_11_0\(4),
      I1 => \douta[10]_INST_0_i_11_1\(4),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_11_2\(4),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_11_3\(4),
      O => \douta[7]_INST_0_i_23_n_0\
    );
\douta[7]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_11_4\(4),
      I1 => \douta[10]_INST_0_i_11_5\(4),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_11_6\(4),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_11_7\(4),
      O => \douta[7]_INST_0_i_24_n_0\
    );
\douta[7]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_12_0\(4),
      I1 => \douta[10]_INST_0_i_12_1\(4),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_12_2\(4),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_12_3\(4),
      O => \douta[7]_INST_0_i_25_n_0\
    );
\douta[7]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_12_4\(4),
      I1 => \douta[10]_INST_0_i_12_5\(4),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_12_6\(4),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_12_7\(4),
      O => \douta[7]_INST_0_i_26_n_0\
    );
\douta[7]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_13_0\(4),
      I1 => \douta[10]_INST_0_i_13_1\(4),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_13_2\(4),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_13_3\(4),
      O => \douta[7]_INST_0_i_27_n_0\
    );
\douta[7]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_13_4\(4),
      I1 => \douta[10]_INST_0_i_13_5\(4),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_13_6\(4),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_13_7\(4),
      O => \douta[7]_INST_0_i_28_n_0\
    );
\douta[7]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_14_0\(4),
      I1 => \douta[10]_INST_0_i_14_1\(4),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_14_2\(4),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_14_3\(4),
      O => \douta[7]_INST_0_i_29_n_0\
    );
\douta[7]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[7]_INST_0_i_9_n_0\,
      I1 => \douta[7]_INST_0_i_10_n_0\,
      O => \douta[7]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[7]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_14_4\(4),
      I1 => \douta[10]_INST_0_i_14_5\(4),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_14_6\(4),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_14_7\(4),
      O => \douta[7]_INST_0_i_30_n_0\
    );
\douta[7]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_15_0\(4),
      I1 => \douta[10]_INST_0_i_15_1\(4),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_15_2\(4),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_15_3\(4),
      O => \douta[7]_INST_0_i_31_n_0\
    );
\douta[7]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_15_4\(4),
      I1 => \douta[10]_INST_0_i_15_5\(4),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_15_6\(4),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_15_7\(4),
      O => \douta[7]_INST_0_i_32_n_0\
    );
\douta[7]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_16_0\(4),
      I1 => \douta[10]_INST_0_i_16_1\(4),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_16_2\(4),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_16_3\(4),
      O => \douta[7]_INST_0_i_33_n_0\
    );
\douta[7]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_16_4\(4),
      I1 => \douta[10]_INST_0_i_16_5\(4),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_16_6\(4),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_16_7\(4),
      O => \douta[7]_INST_0_i_34_n_0\
    );
\douta[7]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[7]_INST_0_i_11_n_0\,
      I1 => \douta[7]_INST_0_i_12_n_0\,
      O => \douta[7]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[7]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[7]_INST_0_i_13_n_0\,
      I1 => \douta[7]_INST_0_i_14_n_0\,
      O => \douta[7]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[7]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[7]_INST_0_i_15_n_0\,
      I1 => \douta[7]_INST_0_i_16_n_0\,
      O => \douta[7]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[7]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \douta[10]_INST_0_i_2_0\(4),
      I1 => sel_pipe_d1(0),
      I2 => \douta[10]_INST_0_i_2_1\(4),
      I3 => sel_pipe_d1(1),
      I4 => \douta[10]_INST_0_i_2_2\(4),
      I5 => sel_pipe_d1(2),
      O => \douta[7]_INST_0_i_7_n_0\
    );
\douta[7]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_17_n_0\,
      I1 => \douta[7]_INST_0_i_18_n_0\,
      O => \douta[7]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_19_n_0\,
      I1 => \douta[7]_INST_0_i_20_n_0\,
      O => \douta[7]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_1_n_0\,
      I1 => \douta[8]_INST_0_i_2_n_0\,
      O => \^douta\(8),
      S => sel_pipe_d1(6)
    );
\douta[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[8]_INST_0_i_3_n_0\,
      I1 => \douta[8]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[8]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[8]_INST_0_i_6_n_0\,
      O => \douta[8]_INST_0_i_1_n_0\
    );
\douta[8]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_21_n_0\,
      I1 => \douta[8]_INST_0_i_22_n_0\,
      O => \douta[8]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_23_n_0\,
      I1 => \douta[8]_INST_0_i_24_n_0\,
      O => \douta[8]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_25_n_0\,
      I1 => \douta[8]_INST_0_i_26_n_0\,
      O => \douta[8]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_27_n_0\,
      I1 => \douta[8]_INST_0_i_28_n_0\,
      O => \douta[8]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_29_n_0\,
      I1 => \douta[8]_INST_0_i_30_n_0\,
      O => \douta[8]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_31_n_0\,
      I1 => \douta[8]_INST_0_i_32_n_0\,
      O => \douta[8]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_33_n_0\,
      I1 => \douta[8]_INST_0_i_34_n_0\,
      O => \douta[8]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_8_0\(5),
      I1 => \douta[10]_INST_0_i_8_1\(5),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_8_2\(5),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_8_3\(5),
      O => \douta[8]_INST_0_i_17_n_0\
    );
\douta[8]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_8_4\(5),
      I1 => \douta[10]_INST_0_i_8_5\(5),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_8_6\(5),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_8_7\(5),
      O => \douta[8]_INST_0_i_18_n_0\
    );
\douta[8]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_9_0\(5),
      I1 => \douta[10]_INST_0_i_9_1\(5),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_9_2\(5),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_9_3\(5),
      O => \douta[8]_INST_0_i_19_n_0\
    );
\douta[8]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \douta[8]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \douta[8]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \douta[8]_INST_0_i_2_n_0\
    );
\douta[8]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_9_4\(5),
      I1 => \douta[10]_INST_0_i_9_5\(5),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_9_6\(5),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_9_7\(5),
      O => \douta[8]_INST_0_i_20_n_0\
    );
\douta[8]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_10_0\(5),
      I1 => \douta[10]_INST_0_i_10_1\(5),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_10_2\(5),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_10_3\(5),
      O => \douta[8]_INST_0_i_21_n_0\
    );
\douta[8]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_10_4\(5),
      I1 => \douta[10]_INST_0_i_10_5\(5),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_10_6\(5),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_10_7\(5),
      O => \douta[8]_INST_0_i_22_n_0\
    );
\douta[8]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_11_0\(5),
      I1 => \douta[10]_INST_0_i_11_1\(5),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_11_2\(5),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_11_3\(5),
      O => \douta[8]_INST_0_i_23_n_0\
    );
\douta[8]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_11_4\(5),
      I1 => \douta[10]_INST_0_i_11_5\(5),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_11_6\(5),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_11_7\(5),
      O => \douta[8]_INST_0_i_24_n_0\
    );
\douta[8]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_12_0\(5),
      I1 => \douta[10]_INST_0_i_12_1\(5),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_12_2\(5),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_12_3\(5),
      O => \douta[8]_INST_0_i_25_n_0\
    );
\douta[8]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_12_4\(5),
      I1 => \douta[10]_INST_0_i_12_5\(5),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_12_6\(5),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_12_7\(5),
      O => \douta[8]_INST_0_i_26_n_0\
    );
\douta[8]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_13_0\(5),
      I1 => \douta[10]_INST_0_i_13_1\(5),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_13_2\(5),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_13_3\(5),
      O => \douta[8]_INST_0_i_27_n_0\
    );
\douta[8]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_13_4\(5),
      I1 => \douta[10]_INST_0_i_13_5\(5),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_13_6\(5),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_13_7\(5),
      O => \douta[8]_INST_0_i_28_n_0\
    );
\douta[8]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_14_0\(5),
      I1 => \douta[10]_INST_0_i_14_1\(5),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_14_2\(5),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_14_3\(5),
      O => \douta[8]_INST_0_i_29_n_0\
    );
\douta[8]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[8]_INST_0_i_9_n_0\,
      I1 => \douta[8]_INST_0_i_10_n_0\,
      O => \douta[8]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[8]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_14_4\(5),
      I1 => \douta[10]_INST_0_i_14_5\(5),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_14_6\(5),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_14_7\(5),
      O => \douta[8]_INST_0_i_30_n_0\
    );
\douta[8]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_15_0\(5),
      I1 => \douta[10]_INST_0_i_15_1\(5),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_15_2\(5),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_15_3\(5),
      O => \douta[8]_INST_0_i_31_n_0\
    );
\douta[8]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_15_4\(5),
      I1 => \douta[10]_INST_0_i_15_5\(5),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_15_6\(5),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_15_7\(5),
      O => \douta[8]_INST_0_i_32_n_0\
    );
\douta[8]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_16_0\(5),
      I1 => \douta[10]_INST_0_i_16_1\(5),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_16_2\(5),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_16_3\(5),
      O => \douta[8]_INST_0_i_33_n_0\
    );
\douta[8]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_16_4\(5),
      I1 => \douta[10]_INST_0_i_16_5\(5),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_16_6\(5),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_16_7\(5),
      O => \douta[8]_INST_0_i_34_n_0\
    );
\douta[8]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[8]_INST_0_i_11_n_0\,
      I1 => \douta[8]_INST_0_i_12_n_0\,
      O => \douta[8]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[8]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[8]_INST_0_i_13_n_0\,
      I1 => \douta[8]_INST_0_i_14_n_0\,
      O => \douta[8]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[8]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[8]_INST_0_i_15_n_0\,
      I1 => \douta[8]_INST_0_i_16_n_0\,
      O => \douta[8]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[8]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \douta[10]_INST_0_i_2_0\(5),
      I1 => sel_pipe_d1(0),
      I2 => \douta[10]_INST_0_i_2_1\(5),
      I3 => sel_pipe_d1(1),
      I4 => \douta[10]_INST_0_i_2_2\(5),
      I5 => sel_pipe_d1(2),
      O => \douta[8]_INST_0_i_7_n_0\
    );
\douta[8]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_17_n_0\,
      I1 => \douta[8]_INST_0_i_18_n_0\,
      O => \douta[8]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_19_n_0\,
      I1 => \douta[8]_INST_0_i_20_n_0\,
      O => \douta[8]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_1_n_0\,
      I1 => \douta[9]_INST_0_i_2_n_0\,
      O => \^douta\(9),
      S => sel_pipe_d1(6)
    );
\douta[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[9]_INST_0_i_3_n_0\,
      I1 => \douta[9]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[9]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[9]_INST_0_i_6_n_0\,
      O => \douta[9]_INST_0_i_1_n_0\
    );
\douta[9]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_21_n_0\,
      I1 => \douta[9]_INST_0_i_22_n_0\,
      O => \douta[9]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_23_n_0\,
      I1 => \douta[9]_INST_0_i_24_n_0\,
      O => \douta[9]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_25_n_0\,
      I1 => \douta[9]_INST_0_i_26_n_0\,
      O => \douta[9]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_27_n_0\,
      I1 => \douta[9]_INST_0_i_28_n_0\,
      O => \douta[9]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_29_n_0\,
      I1 => \douta[9]_INST_0_i_30_n_0\,
      O => \douta[9]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_31_n_0\,
      I1 => \douta[9]_INST_0_i_32_n_0\,
      O => \douta[9]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_33_n_0\,
      I1 => \douta[9]_INST_0_i_34_n_0\,
      O => \douta[9]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_8_0\(6),
      I1 => \douta[10]_INST_0_i_8_1\(6),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_8_2\(6),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_8_3\(6),
      O => \douta[9]_INST_0_i_17_n_0\
    );
\douta[9]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_8_4\(6),
      I1 => \douta[10]_INST_0_i_8_5\(6),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_8_6\(6),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_8_7\(6),
      O => \douta[9]_INST_0_i_18_n_0\
    );
\douta[9]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_9_0\(6),
      I1 => \douta[10]_INST_0_i_9_1\(6),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_9_2\(6),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_9_3\(6),
      O => \douta[9]_INST_0_i_19_n_0\
    );
\douta[9]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \douta[9]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \douta[9]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \douta[9]_INST_0_i_2_n_0\
    );
\douta[9]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_9_4\(6),
      I1 => \douta[10]_INST_0_i_9_5\(6),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_9_6\(6),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_9_7\(6),
      O => \douta[9]_INST_0_i_20_n_0\
    );
\douta[9]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_10_0\(6),
      I1 => \douta[10]_INST_0_i_10_1\(6),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_10_2\(6),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_10_3\(6),
      O => \douta[9]_INST_0_i_21_n_0\
    );
\douta[9]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_10_4\(6),
      I1 => \douta[10]_INST_0_i_10_5\(6),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_10_6\(6),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_10_7\(6),
      O => \douta[9]_INST_0_i_22_n_0\
    );
\douta[9]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_11_0\(6),
      I1 => \douta[10]_INST_0_i_11_1\(6),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_11_2\(6),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_11_3\(6),
      O => \douta[9]_INST_0_i_23_n_0\
    );
\douta[9]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_11_4\(6),
      I1 => \douta[10]_INST_0_i_11_5\(6),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_11_6\(6),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_11_7\(6),
      O => \douta[9]_INST_0_i_24_n_0\
    );
\douta[9]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_12_0\(6),
      I1 => \douta[10]_INST_0_i_12_1\(6),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_12_2\(6),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_12_3\(6),
      O => \douta[9]_INST_0_i_25_n_0\
    );
\douta[9]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_12_4\(6),
      I1 => \douta[10]_INST_0_i_12_5\(6),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_12_6\(6),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_12_7\(6),
      O => \douta[9]_INST_0_i_26_n_0\
    );
\douta[9]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_13_0\(6),
      I1 => \douta[10]_INST_0_i_13_1\(6),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_13_2\(6),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_13_3\(6),
      O => \douta[9]_INST_0_i_27_n_0\
    );
\douta[9]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_13_4\(6),
      I1 => \douta[10]_INST_0_i_13_5\(6),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_13_6\(6),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_13_7\(6),
      O => \douta[9]_INST_0_i_28_n_0\
    );
\douta[9]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_14_0\(6),
      I1 => \douta[10]_INST_0_i_14_1\(6),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_14_2\(6),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_14_3\(6),
      O => \douta[9]_INST_0_i_29_n_0\
    );
\douta[9]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[9]_INST_0_i_9_n_0\,
      I1 => \douta[9]_INST_0_i_10_n_0\,
      O => \douta[9]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[9]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_14_4\(6),
      I1 => \douta[10]_INST_0_i_14_5\(6),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_14_6\(6),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_14_7\(6),
      O => \douta[9]_INST_0_i_30_n_0\
    );
\douta[9]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_15_0\(6),
      I1 => \douta[10]_INST_0_i_15_1\(6),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_15_2\(6),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_15_3\(6),
      O => \douta[9]_INST_0_i_31_n_0\
    );
\douta[9]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_15_4\(6),
      I1 => \douta[10]_INST_0_i_15_5\(6),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_15_6\(6),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_15_7\(6),
      O => \douta[9]_INST_0_i_32_n_0\
    );
\douta[9]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_16_0\(6),
      I1 => \douta[10]_INST_0_i_16_1\(6),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_16_2\(6),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_16_3\(6),
      O => \douta[9]_INST_0_i_33_n_0\
    );
\douta[9]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_16_4\(6),
      I1 => \douta[10]_INST_0_i_16_5\(6),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_INST_0_i_16_6\(6),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_INST_0_i_16_7\(6),
      O => \douta[9]_INST_0_i_34_n_0\
    );
\douta[9]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[9]_INST_0_i_11_n_0\,
      I1 => \douta[9]_INST_0_i_12_n_0\,
      O => \douta[9]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[9]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[9]_INST_0_i_13_n_0\,
      I1 => \douta[9]_INST_0_i_14_n_0\,
      O => \douta[9]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[9]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[9]_INST_0_i_15_n_0\,
      I1 => \douta[9]_INST_0_i_16_n_0\,
      O => \douta[9]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[9]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \douta[10]_INST_0_i_2_0\(6),
      I1 => sel_pipe_d1(0),
      I2 => \douta[10]_INST_0_i_2_1\(6),
      I3 => sel_pipe_d1(1),
      I4 => \douta[10]_INST_0_i_2_2\(6),
      I5 => sel_pipe_d1(2),
      O => \douta[9]_INST_0_i_7_n_0\
    );
\douta[9]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_17_n_0\,
      I1 => \douta[9]_INST_0_i_18_n_0\,
      O => \douta[9]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_19_n_0\,
      I1 => \douta[9]_INST_0_i_20_n_0\,
      O => \douta[9]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(3),
      Q => sel_pipe_d1(3),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(4),
      Q => sel_pipe_d1(4),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(5),
      Q => sel_pipe_d1(5),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(6),
      Q => sel_pipe_d1(6),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(3),
      Q => sel_pipe(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(4),
      Q => sel_pipe(4),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(5),
      Q => sel_pipe(5),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(6),
      Q => sel_pipe(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_mux__parameterized0\ is
  port (
    \^doutb\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \doutb[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[10]_INST_0_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_2_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_2_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_2_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clkb : in STD_LOGIC;
    DOUTB : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[1]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[2]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[2]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[2]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[10]_INST_0_i_15_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_15_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_15_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_15_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_15_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_15_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_15_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_15_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_16_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_16_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_16_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_16_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_16_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_16_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_16_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_16_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_13_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_13_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_13_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_13_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_13_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_13_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_13_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_13_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_14_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_14_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_14_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_14_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_14_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_14_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_14_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_14_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_11_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_11_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_11_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_11_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_11_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_11_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_11_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_11_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_12_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_12_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_12_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_12_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_12_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_12_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_12_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_12_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_9_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_9_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_9_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_9_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_9_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_9_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_9_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_9_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_10_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_10_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_10_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_10_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_10_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_10_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_10_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_10_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_8_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_8_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_8_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_8_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_8_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_8_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_8_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]_INST_0_i_8_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[11]_INST_0_i_15_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_15_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_15_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_15_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_15_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_15_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_15_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_15_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_16_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_16_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_16_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_16_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_16_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_16_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_16_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_16_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_13_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_13_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_13_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_13_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_13_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_13_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_13_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_13_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_14_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_14_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_14_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_14_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_14_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_14_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_14_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_14_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_11_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_11_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_11_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_11_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_11_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_11_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_11_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_11_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_12_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_12_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_12_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_12_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_12_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_12_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_12_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_12_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_9_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_9_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_9_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_9_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_9_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_9_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_9_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_9_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_10_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_10_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_10_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_10_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_10_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_10_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_10_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_10_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_8_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_8_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_8_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_8_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_8_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_8_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_8_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]_INST_0_i_8_7\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_mux__parameterized0\ : entity is "blk_mem_gen_mux";
end \full_buffer_blk_mem_gen_mux__parameterized0\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_mux__parameterized0\ is
  signal \doutb[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
\doutb[0]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_1_n_0\,
      I1 => \doutb[0]_INST_0_i_2_n_0\,
      O => \^doutb\(0),
      S => sel_pipe_d1(6)
    );
\doutb[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOUTB(0),
      I1 => \doutb[0]_0\(0),
      I2 => sel_pipe_d1(5),
      I3 => \doutb[0]_1\(0),
      I4 => sel_pipe_d1(4),
      I5 => \doutb[0]_2\(0),
      O => \doutb[0]_INST_0_i_1_n_0\
    );
\doutb[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => DOBDO(0),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(3),
      I4 => \doutb[0]\(0),
      I5 => sel_pipe_d1(5),
      O => \doutb[0]_INST_0_i_2_n_0\
    );
\doutb[10]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_1_n_0\,
      I1 => \doutb[10]_INST_0_i_2_n_0\,
      O => \^doutb\(10),
      S => sel_pipe_d1(6)
    );
\doutb[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_3_n_0\,
      I1 => \doutb[10]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[10]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[10]_INST_0_i_6_n_0\,
      O => \doutb[10]_INST_0_i_1_n_0\
    );
\doutb[10]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_21_n_0\,
      I1 => \doutb[10]_INST_0_i_22_n_0\,
      O => \doutb[10]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[10]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_23_n_0\,
      I1 => \doutb[10]_INST_0_i_24_n_0\,
      O => \doutb[10]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[10]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_25_n_0\,
      I1 => \doutb[10]_INST_0_i_26_n_0\,
      O => \doutb[10]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[10]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_27_n_0\,
      I1 => \doutb[10]_INST_0_i_28_n_0\,
      O => \doutb[10]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[10]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_29_n_0\,
      I1 => \doutb[10]_INST_0_i_30_n_0\,
      O => \doutb[10]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[10]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_31_n_0\,
      I1 => \doutb[10]_INST_0_i_32_n_0\,
      O => \doutb[10]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[10]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_33_n_0\,
      I1 => \doutb[10]_INST_0_i_34_n_0\,
      O => \doutb[10]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[10]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_8_0\(7),
      I1 => \doutb[10]_INST_0_i_8_1\(7),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_8_2\(7),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_8_3\(7),
      O => \doutb[10]_INST_0_i_17_n_0\
    );
\doutb[10]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_8_4\(7),
      I1 => \doutb[10]_INST_0_i_8_5\(7),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_8_6\(7),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_8_7\(7),
      O => \doutb[10]_INST_0_i_18_n_0\
    );
\doutb[10]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_9_0\(7),
      I1 => \doutb[10]_INST_0_i_9_1\(7),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_9_2\(7),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_9_3\(7),
      O => \doutb[10]_INST_0_i_19_n_0\
    );
\doutb[10]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \doutb[10]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \doutb[10]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \doutb[10]_INST_0_i_2_n_0\
    );
\doutb[10]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_9_4\(7),
      I1 => \doutb[10]_INST_0_i_9_5\(7),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_9_6\(7),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_9_7\(7),
      O => \doutb[10]_INST_0_i_20_n_0\
    );
\doutb[10]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_10_0\(7),
      I1 => \doutb[10]_INST_0_i_10_1\(7),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_10_2\(7),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_10_3\(7),
      O => \doutb[10]_INST_0_i_21_n_0\
    );
\doutb[10]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_10_4\(7),
      I1 => \doutb[10]_INST_0_i_10_5\(7),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_10_6\(7),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_10_7\(7),
      O => \doutb[10]_INST_0_i_22_n_0\
    );
\doutb[10]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_11_0\(7),
      I1 => \doutb[10]_INST_0_i_11_1\(7),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_11_2\(7),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_11_3\(7),
      O => \doutb[10]_INST_0_i_23_n_0\
    );
\doutb[10]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_11_4\(7),
      I1 => \doutb[10]_INST_0_i_11_5\(7),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_11_6\(7),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_11_7\(7),
      O => \doutb[10]_INST_0_i_24_n_0\
    );
\doutb[10]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_12_0\(7),
      I1 => \doutb[10]_INST_0_i_12_1\(7),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_12_2\(7),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_12_3\(7),
      O => \doutb[10]_INST_0_i_25_n_0\
    );
\doutb[10]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_12_4\(7),
      I1 => \doutb[10]_INST_0_i_12_5\(7),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_12_6\(7),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_12_7\(7),
      O => \doutb[10]_INST_0_i_26_n_0\
    );
\doutb[10]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_13_0\(7),
      I1 => \doutb[10]_INST_0_i_13_1\(7),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_13_2\(7),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_13_3\(7),
      O => \doutb[10]_INST_0_i_27_n_0\
    );
\doutb[10]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_13_4\(7),
      I1 => \doutb[10]_INST_0_i_13_5\(7),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_13_6\(7),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_13_7\(7),
      O => \doutb[10]_INST_0_i_28_n_0\
    );
\doutb[10]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_14_0\(7),
      I1 => \doutb[10]_INST_0_i_14_1\(7),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_14_2\(7),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_14_3\(7),
      O => \doutb[10]_INST_0_i_29_n_0\
    );
\doutb[10]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[10]_INST_0_i_9_n_0\,
      I1 => \doutb[10]_INST_0_i_10_n_0\,
      O => \doutb[10]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[10]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_14_4\(7),
      I1 => \doutb[10]_INST_0_i_14_5\(7),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_14_6\(7),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_14_7\(7),
      O => \doutb[10]_INST_0_i_30_n_0\
    );
\doutb[10]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_15_0\(7),
      I1 => \doutb[10]_INST_0_i_15_1\(7),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_15_2\(7),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_15_3\(7),
      O => \doutb[10]_INST_0_i_31_n_0\
    );
\doutb[10]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_15_4\(7),
      I1 => \doutb[10]_INST_0_i_15_5\(7),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_15_6\(7),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_15_7\(7),
      O => \doutb[10]_INST_0_i_32_n_0\
    );
\doutb[10]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_16_0\(7),
      I1 => \doutb[10]_INST_0_i_16_1\(7),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_16_2\(7),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_16_3\(7),
      O => \doutb[10]_INST_0_i_33_n_0\
    );
\doutb[10]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_16_4\(7),
      I1 => \doutb[10]_INST_0_i_16_5\(7),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_16_6\(7),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_16_7\(7),
      O => \doutb[10]_INST_0_i_34_n_0\
    );
\doutb[10]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[10]_INST_0_i_11_n_0\,
      I1 => \doutb[10]_INST_0_i_12_n_0\,
      O => \doutb[10]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[10]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[10]_INST_0_i_13_n_0\,
      I1 => \doutb[10]_INST_0_i_14_n_0\,
      O => \doutb[10]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[10]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[10]_INST_0_i_15_n_0\,
      I1 => \doutb[10]_INST_0_i_16_n_0\,
      O => \doutb[10]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[10]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_2_0\(7),
      I1 => sel_pipe_d1(0),
      I2 => \doutb[10]_INST_0_i_2_1\(7),
      I3 => sel_pipe_d1(1),
      I4 => \doutb[10]_INST_0_i_2_2\(7),
      I5 => sel_pipe_d1(2),
      O => \doutb[10]_INST_0_i_7_n_0\
    );
\doutb[10]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_17_n_0\,
      I1 => \doutb[10]_INST_0_i_18_n_0\,
      O => \doutb[10]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[10]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_19_n_0\,
      I1 => \doutb[10]_INST_0_i_20_n_0\,
      O => \doutb[10]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[11]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_1_n_0\,
      I1 => \doutb[11]_INST_0_i_2_n_0\,
      O => \^doutb\(11),
      S => sel_pipe_d1(6)
    );
\doutb[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[11]_INST_0_i_3_n_0\,
      I1 => \doutb[11]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[11]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[11]_INST_0_i_6_n_0\,
      O => \doutb[11]_INST_0_i_1_n_0\
    );
\doutb[11]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_21_n_0\,
      I1 => \doutb[11]_INST_0_i_22_n_0\,
      O => \doutb[11]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[11]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_23_n_0\,
      I1 => \doutb[11]_INST_0_i_24_n_0\,
      O => \doutb[11]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[11]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_25_n_0\,
      I1 => \doutb[11]_INST_0_i_26_n_0\,
      O => \doutb[11]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[11]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_27_n_0\,
      I1 => \doutb[11]_INST_0_i_28_n_0\,
      O => \doutb[11]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[11]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_29_n_0\,
      I1 => \doutb[11]_INST_0_i_30_n_0\,
      O => \doutb[11]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[11]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_31_n_0\,
      I1 => \doutb[11]_INST_0_i_32_n_0\,
      O => \doutb[11]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[11]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_33_n_0\,
      I1 => \doutb[11]_INST_0_i_34_n_0\,
      O => \doutb[11]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[11]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[11]_INST_0_i_8_0\(0),
      I1 => \doutb[11]_INST_0_i_8_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[11]_INST_0_i_8_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[11]_INST_0_i_8_3\(0),
      O => \doutb[11]_INST_0_i_17_n_0\
    );
\doutb[11]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[11]_INST_0_i_8_4\(0),
      I1 => \doutb[11]_INST_0_i_8_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[11]_INST_0_i_8_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[11]_INST_0_i_8_7\(0),
      O => \doutb[11]_INST_0_i_18_n_0\
    );
\doutb[11]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[11]_INST_0_i_9_0\(0),
      I1 => \doutb[11]_INST_0_i_9_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[11]_INST_0_i_9_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[11]_INST_0_i_9_3\(0),
      O => \doutb[11]_INST_0_i_19_n_0\
    );
\doutb[11]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \doutb[11]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \doutb[11]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \doutb[11]_INST_0_i_2_n_0\
    );
\doutb[11]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[11]_INST_0_i_9_4\(0),
      I1 => \doutb[11]_INST_0_i_9_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[11]_INST_0_i_9_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[11]_INST_0_i_9_7\(0),
      O => \doutb[11]_INST_0_i_20_n_0\
    );
\doutb[11]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[11]_INST_0_i_10_0\(0),
      I1 => \doutb[11]_INST_0_i_10_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[11]_INST_0_i_10_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[11]_INST_0_i_10_3\(0),
      O => \doutb[11]_INST_0_i_21_n_0\
    );
\doutb[11]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[11]_INST_0_i_10_4\(0),
      I1 => \doutb[11]_INST_0_i_10_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[11]_INST_0_i_10_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[11]_INST_0_i_10_7\(0),
      O => \doutb[11]_INST_0_i_22_n_0\
    );
\doutb[11]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[11]_INST_0_i_11_0\(0),
      I1 => \doutb[11]_INST_0_i_11_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[11]_INST_0_i_11_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[11]_INST_0_i_11_3\(0),
      O => \doutb[11]_INST_0_i_23_n_0\
    );
\doutb[11]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[11]_INST_0_i_11_4\(0),
      I1 => \doutb[11]_INST_0_i_11_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[11]_INST_0_i_11_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[11]_INST_0_i_11_7\(0),
      O => \doutb[11]_INST_0_i_24_n_0\
    );
\doutb[11]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[11]_INST_0_i_12_0\(0),
      I1 => \doutb[11]_INST_0_i_12_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[11]_INST_0_i_12_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[11]_INST_0_i_12_3\(0),
      O => \doutb[11]_INST_0_i_25_n_0\
    );
\doutb[11]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[11]_INST_0_i_12_4\(0),
      I1 => \doutb[11]_INST_0_i_12_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[11]_INST_0_i_12_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[11]_INST_0_i_12_7\(0),
      O => \doutb[11]_INST_0_i_26_n_0\
    );
\doutb[11]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[11]_INST_0_i_13_0\(0),
      I1 => \doutb[11]_INST_0_i_13_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[11]_INST_0_i_13_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[11]_INST_0_i_13_3\(0),
      O => \doutb[11]_INST_0_i_27_n_0\
    );
\doutb[11]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[11]_INST_0_i_13_4\(0),
      I1 => \doutb[11]_INST_0_i_13_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[11]_INST_0_i_13_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[11]_INST_0_i_13_7\(0),
      O => \doutb[11]_INST_0_i_28_n_0\
    );
\doutb[11]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[11]_INST_0_i_14_0\(0),
      I1 => \doutb[11]_INST_0_i_14_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[11]_INST_0_i_14_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[11]_INST_0_i_14_3\(0),
      O => \doutb[11]_INST_0_i_29_n_0\
    );
\doutb[11]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[11]_INST_0_i_9_n_0\,
      I1 => \doutb[11]_INST_0_i_10_n_0\,
      O => \doutb[11]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[11]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[11]_INST_0_i_14_4\(0),
      I1 => \doutb[11]_INST_0_i_14_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[11]_INST_0_i_14_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[11]_INST_0_i_14_7\(0),
      O => \doutb[11]_INST_0_i_30_n_0\
    );
\doutb[11]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[11]_INST_0_i_15_0\(0),
      I1 => \doutb[11]_INST_0_i_15_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[11]_INST_0_i_15_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[11]_INST_0_i_15_3\(0),
      O => \doutb[11]_INST_0_i_31_n_0\
    );
\doutb[11]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[11]_INST_0_i_15_4\(0),
      I1 => \doutb[11]_INST_0_i_15_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[11]_INST_0_i_15_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[11]_INST_0_i_15_7\(0),
      O => \doutb[11]_INST_0_i_32_n_0\
    );
\doutb[11]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[11]_INST_0_i_16_0\(0),
      I1 => \doutb[11]_INST_0_i_16_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[11]_INST_0_i_16_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[11]_INST_0_i_16_3\(0),
      O => \doutb[11]_INST_0_i_33_n_0\
    );
\doutb[11]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[11]_INST_0_i_16_4\(0),
      I1 => \doutb[11]_INST_0_i_16_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[11]_INST_0_i_16_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[11]_INST_0_i_16_7\(0),
      O => \doutb[11]_INST_0_i_34_n_0\
    );
\doutb[11]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[11]_INST_0_i_11_n_0\,
      I1 => \doutb[11]_INST_0_i_12_n_0\,
      O => \doutb[11]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[11]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[11]_INST_0_i_13_n_0\,
      I1 => \doutb[11]_INST_0_i_14_n_0\,
      O => \doutb[11]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[11]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[11]_INST_0_i_15_n_0\,
      I1 => \doutb[11]_INST_0_i_16_n_0\,
      O => \doutb[11]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[11]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOPBDOP(0),
      I1 => sel_pipe_d1(0),
      I2 => \doutb[11]_INST_0_i_2_0\(0),
      I3 => sel_pipe_d1(1),
      I4 => \doutb[11]_INST_0_i_2_1\(0),
      I5 => sel_pipe_d1(2),
      O => \doutb[11]_INST_0_i_7_n_0\
    );
\doutb[11]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_17_n_0\,
      I1 => \doutb[11]_INST_0_i_18_n_0\,
      O => \doutb[11]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[11]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_19_n_0\,
      I1 => \doutb[11]_INST_0_i_20_n_0\,
      O => \doutb[11]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[1]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_1_n_0\,
      I1 => \doutb[1]_INST_0_i_2_n_0\,
      O => \^doutb\(1),
      S => sel_pipe_d1(6)
    );
\doutb[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[1]_0\(0),
      I1 => \doutb[1]_1\(0),
      I2 => sel_pipe_d1(5),
      I3 => \doutb[1]_2\(0),
      I4 => sel_pipe_d1(4),
      I5 => \doutb[1]_3\(0),
      O => \doutb[1]_INST_0_i_1_n_0\
    );
\doutb[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \doutb[2]\(0),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(3),
      I4 => \doutb[1]\(0),
      I5 => sel_pipe_d1(5),
      O => \doutb[1]_INST_0_i_2_n_0\
    );
\doutb[2]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_1_n_0\,
      I1 => \doutb[2]_INST_0_i_2_n_0\,
      O => \^doutb\(2),
      S => sel_pipe_d1(6)
    );
\doutb[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[2]_1\(0),
      I1 => \doutb[2]_2\(0),
      I2 => sel_pipe_d1(5),
      I3 => \doutb[2]_3\(0),
      I4 => sel_pipe_d1(4),
      I5 => \doutb[2]_4\(0),
      O => \doutb[2]_INST_0_i_1_n_0\
    );
\doutb[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \doutb[2]\(1),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(3),
      I4 => \doutb[2]_0\(0),
      I5 => sel_pipe_d1(5),
      O => \doutb[2]_INST_0_i_2_n_0\
    );
\doutb[3]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_1_n_0\,
      I1 => \doutb[3]_INST_0_i_2_n_0\,
      O => \^doutb\(3),
      S => sel_pipe_d1(6)
    );
\doutb[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[3]_INST_0_i_3_n_0\,
      I1 => \doutb[3]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[3]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[3]_INST_0_i_6_n_0\,
      O => \doutb[3]_INST_0_i_1_n_0\
    );
\doutb[3]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_21_n_0\,
      I1 => \doutb[3]_INST_0_i_22_n_0\,
      O => \doutb[3]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[3]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_23_n_0\,
      I1 => \doutb[3]_INST_0_i_24_n_0\,
      O => \doutb[3]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[3]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_25_n_0\,
      I1 => \doutb[3]_INST_0_i_26_n_0\,
      O => \doutb[3]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[3]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_27_n_0\,
      I1 => \doutb[3]_INST_0_i_28_n_0\,
      O => \doutb[3]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[3]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_29_n_0\,
      I1 => \doutb[3]_INST_0_i_30_n_0\,
      O => \doutb[3]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[3]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_31_n_0\,
      I1 => \doutb[3]_INST_0_i_32_n_0\,
      O => \doutb[3]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[3]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_33_n_0\,
      I1 => \doutb[3]_INST_0_i_34_n_0\,
      O => \doutb[3]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[3]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_8_0\(0),
      I1 => \doutb[10]_INST_0_i_8_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_8_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_8_3\(0),
      O => \doutb[3]_INST_0_i_17_n_0\
    );
\doutb[3]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_8_4\(0),
      I1 => \doutb[10]_INST_0_i_8_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_8_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_8_7\(0),
      O => \doutb[3]_INST_0_i_18_n_0\
    );
\doutb[3]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_9_0\(0),
      I1 => \doutb[10]_INST_0_i_9_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_9_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_9_3\(0),
      O => \doutb[3]_INST_0_i_19_n_0\
    );
\doutb[3]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \doutb[3]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \doutb[3]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \doutb[3]_INST_0_i_2_n_0\
    );
\doutb[3]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_9_4\(0),
      I1 => \doutb[10]_INST_0_i_9_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_9_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_9_7\(0),
      O => \doutb[3]_INST_0_i_20_n_0\
    );
\doutb[3]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_10_0\(0),
      I1 => \doutb[10]_INST_0_i_10_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_10_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_10_3\(0),
      O => \doutb[3]_INST_0_i_21_n_0\
    );
\doutb[3]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_10_4\(0),
      I1 => \doutb[10]_INST_0_i_10_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_10_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_10_7\(0),
      O => \doutb[3]_INST_0_i_22_n_0\
    );
\doutb[3]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_11_0\(0),
      I1 => \doutb[10]_INST_0_i_11_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_11_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_11_3\(0),
      O => \doutb[3]_INST_0_i_23_n_0\
    );
\doutb[3]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_11_4\(0),
      I1 => \doutb[10]_INST_0_i_11_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_11_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_11_7\(0),
      O => \doutb[3]_INST_0_i_24_n_0\
    );
\doutb[3]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_12_0\(0),
      I1 => \doutb[10]_INST_0_i_12_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_12_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_12_3\(0),
      O => \doutb[3]_INST_0_i_25_n_0\
    );
\doutb[3]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_12_4\(0),
      I1 => \doutb[10]_INST_0_i_12_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_12_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_12_7\(0),
      O => \doutb[3]_INST_0_i_26_n_0\
    );
\doutb[3]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_13_0\(0),
      I1 => \doutb[10]_INST_0_i_13_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_13_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_13_3\(0),
      O => \doutb[3]_INST_0_i_27_n_0\
    );
\doutb[3]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_13_4\(0),
      I1 => \doutb[10]_INST_0_i_13_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_13_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_13_7\(0),
      O => \doutb[3]_INST_0_i_28_n_0\
    );
\doutb[3]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_14_0\(0),
      I1 => \doutb[10]_INST_0_i_14_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_14_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_14_3\(0),
      O => \doutb[3]_INST_0_i_29_n_0\
    );
\doutb[3]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_9_n_0\,
      I1 => \doutb[3]_INST_0_i_10_n_0\,
      O => \doutb[3]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_14_4\(0),
      I1 => \doutb[10]_INST_0_i_14_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_14_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_14_7\(0),
      O => \doutb[3]_INST_0_i_30_n_0\
    );
\doutb[3]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_15_0\(0),
      I1 => \doutb[10]_INST_0_i_15_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_15_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_15_3\(0),
      O => \doutb[3]_INST_0_i_31_n_0\
    );
\doutb[3]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_15_4\(0),
      I1 => \doutb[10]_INST_0_i_15_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_15_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_15_7\(0),
      O => \doutb[3]_INST_0_i_32_n_0\
    );
\doutb[3]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_16_0\(0),
      I1 => \doutb[10]_INST_0_i_16_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_16_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_16_3\(0),
      O => \doutb[3]_INST_0_i_33_n_0\
    );
\doutb[3]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_16_4\(0),
      I1 => \doutb[10]_INST_0_i_16_5\(0),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_16_6\(0),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_16_7\(0),
      O => \doutb[3]_INST_0_i_34_n_0\
    );
\doutb[3]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_11_n_0\,
      I1 => \doutb[3]_INST_0_i_12_n_0\,
      O => \doutb[3]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_13_n_0\,
      I1 => \doutb[3]_INST_0_i_14_n_0\,
      O => \doutb[3]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_15_n_0\,
      I1 => \doutb[3]_INST_0_i_16_n_0\,
      O => \doutb[3]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_2_0\(0),
      I1 => sel_pipe_d1(0),
      I2 => \doutb[10]_INST_0_i_2_1\(0),
      I3 => sel_pipe_d1(1),
      I4 => \doutb[10]_INST_0_i_2_2\(0),
      I5 => sel_pipe_d1(2),
      O => \doutb[3]_INST_0_i_7_n_0\
    );
\doutb[3]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_17_n_0\,
      I1 => \doutb[3]_INST_0_i_18_n_0\,
      O => \doutb[3]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[3]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_19_n_0\,
      I1 => \doutb[3]_INST_0_i_20_n_0\,
      O => \doutb[3]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_1_n_0\,
      I1 => \doutb[4]_INST_0_i_2_n_0\,
      O => \^doutb\(4),
      S => sel_pipe_d1(6)
    );
\doutb[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[4]_INST_0_i_3_n_0\,
      I1 => \doutb[4]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[4]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[4]_INST_0_i_6_n_0\,
      O => \doutb[4]_INST_0_i_1_n_0\
    );
\doutb[4]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_21_n_0\,
      I1 => \doutb[4]_INST_0_i_22_n_0\,
      O => \doutb[4]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_23_n_0\,
      I1 => \doutb[4]_INST_0_i_24_n_0\,
      O => \doutb[4]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_25_n_0\,
      I1 => \doutb[4]_INST_0_i_26_n_0\,
      O => \doutb[4]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_27_n_0\,
      I1 => \doutb[4]_INST_0_i_28_n_0\,
      O => \doutb[4]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_29_n_0\,
      I1 => \doutb[4]_INST_0_i_30_n_0\,
      O => \doutb[4]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_31_n_0\,
      I1 => \doutb[4]_INST_0_i_32_n_0\,
      O => \doutb[4]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_33_n_0\,
      I1 => \doutb[4]_INST_0_i_34_n_0\,
      O => \doutb[4]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_8_0\(1),
      I1 => \doutb[10]_INST_0_i_8_1\(1),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_8_2\(1),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_8_3\(1),
      O => \doutb[4]_INST_0_i_17_n_0\
    );
\doutb[4]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_8_4\(1),
      I1 => \doutb[10]_INST_0_i_8_5\(1),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_8_6\(1),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_8_7\(1),
      O => \doutb[4]_INST_0_i_18_n_0\
    );
\doutb[4]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_9_0\(1),
      I1 => \doutb[10]_INST_0_i_9_1\(1),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_9_2\(1),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_9_3\(1),
      O => \doutb[4]_INST_0_i_19_n_0\
    );
\doutb[4]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \doutb[4]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \doutb[4]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \doutb[4]_INST_0_i_2_n_0\
    );
\doutb[4]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_9_4\(1),
      I1 => \doutb[10]_INST_0_i_9_5\(1),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_9_6\(1),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_9_7\(1),
      O => \doutb[4]_INST_0_i_20_n_0\
    );
\doutb[4]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_10_0\(1),
      I1 => \doutb[10]_INST_0_i_10_1\(1),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_10_2\(1),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_10_3\(1),
      O => \doutb[4]_INST_0_i_21_n_0\
    );
\doutb[4]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_10_4\(1),
      I1 => \doutb[10]_INST_0_i_10_5\(1),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_10_6\(1),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_10_7\(1),
      O => \doutb[4]_INST_0_i_22_n_0\
    );
\doutb[4]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_11_0\(1),
      I1 => \doutb[10]_INST_0_i_11_1\(1),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_11_2\(1),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_11_3\(1),
      O => \doutb[4]_INST_0_i_23_n_0\
    );
\doutb[4]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_11_4\(1),
      I1 => \doutb[10]_INST_0_i_11_5\(1),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_11_6\(1),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_11_7\(1),
      O => \doutb[4]_INST_0_i_24_n_0\
    );
\doutb[4]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_12_0\(1),
      I1 => \doutb[10]_INST_0_i_12_1\(1),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_12_2\(1),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_12_3\(1),
      O => \doutb[4]_INST_0_i_25_n_0\
    );
\doutb[4]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_12_4\(1),
      I1 => \doutb[10]_INST_0_i_12_5\(1),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_12_6\(1),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_12_7\(1),
      O => \doutb[4]_INST_0_i_26_n_0\
    );
\doutb[4]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_13_0\(1),
      I1 => \doutb[10]_INST_0_i_13_1\(1),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_13_2\(1),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_13_3\(1),
      O => \doutb[4]_INST_0_i_27_n_0\
    );
\doutb[4]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_13_4\(1),
      I1 => \doutb[10]_INST_0_i_13_5\(1),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_13_6\(1),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_13_7\(1),
      O => \doutb[4]_INST_0_i_28_n_0\
    );
\doutb[4]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_14_0\(1),
      I1 => \doutb[10]_INST_0_i_14_1\(1),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_14_2\(1),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_14_3\(1),
      O => \doutb[4]_INST_0_i_29_n_0\
    );
\doutb[4]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_9_n_0\,
      I1 => \doutb[4]_INST_0_i_10_n_0\,
      O => \doutb[4]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_14_4\(1),
      I1 => \doutb[10]_INST_0_i_14_5\(1),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_14_6\(1),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_14_7\(1),
      O => \doutb[4]_INST_0_i_30_n_0\
    );
\doutb[4]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_15_0\(1),
      I1 => \doutb[10]_INST_0_i_15_1\(1),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_15_2\(1),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_15_3\(1),
      O => \doutb[4]_INST_0_i_31_n_0\
    );
\doutb[4]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_15_4\(1),
      I1 => \doutb[10]_INST_0_i_15_5\(1),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_15_6\(1),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_15_7\(1),
      O => \doutb[4]_INST_0_i_32_n_0\
    );
\doutb[4]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_16_0\(1),
      I1 => \doutb[10]_INST_0_i_16_1\(1),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_16_2\(1),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_16_3\(1),
      O => \doutb[4]_INST_0_i_33_n_0\
    );
\doutb[4]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_16_4\(1),
      I1 => \doutb[10]_INST_0_i_16_5\(1),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_16_6\(1),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_16_7\(1),
      O => \doutb[4]_INST_0_i_34_n_0\
    );
\doutb[4]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_11_n_0\,
      I1 => \doutb[4]_INST_0_i_12_n_0\,
      O => \doutb[4]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_13_n_0\,
      I1 => \doutb[4]_INST_0_i_14_n_0\,
      O => \doutb[4]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_15_n_0\,
      I1 => \doutb[4]_INST_0_i_16_n_0\,
      O => \doutb[4]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_2_0\(1),
      I1 => sel_pipe_d1(0),
      I2 => \doutb[10]_INST_0_i_2_1\(1),
      I3 => sel_pipe_d1(1),
      I4 => \doutb[10]_INST_0_i_2_2\(1),
      I5 => sel_pipe_d1(2),
      O => \doutb[4]_INST_0_i_7_n_0\
    );
\doutb[4]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_17_n_0\,
      I1 => \doutb[4]_INST_0_i_18_n_0\,
      O => \doutb[4]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_19_n_0\,
      I1 => \doutb[4]_INST_0_i_20_n_0\,
      O => \doutb[4]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_1_n_0\,
      I1 => \doutb[5]_INST_0_i_2_n_0\,
      O => \^doutb\(5),
      S => sel_pipe_d1(6)
    );
\doutb[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[5]_INST_0_i_3_n_0\,
      I1 => \doutb[5]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[5]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[5]_INST_0_i_6_n_0\,
      O => \doutb[5]_INST_0_i_1_n_0\
    );
\doutb[5]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_21_n_0\,
      I1 => \doutb[5]_INST_0_i_22_n_0\,
      O => \doutb[5]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_23_n_0\,
      I1 => \doutb[5]_INST_0_i_24_n_0\,
      O => \doutb[5]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_25_n_0\,
      I1 => \doutb[5]_INST_0_i_26_n_0\,
      O => \doutb[5]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_27_n_0\,
      I1 => \doutb[5]_INST_0_i_28_n_0\,
      O => \doutb[5]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_29_n_0\,
      I1 => \doutb[5]_INST_0_i_30_n_0\,
      O => \doutb[5]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_31_n_0\,
      I1 => \doutb[5]_INST_0_i_32_n_0\,
      O => \doutb[5]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_33_n_0\,
      I1 => \doutb[5]_INST_0_i_34_n_0\,
      O => \doutb[5]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_8_0\(2),
      I1 => \doutb[10]_INST_0_i_8_1\(2),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_8_2\(2),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_8_3\(2),
      O => \doutb[5]_INST_0_i_17_n_0\
    );
\doutb[5]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_8_4\(2),
      I1 => \doutb[10]_INST_0_i_8_5\(2),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_8_6\(2),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_8_7\(2),
      O => \doutb[5]_INST_0_i_18_n_0\
    );
\doutb[5]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_9_0\(2),
      I1 => \doutb[10]_INST_0_i_9_1\(2),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_9_2\(2),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_9_3\(2),
      O => \doutb[5]_INST_0_i_19_n_0\
    );
\doutb[5]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \doutb[5]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \doutb[5]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \doutb[5]_INST_0_i_2_n_0\
    );
\doutb[5]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_9_4\(2),
      I1 => \doutb[10]_INST_0_i_9_5\(2),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_9_6\(2),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_9_7\(2),
      O => \doutb[5]_INST_0_i_20_n_0\
    );
\doutb[5]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_10_0\(2),
      I1 => \doutb[10]_INST_0_i_10_1\(2),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_10_2\(2),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_10_3\(2),
      O => \doutb[5]_INST_0_i_21_n_0\
    );
\doutb[5]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_10_4\(2),
      I1 => \doutb[10]_INST_0_i_10_5\(2),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_10_6\(2),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_10_7\(2),
      O => \doutb[5]_INST_0_i_22_n_0\
    );
\doutb[5]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_11_0\(2),
      I1 => \doutb[10]_INST_0_i_11_1\(2),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_11_2\(2),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_11_3\(2),
      O => \doutb[5]_INST_0_i_23_n_0\
    );
\doutb[5]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_11_4\(2),
      I1 => \doutb[10]_INST_0_i_11_5\(2),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_11_6\(2),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_11_7\(2),
      O => \doutb[5]_INST_0_i_24_n_0\
    );
\doutb[5]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_12_0\(2),
      I1 => \doutb[10]_INST_0_i_12_1\(2),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_12_2\(2),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_12_3\(2),
      O => \doutb[5]_INST_0_i_25_n_0\
    );
\doutb[5]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_12_4\(2),
      I1 => \doutb[10]_INST_0_i_12_5\(2),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_12_6\(2),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_12_7\(2),
      O => \doutb[5]_INST_0_i_26_n_0\
    );
\doutb[5]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_13_0\(2),
      I1 => \doutb[10]_INST_0_i_13_1\(2),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_13_2\(2),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_13_3\(2),
      O => \doutb[5]_INST_0_i_27_n_0\
    );
\doutb[5]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_13_4\(2),
      I1 => \doutb[10]_INST_0_i_13_5\(2),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_13_6\(2),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_13_7\(2),
      O => \doutb[5]_INST_0_i_28_n_0\
    );
\doutb[5]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_14_0\(2),
      I1 => \doutb[10]_INST_0_i_14_1\(2),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_14_2\(2),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_14_3\(2),
      O => \doutb[5]_INST_0_i_29_n_0\
    );
\doutb[5]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_9_n_0\,
      I1 => \doutb[5]_INST_0_i_10_n_0\,
      O => \doutb[5]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_14_4\(2),
      I1 => \doutb[10]_INST_0_i_14_5\(2),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_14_6\(2),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_14_7\(2),
      O => \doutb[5]_INST_0_i_30_n_0\
    );
\doutb[5]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_15_0\(2),
      I1 => \doutb[10]_INST_0_i_15_1\(2),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_15_2\(2),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_15_3\(2),
      O => \doutb[5]_INST_0_i_31_n_0\
    );
\doutb[5]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_15_4\(2),
      I1 => \doutb[10]_INST_0_i_15_5\(2),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_15_6\(2),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_15_7\(2),
      O => \doutb[5]_INST_0_i_32_n_0\
    );
\doutb[5]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_16_0\(2),
      I1 => \doutb[10]_INST_0_i_16_1\(2),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_16_2\(2),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_16_3\(2),
      O => \doutb[5]_INST_0_i_33_n_0\
    );
\doutb[5]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_16_4\(2),
      I1 => \doutb[10]_INST_0_i_16_5\(2),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_16_6\(2),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_16_7\(2),
      O => \doutb[5]_INST_0_i_34_n_0\
    );
\doutb[5]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_11_n_0\,
      I1 => \doutb[5]_INST_0_i_12_n_0\,
      O => \doutb[5]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_13_n_0\,
      I1 => \doutb[5]_INST_0_i_14_n_0\,
      O => \doutb[5]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_15_n_0\,
      I1 => \doutb[5]_INST_0_i_16_n_0\,
      O => \doutb[5]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_2_0\(2),
      I1 => sel_pipe_d1(0),
      I2 => \doutb[10]_INST_0_i_2_1\(2),
      I3 => sel_pipe_d1(1),
      I4 => \doutb[10]_INST_0_i_2_2\(2),
      I5 => sel_pipe_d1(2),
      O => \doutb[5]_INST_0_i_7_n_0\
    );
\doutb[5]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_17_n_0\,
      I1 => \doutb[5]_INST_0_i_18_n_0\,
      O => \doutb[5]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_19_n_0\,
      I1 => \doutb[5]_INST_0_i_20_n_0\,
      O => \doutb[5]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_1_n_0\,
      I1 => \doutb[6]_INST_0_i_2_n_0\,
      O => \^doutb\(6),
      S => sel_pipe_d1(6)
    );
\doutb[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[6]_INST_0_i_3_n_0\,
      I1 => \doutb[6]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[6]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[6]_INST_0_i_6_n_0\,
      O => \doutb[6]_INST_0_i_1_n_0\
    );
\doutb[6]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_21_n_0\,
      I1 => \doutb[6]_INST_0_i_22_n_0\,
      O => \doutb[6]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_23_n_0\,
      I1 => \doutb[6]_INST_0_i_24_n_0\,
      O => \doutb[6]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_25_n_0\,
      I1 => \doutb[6]_INST_0_i_26_n_0\,
      O => \doutb[6]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_27_n_0\,
      I1 => \doutb[6]_INST_0_i_28_n_0\,
      O => \doutb[6]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_29_n_0\,
      I1 => \doutb[6]_INST_0_i_30_n_0\,
      O => \doutb[6]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_31_n_0\,
      I1 => \doutb[6]_INST_0_i_32_n_0\,
      O => \doutb[6]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_33_n_0\,
      I1 => \doutb[6]_INST_0_i_34_n_0\,
      O => \doutb[6]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_8_0\(3),
      I1 => \doutb[10]_INST_0_i_8_1\(3),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_8_2\(3),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_8_3\(3),
      O => \doutb[6]_INST_0_i_17_n_0\
    );
\doutb[6]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_8_4\(3),
      I1 => \doutb[10]_INST_0_i_8_5\(3),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_8_6\(3),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_8_7\(3),
      O => \doutb[6]_INST_0_i_18_n_0\
    );
\doutb[6]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_9_0\(3),
      I1 => \doutb[10]_INST_0_i_9_1\(3),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_9_2\(3),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_9_3\(3),
      O => \doutb[6]_INST_0_i_19_n_0\
    );
\doutb[6]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \doutb[6]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \doutb[6]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \doutb[6]_INST_0_i_2_n_0\
    );
\doutb[6]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_9_4\(3),
      I1 => \doutb[10]_INST_0_i_9_5\(3),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_9_6\(3),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_9_7\(3),
      O => \doutb[6]_INST_0_i_20_n_0\
    );
\doutb[6]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_10_0\(3),
      I1 => \doutb[10]_INST_0_i_10_1\(3),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_10_2\(3),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_10_3\(3),
      O => \doutb[6]_INST_0_i_21_n_0\
    );
\doutb[6]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_10_4\(3),
      I1 => \doutb[10]_INST_0_i_10_5\(3),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_10_6\(3),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_10_7\(3),
      O => \doutb[6]_INST_0_i_22_n_0\
    );
\doutb[6]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_11_0\(3),
      I1 => \doutb[10]_INST_0_i_11_1\(3),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_11_2\(3),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_11_3\(3),
      O => \doutb[6]_INST_0_i_23_n_0\
    );
\doutb[6]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_11_4\(3),
      I1 => \doutb[10]_INST_0_i_11_5\(3),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_11_6\(3),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_11_7\(3),
      O => \doutb[6]_INST_0_i_24_n_0\
    );
\doutb[6]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_12_0\(3),
      I1 => \doutb[10]_INST_0_i_12_1\(3),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_12_2\(3),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_12_3\(3),
      O => \doutb[6]_INST_0_i_25_n_0\
    );
\doutb[6]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_12_4\(3),
      I1 => \doutb[10]_INST_0_i_12_5\(3),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_12_6\(3),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_12_7\(3),
      O => \doutb[6]_INST_0_i_26_n_0\
    );
\doutb[6]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_13_0\(3),
      I1 => \doutb[10]_INST_0_i_13_1\(3),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_13_2\(3),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_13_3\(3),
      O => \doutb[6]_INST_0_i_27_n_0\
    );
\doutb[6]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_13_4\(3),
      I1 => \doutb[10]_INST_0_i_13_5\(3),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_13_6\(3),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_13_7\(3),
      O => \doutb[6]_INST_0_i_28_n_0\
    );
\doutb[6]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_14_0\(3),
      I1 => \doutb[10]_INST_0_i_14_1\(3),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_14_2\(3),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_14_3\(3),
      O => \doutb[6]_INST_0_i_29_n_0\
    );
\doutb[6]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_9_n_0\,
      I1 => \doutb[6]_INST_0_i_10_n_0\,
      O => \doutb[6]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_14_4\(3),
      I1 => \doutb[10]_INST_0_i_14_5\(3),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_14_6\(3),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_14_7\(3),
      O => \doutb[6]_INST_0_i_30_n_0\
    );
\doutb[6]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_15_0\(3),
      I1 => \doutb[10]_INST_0_i_15_1\(3),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_15_2\(3),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_15_3\(3),
      O => \doutb[6]_INST_0_i_31_n_0\
    );
\doutb[6]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_15_4\(3),
      I1 => \doutb[10]_INST_0_i_15_5\(3),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_15_6\(3),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_15_7\(3),
      O => \doutb[6]_INST_0_i_32_n_0\
    );
\doutb[6]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_16_0\(3),
      I1 => \doutb[10]_INST_0_i_16_1\(3),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_16_2\(3),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_16_3\(3),
      O => \doutb[6]_INST_0_i_33_n_0\
    );
\doutb[6]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_16_4\(3),
      I1 => \doutb[10]_INST_0_i_16_5\(3),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_16_6\(3),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_16_7\(3),
      O => \doutb[6]_INST_0_i_34_n_0\
    );
\doutb[6]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_11_n_0\,
      I1 => \doutb[6]_INST_0_i_12_n_0\,
      O => \doutb[6]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_13_n_0\,
      I1 => \doutb[6]_INST_0_i_14_n_0\,
      O => \doutb[6]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_15_n_0\,
      I1 => \doutb[6]_INST_0_i_16_n_0\,
      O => \doutb[6]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_2_0\(3),
      I1 => sel_pipe_d1(0),
      I2 => \doutb[10]_INST_0_i_2_1\(3),
      I3 => sel_pipe_d1(1),
      I4 => \doutb[10]_INST_0_i_2_2\(3),
      I5 => sel_pipe_d1(2),
      O => \doutb[6]_INST_0_i_7_n_0\
    );
\doutb[6]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_17_n_0\,
      I1 => \doutb[6]_INST_0_i_18_n_0\,
      O => \doutb[6]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_19_n_0\,
      I1 => \doutb[6]_INST_0_i_20_n_0\,
      O => \doutb[6]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_1_n_0\,
      I1 => \doutb[7]_INST_0_i_2_n_0\,
      O => \^doutb\(7),
      S => sel_pipe_d1(6)
    );
\doutb[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_3_n_0\,
      I1 => \doutb[7]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[7]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[7]_INST_0_i_6_n_0\,
      O => \doutb[7]_INST_0_i_1_n_0\
    );
\doutb[7]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_21_n_0\,
      I1 => \doutb[7]_INST_0_i_22_n_0\,
      O => \doutb[7]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_23_n_0\,
      I1 => \doutb[7]_INST_0_i_24_n_0\,
      O => \doutb[7]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_25_n_0\,
      I1 => \doutb[7]_INST_0_i_26_n_0\,
      O => \doutb[7]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_27_n_0\,
      I1 => \doutb[7]_INST_0_i_28_n_0\,
      O => \doutb[7]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_29_n_0\,
      I1 => \doutb[7]_INST_0_i_30_n_0\,
      O => \doutb[7]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_31_n_0\,
      I1 => \doutb[7]_INST_0_i_32_n_0\,
      O => \doutb[7]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_33_n_0\,
      I1 => \doutb[7]_INST_0_i_34_n_0\,
      O => \doutb[7]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_8_0\(4),
      I1 => \doutb[10]_INST_0_i_8_1\(4),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_8_2\(4),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_8_3\(4),
      O => \doutb[7]_INST_0_i_17_n_0\
    );
\doutb[7]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_8_4\(4),
      I1 => \doutb[10]_INST_0_i_8_5\(4),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_8_6\(4),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_8_7\(4),
      O => \doutb[7]_INST_0_i_18_n_0\
    );
\doutb[7]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_9_0\(4),
      I1 => \doutb[10]_INST_0_i_9_1\(4),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_9_2\(4),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_9_3\(4),
      O => \doutb[7]_INST_0_i_19_n_0\
    );
\doutb[7]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \doutb[7]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \doutb[7]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \doutb[7]_INST_0_i_2_n_0\
    );
\doutb[7]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_9_4\(4),
      I1 => \doutb[10]_INST_0_i_9_5\(4),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_9_6\(4),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_9_7\(4),
      O => \doutb[7]_INST_0_i_20_n_0\
    );
\doutb[7]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_10_0\(4),
      I1 => \doutb[10]_INST_0_i_10_1\(4),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_10_2\(4),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_10_3\(4),
      O => \doutb[7]_INST_0_i_21_n_0\
    );
\doutb[7]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_10_4\(4),
      I1 => \doutb[10]_INST_0_i_10_5\(4),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_10_6\(4),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_10_7\(4),
      O => \doutb[7]_INST_0_i_22_n_0\
    );
\doutb[7]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_11_0\(4),
      I1 => \doutb[10]_INST_0_i_11_1\(4),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_11_2\(4),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_11_3\(4),
      O => \doutb[7]_INST_0_i_23_n_0\
    );
\doutb[7]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_11_4\(4),
      I1 => \doutb[10]_INST_0_i_11_5\(4),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_11_6\(4),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_11_7\(4),
      O => \doutb[7]_INST_0_i_24_n_0\
    );
\doutb[7]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_12_0\(4),
      I1 => \doutb[10]_INST_0_i_12_1\(4),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_12_2\(4),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_12_3\(4),
      O => \doutb[7]_INST_0_i_25_n_0\
    );
\doutb[7]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_12_4\(4),
      I1 => \doutb[10]_INST_0_i_12_5\(4),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_12_6\(4),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_12_7\(4),
      O => \doutb[7]_INST_0_i_26_n_0\
    );
\doutb[7]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_13_0\(4),
      I1 => \doutb[10]_INST_0_i_13_1\(4),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_13_2\(4),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_13_3\(4),
      O => \doutb[7]_INST_0_i_27_n_0\
    );
\doutb[7]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_13_4\(4),
      I1 => \doutb[10]_INST_0_i_13_5\(4),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_13_6\(4),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_13_7\(4),
      O => \doutb[7]_INST_0_i_28_n_0\
    );
\doutb[7]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_14_0\(4),
      I1 => \doutb[10]_INST_0_i_14_1\(4),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_14_2\(4),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_14_3\(4),
      O => \doutb[7]_INST_0_i_29_n_0\
    );
\doutb[7]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_9_n_0\,
      I1 => \doutb[7]_INST_0_i_10_n_0\,
      O => \doutb[7]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_14_4\(4),
      I1 => \doutb[10]_INST_0_i_14_5\(4),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_14_6\(4),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_14_7\(4),
      O => \doutb[7]_INST_0_i_30_n_0\
    );
\doutb[7]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_15_0\(4),
      I1 => \doutb[10]_INST_0_i_15_1\(4),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_15_2\(4),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_15_3\(4),
      O => \doutb[7]_INST_0_i_31_n_0\
    );
\doutb[7]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_15_4\(4),
      I1 => \doutb[10]_INST_0_i_15_5\(4),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_15_6\(4),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_15_7\(4),
      O => \doutb[7]_INST_0_i_32_n_0\
    );
\doutb[7]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_16_0\(4),
      I1 => \doutb[10]_INST_0_i_16_1\(4),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_16_2\(4),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_16_3\(4),
      O => \doutb[7]_INST_0_i_33_n_0\
    );
\doutb[7]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_16_4\(4),
      I1 => \doutb[10]_INST_0_i_16_5\(4),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_16_6\(4),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_16_7\(4),
      O => \doutb[7]_INST_0_i_34_n_0\
    );
\doutb[7]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_11_n_0\,
      I1 => \doutb[7]_INST_0_i_12_n_0\,
      O => \doutb[7]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_13_n_0\,
      I1 => \doutb[7]_INST_0_i_14_n_0\,
      O => \doutb[7]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_15_n_0\,
      I1 => \doutb[7]_INST_0_i_16_n_0\,
      O => \doutb[7]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_2_0\(4),
      I1 => sel_pipe_d1(0),
      I2 => \doutb[10]_INST_0_i_2_1\(4),
      I3 => sel_pipe_d1(1),
      I4 => \doutb[10]_INST_0_i_2_2\(4),
      I5 => sel_pipe_d1(2),
      O => \doutb[7]_INST_0_i_7_n_0\
    );
\doutb[7]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_17_n_0\,
      I1 => \doutb[7]_INST_0_i_18_n_0\,
      O => \doutb[7]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_19_n_0\,
      I1 => \doutb[7]_INST_0_i_20_n_0\,
      O => \doutb[7]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_1_n_0\,
      I1 => \doutb[8]_INST_0_i_2_n_0\,
      O => \^doutb\(8),
      S => sel_pipe_d1(6)
    );
\doutb[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_3_n_0\,
      I1 => \doutb[8]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[8]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[8]_INST_0_i_6_n_0\,
      O => \doutb[8]_INST_0_i_1_n_0\
    );
\doutb[8]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_21_n_0\,
      I1 => \doutb[8]_INST_0_i_22_n_0\,
      O => \doutb[8]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_23_n_0\,
      I1 => \doutb[8]_INST_0_i_24_n_0\,
      O => \doutb[8]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_25_n_0\,
      I1 => \doutb[8]_INST_0_i_26_n_0\,
      O => \doutb[8]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_27_n_0\,
      I1 => \doutb[8]_INST_0_i_28_n_0\,
      O => \doutb[8]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_29_n_0\,
      I1 => \doutb[8]_INST_0_i_30_n_0\,
      O => \doutb[8]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_31_n_0\,
      I1 => \doutb[8]_INST_0_i_32_n_0\,
      O => \doutb[8]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_33_n_0\,
      I1 => \doutb[8]_INST_0_i_34_n_0\,
      O => \doutb[8]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_8_0\(5),
      I1 => \doutb[10]_INST_0_i_8_1\(5),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_8_2\(5),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_8_3\(5),
      O => \doutb[8]_INST_0_i_17_n_0\
    );
\doutb[8]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_8_4\(5),
      I1 => \doutb[10]_INST_0_i_8_5\(5),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_8_6\(5),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_8_7\(5),
      O => \doutb[8]_INST_0_i_18_n_0\
    );
\doutb[8]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_9_0\(5),
      I1 => \doutb[10]_INST_0_i_9_1\(5),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_9_2\(5),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_9_3\(5),
      O => \doutb[8]_INST_0_i_19_n_0\
    );
\doutb[8]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \doutb[8]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \doutb[8]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \doutb[8]_INST_0_i_2_n_0\
    );
\doutb[8]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_9_4\(5),
      I1 => \doutb[10]_INST_0_i_9_5\(5),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_9_6\(5),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_9_7\(5),
      O => \doutb[8]_INST_0_i_20_n_0\
    );
\doutb[8]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_10_0\(5),
      I1 => \doutb[10]_INST_0_i_10_1\(5),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_10_2\(5),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_10_3\(5),
      O => \doutb[8]_INST_0_i_21_n_0\
    );
\doutb[8]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_10_4\(5),
      I1 => \doutb[10]_INST_0_i_10_5\(5),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_10_6\(5),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_10_7\(5),
      O => \doutb[8]_INST_0_i_22_n_0\
    );
\doutb[8]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_11_0\(5),
      I1 => \doutb[10]_INST_0_i_11_1\(5),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_11_2\(5),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_11_3\(5),
      O => \doutb[8]_INST_0_i_23_n_0\
    );
\doutb[8]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_11_4\(5),
      I1 => \doutb[10]_INST_0_i_11_5\(5),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_11_6\(5),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_11_7\(5),
      O => \doutb[8]_INST_0_i_24_n_0\
    );
\doutb[8]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_12_0\(5),
      I1 => \doutb[10]_INST_0_i_12_1\(5),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_12_2\(5),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_12_3\(5),
      O => \doutb[8]_INST_0_i_25_n_0\
    );
\doutb[8]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_12_4\(5),
      I1 => \doutb[10]_INST_0_i_12_5\(5),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_12_6\(5),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_12_7\(5),
      O => \doutb[8]_INST_0_i_26_n_0\
    );
\doutb[8]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_13_0\(5),
      I1 => \doutb[10]_INST_0_i_13_1\(5),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_13_2\(5),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_13_3\(5),
      O => \doutb[8]_INST_0_i_27_n_0\
    );
\doutb[8]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_13_4\(5),
      I1 => \doutb[10]_INST_0_i_13_5\(5),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_13_6\(5),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_13_7\(5),
      O => \doutb[8]_INST_0_i_28_n_0\
    );
\doutb[8]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_14_0\(5),
      I1 => \doutb[10]_INST_0_i_14_1\(5),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_14_2\(5),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_14_3\(5),
      O => \doutb[8]_INST_0_i_29_n_0\
    );
\doutb[8]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[8]_INST_0_i_9_n_0\,
      I1 => \doutb[8]_INST_0_i_10_n_0\,
      O => \doutb[8]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[8]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_14_4\(5),
      I1 => \doutb[10]_INST_0_i_14_5\(5),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_14_6\(5),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_14_7\(5),
      O => \doutb[8]_INST_0_i_30_n_0\
    );
\doutb[8]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_15_0\(5),
      I1 => \doutb[10]_INST_0_i_15_1\(5),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_15_2\(5),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_15_3\(5),
      O => \doutb[8]_INST_0_i_31_n_0\
    );
\doutb[8]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_15_4\(5),
      I1 => \doutb[10]_INST_0_i_15_5\(5),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_15_6\(5),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_15_7\(5),
      O => \doutb[8]_INST_0_i_32_n_0\
    );
\doutb[8]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_16_0\(5),
      I1 => \doutb[10]_INST_0_i_16_1\(5),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_16_2\(5),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_16_3\(5),
      O => \doutb[8]_INST_0_i_33_n_0\
    );
\doutb[8]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_16_4\(5),
      I1 => \doutb[10]_INST_0_i_16_5\(5),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_16_6\(5),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_16_7\(5),
      O => \doutb[8]_INST_0_i_34_n_0\
    );
\doutb[8]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[8]_INST_0_i_11_n_0\,
      I1 => \doutb[8]_INST_0_i_12_n_0\,
      O => \doutb[8]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[8]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[8]_INST_0_i_13_n_0\,
      I1 => \doutb[8]_INST_0_i_14_n_0\,
      O => \doutb[8]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[8]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[8]_INST_0_i_15_n_0\,
      I1 => \doutb[8]_INST_0_i_16_n_0\,
      O => \doutb[8]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[8]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_2_0\(5),
      I1 => sel_pipe_d1(0),
      I2 => \doutb[10]_INST_0_i_2_1\(5),
      I3 => sel_pipe_d1(1),
      I4 => \doutb[10]_INST_0_i_2_2\(5),
      I5 => sel_pipe_d1(2),
      O => \doutb[8]_INST_0_i_7_n_0\
    );
\doutb[8]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_17_n_0\,
      I1 => \doutb[8]_INST_0_i_18_n_0\,
      O => \doutb[8]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_19_n_0\,
      I1 => \doutb[8]_INST_0_i_20_n_0\,
      O => \doutb[8]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[9]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_1_n_0\,
      I1 => \doutb[9]_INST_0_i_2_n_0\,
      O => \^doutb\(9),
      S => sel_pipe_d1(6)
    );
\doutb[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[9]_INST_0_i_3_n_0\,
      I1 => \doutb[9]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[9]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[9]_INST_0_i_6_n_0\,
      O => \doutb[9]_INST_0_i_1_n_0\
    );
\doutb[9]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_21_n_0\,
      I1 => \doutb[9]_INST_0_i_22_n_0\,
      O => \doutb[9]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[9]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_23_n_0\,
      I1 => \doutb[9]_INST_0_i_24_n_0\,
      O => \doutb[9]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[9]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_25_n_0\,
      I1 => \doutb[9]_INST_0_i_26_n_0\,
      O => \doutb[9]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[9]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_27_n_0\,
      I1 => \doutb[9]_INST_0_i_28_n_0\,
      O => \doutb[9]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[9]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_29_n_0\,
      I1 => \doutb[9]_INST_0_i_30_n_0\,
      O => \doutb[9]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[9]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_31_n_0\,
      I1 => \doutb[9]_INST_0_i_32_n_0\,
      O => \doutb[9]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[9]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_33_n_0\,
      I1 => \doutb[9]_INST_0_i_34_n_0\,
      O => \doutb[9]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[9]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_8_0\(6),
      I1 => \doutb[10]_INST_0_i_8_1\(6),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_8_2\(6),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_8_3\(6),
      O => \doutb[9]_INST_0_i_17_n_0\
    );
\doutb[9]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_8_4\(6),
      I1 => \doutb[10]_INST_0_i_8_5\(6),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_8_6\(6),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_8_7\(6),
      O => \doutb[9]_INST_0_i_18_n_0\
    );
\doutb[9]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_9_0\(6),
      I1 => \doutb[10]_INST_0_i_9_1\(6),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_9_2\(6),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_9_3\(6),
      O => \doutb[9]_INST_0_i_19_n_0\
    );
\doutb[9]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \doutb[9]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \doutb[9]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \doutb[9]_INST_0_i_2_n_0\
    );
\doutb[9]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_9_4\(6),
      I1 => \doutb[10]_INST_0_i_9_5\(6),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_9_6\(6),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_9_7\(6),
      O => \doutb[9]_INST_0_i_20_n_0\
    );
\doutb[9]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_10_0\(6),
      I1 => \doutb[10]_INST_0_i_10_1\(6),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_10_2\(6),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_10_3\(6),
      O => \doutb[9]_INST_0_i_21_n_0\
    );
\doutb[9]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_10_4\(6),
      I1 => \doutb[10]_INST_0_i_10_5\(6),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_10_6\(6),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_10_7\(6),
      O => \doutb[9]_INST_0_i_22_n_0\
    );
\doutb[9]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_11_0\(6),
      I1 => \doutb[10]_INST_0_i_11_1\(6),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_11_2\(6),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_11_3\(6),
      O => \doutb[9]_INST_0_i_23_n_0\
    );
\doutb[9]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_11_4\(6),
      I1 => \doutb[10]_INST_0_i_11_5\(6),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_11_6\(6),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_11_7\(6),
      O => \doutb[9]_INST_0_i_24_n_0\
    );
\doutb[9]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_12_0\(6),
      I1 => \doutb[10]_INST_0_i_12_1\(6),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_12_2\(6),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_12_3\(6),
      O => \doutb[9]_INST_0_i_25_n_0\
    );
\doutb[9]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_12_4\(6),
      I1 => \doutb[10]_INST_0_i_12_5\(6),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_12_6\(6),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_12_7\(6),
      O => \doutb[9]_INST_0_i_26_n_0\
    );
\doutb[9]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_13_0\(6),
      I1 => \doutb[10]_INST_0_i_13_1\(6),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_13_2\(6),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_13_3\(6),
      O => \doutb[9]_INST_0_i_27_n_0\
    );
\doutb[9]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_13_4\(6),
      I1 => \doutb[10]_INST_0_i_13_5\(6),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_13_6\(6),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_13_7\(6),
      O => \doutb[9]_INST_0_i_28_n_0\
    );
\doutb[9]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_14_0\(6),
      I1 => \doutb[10]_INST_0_i_14_1\(6),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_14_2\(6),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_14_3\(6),
      O => \doutb[9]_INST_0_i_29_n_0\
    );
\doutb[9]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[9]_INST_0_i_9_n_0\,
      I1 => \doutb[9]_INST_0_i_10_n_0\,
      O => \doutb[9]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[9]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_14_4\(6),
      I1 => \doutb[10]_INST_0_i_14_5\(6),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_14_6\(6),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_14_7\(6),
      O => \doutb[9]_INST_0_i_30_n_0\
    );
\doutb[9]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_15_0\(6),
      I1 => \doutb[10]_INST_0_i_15_1\(6),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_15_2\(6),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_15_3\(6),
      O => \doutb[9]_INST_0_i_31_n_0\
    );
\doutb[9]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_15_4\(6),
      I1 => \doutb[10]_INST_0_i_15_5\(6),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_15_6\(6),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_15_7\(6),
      O => \doutb[9]_INST_0_i_32_n_0\
    );
\doutb[9]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_16_0\(6),
      I1 => \doutb[10]_INST_0_i_16_1\(6),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_16_2\(6),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_16_3\(6),
      O => \doutb[9]_INST_0_i_33_n_0\
    );
\doutb[9]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_16_4\(6),
      I1 => \doutb[10]_INST_0_i_16_5\(6),
      I2 => sel_pipe_d1(1),
      I3 => \doutb[10]_INST_0_i_16_6\(6),
      I4 => sel_pipe_d1(0),
      I5 => \doutb[10]_INST_0_i_16_7\(6),
      O => \doutb[9]_INST_0_i_34_n_0\
    );
\doutb[9]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[9]_INST_0_i_11_n_0\,
      I1 => \doutb[9]_INST_0_i_12_n_0\,
      O => \doutb[9]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[9]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[9]_INST_0_i_13_n_0\,
      I1 => \doutb[9]_INST_0_i_14_n_0\,
      O => \doutb[9]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[9]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[9]_INST_0_i_15_n_0\,
      I1 => \doutb[9]_INST_0_i_16_n_0\,
      O => \doutb[9]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[9]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_2_0\(6),
      I1 => sel_pipe_d1(0),
      I2 => \doutb[10]_INST_0_i_2_1\(6),
      I3 => sel_pipe_d1(1),
      I4 => \doutb[10]_INST_0_i_2_2\(6),
      I5 => sel_pipe_d1(2),
      O => \doutb[9]_INST_0_i_7_n_0\
    );
\doutb[9]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_17_n_0\,
      I1 => \doutb[9]_INST_0_i_18_n_0\,
      O => \doutb[9]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[9]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_19_n_0\,
      I1 => \doutb[9]_INST_0_i_20_n_0\,
      O => \doutb[9]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => sel_pipe(3),
      Q => sel_pipe_d1(3),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => sel_pipe(4),
      Q => sel_pipe_d1(4),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => sel_pipe(5),
      Q => sel_pipe_d1(5),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => sel_pipe(6),
      Q => sel_pipe_d1(6),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(3),
      Q => sel_pipe(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(4),
      Q => sel_pipe(4),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(5),
      Q => sel_pipe(5),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(6),
      Q => sel_pipe(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity full_buffer_blk_mem_gen_prim_wrapper_init is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of full_buffer_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end full_buffer_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of full_buffer_blk_mem_gen_prim_wrapper_init is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00FFFFFFF00000005FFFFFFD0000000FFFFFFF00000003FFFFFFE0000000FFFF",
      INIT_01 => X"F0000000FFFFFFFA0000003FFFFFFE0000000FFFFFFFC0000001FFFFFFF00000",
      INIT_02 => X"FFFFFF00000003FFFFFFE0000000FFFFFFFF00000003FFFFFFC0000001FFFFFF",
      INIT_03 => X"00000FFFFFFF80000001FFFFFFF0000000FFFFFFF00000003FFFFFFC0000001F",
      INIT_04 => X"FFFF00000003FFFFFFC0000000FFFFFFF8000000BFFFFFFC0000003FFFFFFE00",
      INIT_05 => X"00FFFFFFF00000003FFFFFFC0000001FFFFFFF00000003FFFFFFE0000000FFFF",
      INIT_06 => X"F0000000BFFFFFFC0000003FFFFFFE0000000FFFFFFF80000001FFFFFFF00000",
      INIT_07 => X"FFFFFF00000003FFFFFFE0000000FFFFFFFF00000003FFFFFFC0000000FFFFFF",
      INIT_08 => X"00000FFFFFFF80000001FFFFFFF0000000FFFFFFF00000003FFFFFFC0000001F",
      INIT_09 => X"FFFF00000003FFFFFFC0000000FFFFFFF0000000BFFFFFFC0000003FFFFFFE00",
      INIT_0A => X"00FFFFFFF00000003FFFFFFC0000001FFFFFFF00000003FFFFFFE0000000FFFF",
      INIT_0B => X"F0000000BFFFFFFC0000003FFFFFFE0000000FFFFFFF80000001FFFFFFF00000",
      INIT_0C => X"FFFFFF00000003FFFFFFE0000000FFFFFFFF00000003FFFFFFC0000000FFFFFF",
      INIT_0D => X"00000FFFFFFF80000001FFFFFFF0000000FFFFFFF00000003FFFFFFC0000001F",
      INIT_0E => X"FFFF00000003FFFFFFC0000000FFFFFFF0000000BFFFFFFC0000003FFFFFFE00",
      INIT_0F => X"00FFFFFFF00000003FFFFFFC0000001FFFFFFF00000003FFFFFFE0000000FFFF",
      INIT_10 => X"F0000000BFFFFFFC0000003FFFFFFE0000000FFFFFFF80000001FFFFFFF00000",
      INIT_11 => X"FFFFFF00000003FFFFFFE0000000FFFFFFFF00000003FFFFFFC0000000FFFFFF",
      INIT_12 => X"00000FFFFFFF80000001FFFFFFF0000000FFFFFFF00000003FFFFFFC0000001F",
      INIT_13 => X"FFFF00000003FFFFFFC0000000FFFFFFF0000000BFFFFFFC0000003FFFFFFE00",
      INIT_14 => X"00FFFFFFF00000003FFFFFFC0000001FFFFFFF00000003FFFFFFE0000000FFFF",
      INIT_15 => X"F0000000BFFFFFFC0000003FFFFFFE0000000FFFFFFF80000001FFFFFFF00000",
      INIT_16 => X"FFFFFF00000003FFFFFFE0000000FFFFFFFF00000003FFFFFFC0000000FFFFFF",
      INIT_17 => X"00000FFFFFFF80000001FFFFFFF0000000FFFFFFF00000003FFFFFFC0000001F",
      INIT_18 => X"FFFF00000003FFFFFFC0000000FFFFFFF0000000BFFFFFFC0000003FFFFFFE00",
      INIT_19 => X"00FFFFFFF00000003FFFFFFC0000001FFFFFFF00000003FFFFFFE0000000FFFF",
      INIT_1A => X"F0000000BFFFFFFC0000003FFFFFFE0000000FFFFFFF80000001FFFFFFF00000",
      INIT_1B => X"FFFFFF00000003FFFFFFC0000000FFFFFFFF00000003FFFFFFC0000000FFFFFF",
      INIT_1C => X"00000FFFFFFF80000001FFFFFFF0000000FFFFFFF00000003FFFFFFC0000001F",
      INIT_1D => X"FFFF00000003FFFFFFE0000000FFFFFFF8000000BFFFFFFC0000003FFFFFFE00",
      INIT_1E => X"FF7FFFFFF7FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF",
      INIT_1F => X"F7FFFFFF7FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF",
      INIT_20 => X"000000FFFFFFF00000002FFFFFFE0000FFFF7FFFFFFBFFFFFFDFFFFFFFFFFFFF",
      INIT_21 => X"FFFFE40000007FFFFFFE00000027FFFFFF0000000DFFFFFF20000002FFFFFFC8",
      INIT_22 => X"00007FFFFFF40000000FFFFFFF0000001BFFFFFE40000004FFFFFFB0000001FF",
      INIT_23 => X"003FFFFFE20000008FFFFFFB00000033FFFFFEC0000006FFFFFF600000000000",
      INIT_24 => X"D4000001DFFFFFF300000017FFFFFC0000000DFFFFFE400000067FFFFF900000",
      INIT_25 => X"000001BFFFFFF9000000BFFFFFFF000000000000000FFFFFFF600000027FFFFF",
      INIT_26 => X"FFFFF2000001FFFFFFFB8000004FFFFFFF40000017FFFFFF30000006FFFFFFEC",
      INIT_27 => X"0000FFFFFFFE000000BFFFFFFC80000023FFFFFF6000000DFFFFFFC80000027F",
      INIT_28 => X"0340000016000000F00000068000002C000001A000001D000000B80000070000",
      INIT_29 => X"240000016000000D00000048000003C0000012000001D000000B800000580000",
      INIT_2A => X"000001A000001D000000B800000700000000E0000016000000B0000004800000",
      INIT_2B => X"000012000001D000000B8000005800000340000016000000F00000068000002C",
      INIT_2C => X"0000E0000016000000B0000004800000240000016000000D00000048000003C0",
      INIT_2D => X"0340000016000000F00000068000002C000001A000001D000000B80000070000",
      INIT_2E => X"240000016000000D00000048000003C0000012000001D000000B800000580000",
      INIT_2F => X"000001A000001D000000B800000700000000E0000016000000B0000004800000",
      INIT_30 => X"000012000001D000000B8000005800000340000016000000F00000068000002C",
      INIT_31 => X"0000E0000016000000B0000004800000240000016000000D00000048000003C0",
      INIT_32 => X"0340000016000000F00000068000002C000001A000001D000000B80000070000",
      INIT_33 => X"240000016000000D00000048000003C0000012000001D000000B800000580000",
      INIT_34 => X"000001A000001D000000B800000700000000E0000016000000B0000004800000",
      INIT_35 => X"000012000001D000000B8000005800000340000016000000F00000068000002C",
      INIT_36 => X"0000E0000016000000B0000004800000240000016000000D00000048000003C0",
      INIT_37 => X"0340000016000000F00000068000002C000001A000001D000000B80000070000",
      INIT_38 => X"240000016000000D00000048000003C0000012000001D000000B800000580000",
      INIT_39 => X"000001A000001D000000B800000700000000E0000016000000B0000004800000",
      INIT_3A => X"000012000001D000000B8000005800000340000016000000F00000068000002C",
      INIT_3B => X"0000E0000016000000B0000004800000240000016000000D00000048000003C0",
      INIT_3C => X"0340000016000000F00000068000002C000001A000001D000000B80000070000",
      INIT_3D => X"240000016000000D00000048000003C0000012000001D000000B800000580000",
      INIT_3E => X"000001A000001D000000B800000700000000E0000016000000B0000004800000",
      INIT_3F => X"000012000001D000000B8000005800000340000016000000F00000068000002C",
      INIT_40 => X"0000E0000016000000B0000004800000240000016000000D00000048000003C0",
      INIT_41 => X"0340000016000000F00000068000002C000001A000001D000000B80000070000",
      INIT_42 => X"240000016000000D00000048000003C0000012000001D000000B800000580000",
      INIT_43 => X"000001A000001D000000B800000700000000E0000016000000B0000004800000",
      INIT_44 => X"000012000001D000000B8000005800000340000016000000F00000068000002C",
      INIT_45 => X"0000E0000016000000B0000004800000240000016000000D00000048000003C0",
      INIT_46 => X"0340000016000000F00000068000002C000001A000001D000000B80000070000",
      INIT_47 => X"240000016000000D00000048000003C0000012000001D000000B800000580000",
      INIT_48 => X"000001A000001D000000B800000700000000E0000016000000B0000004800000",
      INIT_49 => X"000012000001D000000B8000005800000340000016000000F00000068000002C",
      INIT_4A => X"0000E0000016000000B0000004800000240000016000000D00000048000003C0",
      INIT_4B => X"0340000016000000F00000068000002C000001A000001D000000B80000070000",
      INIT_4C => X"240000016000000D00000048000003C0000012000001D000000B800000580000",
      INIT_4D => X"000001A000001D000000B800000700000000E0000016000000B0000004800000",
      INIT_4E => X"000012000001D7FFFFCB0000005800000340000016000000F00000068000002C",
      INIT_4F => X"0000E0000016000000B0000004800000240000016000000D00000048000003C0",
      INIT_50 => X"0340000016000000F00000068000002C000001A000001D000000B80000070000",
      INIT_51 => X"240000016000000D00000048000003C000001200001FBF00E0FEF80000580000",
      INIT_52 => X"000001A000001D000000B800000700000000E0000016000000B0000004800000",
      INIT_53 => X"0000120003F9267FFE249FC0005800000340000016000000F00000068000002C",
      INIT_54 => X"0000E0000016000000B0000004800000240000016000000D00000048000003C0",
      INIT_55 => X"0340000016000000F00000068000002C000001A000001D000000B80000070000",
      INIT_56 => X"240000016000000D00000048000003C0000012007EDBFFFFFFFFDB7E00580000",
      INIT_57 => X"000001A000001D000000B800000700000000E0000016000000B0000004800000",
      INIT_58 => X"0000120FCDFFFFFFFFFFFFB3F05800000340000016000000F00000068000002C",
      INIT_59 => X"0000E0000016000000B0000004800000240000016000000D00000048000003C0",
      INIT_5A => X"0340000016000000F00000068000002C000001A000001D000000B80000070000",
      INIT_5B => X"240000016000000D00000048000003C0000012FA3FFFFFFFFFFFFFFFDF580000",
      INIT_5C => X"000001A000001D000000B800000700000000E0000016000000B0000004800000",
      INIT_5D => X"00001BBFFFFFFFFFFFFFFFFFDDD800000340000016000000F00000068000002C",
      INIT_5E => X"0000E0000016000000B0000004800000240000016000000D00000048000003C0",
      INIT_5F => X"0340000016000000F00000068000002C000001A000001D000000B80000070000",
      INIT_60 => X"240000016000000D00000048000003C00000003FFFFFFFFFFFFFFFFFFD800000",
      INIT_61 => X"000001A000001D000000B800000700000000E0000016000000B0000004800000",
      INIT_62 => X"0001E3FFFFFFFFFFFFFFFFFFFFC780000340000016000000F00000068000002C",
      INIT_63 => X"0000E0000016000000B0000004800000240000016000000D00000048000003C0",
      INIT_64 => X"0340000016000000F00000068000002C000001A000001D000000B80000070000",
      INIT_65 => X"240000016000000D00000048000003C0000FDFFFFFFFFFFFFFFFFFFFFFFBF000",
      INIT_66 => X"000001A000001D000000B800000700000000E0000016000000B0000004800000",
      INIT_67 => X"003FFFFFFFFFFFFFFFFFFFFFFFFFDC000340000016000000F00000068000002C",
      INIT_68 => X"0000E0000016000000B0000004800000240000016000000D00000048000003C0",
      INIT_69 => X"0340000016000000F00000068000002C000001A000001D000000B80000070000",
      INIT_6A => X"240000016000000D00000048000003C0008FFFFFFFFFFFFFFFFFFFFFFFFFF900",
      INIT_6B => X"000001A000001D000000B800000700000000E0000016000000B0000004800000",
      INIT_6C => X"071FFFFFFFFFFFFFFFFFFFFFFFFFF9E00340000016000000F00000068000002C",
      INIT_6D => X"0000E0000016000000B0000004800000240000016000000D00000048000003C0",
      INIT_6E => X"0340000016000000F00000068000002C000001A000001D000000B80000070000",
      INIT_6F => X"240000016000000D00000048000003C019FFFFFFFFFFFFFFFFFFFFFFFFFFFFB8",
      INIT_70 => X"000001E000000C0000002000000700000000E0000016000000B0000004800000",
      INIT_71 => X"6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFD60340000012000000F00000068000002C",
      INIT_72 => X"0000E00000040000003000000680000024000001E000000F00000048000003C0",
      INIT_73 => X"FC3FFFFFE5FFFFFF0FFFFFFB7FFFFFC3FFFFFE1FFFFFF3FFFFFFF7FFFFF80000",
      INIT_74 => X"DBFFFFFE5FFFFFF0FFFFFFB7FFFFFC3F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9",
      INIT_75 => X"0000024000000200000040000001000100001FFFFFEBFFFFFF4FFFFFF87FFFFF",
      INIT_76 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE04800000050000010800000A00000010",
      INIT_77 => X"800080000008000000480000027FFFFFC8000000500000108000002000000080",
      INIT_78 => X"F90000000800000060000003FFFFFFE00000000000000000000000000000FFFE",
      INIT_79 => X"07FFFFFF40000006000000100000001FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F",
      INIT_7A => X"FFFFFD5FFFFFE2FFFFFF47FFFFFAFFFF7FFF0000000000000000000000000000",
      INIT_7B => X"FE00000000000000000000000000007FF03FFFFFE5FFFFFF0FFFFFFAFFFFFFEB",
      INIT_7C => X"FFFF5FFFFFEAFFFFFF4FFFFFF980000017FFFFFF9FFFFFF0FFFFFFB7FFFFFC0F",
      INIT_7D => X"FC40000012000000F000000500000017FFFFFEA000000C00000020000000FFFF",
      INIT_7E => X"F80000006000000F000000480000031FFE00000000000000000000000000007F",
      INIT_7F => X"0000022000001D000000B8000006FFFFFFFF0000000400000030000002FFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FE00000000000000000000000000007FFFA0000016000000F000000500000010",
      INIT_01 => X"FFFF60000016000000B0000006FFFFFFF80000006000000D00000048000004FF",
      INIT_02 => X"FFF8000016000000F0000005000000100000022000001D000000B8000006FFFF",
      INIT_03 => X"F80000006000000D0000004800001FFFFE00000000000000000000000000007F",
      INIT_04 => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_05 => X"FE00000000000000000000000000007FFFCC000016000000F000000500000010",
      INIT_06 => X"FFFF60000016000000B0000006FFFFFFF80000006000000D00000048000033FF",
      INIT_07 => X"FFFB000016000000F0000005000000100000022000001D000000B8000006FFFF",
      INIT_08 => X"F80000006000000D000000480000DFFFFE00000000000000000000000000007F",
      INIT_09 => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_0A => X"FE00000000000000000000000000007FFFFF800016000000F000000500000010",
      INIT_0B => X"FFFF60000016000000B0000006FFFFFFF80000006000000D000000480001FFFF",
      INIT_0C => X"FFFEE00016000000F0000005000000100000022000001D000000B8000006FFFF",
      INIT_0D => X"F80000006000000D0000004800077FFFFE00000000000000000000000000007F",
      INIT_0E => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_0F => X"FE00000000000000000000000000007FFFFF900016000000F000000500000010",
      INIT_10 => X"FFFF60000016000000B0000006FFFFFFF80000006000000D000000480009FFFF",
      INIT_11 => X"FFFFCC0016000000F0000005000000100000022000001D000000B8000006FFFF",
      INIT_12 => X"F80000006000000D000000480033FFFFFE00000000000000000000000000007F",
      INIT_13 => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_14 => X"FE00000000000000000000000000007FFFFFF30016000000F000000500000010",
      INIT_15 => X"FFFF60000016000000B0000006FFFFFFF80000006000000D0000004800CFFFFF",
      INIT_16 => X"FFFFF98016000000F0000005000000100000022000001D000000B8000006FFFF",
      INIT_17 => X"F80000006000000D00000048019FFFFFFE00000000000000000000000000007F",
      INIT_18 => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_19 => X"FE00000000000000000000000000007FFFFFFEC016000000F000000500000010",
      INIT_1A => X"FFFF60000016000000B0000006FFFFFFF80000006000000D00000048037FFFFF",
      INIT_1B => X"FFFFFF6016000000F0000005000000100000022000001D000000B8000006FFFF",
      INIT_1C => X"F80000006000000D0000004806FFFFFFFE00000000000000000000000000007F",
      INIT_1D => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_1E => X"FE00000000000000000000000000007FFFFFFFD816000000F000000500000010",
      INIT_1F => X"FFFF60000016000000B0000006FFFFFFF80000006000000D000000481BFFFFFF",
      INIT_20 => X"FFFFFFEC16000000F0000005000000100000022000001D000000B8000006FFFF",
      INIT_21 => X"F80000006000000D0000004837FFFFFFFE00000000000000000000000000007F",
      INIT_22 => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_23 => X"FE00000000000000000000000000007FFFFFFFF616000000F000000500000010",
      INIT_24 => X"FFFF60000016000000B0000006FFFFFFF80000006000000D000000486FFFFFFF",
      INIT_25 => X"FFFFFFFD96000000F0000005000000100000022000001D000000B8000006FFFF",
      INIT_26 => X"F80000006000000D00000049BFFFFFFFFE00000000000000000000000000007F",
      INIT_27 => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_28 => X"FE00000000000000000000000000007FFFFFFFFED6000000F000000500000010",
      INIT_29 => X"FFFF60000016000000B0000006FFFFFFF80000006000000D0000004BFFFFFFFF",
      INIT_2A => X"FFFFFFFFB6000000F0000005000000100000022000001D000000B8000006FFFF",
      INIT_2B => X"F80000006000000D0000004DFFFFFFFFFE00000000000000000000000000007F",
      INIT_2C => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_2D => X"FE00000000000000000000000000007FFFFFFFFFA6000000F000000500000010",
      INIT_2E => X"FFFF60000016000000B0000006FFFFFFF80000006000000D00000045FFFFFFFF",
      INIT_2F => X"FFFFFFFFFE000000F0000005000000100000022000001D000000B8000006FFFF",
      INIT_30 => X"F80000006000000D0000005FFFFFFFFFFE00000000000000000000000000007F",
      INIT_31 => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_32 => X"FE00000000000000000000000000007FFFFFFFFFFE000000F000000500000010",
      INIT_33 => X"FFFF60000016000000B0000006FFFFFFF80000006000000D0000007FFFFFFFFF",
      INIT_34 => X"FFFFFFFFFB000000F0000005000000100000022000001D000000B8000006FFFF",
      INIT_35 => X"F80000006000000D000000DFFFFFFFFFFE00000000000000000000000000007F",
      INIT_36 => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_37 => X"FE00000000000000000000000000007FFFFFFFFFFD800000F000000500000010",
      INIT_38 => X"FFFF60000016000000B0000006FFFFFFF80000006000000D000001BFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFC00000F0000005000000100000022000001D000000B8000006FFFF",
      INIT_3A => X"F80000006000000D000003FFFFFFFFFFFE00000000000000000000000000007F",
      INIT_3B => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_3C => X"FE00000000000000000000000000007FFFFFFFFFFF200000F000000500000010",
      INIT_3D => X"FFFF60000016000000B0000006FFFFFFF80000006000000D000004FFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFF900000F0000005000000100000022000001D000000B8000006FFFF",
      INIT_3F => X"F80000006000000D000009FFFFFFFFFFFE00000000000000000000000000007F",
      INIT_40 => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_41 => X"FE00000000000000000000000000007FFFFFFFFFFFC80000F000000500000010",
      INIT_42 => X"FFFF60000016000000B0000006FFFFFFF80000006000000D000013FFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFE40000F0000005000000100000022000001D000000B8000006FFFF",
      INIT_44 => X"F80000006000000D000027FFFFFFFFFFFE00000000000000000000000000007F",
      INIT_45 => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_46 => X"FE00000000000000000000000000007FFFFFFFFFFFFE0000F000000500000010",
      INIT_47 => X"FFFF60000016000000B0000006FFFFFFF80000006000000D00006FFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFF8000F0000005000000100000022000000D00000038000004FFFF",
      INIT_49 => X"F80000006000000D0000FFFFFFFFFFFFFE00000000000000000000000000007F",
      INIT_4A => X"0000025FFFFFE2FFFFFF47FFFFFAFFFFFFFF20000014000000B0000006FFFFFF",
      INIT_4B => X"FE00000000000000000000000000007FFFFFFFFFFFFFFFFF0FFFFFFB00000010",
      INIT_4C => X"FFFF5FFFFFE8FFFFFF4FFFFFF8FFFFFFF80000001FFFFFF0FFFCFFFFFFFFFFFF",
      INIT_4D => X"FEFFFFFFFFFFBFFEF7FFFFF400000010000002BFFFFFF9FFFFFFDFFFFFFC8001",
      INIT_4E => X"F80000016FFFFFEF7FFEFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF",
      INIT_4F => X"000002A000000800000010000006FFFE80013FFFFFF3FFFFFF9FFFFFFC7FFFFF",
      INIT_50 => X"FD0000000000000000000000000000BFFFBFFE000001D000F000000400000010",
      INIT_51 => X"7FFF60000012000000900000047FFFFFF80000006000000F000B8000007FFFFF",
      INIT_52 => X"FE3FFF0000003FFF0FFFFFFB000000100000021FFFFFF3FFFFFFFFFFFFF80000",
      INIT_53 => X"F80000001FFFFFF0FFFE000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"0000022000000C00000020000007000000001FFFFFFFFFFFFFCFFFFFFCFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF0000002000F000000500000010",
      INIT_56 => X"0000E000000400000030000002FFFFFFF80000006000000F0008000000FFFFFF",
      INIT_57 => X"FF3FFF0000001200F0000005000000100000022000001D000000B80000070000",
      INIT_58 => X"F80000006000000D0050000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF0000000D00F000000500000010",
      INIT_5B => X"0000E0000016000000B0000006FFFFFFF80000006000000D0070000000FFFFFF",
      INIT_5C => X"FF3FFF0000000380F0000005000000100000022000001D000000B80000070000",
      INIT_5D => X"F80000006000000D00C0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF0000000380F000000500000010",
      INIT_60 => X"0000E0000016000000B0000006FFFFFFF80000006000000D01C0000000FFFFFF",
      INIT_61 => X"FF3FFF00000000C0F0000005000000100000022000001D000000B80000070000",
      INIT_62 => X"F80000006000000D0380000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF00000000E0F000000500000010",
      INIT_65 => X"0000E0000016000000B0000006FFFFFFF80000006000000D0400000000FFFFFF",
      INIT_66 => X"FF3FFF0000000090F0000005000000100000022000001D000000B80000070000",
      INIT_67 => X"F80000006000000D0900000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF0000000068F000000500000010",
      INIT_6A => X"0000E0000016000000B0000006FFFFFFF80000006000000D1400000000FFFFFF",
      INIT_6B => X"FF3FFF0000000038F0000005000000100000022000001D000000B80000070000",
      INIT_6C => X"F80000006000000D1C00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF000000000CF000000500000010",
      INIT_6F => X"0000E0000016000000B0000006FFFFFFF80000006000000D3800000000FFFFFF",
      INIT_70 => X"FF3FFF0000000006F0000005000000100000022000001D000000B80000070000",
      INIT_71 => X"F80000006000000D7000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF0000000001F000000500000010",
      INIT_74 => X"0000E0000016000000B0000006FFFFFFF80000006000000DB000000000FFFFFF",
      INIT_75 => X"FF3FFF0000000006F0000005000000100000022000001D000000B80000070000",
      INIT_76 => X"F80000006000000D4000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF0000000003F000000500000010",
      INIT_79 => X"0000E0000016000000B0000006FFFFFFF80000006000000D0000000000FFFFFF",
      INIT_7A => X"FF3FFF000000000130000005000000100000022000001D000000B80000070000",
      INIT_7B => X"F80000006000000D0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF00000000003000000500000010",
      INIT_7E => X"0000E0000016000000B0000006FFFFFFF80000006000000B0000000000FFFFFF",
      INIT_7F => X"FF3FFF000000000030000005000000100000022000001D000000B80000070000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F80000006000000D0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF00000000007000000500000010",
      INIT_03 => X"0000E0000016000000B0000006FFFFFFF80000006000000E0000000000FFFFFF",
      INIT_04 => X"FF3FFF000000000018000005000000100000022000001D000000B80000070000",
      INIT_05 => X"F80000006000001C0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF00000000002400000500000010",
      INIT_08 => X"0000E0000016000000B0000006FFFFFFF80000006000002C0000000000FFFFFF",
      INIT_09 => X"FF3FFF00000000000C000005000000100000022000001D000000B80000070000",
      INIT_0A => X"F8000000600000280000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF00000000000E00000500000010",
      INIT_0D => X"0000E0000016000000B0000006FFFFFFF8000000600000600000000000FFFFFF",
      INIT_0E => X"FF3FFF000000000001000005000000100000022000001D000000B80000070000",
      INIT_0F => X"F8000000600000A00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF00000000000300000500000010",
      INIT_12 => X"0000E0000016000000B0000006FFFFFFF8000000600000800000000000FFFFFF",
      INIT_13 => X"FF3FFF000000000003800005000000100000022000001D000000B80000070000",
      INIT_14 => X"F8000000600001800000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF00000000000040000500000010",
      INIT_17 => X"0000E0000016000000B0000006FFFFFFF8000000600002800000000000FFFFFF",
      INIT_18 => X"FF3FFF000000000000400005000000100000022000001D000000B80000070000",
      INIT_19 => X"F8000000600002800000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF00000000000060000500000010",
      INIT_1C => X"0000E0000016000000B0000006FFFFFFF8000000600007000000000000FFFFFF",
      INIT_1D => X"FF3FFF000000000000100005000000100000022000001D000000B80000070000",
      INIT_1E => X"F800000060000A000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF00000000000010000500000010",
      INIT_21 => X"0000E0000016000000B0000006FFFFFFF800000060000A000000000000FFFFFF",
      INIT_22 => X"FF3FFF0000000000000FFFFA000000100000021FFFFFF3FFFFFFFFFFFFFC0000",
      INIT_23 => X"E00000011FFFF8000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"0000028000000000000000000003000100003FFFFFFFFFFFFF8FFFFFFCFFFFFF",
      INIT_25 => X"F800007FFFF00000FFFFE00001FFFFE00103FF001000010000300003FFFFFFE0",
      INIT_26 => X"8000C0000000000000000000027FFFFFFFFFFFFF40000C000080000800807FFF",
      INIT_27 => X"FE3C7D00300001C00027FFFFFFFFFFF8000002FFFFFFFBFFFFFFDFFFFFFE8000",
      INIT_28 => X"FDFFFFFF7FFFF80000400038007EBFFFEBFFFF3FFFC3FFFFBFFFCFFFFD7FFFC7",
      INIT_29 => X"0000021FFFFFF3FFFFFFFFFFFFFEFFFF00017FFFFFFBFFFFFFDFFFFFFC7FFFFF",
      INIT_2A => X"E000003FFFE80000FFFFC000007FFFC000017E0030000180002FFFFA7FFFFFE8",
      INIT_2B => X"FFFF7FFFFFFFFFFFFF4FFFFFFCFFFFFFFBFFFFFE5FFFC000004000180000BFFF",
      INIT_2C => X"0001FFFFF000017FFFF20006800000280000022000001D000000B8000004FFFF",
      INIT_2D => X"F400000160006800007FFFF80000BFFFE800003FFFC800003FFFC000007FFFC0",
      INIT_2E => X"0000022000001D000000B8000006FFFFFFFF20000016000000B0000006FFFFFF",
      INIT_2F => X"E800003FFFC800003FFFC000007FFFC00001FFFFF000017FFFF7000680000028",
      INIT_30 => X"FFFF60000016000000B0000006FFFFFFF40000016000D800007FFFF80000BFFF",
      INIT_31 => X"0001FFFFF000017FFFF58006800000280000022000001D000000B8000006FFFF",
      INIT_32 => X"F40000016000C000007FFFF80000BFFFE800003FFFC800003FFFC000007FFFC0",
      INIT_33 => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_34 => X"E800003FFFC800003FFFC000007FFFC00001FFFFF000017FFFF3800680000028",
      INIT_35 => X"FFFF60000016000000B0000006FFFFFFF400000160016000007FFFF80000BFFF",
      INIT_36 => X"0001FFFFF000017FFFF14006800000280000022000001D000000B8000006FFFF",
      INIT_37 => X"F40000016001A000007FFFF80000BFFFE800003FFFC800003FFFC000007FFFC0",
      INIT_38 => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_39 => X"E800003FFFC800003FFFC000007FFFC00001FFFFF000017FFFF0400680000028",
      INIT_3A => X"FFFF60000016000000B0000006FFFFFFF40000016003E000007FFFF80000BFFF",
      INIT_3B => X"0001FFFFF000017FFFF02006800000280000022000001D000000B8000006FFFF",
      INIT_3C => X"F400000160026000007FFFF80000BFFFE800003FFFC800003FFFC000007FFFC0",
      INIT_3D => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_3E => X"E800003FFFC800003FFFC000007FFFC00001FFFFF000017FFFF0A00680000028",
      INIT_3F => X"FFFF60000016000000B0000006FFFFFFF40000016007E000007FFFF80000BFFF",
      INIT_40 => X"0001FFFFF000017FFFF01006800000280000022000001D000000B8000006FFFF",
      INIT_41 => X"F40000016004E000007FFFF80000BFFFE800003FFFC800003FFFC000007FFFC0",
      INIT_42 => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_43 => X"E800003FFFC800003FFFC000007FFFC00001FFFFF000017FFFF0500680000028",
      INIT_44 => X"FFFF60000016000000B0000006FFFFFFF4000001600FE000007FFFF80000BFFF",
      INIT_45 => X"0001FFFFF000017FFFF03806800000280000022000001D000000B8000006FFFF",
      INIT_46 => X"F40000016019E000007FFFF80000BFFFE800003FFFC800003FFFC000007FFFC0",
      INIT_47 => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_48 => X"E800003FFFC800003FFFC000007FFFC00001FFFFF000017FFFF0080680000028",
      INIT_49 => X"FFFF60000016000000B0000006FFFFFFF40000016017E000007FFFF80000BFFF",
      INIT_4A => X"0001FFFFF000017FFFF01C06800000280000022000001D000000B8000006FFFF",
      INIT_4B => X"F40000016037E000007FFFF80000BFFFE800003FFFC800003FFFC000007FFFC0",
      INIT_4C => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_4D => X"E800003FFFC800003FFFC000007FFFC00001FFFFF000017FFFF0040680000028",
      INIT_4E => X"FFFF60000016000000B0000006FFFFFFF40000016025E000007FFFF80000BFFF",
      INIT_4F => X"0001FFFFF000017FFFF00E06800000280000022000001D000000B8000006FFFF",
      INIT_50 => X"F40000016067E000007FFFF80000BFFFE800003FFFC800003FFFC000007FFFC0",
      INIT_51 => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_52 => X"E800003FFFC800003FFFC000007FFFC00001FFFFF000017FFFF0020680000028",
      INIT_53 => X"FFFF60000016000000B0000006FFFFFFF4000001604FE000007FFFF80000BFFF",
      INIT_54 => X"0001FFFFF000017FFFF00506800000280000022000001D000000B8000006FFFF",
      INIT_55 => X"F400000160CFE000007FFFF80000BFFFE800003FFFC800003FFFC000007FFFC0",
      INIT_56 => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_57 => X"E800003FFFC800003FFFC000007FFFC00001FFFFF000017FFFF0010680000028",
      INIT_58 => X"FFFF60000016000000B0000006FFFFFFF400000160FFE000007FFFF80000BFFF",
      INIT_59 => X"0001FFFFF000017FFFF00286800000280000022000001D000000B8000006FFFF",
      INIT_5A => X"F4000001619FE000007FFFF80000BFFFE800003FFFC800003FFFC000007FFFC0",
      INIT_5B => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_5C => X"E800003FFFC800003FFFC000007FFFC00001FFFFF000017FFFF0028680000028",
      INIT_5D => X"FFFF60000016000000B0000006FFFFFFF400000161BFE000007FFFF80000BFFF",
      INIT_5E => X"0001FFFFF000017FFFF00046800000280000022000001D000000B8000006FFFF",
      INIT_5F => X"F4000001613FE000007FFFF80000BFFFE800003FFFC800003FFFC000007FFFC0",
      INIT_60 => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_61 => X"E800003FFFC800003FFFC000007FFFC00001FFFFF000017FFFF0014680000028",
      INIT_62 => X"FFFF60000016000000B0000006FFFFFFF400000163FFE000007FFFF80000BFFF",
      INIT_63 => X"0001FFFFF000017FFFF000A6800000280000022000001D000000B8000006FFFF",
      INIT_64 => X"F4000001637FE000007FFFF80000BFFFE800003FFFC800003FFFC000007FFFC0",
      INIT_65 => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_66 => X"E800003FFFC800003FFFC000007FFFC00001FFFFF000017FFFF0006680000028",
      INIT_67 => X"FFFF60000016000000B0000006FFFFFFF400000165FFE000007FFFF80000BFFF",
      INIT_68 => X"0001FFFFF000017FFFF000E6800000280000022000001D000000B8000006FFFF",
      INIT_69 => X"F400000164FFE000007FFFF80000BFFFE800003FFFC800003FFFC000007FFFC0",
      INIT_6A => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_6B => X"E800003FFFC800003FFFC000007FFFC00001FFFFF000017FFFF0003680000028",
      INIT_6C => X"FFFF60000016000000B0000006FFFFFFF40000016DFFE000007FFFF80000BFFF",
      INIT_6D => X"0001FFFFF000017FFFF00016800000280000022000001D000000B8000006FFFF",
      INIT_6E => X"F400000169FFE000007FFFF80000BFFFE800003FFFC800003FFFC000007FFFC0",
      INIT_6F => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_70 => X"E800003FFFC800003FFFC000007FFFC00001FFFFF000017FFFF0000E80000028",
      INIT_71 => X"FFFF60000016000000B0000006FFFFFFF400000169FFE000007FFFF80000BFFF",
      INIT_72 => X"0001FFFFF000017FFFF0002E800000280000022000001D000000B8000006FFFF",
      INIT_73 => X"F40000017FFFE000007FFFF80000BFFFE800003FFFC800003FFFC000007FFFC0",
      INIT_74 => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_75 => X"E800003FFFC800003FFFC000007FFFC00001FFFFF000017FFFF0001680000028",
      INIT_76 => X"FFFF60000016000000B0000006FFFFFFF40000017BFFE000007FFFF80000BFFF",
      INIT_77 => X"0001FFFFF000017FFFF0001E800000280000026000000C00000020000000FFFF",
      INIT_78 => X"F4000001E7FFE000007FFFE80000BFFFE800003FFFC80000FFFFC000007FFFC0",
      INIT_79 => X"0000021FFFFFF3FFFFFFDFFFFFFAFFFFFFFF0000000400000030000002FFFFFF",
      INIT_7A => X"1800003FFFC8000000002000008000000001FFFFF00001800020001B7FFFFFC8",
      INIT_7B => X"FFFF5FFFFFEBFFFFFF4FFFFFF8FFFFFFFBFFFFFE27FFE80000F0001800004000",
      INIT_7C => X"00014000500010003FD00000FFFFFFF0000002FFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_7D => X"F7FFFFFF1000000000A8001000000000080000A0000800010000000000000030",
      INIT_7E => X"000002C00000040000000000000200000000FFFFFFFFFFFFFFDFFFFFFC7FFFFF",
      INIT_7F => X"01FFFE7FFFE7FFFE000000000000000FFFFEFFFFEFFFD0000000000200000018",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000040000000000000000000027FFFFFF80000013FFFF3FFFE60000000000000",
      INIT_01 => X"FFFFFFFFFFFFE000000000037FFFFFC80000025FFFFFE2FFFFFF67FFFFF90000",
      INIT_02 => X"FBFFFFFE1FFFFFFFFFF800000000000002FFFFFFFFFFFFFD0000000000000017",
      INIT_03 => X"0000022000000C00000020000007000000009FFFFFEDFFFFFF4FFFFFF8FFFFFF",
      INIT_04 => X"02FFFFFFFFFFFFFD000000000000001FFFFFFFFFFFFFE0000000000480000028",
      INIT_05 => X"0000E000000400000030000002FFFFFFF4000001EFFFFFFFFFF8000000000000",
      INIT_06 => X"FFFFFFFFFFFFE00000000002800000280000022000001D000000B80000070000",
      INIT_07 => X"F40000014FFFFFFFFFF800000000000002FFFFFFFFFFFFFD000000000000001F",
      INIT_08 => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_09 => X"02FFFFFFFFFFFFFD000000000000001FFFFFFFFFFFFFE0000000000380000028",
      INIT_0A => X"0000E0000016000000B0000006FFFFFFF40000013FFFFFFFFFF8000000000000",
      INIT_0B => X"FFFFFFFFFFFFE00000000003800000280000022000001D000000B80000070000",
      INIT_0C => X"F40000017FFFFFFFFFF800000000000002FFFFFFFFFFFFFD000000000000001F",
      INIT_0D => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_0E => X"02FFFFFFFFFFFFFD000000000000001FFFFFFFFFFFFFE0000000000200000028",
      INIT_0F => X"0000E0000016000000B0000006FFFFFFF4000001BFFFFFFFFFF8000000000000",
      INIT_10 => X"FFFFFFFFFFFFE00000000001400000280000022000001D000000B80000070000",
      INIT_11 => X"F4000001BFFFFFFFFFF800000000000002FFFFFFFFFFFFFD000000000000001F",
      INIT_12 => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_13 => X"02FFFFFFFFFFFFFD000000000000001FFFFFFFFFFFFFE0000000000040000028",
      INIT_14 => X"0000E0000016000000B0000006FFFFFFF40000013FFFFFFFFFF8000000000000",
      INIT_15 => X"FFFFFFFFFFFFE00000000000A00000280000022000001D000000B80000070000",
      INIT_16 => X"F4000002FFFFFFFFFFF800000000000002FFFFFFFFFFFFFD000000000000001F",
      INIT_17 => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_18 => X"02FFFFFFFFFFFFFD000000000000001FFFFFFFFFFFFFE00000000000A0000028",
      INIT_19 => X"0000E0000016000000B0000006FFFFFFF40000037FFFFFFFFFF8000000000000",
      INIT_1A => X"FFFFFFFFFFFFE00000000000200000280000022000001D000000B80000070000",
      INIT_1B => X"F40000027FFFFFFFFFF800000000000002FFFFFFFFFFFFFD000000000000001F",
      INIT_1C => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_1D => X"02FFFFFFFFFFFFFD000000000000001FFFFFFFFFFFFFE0000000000040000028",
      INIT_1E => X"0000E0000016000000B0000006FFFFFFF40000057FFFFFFFFFF8000000000000",
      INIT_1F => X"FFFFFFFFFFFFE00000000000500000280000022000001D000000B80000070000",
      INIT_20 => X"F4000006FFFFFFFFFFF800000000000002FFFFFFFFFFFFFD000000000000001F",
      INIT_21 => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_22 => X"02FFFFFFFFFFFFFD000000000000001FFFFFFFFFFFFFE0000000000050000028",
      INIT_23 => X"0000E0000016000000B0000006FFFFFFF4000004FFFFFFFFFFF8000000000000",
      INIT_24 => X"FFFFFFFFFFFFE00000000000200000280000022000001D000000B80000070000",
      INIT_25 => X"F400000AFFFFFFFFFFF800000000000002FFFFFFFFFFFFFD000000000000001F",
      INIT_26 => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_27 => X"02FFFFFFFFFFFFFD000000000000001FFFFFFFFFFFFFE0000000000028000028",
      INIT_28 => X"0000E0000016000000B0000006FFFFFFF400000DFFFFFFFFFFF8000000000000",
      INIT_29 => X"FFFFFFFFFFFFE00000000000280000280000022000001D000000B80000070000",
      INIT_2A => X"F4000009FFFFFFFFFFF800000000000002FFFFFFFFFFFFFD000000000000001F",
      INIT_2B => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_2C => X"02FFFFFFFFFFFFFD000000000000001FFFFFFFFFFFFFE0000000000020000028",
      INIT_2D => X"0000E0000016000000B0000006FFFFFFF400001DFFFFFFFFFFF8000000000000",
      INIT_2E => X"FFFFFFFFFFFFE00000000000000000280000022000001D000000B80000070000",
      INIT_2F => X"F4000013FFFFFFFFFFF800000000000002FFFFFFFFFFFFFD000000000000001F",
      INIT_30 => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_31 => X"02FFFFFFFFFFFFFD000000000000001FFFFFFFFFFFFFE0000000000004000028",
      INIT_32 => X"0000E0000016000000B0000006FFFFFFF400001BFFFFFFFFFFF8000000000000",
      INIT_33 => X"FFFFFFFFFFFFE00000000000040000280000022000001D000000B80000070000",
      INIT_34 => X"F4000013FFFFFFFFFFF800000000000002FFFFFFFFFFFFFD000000000000001F",
      INIT_35 => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_36 => X"02FFFFFFFFFFFFFD000000000000001FFFFFFFFFFFFFE000000000000A000028",
      INIT_37 => X"0000E0000016000000B0000006FFFFFFF400002FFFFFFFFFFFF8000000000000",
      INIT_38 => X"FFFFFFFFFFFFE00000000000020000280000022000001D000000B80000070000",
      INIT_39 => X"F4000037FFFFFFFFFFF800000000000002FFFFFFFFFFFFFD000000000000001F",
      INIT_3A => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_3B => X"02FFFFFFFFFFFFFD000000000000001FFFFFFFFFFFFFE0000000000008000028",
      INIT_3C => X"0000E0000016000000B0000006FFFFFFF4000027FFFFFFFFFFF8000000000000",
      INIT_3D => X"FFFFFFFFFFFFE00000000000080000280000022000001D000000B80000070000",
      INIT_3E => X"F4000077FFFFFFFFFFF800000000000002FFFFFFFFFFFFFD000000000000001F",
      INIT_3F => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_40 => X"02FFFFFFFFFFFFFD000000000000001FFFFFFFFFFFFFE0000000000004000028",
      INIT_41 => X"0000E0000016000000B0000006FFFFFFF400005FFFFFFFFFFFF8000000000000",
      INIT_42 => X"FFFFFFFFFFFFE00000000000040000280000022000001D000000B80000070000",
      INIT_43 => X"F400006FFFFFFFFFFFF800000000000002FFFFFFFFFFFFFD000000000000001F",
      INIT_44 => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_45 => X"02FFFFFFFFFFFFFD000000000000001FFFFFFFFFFFFFE0000000000001000028",
      INIT_46 => X"0000E0000016000000B0000006FFFFFFF400004FFFFFFFFFFFF8000000000000",
      INIT_47 => X"FFFFFFFFFFFFE00000000000050000280000022000001D000000B80000070000",
      INIT_48 => X"F400006FFFFFFFFFFFF800000000000002FFFFFFFFFFFFFD000000000000001F",
      INIT_49 => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_4A => X"02FFFFFFFFFFFFFD000000000000001FFFFFFFFFFFFFE0000000000002800028",
      INIT_4B => X"0000E0000016000000B0000006FFFFFFF40000BFFFFFFFFFFFF8000000000000",
      INIT_4C => X"FFFFFFFFFFFFE00000000000008000280000022000001D000000B80000070000",
      INIT_4D => X"F400009FFFFFFFFFFFF800000000000002FFFFFFFFFFFFFD000000000000001F",
      INIT_4E => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_4F => X"02FFFFFFFFFFFFFD000000000000001FFFFFFFFFFFFFE0000000000002800028",
      INIT_50 => X"0000E0000016000000B0000006FFFFFFF40000DFFFFFFFFFFFF8000000000000",
      INIT_51 => X"FFFFFFFFFFFFE0000000000000FFFFE80000021FFFFFFBFFFFFFFFFFFFFC0000",
      INIT_52 => X"FBFFFF9FFFFFFFFFFFF800000000000002FFFFFFFFFFFFFD000000000000001F",
      INIT_53 => X"000002BFFFFFFFFFFFFFFFFFFFFC000100003FFFFFFFFFFFFF8FFFFFFCFFFFFF",
      INIT_54 => X"02FFFFFFFFFF8000FFF800000000005FFFFFFFFFFFFFF00000000000007FFFF0",
      INIT_55 => X"80003FFFFFFFFFFFFFFFFFFFFC7FFFFFF7FFFFBFFFFFFFFFFFF8000000000000",
      INIT_56 => X"FFFFFFFFFFFFE00000000000018000080000024000000600000060000000FFFF",
      INIT_57 => X"F00000BFFFFFFFFFFFF800000000000002FFFFFFFFFF2000FFF800000000001F",
      INIT_58 => X"0000023FFFFFF9FFFFFFBFFFFFFEFFFFFFFF0000000C00000060000002FFFFFF",
      INIT_59 => X"02FFFFFFFFFF0000000600000000001FFFFFFFFFFFFFE00000000000017FFFE8",
      INIT_5A => X"FFFF7FFFFFFFFFFFFFBFFFFFFCFFFFFFFFFFFFBFFFFFFFFFFFF8000000000000",
      INIT_5B => X"FFFFFFFFFFFFE00000000000010000280000022000000D00000038000004FFFF",
      INIT_5C => X"F400013FFFFFFFFFFFF800000000000002FFFFFFFFFF0000000600000000001F",
      INIT_5D => X"0000022000001D000000B8000006FFFFFFFF20000014000000B0000006FFFFFF",
      INIT_5E => X"02FFFFFFFFFF0000000600000000001FFFFFFFFFFFFFE0000000000000400028",
      INIT_5F => X"FFFF60000016000000B0000006FFFFFFF400013FFFFFFFFFFFF8000000000000",
      INIT_60 => X"FFFFFFFFFFFFE00000000000000000280000022000001D000000B8000006FFFF",
      INIT_61 => X"F40002BFFFFFFFFFFFF800000000000002FFFFFFFFFF0000000600000000001F",
      INIT_62 => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_63 => X"02FFFFFFFFFF0000000600000000001FFFFFFFFFFFFFE0000000000000200028",
      INIT_64 => X"FFFF60000016000000B0000006FFFFFFF400027FFFFFFFFFFFF8000000000000",
      INIT_65 => X"FFFFFFFFFFFFE0000000000000A000280000022000001D000000B8000006FFFF",
      INIT_66 => X"F400037FFFFFFFFFFFF800000000000002FFFFFFFFFF0000000600000000001F",
      INIT_67 => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_68 => X"02FFFFFFFFFF0000000600000000001FFFFFFFFFFFFFE0000000000000A00028",
      INIT_69 => X"FFFF60000016000000B0000006FFFFFFF400027FFFFFFFFFFFF8000000000000",
      INIT_6A => X"FFFFFFFFFFFFE00000000000000000280000022000001D000000B8000006FFFF",
      INIT_6B => X"F400027FFFFFFFFFFFF800000000000002FFFFFFFFFF0000000600000000001F",
      INIT_6C => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_6D => X"02FFFFFFFFFF0000000600000000001FFFFFFFFFFFFFE0000000000000800028",
      INIT_6E => X"FFFF60000016000000B0000006FFFFFFF400037FFFFFFFFFFFF8000000000000",
      INIT_6F => X"FFFFFFFFFFFFE00000000000004000280000022000001D000000B8000006FFFF",
      INIT_70 => X"F40005FFFFFFFFFFFFF800000000000002FFFFFFFFFF0000000600000000001F",
      INIT_71 => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_72 => X"02FFFFFFFFFF0000000600000000001FFFFFFFFFFFFFE0000000000000000028",
      INIT_73 => X"FFFF60000016000000B0000006FFFFFFF40004FFFFFFFFFFFFF8000000000000",
      INIT_74 => X"FFFFFFFFFFFFE00000000000005000280000022000001D000000B8000006FFFF",
      INIT_75 => X"F40006FFFFFFFFFFFFF800000000000002FFFFFFFFFF0000000600000000001F",
      INIT_76 => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_77 => X"02FFFFFFFFFF0000000600000000001FFFFFFFFFFFFFE0000000000000100028",
      INIT_78 => X"FFFF60000016000000B0000006FFFFFFF40004FFFFFFFFFFFFF8000000000000",
      INIT_79 => X"FFFFFFFFFFFFE00000000000001000280000022000001D000000B8000006FFFF",
      INIT_7A => X"F40004FFFFFFFFFFFFF800000000000002FFFFFFFFFF0000000600000000001F",
      INIT_7B => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_7C => X"02FFFFFFFFFF0000000600000000001FFFFFFFFFFFFFE0000000000000400028",
      INIT_7D => X"FFFF60000016000000B0000006FFFFFFF40006FFFFFFFFFFFFF8000000000000",
      INIT_7E => X"FFFFFFFFFFFFE00000000000002000280000022000001D000000B8000006FFFF",
      INIT_7F => X"F4000BFFFFFFFFFFFFF800000000000002FFFFFFFFFF0000000600000000001F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_01 => X"02FFFFFFFFFF0000000600000000001FFFFFFFFFFFFFE0000000000000080028",
      INIT_02 => X"FFFF60000016000000B0000006FFFFFFF40009FFFFFFFFFFFFF8000000000000",
      INIT_03 => X"FFFFFFFFFFFFE00000000000000800280000022000001D000000B8000006FFFF",
      INIT_04 => X"F4000DFFFFFFFFFFFFF800000000000002FFFFFFFFFF0000000600000000001F",
      INIT_05 => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_06 => X"02FFFFFFFFFF0000000600000000001FFFFFFFFFFFFFE0000000000000280028",
      INIT_07 => X"FFFF60000016000000B0000006FFFFFFF4000DFFFFFFFFFFFFF8000000000000",
      INIT_08 => X"FFFFFFFFFFFFE00000000000002800280000022000001D000000B8000006FFFF",
      INIT_09 => X"F40009FFFFFFFFFFFFF800000000000002FFFFFFFFFF0000000600000000001F",
      INIT_0A => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_0B => X"02FFFFFFFFFF0000000600000000001FFFFFFFFFFFFFE0000000000000000028",
      INIT_0C => X"FFFF60000016000000B0000006FFFFFFF40009FFFFFFFFFFFFF8000000000000",
      INIT_0D => X"FFFFFFFFFFFFE00000000000000000280000022000001D000000B8000006FFFF",
      INIT_0E => X"F4000DFFFFFFFFFFFFF800000000000002FFFFFFFFFF0000000600000000001F",
      INIT_0F => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_10 => X"02FFFFFFFFFF0000000600000000001FFFFFFFFFFFFFE0000000000000200028",
      INIT_11 => X"FFFF60000016000000B0000006FFFFFFF4001DFFFFFFFFFFFFF8000000000000",
      INIT_12 => X"FFFFFFFFFFFFE00000000000001000280000022000001D000000B8000006FFFF",
      INIT_13 => X"F40015FFFFFFFFFFFFF800000000000002FFFFFFFFFF0000000600000000001F",
      INIT_14 => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_15 => X"02FFFFFFFFFF0000000600000000001FFFFFFFFFFFFFE0000000000000000028",
      INIT_16 => X"FFFF60000016000000B0000006FFFFFFF40013FFFFFFFFFFFFF8000000000000",
      INIT_17 => X"FFFFFFFFFFFFE00000000000000000280000022000001D000000B8000006FFFF",
      INIT_18 => X"F40013FFFFFFFFFFFFF800000000000002FFFFFFFFFF0000000600000000001F",
      INIT_19 => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_1A => X"02FFFFFFFFFF0000000600000000001FFFFFFFFFFFFFE0000000000000140028",
      INIT_1B => X"FFFF60000016000000B0000006FFFFFFF4001BFFFFFFFFFFFFF8000000000000",
      INIT_1C => X"FFFFFFFFFFFFE00000000000001400280000022000001D000000B8000006FFFF",
      INIT_1D => X"F4001BFFFFFFFFFFFFF800000000000002FFFFFFFFFF0000000600000000001F",
      INIT_1E => X"0000022000001D000000B8000006FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_1F => X"02FFFFFFFFFF0000000600000000001FFFFFFFFFFFFFE0000000000000040028",
      INIT_20 => X"FFFF60000016000000B0000006FFFFFFF4001BFFFFFFFFFFFFF8000000000000",
      INIT_21 => X"FFFFFFFFFFFFE00000000000001400280000022000001D000000B8000006FFFF",
      INIT_22 => X"F40013FFFFFFFFFFFFF800000000000002FFFFFFFFFF0000000600000000001F",
      INIT_23 => X"0000022000000D00000038000004FFFFFFFF60000016000000B0000006FFFFFF",
      INIT_24 => X"02FFFFFFFFFF0000000600000000001FFFFFFFFFFFFFE0000000000000040028",
      INIT_25 => X"FFFF20000014000000B0000006FFFFFFF40013FFFFFFFFFFFFF8000000000000",
      INIT_26 => X"FFFFFFFFFFFFC000000000000007FFE80000023FFFFFF9FFFFFFFFFFFFFEFFFF",
      INIT_27 => X"FBFFF3FFFFFFFFFFFFE800000000000002FFFFFFFFFF0000000600000000001F",
      INIT_28 => X"0000022000000D000000A8000005FFFFFFFF7FFFFFF7FFFFFFBFFFFFFCFFFFFF",
      INIT_29 => X"00FFF3FFFFFFC000000600000000007FFE7FFFFFF3FFD0000000000000100028",
      INIT_2A => X"FFFFA0000014000000B0000006FFFFFFF40017FF3FFFFFF9FFE8000000000000",
      INIT_2B => X"03C000001A005FFF8FFFFFFDFFEFFFF0000002BFFFFFFFFFFFFFFFFFFFFDFFFE",
      INIT_2C => X"F5FFE401AFFFFFE97FE7FFDFFFFFFD7FFC801A00000100000005FFFFFFDFFF80",
      INIT_2D => X"000002400000060000006000000000007FFFBFFFFFFFFFFFFFFFFFFFFC7FFFFF",
      INIT_2E => X"0000000000002000000500000020000000000000000000006000000200100008",
      INIT_2F => X"00000000000C00000060000002FFFFFFF0000800800000020000003000000180",
      INIT_30 => X"000000000400000000000001000FFFE80000023FFFFFF9FFFFFFFFFFFFFF0000",
      INIT_31 => X"FFFFF00080000000000000300000000000000800000020000004000000300000",
      INIT_32 => X"0000022000001D000000B800000700000000FFFFFFFFFFFFFFBFFFFFFCFFFFFF",
      INIT_33 => X"00000C00000020000004000000300000000000000C00000000000001000C0028",
      INIT_34 => X"0000E0000016000000B0000006FFFFFFF4003000800000000000003000000000",
      INIT_35 => X"000000000C00000000000001000A00280000022000001D000000B80000070000",
      INIT_36 => X"F400500080000000000000300000000000000C00000020000004000000300000",
      INIT_37 => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_38 => X"00000C00000020000004000000300000000000000C0000000000000100020028",
      INIT_39 => X"0000E0000016000000B0000006FFFFFFF4004000800000000000003000000000",
      INIT_3A => X"000000000C00000000000001000200280000022000001D000000B80000070000",
      INIT_3B => X"F400400080000000000000300000000000000C00000020000004000000300000",
      INIT_3C => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_3D => X"00000C00000020000004000000300000000000000C0000000000000100020028",
      INIT_3E => X"0000E0000016000000B0000006FFFFFFF4004000800000000000003000000000",
      INIT_3F => X"000000000C00000000000001000200280000022000001D000000B80000070000",
      INIT_40 => X"F400400080000000000000300000000000000C00000020000004000000300000",
      INIT_41 => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_42 => X"00000C00000020000004000000300000000000000C00000000000001000A0028",
      INIT_43 => X"0000E0000016000000B0000006FFFFFFF4005000800000000000003000000000",
      INIT_44 => X"000000000C00000000000001000A00280000022000001D000000B80000070000",
      INIT_45 => X"F400500080000000000000300000000000000C00000020000004000000300000",
      INIT_46 => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_47 => X"00000C00000020000004000000300000000000000C00000000000001000A0028",
      INIT_48 => X"0000E0000016000000B0000006FFFFFFF4005000800000000000003000000000",
      INIT_49 => X"000000000C00000000000001000A00280000022000001D000000B80000070000",
      INIT_4A => X"F400500080000000000000300000000000000C00000020000004000000300000",
      INIT_4B => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_4C => X"00000C00000020000004000000300000000000000C0000000000000100020028",
      INIT_4D => X"0000E0000016000000B0000006FFFFFFF4004000800000000000003000000000",
      INIT_4E => X"000000000C00000000000001000600280000022000001D000000B80000070000",
      INIT_4F => X"F400600080000000000000300000000000000C00000020000004000000300000",
      INIT_50 => X"0000022000001D000000B800000700000000E0000016000000B0000006FFFFFF",
      INIT_51 => X"00000C00000020000004000000300000008000000C0000000000000100060028",
      INIT_52 => X"0000E0000016000000B0000006FFFFFFF4006000800000000000003000000100",
      INIT_53 => X"010000000400000060000003000600280000022000001D000000B80000070000",
      INIT_54 => X"F4006000C0000006000000200000008000000000000040018002000000000000",
      INIT_55 => X"0000002000001D000000B800000700000000E0000016000000B00000067FFFFF",
      INIT_56 => X"FFFFF3FFFFFFFFFE7FFDFFFFFFCFFFFFFE7FFFFFF7FFFFFFBFFFFFFEFFF20028",
      INIT_57 => X"0000E0000016000000B00000067FFFFFD4004FFF7FFFFFFDFFFFFFEFFFFFFE7F",
      INIT_58 => X"FE7FFFFFF7FFFFFFBFFFFFFEFFF2002FFFFFFE2000001D000000B80000070000",
      INIT_59 => X"14004FFF7FFFFFFDFFFFFFEFFFFFFE7FFFFFF3FFFFFFFFFE7FFDFFFFFFCFFFFF",
      INIT_5A => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_5B => X"000000000000400180020000000000000100000004000000600000030006002F",
      INIT_5C => X"0000E0000016000000B00000050000001C006000C00000060000002000000080",
      INIT_5D => X"008000000C000000000000010006002FFFFFFE2000001D000000B80000070000",
      INIT_5E => X"1C00600080000000000000300000010000000C00000020000004000000300000",
      INIT_5F => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_60 => X"00000C00000020000004000000300000000000000C000000000000010006002F",
      INIT_61 => X"0000E0000016000000B00000050000001C006000800000000000003000000000",
      INIT_62 => X"000000000C000000000000010002002FFFFFFE2000001D000000B80000070000",
      INIT_63 => X"1C00400080000000000000300000000000000C00000020000004000000300000",
      INIT_64 => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_65 => X"00000C00000020000004000000300000000000000C00000000000001000A002F",
      INIT_66 => X"0000E0000016000000B00000050000001C005000800000000000003000000000",
      INIT_67 => X"000000000C00000000000001000A002FFFFFFE2000001D000000B80000070000",
      INIT_68 => X"1C00500080000000000000300000000000000C00000020000004000000300000",
      INIT_69 => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_6A => X"00000C00000020000004000000300000000000000C00000000000001000A002F",
      INIT_6B => X"0000E0000016000000B00000050000001C005000800000000000003000000000",
      INIT_6C => X"000000000C00000000000001000A002FFFFFFE2000001D000000B80000070000",
      INIT_6D => X"1C00500080000000000000300000000000000C00000020000004000000300000",
      INIT_6E => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_6F => X"00000C00000020000004000000300000000000000C000000000000010002002F",
      INIT_70 => X"0000E0000016000000B00000050000001C004000800000000000003000000000",
      INIT_71 => X"000000000C000000000000010002002FFFFFFE2000001D000000B80000070000",
      INIT_72 => X"1C00400080000000000000300000000000000C00000020000004000000300000",
      INIT_73 => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_74 => X"00000C00000020000004000000300000000000000C000000000000010002002F",
      INIT_75 => X"0000E0000016000000B00000050000001C004000800000000000003000000000",
      INIT_76 => X"000000000C000000000000010002002FFFFFFE2000001D000000B80000070000",
      INIT_77 => X"1C00400080000000000000300000000000000C00000020000004000000300000",
      INIT_78 => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_79 => X"00000C00000020000004000000300000000000000C00000000000001000A002F",
      INIT_7A => X"0000E0000016000000B00000050000001C005000800000000000003000000000",
      INIT_7B => X"000000000C00000000000001000C002FFFFFFE2000001D000000B80000070000",
      INIT_7C => X"1C00300080000000000000300000000000000C00000020000004000000300000",
      INIT_7D => X"FFFFFE3FFFFFFDFFFFFFBFFFFFFF00000000E0000016000000B0000005000000",
      INIT_7E => X"00000C00000020000004000000300000000000000C00000000000001001FFFEF",
      INIT_7F => X"0000FFFFFFF7FFFFFFBFFFFFFD0000001FFFF800800000000000003000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000200000000010000FFFFFFE40000004000000200000020000",
      INIT_01 => X"1400080000000000000000100000000000000800000020000004000000300000",
      INIT_02 => X"FFFFFE0000000C00000030000000000100004000000400000070000003000000",
      INIT_03 => X"71C08C20C49040000007C4901CDB3100B8B111880301F02480E400000000001F",
      INIT_04 => X"800000000004000000300000000000001C000000000070E3FBF7BFBEFB3676F8",
      INIT_05 => X"39A0C1F00FC0FC03836000000010000FFFFFFE4000000400000020000001FFFF",
      INIT_06 => X"140008000000FFE5C38FCE2E161740AE06BBCB2F2B54C00000026A7BD18EBBB9",
      INIT_07 => X"FFFFFE3FFFFFF9FFFFFFFFFFFFFEFFFFFFFF8000000400000060000003000000",
      INIT_08 => X"5144C86A450EC000000385298D0200398899182C3043041A033C0000000FFFEF",
      INIT_09 => X"FFFF7FFFFFFFFFFFFFBFFFFFFD0000001BFFF000000160D9BFF6BDF269A6FEF9",
      INIT_0A => X"8889182030C30C0E031C0000001C002FFFFFFE6000000D000000B8000004FFFF",
      INIT_0B => X"14003000000160D9BFF69DFA6986FEF95104CA2A250E400000038D208D020A39",
      INIT_0C => X"FFFFFE2000001D000000B8000006FFFFFFFF20000016000000B0000005000000",
      INIT_0D => X"5104CA2A250E400000038D208D020A398889182030C30C0E031C0000001C002F",
      INIT_0E => X"FFFF60000016000000B00000050000001C003800000160D9BFF69DFA6986FEF9",
      INIT_0F => X"8889182030C30C0E031C0000000C002FFFFFFE2000001D000000B8000006FFFF",
      INIT_10 => X"1C003000000160D9BFF69DFA6986FEF95104CA2A250E400000038D208D020A39",
      INIT_11 => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_12 => X"5104CA2A250E400000038D208D020A398889182030C30C0E031C00000010002F",
      INIT_13 => X"FFFF60000016000000B00000050000001C000000000160D9BFF69DFA6986FEF9",
      INIT_14 => X"8889182030C30C0E031C00000000002FFFFFFE2000001D000000B8000006FFFF",
      INIT_15 => X"1C000800000160D9BFF69DFA6986FEF95104CA2A250E400000038D208D020A39",
      INIT_16 => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_17 => X"5104CA2A250E400000038D208D020A398889182030C30C0E031C00000000002F",
      INIT_18 => X"FFFF60000016000000B00000050000001C000000000160D9BFF69DFA6986FEF9",
      INIT_19 => X"8889182030C30C0E031C00000030002FFFFFFE2000001D000000B8000006FFFF",
      INIT_1A => X"1C000400000160D9BFF69DFA6986FEF95104CA2A250E400000038D208D020A39",
      INIT_1B => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_1C => X"5104CA2A250E400000038D208D020A398889182030C30C0E031C00000018002F",
      INIT_1D => X"FFFF60000016000000B00000050000001C001800000160D9BFF69DFA6986FEF9",
      INIT_1E => X"8889182030C30C0E031C00000038002FFFFFFE2000001D000000B8000006FFFF",
      INIT_1F => X"1C001800000160D9BFF69DFA6986FEF95104CA2A250E400000038D208D020A39",
      INIT_20 => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_21 => X"5104CA2A250E400000038D208D020A398889182030C30C0E031C00000038002F",
      INIT_22 => X"FFFF60000016000000B00000050000001C001C00000160D9BFF69DFA6986FEF9",
      INIT_23 => X"8889182030C30C0E031C00000018002FFFFFFE2000001D000000B8000006FFFF",
      INIT_24 => X"1C001800000160D9BFF69DFA6986FEF95104CA2A250E400000038D208D020A39",
      INIT_25 => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_26 => X"5104CA2A250E400000038D208D020A398889182030C30C0E031C00000038002F",
      INIT_27 => X"FFFF60000016000000B00000050000001C001C00000160D9BFF69DFA6986FEF9",
      INIT_28 => X"8889182030C30C0E031C00000028002FFFFFFE2000001D000000B8000006FFFF",
      INIT_29 => X"1C001400000160D9BFF69DFA6986FEF95104CA2A250E400000038D208D020A39",
      INIT_2A => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_2B => X"5104CA2A250E400000038D208D020A398889182030C30C0E031C00000008002F",
      INIT_2C => X"FFFF60000016000000B00000050000001C001000000160D9BFF69DFA6986FEF9",
      INIT_2D => X"8889182030C30C0E031C00000030002FFFFFFE2000001D000000B8000006FFFF",
      INIT_2E => X"1C001400000160D9BFF69DFA6986FEF95104CA2A250E400000038D208D020A39",
      INIT_2F => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_30 => X"5104CA2A250E400000038D208D020A398889182030C30C0E031C00000070002F",
      INIT_31 => X"FFFF60000016000000B00000050000001C000E00000160D9BFF69DFA6986FEF9",
      INIT_32 => X"8889182030C30C0E031C00000070002FFFFFFE2000001D000000B8000006FFFF",
      INIT_33 => X"1C000E00000160D9BFF69DFA6986FEF95104CA2A250E400000038D208D020A39",
      INIT_34 => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_35 => X"5104CA2A250E400000038D208D020A398889182030C30C0E031C00000070002F",
      INIT_36 => X"FFFF60000016000000B00000050000001C000E00000160D9BFF69DFA6986FEF9",
      INIT_37 => X"8889182030C30C0E031C00000030002FFFFFFE2000001D000000B8000006FFFF",
      INIT_38 => X"1C000C00000160D9BFF69DFA6986FEF95104CA2A250E400000038D208D020A39",
      INIT_39 => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_3A => X"5104CA2A250E400000038D208D020A398889182030C30C0E031C00000040002F",
      INIT_3B => X"FFFF60000016000000B00000050000001C000200000160D9BFF69DFA6986FEF9",
      INIT_3C => X"8889182030C30C0E031C00000000002FFFFFFE2000001D000000B8000006FFFF",
      INIT_3D => X"1C000000000160D9BFF69DFA6986FEF95104CA2A250E400000038D208D020A39",
      INIT_3E => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_3F => X"5104CA2A250E400000038D208D020A398889182030C30C0E031C000000C0002F",
      INIT_40 => X"FFFF60000016000000B00000050000001C000300000160D9BFF69DFA6986FEF9",
      INIT_41 => X"8889182030C30C0E031C000000E0002FFFFFFE2000001D000000B8000006FFFF",
      INIT_42 => X"1C000600000160D9BFF69DFA6986FEF95104CA2A250E400000038D208D020A39",
      INIT_43 => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_44 => X"5104CA2A250E400000038D208D020A398889182030C30C0E031C00000060002F",
      INIT_45 => X"FFFF60000016000000B00000050000001C000600000160D9BFF69DFA6986FEF9",
      INIT_46 => X"8889182030C30C0E031C00000060002FFFFFFE2000001D000000B8000006FFFF",
      INIT_47 => X"1C000600000160D9BFF69DFA6986FEF95104CA2A250E400000038D208D020A39",
      INIT_48 => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_49 => X"5104CA2A250E400000038D208D020A398889182030C30C0E031C00000020002F",
      INIT_4A => X"FFFF60000016000000B00000050000001C000400000160D9BFF69DFA6986FEF9",
      INIT_4B => X"8889182030C30C0E031C000000E0002FFFFFFE2000001D000000B8000006FFFF",
      INIT_4C => X"1C000500000160D9BFF69DFA6986FEF95104CA2A250E400000038D208D020A39",
      INIT_4D => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_4E => X"5104CA2A250E400000038D208D020A398889182030C30C0E031C000000C0002F",
      INIT_4F => X"FFFF60000016000000B00000050000001C000380000160D9BFF69DFA6986FEF9",
      INIT_50 => X"8889182030C30C0E031C000000C0002FFFFFFE2000001D000000B8000006FFFF",
      INIT_51 => X"1C000300000160D9BFF69DFA6986FEF95104CA2A250E400000038D208D020A39",
      INIT_52 => X"FFFFFE2000000D00000038000004FFFFFFFF60000016000000B0000005000000",
      INIT_53 => X"5104CA2A250E400000038D208D020A398889182030C30C0E031C000000C0002F",
      INIT_54 => X"FFFF20000014000000B00000050000001C000300000160D9BFF69DFA6986FEF9",
      INIT_55 => X"8889182030C30C0E031C0000017FFFEFFFFFFF3FFFFFFDFFFFFFBFFFFFFEFFFF",
      INIT_56 => X"1FFFFE80000160D9BFF69DFA6986FEF95104CA2A250E400000038D208D020A39",
      INIT_57 => X"FFFFFE4000000600000020000000FFFFFFFF7FFFFFF7FFFFFFBFFFFFFD000000",
      INIT_58 => X"5104CA2A250EAA95A94D8D208D020A398889182030C30C0E031C00000100000F",
      INIT_59 => X"FFFF000000040000006000000300000014000080000160D9BFF69DFA6986FEF9",
      INIT_5A => X"8889182030C30C0E031C00000100001FFFFFFE0000000400000020000001FFFE",
      INIT_5B => X"18000080000160D9BFF69DFA6986FEF95104CA2A250E8A6206228D208D020A39",
      INIT_5C => X"FFFFFF3FFFFFFBFFFFFFFFFFFFFE00007FFF8000000400000020000000000000",
      INIT_5D => X"5104CA2A250E6C468A6C0D208D020A398889182030C30C0E031C000001FFFFFF",
      INIT_5E => X"00007FFFFFFFFFFFFF8FFFFFFD0000001BFFFF80000160D9BFF69DFA6986FEF9",
      INIT_5F => X"8889182030C30C0E031C000002FFFFEFFFFFFE3FFFFFFDFFFFFFBFFFFFFF0000",
      INIT_60 => X"1DFFFF00000160D9BFF69DFA6986FEF95104CA2A250E2A610C2B0D208D020A39",
      INIT_61 => X"FFFFFE2000001D000000B800000700000000FFFFFFF7FFFFFFBFFFFFFD000000",
      INIT_62 => X"5104CA2A250E2A61042B0D208D020A398889182030C30C0E031C00000280002F",
      INIT_63 => X"0000E0000016000000B00000050000001C000100000160D9BFF69DFA6986FEF9",
      INIT_64 => X"8889182030C30C0E031C00000700002FFFFFFE2000001D000000B80000070000",
      INIT_65 => X"1C0000E0000160D9BFF69DFA6986FEF95104CA2A250E2A61042B0D208D020A39",
      INIT_66 => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_67 => X"5104CA2A250E2A61042B0D208D020A398889182030C30C0E031C00000300002F",
      INIT_68 => X"0000E0000016000000B00000050000001C0000C0000160D9BFF69DFA6986FEF9",
      INIT_69 => X"8889182030C30C0E031C00000300002FFFFFFE2000001D000000B80000070000",
      INIT_6A => X"1C0000C0000160D9BFF69DFA6986FEF95104CA2A250E2A61042B0D208D020A39",
      INIT_6B => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_6C => X"5104CA2A250E2A61042B0D208D020A398889182030C30C0E031C00000000002F",
      INIT_6D => X"0000E0000016000000B00000050000001C000000000160D9BFF69DFA6986FEF9",
      INIT_6E => X"8889182030C30C0E031C00000E00002FFFFFFE2000001D000000B80000070000",
      INIT_6F => X"1C000070000160D9BFF69DFA6986FEF95104CA2A250E2A61042B0D208D020A39",
      INIT_70 => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_71 => X"5104CA2A250E2A61042B0D208D020A398889182030C30C0E031C00000E00002F",
      INIT_72 => X"0000E0000016000000B00000050000001C000070000160D9BFF69DFA6986FEF9",
      INIT_73 => X"8889182030C30C0E031C00000600002FFFFFFE2000001D000000B80000070000",
      INIT_74 => X"1C000070000160D9BFF69DFA6986FEF95104CA2A250E2A61042B0D208D020A39",
      INIT_75 => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_76 => X"5104CA2A250E2A61042B0D208D020A398889182030C30C0E031C00000200002F",
      INIT_77 => X"0000E0000016000000B00000050000001C000040000160D9BFF69DFA6986FEF9",
      INIT_78 => X"8889182030C30C0E031C00001C00002FFFFFFE2000001D000000B80000070000",
      INIT_79 => X"1C000038000160D9BFF69DFA6986FEF95104CA2A250E2A61042B0D208D020A39",
      INIT_7A => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_7B => X"5104CA2A250E2A61042B0D208D020A398889182030C30C0E031C00001C00002F",
      INIT_7C => X"0000E0000016000000B00000050000001C000030000160D9BFF69DFA6986FEF9",
      INIT_7D => X"8889182030C30C0E031C00001400002FFFFFFE2000001D000000B80000070000",
      INIT_7E => X"1C000028000160D9BFF69DFA6986FEF95104CA2A250E2A61042B0D208D020A39",
      INIT_7F => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_ena : out STD_LOGIC;
    ram_enb : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized10\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized10\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  signal \^ram_ena\ : STD_LOGIC;
  signal \^ram_enb\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  ram_ena <= \^ram_ena\;
  ram_enb <= \^ram_enb\;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => addra(15),
      I1 => addra(17),
      I2 => addra(18),
      I3 => addra(16),
      I4 => addra(14),
      O => \^ram_ena\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(17),
      I2 => addrb(18),
      I3 => addrb(16),
      I4 => addrb(14),
      O => \^ram_enb\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000008C0000000000032C000000000000CB00000000000032C00000000000",
      INIT_01 => X"0000000000038C000000000003E3000000000000CBC000000000003200000000",
      INIT_02 => X"000CB00000000000035C000000000000D700000000000035C000000000000E30",
      INIT_03 => X"00000000038C000000000003E3000000000000CBC0000000000032C000000000",
      INIT_04 => X"0DB00000000000035C000000000000D700000000000039C000000000000E3000",
      INIT_05 => X"000000008C0000000000032C000000000000CB00000000000032C00000000000",
      INIT_06 => X"0000000000038C000000000003E3000000000000CBC000000000003200000000",
      INIT_07 => X"000CB00000000000035C000000000000D700000000000035C000000000000E30",
      INIT_08 => X"00000000038C000000000003E3000000000000CBC0000000000032C000000000",
      INIT_09 => X"0DB00000000000035C000000000000D700000000000039C000000000000E3000",
      INIT_0A => X"000000008C0000000000032C000000000000CB00000000000032C00000000000",
      INIT_0B => X"0000000000038C000000000003E3000000000000CBC000000000003200000000",
      INIT_0C => X"000CB00000000000035C000000000000D700000000000035C000000000000E30",
      INIT_0D => X"00000000038C000000000003E3000000000000CBC0000000000032C000000000",
      INIT_0E => X"0DB00000000000035C000000000000D700000000000039C000000000000E3000",
      INIT_0F => X"000000008C0000000000032C000000000000CB00000000000032C00000000000",
      INIT_10 => X"0000000000038FFFFFFFFFFFFFE3000000000000CBFFFFFFFFFFFFF200000000",
      INIT_11 => X"FFFCB00000000000035FFFFFFFFFFFFFD700000000000035FFFFFFFFFFFFFE30",
      INIT_12 => X"FFFFFFFFFF8C000000000003EFFFFFFFFFFFFFCBC0000000000032FFFFFFFFFF",
      INIT_13 => X"0DBFFFFFFFFFFFFF5C000000000000D7FFFFFFFFFFFFF9C000000000000E3FFF",
      INIT_14 => X"000000008FFFFFFFFFFFFFEC000000000000CBFFFFFFFFFFFFF2C00000000000",
      INIT_15 => X"FFFFFFFFFFFF800000000000002FFFFFFFFFFFFFF80000000000000600000000",
      INIT_16 => X"0001BFFFFFFFFFFFFF6C000000000000E7FFFFFFFFFFFFF50000000000000E3F",
      INIT_17 => X"0000000000BFFFFFFFFFFFFFE00000000000000BFFFFFFFFFFFFF20000000000",
      INIT_18 => X"FCB00000000000035FFFFFFFFFFFFFD700000000000008FFFFFFFFFFFFFE4000",
      INIT_19 => X"00000000900000000000002FFFFFFFFFFFFFF800000000000002FFFFFFFFFFFF",
      INIT_1A => X"AAAAAAAAAAAA800000000000002AAAAAAAAAAAAAA800000000000003AAAAAAAA",
      INIT_1B => X"0000EAAAAAAAAAAAAA900000000000001AAAAAAAAAAAAAA900000000000002AA",
      INIT_1C => X"0000000000AAAAAAAAAAAAAAA00000000000000AAAAAAAAAAAAAAA0000000000",
      INIT_1D => X"AA400000000000006AAAAAAAAAAAAAA400000000000006AAAAAAAAAAAAAA0000",
      INIT_1E => X"AAAAAAAAC00000000000002AAAAAAAAAAAAAA800000000000002AAAAAAAAAAAA",
      INIT_1F => X"FFFFFFFFFFFF400000000000003FFFFFFFFFFFFFFC00000000000001FFFFFFFF",
      INIT_20 => X"0000BFFFFFFFFFFFFFD00000000000000FFFFFFFFFFFFFF800000000000001FF",
      INIT_21 => X"0000000000BFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFE0000000000",
      INIT_22 => X"FF400000000000006FFFFFFFFFFFFFF00000000000000BFFFFFFFFFFFFFD0000",
      INIT_23 => X"FFFFFFFF400000000000000FFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFF400000000000003FFFFFFFFFFFFFFC00000000000001FFFFFFFF",
      INIT_25 => X"00007FFFFFFFFFFFFFD00000000000000FFFFFFFFFFFFFF800000000000001FF",
      INIT_26 => X"0000000000BFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFE0000000000",
      INIT_27 => X"FF000000000000002FFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFD0000",
      INIT_28 => X"FFFFFFFF400000000000000FFFFFFFFFFFFFF800000000000001FFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFF400000000000003FFFFFFFFFFFFFFC00000000000001FFFFFFFF",
      INIT_2A => X"00007FFFFFFFFFFFFFD00000000000000FFFFFFFFFFFFFF800000000000001FF",
      INIT_2B => X"0000000000BFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFE0000000000",
      INIT_2C => X"FF400000000000002FFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFD0000",
      INIT_2D => X"FFFFFFFF400000000000000FFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFF400000000000003FFFFFFFFFFFFFFC00000000000001FFFFFFFF",
      INIT_2F => X"00007FFFFFFFFFFFFFD00000000000000FFFFFFFFFFFFFF800000000000001FF",
      INIT_30 => X"0000000000BFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFE0000000000",
      INIT_31 => X"FF400000000000002FFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFD0000",
      INIT_32 => X"FFFFFFFF400000000000000FFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFF400000000000003FFFFFFFFFFFFFFC00000000000001FFFFFFFF",
      INIT_34 => X"00007FFFFFFFFFFFFFD00000000000000FFFFFFFFFFFFFF800000000000001FF",
      INIT_35 => X"0000000000BFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFE0000000000",
      INIT_36 => X"FF400000000000002FFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFD0000",
      INIT_37 => X"FFFFFFFF400000000000000FFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFF400000000000003FFFFFFFFFFFFFFC00000000000001FFFFFFFF",
      INIT_39 => X"00007FFFFFFFFFFFFFD00000000000000FFFFFFFFFFFFFF800000000000001FF",
      INIT_3A => X"0000000000BFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFE0000000000",
      INIT_3B => X"FF400000000000002FFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFD0000",
      INIT_3C => X"FFFFFFFF400000000000000FFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFF400000000000003FFFFFFFFFFFFFFC00000000000001FFFFFFFF",
      INIT_3E => X"00007FFFFFFFFFFFFFD00000000000000FFFFFFFFFFFFFF800000000000001FF",
      INIT_3F => X"0000000000BFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFE0000000000",
      INIT_40 => X"FF400000000000002FFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFD0000",
      INIT_41 => X"FFFFFFFF400000000000000FFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFF400000000000003FFFFFFFFFFFFFFC00000000000001FFFFFFFF",
      INIT_43 => X"00007FFFFFFFFFFFFFD00000000000000FFFFFFFFFFFFFF800000000000001FF",
      INIT_44 => X"0000000000BFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFE0000000000",
      INIT_45 => X"FF400000000000002FFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFD0000",
      INIT_46 => X"FFFFFFFF400000000000000FFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFF400000000000003FFFFFFFFFFFFFFC00000000000001FFFFFFFF",
      INIT_48 => X"00007FFFFFFFFFFFFFD00000000000000FFFFFFFFFFFFFF800000000000001FF",
      INIT_49 => X"0000000000BFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFE0000000000",
      INIT_4A => X"FF400000000000002FFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFD0000",
      INIT_4B => X"FFFFFFFF400000000000000FFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFF400000000000003FFFFFFFFFFFFFFC00000000000001FFFFFFFF",
      INIT_4D => X"00007FFFFFFFFFFFFFD00000000000000FFFFFFFFFFFFFF800000000000001FF",
      INIT_4E => X"0000000000BFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFE0000000000",
      INIT_4F => X"FF400000000000002FFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFD0000",
      INIT_50 => X"FFFFFFFF400000000000000FFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFF400000000000003FFFFFFFFFFFFFFC00000000000001FFFFFFFF",
      INIT_52 => X"00007FFFFFFFFFFFFFD00000000000000FFFFFFFFFFFFFF800000000000001FF",
      INIT_53 => X"0000000000BFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFE0000000000",
      INIT_54 => X"FF400000000000002FFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFD0000",
      INIT_55 => X"FFFFFFFF400000000000000FFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFF400000000000003FFFFFFFFFFFFFFC00000000000001FFFFFFFF",
      INIT_57 => X"00007FFFFFFFFFFFFFD00000000000000FFFFFFFFFFFFFF800000000000001FF",
      INIT_58 => X"0000000000BFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFE0000000000",
      INIT_59 => X"FF000000000000002FFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFD0000",
      INIT_5A => X"FFFFFFFF400000000000000FFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFF400000000000003FFFFFFFFFFFFFFC00000000000001FFFFFFFF",
      INIT_5C => X"00007FFFFFFFFFFFFFD00000000000000FFFFFFFFFFFFFF800000000000002FF",
      INIT_5D => X"0000000000BFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFE0000000000",
      INIT_5E => X"FF400000000000002FFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFD0000",
      INIT_5F => X"FFFFFFFF400000000000000FFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFF",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addrb(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => dinb(1 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1 downto 0),
      DOBDO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 2),
      DOBDO(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(1 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^ram_ena\,
      ENBWREN => \^ram_enb\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized11\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized11\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"007FFFFFF80000003FFFFFFE0000001FFFFFFF00000007FFFFFFE0000000FFFF",
      INIT_01 => X"F00000007FFFFFFC0000001FFFFFFE0000000FFFFFFFC0000001FFFFFFF00000",
      INIT_02 => X"FFFFFF00000007FFFFFFE0000000FFFFFFFF00000003FFFFFFE0000000FFFFFF",
      INIT_03 => X"00000FFFFFFFC0000001FFFFFFF00000007FFFFFF80000003FFFFFFE0000000F",
      INIT_04 => X"FFFF00000003FFFFFFE0000000FFFFFFF00000007FFFFFFC0000001FFFFFFE00",
      INIT_05 => X"007FFFFFF80000003FFFFFFE0000000FFFFFFF00000007FFFFFFE0000000FFFF",
      INIT_06 => X"F00000007FFFFFFC0000001FFFFFFE0000000FFFFFFFC0000001FFFFFFF00000",
      INIT_07 => X"FFFFFF00000007FFFFFFE0000000FFFFFFFF00000003FFFFFFE0000000FFFFFF",
      INIT_08 => X"00000FFFFFFFC0000001FFFFFFF00000007FFFFFF80000003FFFFFFE0000000F",
      INIT_09 => X"FFFF00000003FFFFFFE0000000FFFFFFF00000007FFFFFFC0000001FFFFFFE00",
      INIT_0A => X"007FFFFFF80000003FFFFFFE0000000FFFFFFF00000007FFFFFFE0000000FFFF",
      INIT_0B => X"F00000007FFFFFFC0000001FFFFFFE0000000FFFFFFFC0000001FFFFFFF00000",
      INIT_0C => X"FFFFFF00000007FFFFFFE0000000FFFFFFFF00000003FFFFFFE0000000FFFFFF",
      INIT_0D => X"00000FFFFFFFC0000001FFFFFFF00000007FFFFFF80000003FFFFFFE0000000F",
      INIT_0E => X"FFFF00000003FFFFFFE0000000FFFFFFF00000007FFFFFFC0000001FFFFFFE00",
      INIT_0F => X"007FFFFFF80000003FFFFFFE0000000FFFFFFF00000007FFFFFFE0000000FFFF",
      INIT_10 => X"F00000007FFFFFFC0000001FFFFFFE0000000FFFFFFFC0000001FFFFFFF00000",
      INIT_11 => X"FFFFFF00000007FFFFFFE0000000FFFFFFFF00000003FFFFFFE0000000FFFFFF",
      INIT_12 => X"00000FFFFFFFC0000001FFFFFFF00000007FFFFFF80000003FFFFFFE0000000F",
      INIT_13 => X"FFFF00000003FFFFFFE0000000FFFFFFF00000007FFFFFFC0000001FFFFFFE00",
      INIT_14 => X"007FFFFFF80000003FFFFFFE0000000FFFFFFF00000007FFFFFFE0000000FFFF",
      INIT_15 => X"F00000007FFFFFFC0000001FFFFFFE0000000FFFFFFFC0000001FFFFFFF00000",
      INIT_16 => X"FFFFFF00000007FFFFFFE0000000FFFFFFFF00000003FFFFFFE0000000FFFFFF",
      INIT_17 => X"00000FFFFFFFC0000001FFFFFFF00000007FFFFFF80000003FFFFFFE0000000F",
      INIT_18 => X"FFFF00000003FFFFFFE0000000FFFFFFF00000007FFFFFFC0000001FFFFFFE00",
      INIT_19 => X"007FFFFFF80000003FFFFFFE0000000FFFFFFF00000007FFFFFFE0000000FFFF",
      INIT_1A => X"F00000007FFFFFFC0000001FFFFFFE0000000FFFFFFFC0000001FFFFFFF00000",
      INIT_1B => X"FFFFFF00000007FFFFFFE0000000FFFFFFFF00000003FFFFFFE0000000FFFFFF",
      INIT_1C => X"00000FFFFFFFC0000001FFFFFFF00000007FFFFFF80000003FFFFFFE0000000F",
      INIT_1D => X"FFFF00000003FFFFFFE0000000FFFFFFF00000007FFFFFFC0000001FFFFFFE00",
      INIT_1E => X"00FFFFFFF80000003FFFFFFE0000000FFFFFFF00000007FFFFFFE0000000FFFF",
      INIT_1F => X"F00000007FFFFFFC0000003FFFFFFE0000000FFFFFFFC0000001FFFFFFF00000",
      INIT_20 => X"FFFFFF80000007FFFFFFE0000001FFFFFFFF00000003FFFFFFE0000000FFFFFF",
      INIT_21 => X"00000FFFFFFFC0000003FFFFFFF0000000FFFFFFF80000003FFFFFFE0000001F",
      INIT_22 => X"FFFF80000007FFFFFFE0000001FFFFFFF00000007FFFFFFC0000001FFFFFFF00",
      INIT_23 => X"00FFFFFFF6000000DFFFFFFC00000037FFFFFF80000007FFFFFFE00000010000",
      INIT_24 => X"EC0000013FFFFFF90000002FFFFFFF0000000FFFFFFFC0000003FFFFFFD00000",
      INIT_25 => X"000001BFFFFFFD000000BFFFFFFD0000000080000007FFFFFFE0000001FFFFFF",
      INIT_26 => X"FFFFFA000001FFFFFFFB8000005FFFFFFEC0000013FFFFFF90000004FFFFFFF4",
      INIT_27 => X"0000BFFFFFFE000000BFFFFFFD8000002FFFFFFF20000009FFFFFFE80000037F",
      INIT_28 => X"02C00000120000009000000480000034000001A000001D000000B80000050000",
      INIT_29 => X"2C00000120000009000000680000034000001A000001D000000B800000580000",
      INIT_2A => X"000001A000001D000000B800000500000000A0000016000000B0000005800000",
      INIT_2B => X"00001A000001D000000B80000058000002C00000120000009000000480000034",
      INIT_2C => X"0000A0000016000000B00000058000002C000001200000090000006800000340",
      INIT_2D => X"02C00000120000009000000480000034000001A000001D000000B80000050000",
      INIT_2E => X"2C00000120000009000000680000034000001A000001D000000B800000580000",
      INIT_2F => X"000001A000001D000000B800000500000000A0000016000000B0000005800000",
      INIT_30 => X"00001A000001D000000B80000058000002C00000120000009000000480000034",
      INIT_31 => X"0000A0000016000000B00000058000002C000001200000090000006800000340",
      INIT_32 => X"02C00000120000009000000480000034000001A000001D000000B80000050000",
      INIT_33 => X"2C00000120000009000000680000034000001A000001D000000B800000580000",
      INIT_34 => X"000001A000001D000000B800000500000000A0000016000000B0000005800000",
      INIT_35 => X"00001A000001D000000B80000058000002C00000120000009000000480000034",
      INIT_36 => X"0000A0000016000000B00000058000002C000001200000090000006800000340",
      INIT_37 => X"02C00000120000009000000480000034000001A000001D000000B80000050000",
      INIT_38 => X"2C00000120000009000000680000034000001A000001D000000B800000580000",
      INIT_39 => X"000001A000001D000000B800000500000000A0000016000000B0000005800000",
      INIT_3A => X"00001A000001D000000B80000058000002C00000120000009000000480000034",
      INIT_3B => X"0000A0000016000000B00000058000002C000001200000090000006800000340",
      INIT_3C => X"02C00000120000009000000480000034000001A000001D000000B80000050000",
      INIT_3D => X"2C00000120000009000000680000034000001A000001D000000B800000580000",
      INIT_3E => X"000001A000001D000000B800000500000000A0000016000000B0000005800000",
      INIT_3F => X"00001A000001D000000B80000058000002C00000120000009000000480000034",
      INIT_40 => X"0000A0000016000000B00000058000002C000001200000090000006800000340",
      INIT_41 => X"02C00000120000009000000480000034000001A000001D000000B80000050000",
      INIT_42 => X"2C00000120000009000000680000034000001A000001D000000B800000580000",
      INIT_43 => X"000001A000001D000000B800000500000000A0000016000000B0000005800000",
      INIT_44 => X"00001A000001D000000B80000058000002C00000120000009000000480000034",
      INIT_45 => X"0000A0000016000000B00000058000002C000001200000090000006800000340",
      INIT_46 => X"02C00000120000009000000480000034000001A000001D000000B80000050000",
      INIT_47 => X"2C00000120000009000000680000034000001A000001D000000B800000580000",
      INIT_48 => X"000001A000001D000000B800000500000000A0000016000000B0000005800000",
      INIT_49 => X"00001A000001D000000B80000058000002C00000120000009000000480000034",
      INIT_4A => X"0000A0000016000000B00000058000002C000001200000090000006800000340",
      INIT_4B => X"02C00000120000009000000480000034000001A000001D000000B80000050000",
      INIT_4C => X"2C00000120000009000000680000034000001A000001D000000B800000580000",
      INIT_4D => X"000001A000001D000000B800000500000000A0000016000000B0000005800000",
      INIT_4E => X"00001A000001D7FFFFCB00000058000002C00000120000009000000480000034",
      INIT_4F => X"0000A0000016000000B00000058000002C000001200000090000006800000340",
      INIT_50 => X"02C00000120000009000000480000034000001A000001D000000B80000050000",
      INIT_51 => X"2C00000120000009000000680000034000001A00001FFF0000FFF80000580000",
      INIT_52 => X"000001A000001D000000B800000500000000A0000016000000B0000005800000",
      INIT_53 => X"00001A0003F85FFFFFFA1FC00058000002C00000120000009000000480000034",
      INIT_54 => X"0000A0000016000000B00000058000002C000001200000090000006800000340",
      INIT_55 => X"02C00000120000009000000480000034000001A000001D000000B80000050000",
      INIT_56 => X"2C00000120000009000000680000034000001A007E3FFFFFFFFFFC7E00580000",
      INIT_57 => X"000001A000001D000000B800000500000000A0000016000000B0000005800000",
      INIT_58 => X"00001A0FC7FFFFFFFFFFFFE3F058000002C00000120000009000000480000034",
      INIT_59 => X"0000A0000016000000B00000058000002C000001200000090000006800000340",
      INIT_5A => X"02C00000120000009000000480000034000001A000001D000000B80000050000",
      INIT_5B => X"2C00000120000009000000680000034000001AF8FFFFFFFFFFFFFFFF1F580000",
      INIT_5C => X"000001A000001D000000B800000500000000A0000016000000B0000005800000",
      INIT_5D => X"00001B8FFFFFFFFFFFFFFFFFF1D8000002C00000120000009000000480000034",
      INIT_5E => X"0000A0000016000000B00000058000002C000001200000090000006800000340",
      INIT_5F => X"02C00000120000009000000480000034000001A000001D000000B80000050000",
      INIT_60 => X"2C000001200000090000006800000340000018FFFFFFFFFFFFFFFFFFFF180000",
      INIT_61 => X"000001A000001D000000B800000500000000A0000016000000B0000005800000",
      INIT_62 => X"0001EFFFFFFFFFFFFFFFFFFFFFF7800002C00000120000009000000480000034",
      INIT_63 => X"0000A0000016000000B00000058000002C000001200000090000006800000340",
      INIT_64 => X"02C00000120000009000000480000034000001A000001D000000B80000050000",
      INIT_65 => X"2C000001200000090000006800000340000F3FFFFFFFFFFFFFFFFFFFFFFCF000",
      INIT_66 => X"000001A000001D000000B800000500000000A0000016000000B0000005800000",
      INIT_67 => X"0039FFFFFFFFFFFFFFFFFFFFFFFF9C0002C00000120000009000000480000034",
      INIT_68 => X"0000A0000016000000B00000058000002C000001200000090000006800000340",
      INIT_69 => X"02C00000120000009000000480000034000001A000001D000000B80000050000",
      INIT_6A => X"2C00000120000009000000680000034000CFFFFFFFFFFFFFFFFFFFFFFFFFF300",
      INIT_6B => X"000001A000001D000000B800000500000000A0000016000000B0000005800000",
      INIT_6C => X"077FFFFFFFFFFFFFFFFFFFFFFFFFFEE002C00000120000009000000480000034",
      INIT_6D => X"0000A0000016000000B00000058000002C000001200000090000006800000340",
      INIT_6E => X"02C00000120000009000000480000034000001A000001D000000B80000050000",
      INIT_6F => X"2C00000120000009000000680000034019FFFFFFFFFFFFFFFFFFFFFFFFFFFFB8",
      INIT_70 => X"000001A000000C0000002000000500000000A0000016000000B0000005800000",
      INIT_71 => X"67FFFFFFFFFFFFFFFFFFFFFFFFFFFFE602C00000160000009000000480000034",
      INIT_72 => X"0000A0000004000000300000058000002C000001200000090000006800000340",
      INIT_73 => X"FEFFFFFFF3FFFFFF9FFFFFFCFFFFFFF7FFFFFFBFFFFFFFFFFFFFFFFFFFFD0000",
      INIT_74 => X"E7FFFFFF3FFFFFF9FFFFFFCFFFFFFF7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD",
      INIT_75 => X"000000800000040000002000000300000000BFFFFFFFFFFFFFFFFFFFFDFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF018000000C0000006000000300000018",
      INIT_77 => X"0000C00000040000002000000100000018000000C00000060000003000000100",
      INIT_78 => X"E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FE00000000000000000000000000007F",
      INIT_7A => X"FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000",
      INIT_7B => X"FC00000000000000000000000000003FE6FFFFFFF3FFFFFF9FFFFFFC0000000B",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFE00000003FFFFFF9FFFFFFCFFFFFFF67",
      INIT_7D => X"FCC00000160000009000000400000000000000A000000C00000020000001FFFF",
      INIT_7E => X"F0000000A0000009000000680000033FFC00000000000000000000000000003F",
      INIT_7F => X"000000A000001D000000B8000007FFFFFFFF8000000400000030000000FFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FC00000000000000000000000000003FFF600000120000009000000400000000",
      INIT_01 => X"FFFFE0000016000000B0000004FFFFFFF0000000A000000900000068000007FF",
      INIT_02 => X"FFB80000120000009000000400000000000000A000001D000000B8000007FFFF",
      INIT_03 => X"F0000000A00000090000006800001DFFFC00000000000000000000000000003F",
      INIT_04 => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_05 => X"FC00000000000000000000000000003FFFEC0000120000009000000400000000",
      INIT_06 => X"FFFFE0000016000000B0000004FFFFFFF0000000A000000900000068000037FF",
      INIT_07 => X"FFFB0000120000009000000400000000000000A000001D000000B8000007FFFF",
      INIT_08 => X"F0000000A0000009000000680000DFFFFC00000000000000000000000000003F",
      INIT_09 => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_0A => X"FC00000000000000000000000000003FFFFD8000120000009000000400000000",
      INIT_0B => X"FFFFE0000016000000B0000004FFFFFFF0000000A0000009000000680001BFFF",
      INIT_0C => X"FFFF6000120000009000000400000000000000A000001D000000B8000007FFFF",
      INIT_0D => X"F0000000A0000009000000680006FFFFFC00000000000000000000000000003F",
      INIT_0E => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_0F => X"FC00000000000000000000000000003FFFFFD000120000009000000400000000",
      INIT_10 => X"FFFFE0000016000000B0000004FFFFFFF0000000A000000900000068000BFFFF",
      INIT_11 => X"FFFFEC00120000009000000400000000000000A000001D000000B8000007FFFF",
      INIT_12 => X"F0000000A0000009000000680037FFFFFC00000000000000000000000000003F",
      INIT_13 => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_14 => X"FC00000000000000000000000000003FFFFFFB00120000009000000400000000",
      INIT_15 => X"FFFFE0000016000000B0000004FFFFFFF0000000A00000090000006800DFFFFF",
      INIT_16 => X"FFFFFD80120000009000000400000000000000A000001D000000B8000007FFFF",
      INIT_17 => X"F0000000A00000090000006801BFFFFFFC00000000000000000000000000003F",
      INIT_18 => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_19 => X"FC00000000000000000000000000003FFFFFFFC0120000009000000400000000",
      INIT_1A => X"FFFFE0000016000000B0000004FFFFFFF0000000A00000090000006803FFFFFF",
      INIT_1B => X"FFFFFFA0120000009000000400000000000000A000001D000000B8000007FFFF",
      INIT_1C => X"F0000000A00000090000006805FFFFFFFC00000000000000000000000000003F",
      INIT_1D => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_1E => X"FC00000000000000000000000000003FFFFFFFD8120000009000000400000000",
      INIT_1F => X"FFFFE0000016000000B0000004FFFFFFF0000000A0000009000000681BFFFFFF",
      INIT_20 => X"FFFFFFFC120000009000000400000000000000A000001D000000B8000007FFFF",
      INIT_21 => X"F0000000A0000009000000683FFFFFFFFC00000000000000000000000000003F",
      INIT_22 => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_23 => X"FC00000000000000000000000000003FFFFFFFFA120000009000000400000000",
      INIT_24 => X"FFFFE0000016000000B0000004FFFFFFF0000000A0000009000000685FFFFFFF",
      INIT_25 => X"FFFFFFFD920000009000000400000000000000A000001D000000B8000007FFFF",
      INIT_26 => X"F0000000A000000900000069BFFFFFFFFC00000000000000000000000000003F",
      INIT_27 => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_28 => X"FC00000000000000000000000000003FFFFFFFFFD20000009000000400000000",
      INIT_29 => X"FFFFE0000016000000B0000004FFFFFFF0000000A00000090000006B7FFFFFFF",
      INIT_2A => X"FFFFFFFFB20000009000000400000000000000A000001D000000B8000007FFFF",
      INIT_2B => X"F0000000A00000090000006DFFFFFFFFFC00000000000000000000000000003F",
      INIT_2C => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_2D => X"FC00000000000000000000000000003FFFFFFFFFD20000009000000400000000",
      INIT_2E => X"FFFFE0000016000000B0000004FFFFFFF0000000A00000090000006BFFFFFFFF",
      INIT_2F => X"FFFFFFFFE20000009000000400000000000000A000001D000000B8000007FFFF",
      INIT_30 => X"F0000000A000000900000067FFFFFFFFFC00000000000000000000000000003F",
      INIT_31 => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_32 => X"FC00000000000000000000000000003FFFFFFFFFFA0000009000000400000000",
      INIT_33 => X"FFFFE0000016000000B0000004FFFFFFF0000000A00000090000005FFFFFFFFF",
      INIT_34 => X"FFFFFFFFFF0000009000000400000000000000A000001D000000B8000007FFFF",
      INIT_35 => X"F0000000A0000009000000FFFFFFFFFFFC00000000000000000000000000003F",
      INIT_36 => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_37 => X"FC00000000000000000000000000003FFFFFFFFFFF8000009000000400000000",
      INIT_38 => X"FFFFE0000016000000B0000004FFFFFFF0000000A0000009000001FFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFC000009000000400000000000000A000001D000000B8000007FFFF",
      INIT_3A => X"F0000000A0000009000003FFFFFFFFFFFC00000000000000000000000000003F",
      INIT_3B => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_3C => X"FC00000000000000000000000000003FFFFFFFFFFFA000009000000400000000",
      INIT_3D => X"FFFFE0000016000000B0000004FFFFFFF0000000A0000009000005FFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFD000009000000400000000000000A000001D000000B8000007FFFF",
      INIT_3F => X"F0000000A000000900000BFFFFFFFFFFFC00000000000000000000000000003F",
      INIT_40 => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_41 => X"FC00000000000000000000000000003FFFFFFFFFFFE800009000000400000000",
      INIT_42 => X"FFFFE0000016000000B0000004FFFFFFF0000000A0000009000017FFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFF400009000000400000000000000A000001D000000B8000007FFFF",
      INIT_44 => X"F0000000A000000900002FFFFFFFFFFFFC00000000000000000000000000003F",
      INIT_45 => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_46 => X"FC00000000000000000000000000003FFFFFFFFFFFFA00009000000400000000",
      INIT_47 => X"FFFFE0000016000000B0000004FFFFFFF0000000A000000900005FFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFD80009000000400000000000000A000000D00000038000005FFFF",
      INIT_49 => X"F0000000A00000090000BFFFFFFFFFFFFC00000000000000000000000000003F",
      INIT_4A => X"000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0000014000000B0000004FFFFFF",
      INIT_4B => X"FC00000000000000000000000000003FFFFFFFFFFFFEFFFF9FFFFFFC00000000",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFF0000000BFFFFFF9FFFF7FFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFF40016800000A00000000000000C000000600000020000003FFFF",
      INIT_4E => X"F0000000D00000168001FFFFFFFFFFFFFE00000000000000000000000000007F",
      INIT_4F => X"000000DFFFFFF7FFFFFFEFFFFFFB0000FFFFC000000C00000060000002FFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF0000002FFF6FFFFFFA00000000",
      INIT_51 => X"0000DFFFFFEDFFFFFF6FFFFFFAFFFFFFF0000000DFFFFFF6FFF4000000FFFFFF",
      INIT_52 => X"FF3FFE0000003FFF9FFFFFFC00000000000000BFFFFFFFFFFFFFFFFFFFFD0000",
      INIT_53 => X"F0000000BFFFFFF9FFFC0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"000000A000000C0000002000000500000000BFFFFFFFFFFFFFFFFFFFFCFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFE00000000009000000400000000",
      INIT_56 => X"0000A000000400000030000000FFFFFFF0000000A000000900000000007FFFFF",
      INIT_57 => X"FF3FFE00000002009000000400000000000000A000001D000000B80000050000",
      INIT_58 => X"F0000000A000000900400000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFE00000001009000000400000000",
      INIT_5B => X"0000A0000016000000B0000004FFFFFFF0000000A000000900400000007FFFFF",
      INIT_5C => X"FF3FFE00000005809000000400000000000000A000001D000000B80000050000",
      INIT_5D => X"F0000000A000000900A00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFE00000002809000000400000000",
      INIT_60 => X"0000A0000016000000B0000004FFFFFFF0000000A000000901400000007FFFFF",
      INIT_61 => X"FF3FFE00000001409000000400000000000000A000001D000000B80000050000",
      INIT_62 => X"F0000000A000000902800000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFE00000000A09000000400000000",
      INIT_65 => X"0000A0000016000000B0000004FFFFFFF0000000A000000904000000007FFFFF",
      INIT_66 => X"FF3FFE00000000109000000400000000000000A000001D000000B80000050000",
      INIT_67 => X"F0000000A000000908000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFE00000000089000000400000000",
      INIT_6A => X"0000A0000016000000B0000004FFFFFFF0000000A000000910000000007FFFFF",
      INIT_6B => X"FF3FFE00000000089000000400000000000000A000001D000000B80000050000",
      INIT_6C => X"F0000000A000000910000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFE00000000149000000400000000",
      INIT_6F => X"0000A0000016000000B0000004FFFFFFF0000000A000000928000000007FFFFF",
      INIT_70 => X"FF3FFE000000000A9000000400000000000000A000001D000000B80000050000",
      INIT_71 => X"F0000000A000000950000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFE00000000019000000400000000",
      INIT_74 => X"0000A0000016000000B0000004FFFFFFF0000000A000000980000000007FFFFF",
      INIT_75 => X"FF3FFE00000000009000000400000000000000A000001D000000B80000050000",
      INIT_76 => X"F0000000A000000900000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFE00000000009000000400000000",
      INIT_79 => X"0000A0000016000000B0000004FFFFFFF0000000A000000940000000007FFFFF",
      INIT_7A => X"FF3FFE00000000011000000400000000000000A000001D000000B80000050000",
      INIT_7B => X"F0000000A000000880000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFE0000000000D000000400000000",
      INIT_7E => X"0000A0000016000000B0000004FFFFFFF0000000A000000900000000007FFFFF",
      INIT_7F => X"FF3FFE00000000005000000400000000000000A000001D000000B80000050000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized12\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized12\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F0000000A000000A00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFE00000000005000000400000000",
      INIT_03 => X"0000A0000016000000B0000004FFFFFFF0000000A000000A00000000007FFFFF",
      INIT_04 => X"FF3FFE00000000002800000400000000000000A000001D000000B80000050000",
      INIT_05 => X"F0000000A000001400000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFE00000000000400000400000000",
      INIT_08 => X"0000A0000016000000B0000004FFFFFFF0000000A000002000000000007FFFFF",
      INIT_09 => X"FF3FFE00000000000400000400000000000000A000001D000000B80000050000",
      INIT_0A => X"F0000000A000002000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFE00000000000A00000400000000",
      INIT_0D => X"0000A0000016000000B0000004FFFFFFF0000000A000005000000000007FFFFF",
      INIT_0E => X"FF3FFE00000000000100000400000000000000A000001D000000B80000050000",
      INIT_0F => X"F0000000A000008000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFE00000000000100000400000000",
      INIT_12 => X"0000A0000016000000B0000004FFFFFFF0000000A000008000000000007FFFFF",
      INIT_13 => X"FF3FFE00000000000280000400000000000000A000001D000000B80000050000",
      INIT_14 => X"F0000000A000014000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFE00000000000040000400000000",
      INIT_17 => X"0000A0000016000000B0000004FFFFFFF0000000A000020000000000007FFFFF",
      INIT_18 => X"FF3FFE00000000000040000400000000000000A000001D000000B80000050000",
      INIT_19 => X"F0000000A000020000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFE000000000000A0000400000000",
      INIT_1C => X"0000A0000016000000B0000004FFFFFFF0000000A000050000000000007FFFFF",
      INIT_1D => X"FF3FFE00000000000010000400000000000000A000001D000000B80000050000",
      INIT_1E => X"F0000000A000080000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFE00000000000010000400000000",
      INIT_21 => X"0000A0000016000000B0000004FFFFFFF0000000A000080000000000007FFFFF",
      INIT_22 => X"FF3FFE0000000000002FFFFC00000000000000BFFFFFFFFFFFFFFFFFFFFD0000",
      INIT_23 => X"F0000000BFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"000000FFFFFFFFFFFFFFFFFFFFFF00000000BFFFFFFFFFFFFFBFFFFFFCFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3DFE0000000000000FFFFE00000000",
      INIT_26 => X"0000FFFFFFFFFFFFFFFFFFFFFEFFFFFFF0000000FFFFF00000000000003FFFFF",
      INIT_27 => X"000182FFF00001BFFFC80002000000000000008000000400000020000001FFFF",
      INIT_28 => X"F8000000C000100000FFFFD80000C00010000040003000004000200000800020",
      INIT_29 => X"000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000400000020000002FFFFFF",
      INIT_2A => X"10000040001000000000200000800020000181FFF00001FFFFFFFFFCFFFFFFE0",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFF7FFFFFF3FFFF00000FFFFF80000C000",
      INIT_2C => X"00018000300001800022000480000020000000A000001D000000B8000005FFFF",
      INIT_2D => X"FC0000012000580000C000180000C0001000004000300000C000200000800020",
      INIT_2E => X"000000A000001D000000B8000007FFFFFFFFA0000016000000B0000004FFFFFF",
      INIT_2F => X"1000004000300000C00020000080002000018000300001800025000480000020",
      INIT_30 => X"FFFFE0000016000000B0000004FFFFFFFC0000012000F80000C000180000C000",
      INIT_31 => X"00018000300001800021800480000020000000A000001D000000B8000007FFFF",
      INIT_32 => X"FC0000012000B00000C000180000C0001000004000300000C000200000800020",
      INIT_33 => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_34 => X"1000004000300000C00020000080002000018000300001800022800480000020",
      INIT_35 => X"FFFFE0000016000000B0000004FFFFFFFC0000012001500000C000180000C000",
      INIT_36 => X"00018000300001800020400480000020000000A000001D000000B8000007FFFF",
      INIT_37 => X"FC0000012001500000C000180000C0001000004000300000C000200000800020",
      INIT_38 => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_39 => X"1000004000300000C00020000080002000018000300001800021400480000020",
      INIT_3A => X"FFFFE0000016000000B0000004FFFFFFFC0000012002900000C000180000C000",
      INIT_3B => X"00018000300001800020200480000020000000A000001D000000B8000007FFFF",
      INIT_3C => X"FC0000012003900000C000180000C0001000004000300000C000200000800020",
      INIT_3D => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_3E => X"1000004000300000C00020000080002000018000300001800020200480000020",
      INIT_3F => X"FFFFE0000016000000B0000004FFFFFFFC0000012005100000C000180000C000",
      INIT_40 => X"00018000300001800020100480000020000000A000001D000000B8000007FFFF",
      INIT_41 => X"FC0000012007100000C000180000C0001000004000300000C000200000800020",
      INIT_42 => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_43 => X"1000004000300000C00020000080002000018000300001800020100480000020",
      INIT_44 => X"FFFFE0000016000000B0000004FFFFFFFC000001200A100000C000180000C000",
      INIT_45 => X"00018000300001800020280480000020000000A000001D000000B8000007FFFF",
      INIT_46 => X"FC000001201E100000C000180000C0001000004000300000C000200000800020",
      INIT_47 => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_48 => X"1000004000300000C00020000080002000018000300001800020080480000020",
      INIT_49 => X"FFFFE0000016000000B0000004FFFFFFFC0000012014100000C000180000C000",
      INIT_4A => X"00018000300001800020140480000020000000A000001D000000B8000007FFFF",
      INIT_4B => X"FC0000012038100000C000180000C0001000004000300000C000200000800020",
      INIT_4C => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_4D => X"1000004000300000C00020000080002000018000300001800020040480000020",
      INIT_4E => X"FFFFE0000016000000B0000004FFFFFFFC000001202A100000C000180000C000",
      INIT_4F => X"000180003000018000200A0480000020000000A000001D000000B8000007FFFF",
      INIT_50 => X"FC0000012078100000C000180000C0001000004000300000C000200000800020",
      INIT_51 => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_52 => X"1000004000300000C00020000080002000018000300001800020020480000020",
      INIT_53 => X"FFFFE0000016000000B0000004FFFFFFFC0000012050100000C000180000C000",
      INIT_54 => X"00018000300001800020050480000020000000A000001D000000B8000007FFFF",
      INIT_55 => X"FC00000120F0100000C000180000C0001000004000300000C000200000800020",
      INIT_56 => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_57 => X"1000004000300000C00020000080002000018000300001800020010480000020",
      INIT_58 => X"FFFFE0000016000000B0000004FFFFFFFC00000120A0100000C000180000C000",
      INIT_59 => X"00018000300001800020028480000020000000A000001D000000B8000007FFFF",
      INIT_5A => X"FC00000121E0100000C000180000C0001000004000300000C000200000800020",
      INIT_5B => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_5C => X"1000004000300000C00020000080002000018000300001800020008480000020",
      INIT_5D => X"FFFFE0000016000000B0000004FFFFFFFC0000012140100000C000180000C000",
      INIT_5E => X"00018000300001800020004480000020000000A000001D000000B8000007FFFF",
      INIT_5F => X"FC00000121C0100000C000180000C0001000004000300000C000200000800020",
      INIT_60 => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_61 => X"1000004000300000C00020000080002000018000300001800020004480000020",
      INIT_62 => X"FFFFE0000016000000B0000004FFFFFFFC0000012280100000C000180000C000",
      INIT_63 => X"00018000300001800020002480000020000000A000001D000000B8000007FFFF",
      INIT_64 => X"FC0000012280100000C000180000C0001000004000300000C000200000800020",
      INIT_65 => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_66 => X"1000004000300000C0002000008000200001800030000180002000A480000020",
      INIT_67 => X"FFFFE0000016000000B0000004FFFFFFFC0000012500100000C000180000C000",
      INIT_68 => X"00018000300001800020002480000020000000A000001D000000B8000007FFFF",
      INIT_69 => X"FC0000012500100000C000180000C0001000004000300000C000200000800020",
      INIT_6A => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_6B => X"1000004000300000C00020000080002000018000300001800020005480000020",
      INIT_6C => X"FFFFE0000016000000B0000004FFFFFFFC0000012E00100000C000180000C000",
      INIT_6D => X"00018000300001800020001480000020000000A000001D000000B8000007FFFF",
      INIT_6E => X"FC0000012A00100000C000180000C0001000004000300000C000200000800020",
      INIT_6F => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_70 => X"1000004000300000C00020000080002000018000300001800020000C80000020",
      INIT_71 => X"FFFFE0000016000000B0000004FFFFFFFC0000012E00100000C000180000C000",
      INIT_72 => X"00018000300001800020000C80000020000000A000001D000000B8000007FFFF",
      INIT_73 => X"FC0000013400100000C000180000C0001000004000300000C000200000800020",
      INIT_74 => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_75 => X"1000004000300000C00020000080002000018000300001800020000480000020",
      INIT_76 => X"FFFFE0000016000000B0000004FFFFFFFC0000013400100000C000180000C000",
      INIT_77 => X"00018000300001800020001480000020000000A000000C00000020000001FFFF",
      INIT_78 => X"FC0000012800100000C000180000C00010000040003000000000200000800020",
      INIT_79 => X"000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000400000030000000FFFFFF",
      INIT_7A => X"F000004000300000FFFFE00000FFFFE000018000300001FFFFF00004FFFFFFE0",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFF7FFFFFF2800180000CFFFF800007FFF",
      INIT_7C => X"0001BFFFB000010000000007FFFFFFF0000000FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFF00000D00008000080000000005FFFF000000000000000000020",
      INIT_7E => X"00000080000004000000200000010000FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF",
      INIT_7F => X"01FFFF80001FFFFF000000000000003FFFFF00001FFFF0000000000300000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00008000000400000020000000FFFFFFF8000000C0000FFFFF98000000000000",
      INIT_01 => X"000000000000300000000004FFFFFFE0000000FFFFFFFFFFFFFFFFFFFFFD0000",
      INIT_02 => X"F7FFFFFF20000000001800000000000001000000000000020000000000000028",
      INIT_03 => X"000000A000000C0000002000000500000000BFFFFFFFFFFFFFFFFFFFFCFFFFFF",
      INIT_04 => X"0100000000000002000000000000002000000000000030000000000280000020",
      INIT_05 => X"0000A000000400000030000000FFFFFFFC000001100000000018000000000000",
      INIT_06 => X"00000000000030000000000080000020000000A000001D000000B80000050000",
      INIT_07 => X"FC00000110000000001800000000000001000000000000020000000000000020",
      INIT_08 => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_09 => X"0100000000000002000000000000002000000000000030000000000080000020",
      INIT_0A => X"0000A0000016000000B0000004FFFFFFFC000001400000000018000000000000",
      INIT_0B => X"00000000000030000000000280000020000000A000001D000000B80000050000",
      INIT_0C => X"FC00000140000000001800000000000001000000000000020000000000000020",
      INIT_0D => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_0E => X"0100000000000002000000000000002000000000000030000000000000000020",
      INIT_0F => X"0000A0000016000000B0000004FFFFFFFC000001400000000018000000000000",
      INIT_10 => X"00000000000030000000000140000020000000A000001D000000B80000050000",
      INIT_11 => X"FC00000140000000001800000000000001000000000000020000000000000020",
      INIT_12 => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_13 => X"0100000000000002000000000000002000000000000030000000000040000020",
      INIT_14 => X"0000A0000016000000B0000004FFFFFFFC000001400000000018000000000000",
      INIT_15 => X"000000000000300000000000A0000020000000A000001D000000B80000050000",
      INIT_16 => X"FC00000200000000001800000000000001000000000000020000000000000020",
      INIT_17 => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_18 => X"01000000000000020000000000000020000000000000300000000000A0000020",
      INIT_19 => X"0000A0000016000000B0000004FFFFFFFC000002800000000018000000000000",
      INIT_1A => X"00000000000030000000000020000020000000A000001D000000B80000050000",
      INIT_1B => X"FC00000280000000001800000000000001000000000000020000000000000020",
      INIT_1C => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_1D => X"0100000000000002000000000000002000000000000030000000000040000020",
      INIT_1E => X"0000A0000016000000B0000004FFFFFFFC000004800000000018000000000000",
      INIT_1F => X"00000000000030000000000050000020000000A000001D000000B80000050000",
      INIT_20 => X"FC00000500000000001800000000000001000000000000020000000000000020",
      INIT_21 => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_22 => X"0100000000000002000000000000002000000000000030000000000010000020",
      INIT_23 => X"0000A0000016000000B0000004FFFFFFFC000005000000000018000000000000",
      INIT_24 => X"00000000000030000000000020000020000000A000001D000000B80000050000",
      INIT_25 => X"FC00000900000000001800000000000001000000000000020000000000000020",
      INIT_26 => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_27 => X"0100000000000002000000000000002000000000000030000000000028000020",
      INIT_28 => X"0000A0000016000000B0000004FFFFFFFC00000A000000000018000000000000",
      INIT_29 => X"00000000000030000000000008000020000000A000001D000000B80000050000",
      INIT_2A => X"FC00000A00000000001800000000000001000000000000020000000000000020",
      INIT_2B => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_2C => X"0100000000000002000000000000002000000000000030000000000000000020",
      INIT_2D => X"0000A0000016000000B0000004FFFFFFFC00001A000000000018000000000000",
      INIT_2E => X"00000000000030000000000010000020000000A000001D000000B80000050000",
      INIT_2F => X"FC00001400000000001800000000000001000000000000020000000000000020",
      INIT_30 => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_31 => X"0100000000000002000000000000002000000000000030000000000014000020",
      INIT_32 => X"0000A0000016000000B0000004FFFFFFFC000014000000000018000000000000",
      INIT_33 => X"00000000000030000000000004000020000000A000001D000000B80000050000",
      INIT_34 => X"FC00001400000000001800000000000001000000000000020000000000000020",
      INIT_35 => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_36 => X"010000000000000200000000000000200000000000003000000000000A000020",
      INIT_37 => X"0000A0000016000000B0000004FFFFFFFC000020000000000018000000000000",
      INIT_38 => X"0000000000003000000000000A000020000000A000001D000000B80000050000",
      INIT_39 => X"FC00002800000000001800000000000001000000000000020000000000000020",
      INIT_3A => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_3B => X"0100000000000002000000000000002000000000000030000000000000000020",
      INIT_3C => X"0000A0000016000000B0000004FFFFFFFC000028000000000018000000000000",
      INIT_3D => X"00000000000030000000000000000020000000A000001D000000B80000050000",
      INIT_3E => X"FC00006800000000001800000000000001000000000000020000000000000020",
      INIT_3F => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_40 => X"0100000000000002000000000000002000000000000030000000000004000020",
      INIT_41 => X"0000A0000016000000B0000004FFFFFFFC000040000000000018000000000000",
      INIT_42 => X"00000000000030000000000004000020000000A000001D000000B80000050000",
      INIT_43 => X"FC00005000000000001800000000000001000000000000020000000000000020",
      INIT_44 => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_45 => X"0100000000000002000000000000002000000000000030000000000005000020",
      INIT_46 => X"0000A0000016000000B0000004FFFFFFFC000050000000000018000000000000",
      INIT_47 => X"00000000000030000000000001000020000000A000001D000000B80000050000",
      INIT_48 => X"FC00005000000000001800000000000001000000000000020000000000000020",
      INIT_49 => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_4A => X"0100000000000002000000000000002000000000000030000000000002800020",
      INIT_4B => X"0000A0000016000000B0000004FFFFFFFC000080000000000018000000000000",
      INIT_4C => X"00000000000030000000000002800020000000A000001D000000B80000050000",
      INIT_4D => X"FC0000A000000000001800000000000001000000000000020000000000000020",
      INIT_4E => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_4F => X"0100000000000002000000000000002000000000000030000000000000800020",
      INIT_50 => X"0000A0000016000000B0000004FFFFFFFC0000A0000000000018000000000000",
      INIT_51 => X"00000000000030000000000000FFFFE0000000BFFFFFFFFFFFFFFFFFFFFD0000",
      INIT_52 => X"F7FFFFA000000000001800000000000001000000000000020000000000000020",
      INIT_53 => X"000000FFFFFFFFFFFFFFFFFFFFFEFFFF0000BFFFFFFFFFFFFFBFFFFFFCFFFFFF",
      INIT_54 => X"0100000000007FFF000400000000002000000000000030000000000001FFFFF0",
      INIT_55 => X"FFFF7FFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFC0000000000018000000000000",
      INIT_56 => X"000000000000300000000000010000000000008000000400000020000001FFFF",
      INIT_57 => X"F8000040000000000018000000000000010000000000C0018000000000000020",
      INIT_58 => X"000000BFFFFFFDFFFFFFBFFFFFFFFFFFFFFF8000000400000020000000FFFFFF",
      INIT_59 => X"010000000000C0018000000000000020000000000000300000000000017FFFE0",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFBFFFFFFCFFFFFFF7FFFF40000000000018000000000000",
      INIT_5B => X"00000000000030000000000000000020000000A000000D00000038000005FFFF",
      INIT_5C => X"FC000140000000000018000000000000010000000000C0018000000000000020",
      INIT_5D => X"000000A000001D000000B8000007FFFFFFFFA0000014000000B0000004FFFFFF",
      INIT_5E => X"010000000000C001800000000000002000000000000030000000000000400020",
      INIT_5F => X"FFFFE0000016000000B0000004FFFFFFFC000140000000000018000000000000",
      INIT_60 => X"00000000000030000000000000000020000000A000001D000000B8000007FFFF",
      INIT_61 => X"FC000240000000000018000000000000010000000000C0018000000000000020",
      INIT_62 => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_63 => X"010000000000C001800000000000002000000000000030000000000000A00020",
      INIT_64 => X"FFFFE0000016000000B0000004FFFFFFFC000280000000000018000000000000",
      INIT_65 => X"00000000000030000000000000A00020000000A000001D000000B8000007FFFF",
      INIT_66 => X"FC000280000000000018000000000000010000000000C0018000000000000020",
      INIT_67 => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_68 => X"010000000000C001800000000000002000000000000030000000000000200020",
      INIT_69 => X"FFFFE0000016000000B0000004FFFFFFFC000280000000000018000000000000",
      INIT_6A => X"00000000000030000000000000000020000000A000001D000000B8000007FFFF",
      INIT_6B => X"FC000280000000000018000000000000010000000000C0018000000000000020",
      INIT_6C => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_6D => X"010000000000C001800000000000002000000000000030000000000000000020",
      INIT_6E => X"FFFFE0000016000000B0000004FFFFFFFC000280000000000018000000000000",
      INIT_6F => X"00000000000030000000000000400020000000A000001D000000B8000007FFFF",
      INIT_70 => X"FC000400000000000018000000000000010000000000C0018000000000000020",
      INIT_71 => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_72 => X"010000000000C001800000000000002000000000000030000000000000400020",
      INIT_73 => X"FFFFE0000016000000B0000004FFFFFFFC000500000000000018000000000000",
      INIT_74 => X"00000000000030000000000000500020000000A000001D000000B8000007FFFF",
      INIT_75 => X"FC000500000000000018000000000000010000000000C0018000000000000020",
      INIT_76 => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_77 => X"010000000000C001800000000000002000000000000030000000000000500020",
      INIT_78 => X"FFFFE0000016000000B0000004FFFFFFFC000500000000000018000000000000",
      INIT_79 => X"00000000000030000000000000100020000000A000001D000000B8000007FFFF",
      INIT_7A => X"FC000500000000000018000000000000010000000000C0018000000000000020",
      INIT_7B => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_7C => X"010000000000C001800000000000002000000000000030000000000000000020",
      INIT_7D => X"FFFFE0000016000000B0000004FFFFFFFC000500000000000018000000000000",
      INIT_7E => X"00000000000030000000000000200020000000A000001D000000B8000007FFFF",
      INIT_7F => X"FC000800000000000018000000000000010000000000C0018000000000000020",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized13\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized13\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_01 => X"010000000000C001800000000000002000000000000030000000000000280020",
      INIT_02 => X"FFFFE0000016000000B0000004FFFFFFFC000A00000000000018000000000000",
      INIT_03 => X"00000000000030000000000000280020000000A000001D000000B8000007FFFF",
      INIT_04 => X"FC000A00000000000018000000000000010000000000C0018000000000000020",
      INIT_05 => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_06 => X"010000000000C001800000000000002000000000000030000000000000280020",
      INIT_07 => X"FFFFE0000016000000B0000004FFFFFFFC000A00000000000018000000000000",
      INIT_08 => X"00000000000030000000000000080020000000A000001D000000B8000007FFFF",
      INIT_09 => X"FC000A00000000000018000000000000010000000000C0018000000000000020",
      INIT_0A => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_0B => X"010000000000C001800000000000002000000000000030000000000000000020",
      INIT_0C => X"FFFFE0000016000000B0000004FFFFFFFC000A00000000000018000000000000",
      INIT_0D => X"00000000000030000000000000000020000000A000001D000000B8000007FFFF",
      INIT_0E => X"FC000A00000000000018000000000000010000000000C0018000000000000020",
      INIT_0F => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_10 => X"010000000000C001800000000000002000000000000030000000000000000020",
      INIT_11 => X"FFFFE0000016000000B0000004FFFFFFFC001A00000000000018000000000000",
      INIT_12 => X"00000000000030000000000000100020000000A000001D000000B8000007FFFF",
      INIT_13 => X"FC001200000000000018000000000000010000000000C0018000000000000020",
      INIT_14 => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_15 => X"010000000000C001800000000000002000000000000030000000000000100020",
      INIT_16 => X"FFFFE0000016000000B0000004FFFFFFFC001400000000000018000000000000",
      INIT_17 => X"00000000000030000000000000100020000000A000001D000000B8000007FFFF",
      INIT_18 => X"FC001400000000000018000000000000010000000000C0018000000000000020",
      INIT_19 => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_1A => X"010000000000C001800000000000002000000000000030000000000000140020",
      INIT_1B => X"FFFFE0000016000000B0000004FFFFFFFC001400000000000018000000000000",
      INIT_1C => X"00000000000030000000000000140020000000A000001D000000B8000007FFFF",
      INIT_1D => X"FC001400000000000018000000000000010000000000C0018000000000000020",
      INIT_1E => X"000000A000001D000000B8000007FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_1F => X"010000000000C001800000000000002000000000000030000000000000140020",
      INIT_20 => X"FFFFE0000016000000B0000004FFFFFFFC001400000000000018000000000000",
      INIT_21 => X"00000000000030000000000000040020000000A000001D000000B8000007FFFF",
      INIT_22 => X"FC001400000000000018000000000000010000000000C0018000000000000020",
      INIT_23 => X"000000A000000D00000038000005FFFFFFFFE0000016000000B0000004FFFFFF",
      INIT_24 => X"010000000000C001800000000000002000000000000030000000000000040020",
      INIT_25 => X"FFFFA0000014000000B0000004FFFFFFFC001400000000000018000000000000",
      INIT_26 => X"0000000000003000000000000007FFE0000000BFFFFFFDFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"F7FFF400000000000018000000000000010000000000C0018000000000000020",
      INIT_28 => X"000000A000000D000000A8000005FFFFFFFFFFFFFFF7FFFFFFBFFFFFFCFFFFFF",
      INIT_29 => X"01FFFFFFFFFFC001800000000000003FFFFFFFFFFFFFF0000000000000000020",
      INIT_2A => X"FFFFA0000014000000B0000004FFFFFFFC001FFFFFFFFFFFFFF8000000000000",
      INIT_2B => X"024000001200500060000002000FFFF0000000FFFFFFFFFFFFFFFFFFFFFEFFFE",
      INIT_2C => X"FFFFF4012FFFFFE97FE800200000010002801200000140018000000000100000",
      INIT_2D => X"000000800000040000002000000100007FFF7FFFFFFFFFFFFFFFFFFFFEFFFFFF",
      INIT_2E => X"00000000000000018000000000000000000000000C0000006000000300000000",
      INIT_2F => X"00008000000400000020000000FFFFFFF8000000C00000060000003000000000",
      INIT_30 => X"000000000C000000600000030007FFE0000000BFFFFFFDFFFFFFFFFFFFFD0000",
      INIT_31 => X"F7FFE000C0000006000000300000000000000000000000018000000000000000",
      INIT_32 => X"000000A000001D000000B800000500000000BFFFFFFFFFFFFFBFFFFFFCFFFFFF",
      INIT_33 => X"00000000000000018000000000000000000000000C0000006000000300040020",
      INIT_34 => X"0000A0000016000000B0000004FFFFFFFC002000C00000060000003000000000",
      INIT_35 => X"000000000C0000006000000300020020000000A000001D000000B80000050000",
      INIT_36 => X"FC004000C0000006000000300000000000000000000000018000000000000000",
      INIT_37 => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_38 => X"00000000000000018000000000000000000000000C0000006000000300020020",
      INIT_39 => X"0000A0000016000000B0000004FFFFFFFC004000C00000060000003000000000",
      INIT_3A => X"000000000C0000006000000300020020000000A000001D000000B80000050000",
      INIT_3B => X"FC004000C0000006000000300000000000000000000000018000000000000000",
      INIT_3C => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_3D => X"00000000000000018000000000000000000000000C0000006000000300020020",
      INIT_3E => X"0000A0000016000000B0000004FFFFFFFC004000C00000060000003000000000",
      INIT_3F => X"000000000C0000006000000300020020000000A000001D000000B80000050000",
      INIT_40 => X"FC004000C0000006000000300000000000000000000000018000000000000000",
      INIT_41 => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_42 => X"00000000000000018000000000000000000000000C00000060000003000A0020",
      INIT_43 => X"0000A0000016000000B0000004FFFFFFFC005000C00000060000003000000000",
      INIT_44 => X"000000000C00000060000003000A0020000000A000001D000000B80000050000",
      INIT_45 => X"FC005000C0000006000000300000000000000000000000018000000000000000",
      INIT_46 => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_47 => X"00000000000000018000000000000000000000000C00000060000003000A0020",
      INIT_48 => X"0000A0000016000000B0000004FFFFFFFC005000C00000060000003000000000",
      INIT_49 => X"000000000C00000060000003000A0020000000A000001D000000B80000050000",
      INIT_4A => X"FC005000C0000006000000300000000000000000000000018000000000000000",
      INIT_4B => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_4C => X"00000000000000018000000000000000000000000C00000060000003000A0020",
      INIT_4D => X"0000A0000016000000B0000004FFFFFFFC005000C00000060000003000000000",
      INIT_4E => X"000000000C00000060000003000A0020000000A000001D000000B80000050000",
      INIT_4F => X"FC005000C0000006000000300000000000000000000000018000000000000000",
      INIT_50 => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_51 => X"00000000000000018000000000000000000000000C00000060000003000A0020",
      INIT_52 => X"0000A0000016000000B0000004FFFFFFFC005000C00000060000003000000000",
      INIT_53 => X"000000000C00000060000003000A0020000000A000001D000000B80000050000",
      INIT_54 => X"FC005000C0000006000000300000000000000000000000018000000000000000",
      INIT_55 => X"000000A000001D000000B800000500000000A0000016000000B0000004FFFFFF",
      INIT_56 => X"FFFFFBFFFFFFFFFE7FFFFFFFFFDFFFFFFEFFFFFFF3FFFFFF9FFFFFFCFFF20020",
      INIT_57 => X"0000A0000016000000B0000004FFFFFFFC004FFF3FFFFFF9FFFFFFCFFFFFFF7F",
      INIT_58 => X"FEFFFFFFF3FFFFFF9FFFFFFCFFF2002FFFFFFFA000001D000000B80000050000",
      INIT_59 => X"0C004FFF3FFFFFF9FFFFFFCFFFFFFF7FFFFFFBFFFFFFFFFE7FFFFFFFFFDFFFFF",
      INIT_5A => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_5B => X"00000000000000018000000000000000000000000C00000060000003000A002F",
      INIT_5C => X"0000A0000016000000B000000400000004005000C00000060000003000000000",
      INIT_5D => X"000000000C00000060000003000A002FFFFFFFA000001D000000B80000050000",
      INIT_5E => X"04005000C0000006000000300000000000000000000000018000000000000000",
      INIT_5F => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_60 => X"00000000000000018000000000000000000000000C00000060000003000A002F",
      INIT_61 => X"0000A0000016000000B000000400000004005000C00000060000003000000000",
      INIT_62 => X"000000000C00000060000003000A002FFFFFFFA000001D000000B80000050000",
      INIT_63 => X"04005000C0000006000000300000000000000000000000018000000000000000",
      INIT_64 => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_65 => X"00000000000000018000000000000000000000000C00000060000003000A002F",
      INIT_66 => X"0000A0000016000000B000000400000004005000C00000060000003000000000",
      INIT_67 => X"000000000C00000060000003000A002FFFFFFFA000001D000000B80000050000",
      INIT_68 => X"04005000C0000006000000300000000000000000000000018000000000000000",
      INIT_69 => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_6A => X"00000000000000018000000000000000000000000C00000060000003000A002F",
      INIT_6B => X"0000A0000016000000B000000400000004005000C00000060000003000000000",
      INIT_6C => X"000000000C00000060000003000A002FFFFFFFA000001D000000B80000050000",
      INIT_6D => X"04005000C0000006000000300000000000000000000000018000000000000000",
      INIT_6E => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_6F => X"00000000000000018000000000000000000000000C000000600000030002002F",
      INIT_70 => X"0000A0000016000000B000000400000004004000C00000060000003000000000",
      INIT_71 => X"000000000C000000600000030002002FFFFFFFA000001D000000B80000050000",
      INIT_72 => X"04004000C0000006000000300000000000000000000000018000000000000000",
      INIT_73 => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_74 => X"00000000000000018000000000000000000000000C000000600000030002002F",
      INIT_75 => X"0000A0000016000000B000000400000004004000C00000060000003000000000",
      INIT_76 => X"000000000C000000600000030002002FFFFFFFA000001D000000B80000050000",
      INIT_77 => X"04004000C0000006000000300000000000000000000000018000000000000000",
      INIT_78 => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_79 => X"00000000000000018000000000000000000000000C000000600000030002002F",
      INIT_7A => X"0000A0000016000000B000000400000004004000C00000060000003000000000",
      INIT_7B => X"000000000C000000600000030004002FFFFFFFA000001D000000B80000050000",
      INIT_7C => X"04002000C0000006000000300000000000000000000000018000000000000000",
      INIT_7D => X"FFFFFFBFFFFFFDFFFFFFBFFFFFFD00000000A0000016000000B0000004000000",
      INIT_7E => X"00000000000000018000000000000000000000000C000000600000030007FFEF",
      INIT_7F => X"0000BFFFFFF7FFFFFFBFFFFFFC00000007FFE000C00000060000003000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000000C000000600000030000000FFFFFFF80000004000000200000010000",
      INIT_01 => X"0C000000C0000006000000300000000000000000000000018000000000000000",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF00008000000400000030000000000000",
      INIT_03 => X"DE7F7BED6316000180016310111088808889108815819818C1980000000FFFFF",
      INIT_04 => X"FFFF7FFFFFFFFFFFFFFFFFFFFF0000000FFFF00000008F1E1C3870F1ADEDB597",
      INIT_05 => X"9B9199742682681741E800000000000FFFFFFF8000000400000020000001FFFF",
      INIT_06 => X"0C0000000001FFF7E3CFCF3F56DFCBEFAFBFFFFC0A4C800180010A4989D9B919",
      INIT_07 => X"FFFFFFBFFFFFFDFFFFFFFFFFFFFFFFFFFFFF8000000400000020000000000000",
      INIT_08 => X"FFFFFFFC4A44000180000A4009D9B9001B90817816816817416800000017FFEF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFBFFFFFFC00000007FFE8000000FFFFFFFFFFFF7FFFF7FF",
      INIT_0A => X"1B90817416816817416800000014002FFFFFFFA000000D000000B8000005FFFF",
      INIT_0B => X"0C0028000000FFFFFFFFDFFF7FDFF7FFFFBFFFFC0A44800180000A4909D9B900",
      INIT_0C => X"FFFFFFA000001D000000B8000007FFFFFFFFA0000016000000B0000004000000",
      INIT_0D => X"FFBFFFFC0A44800180000A4909D9B9001B90817416816817416800000014002F",
      INIT_0E => X"FFFFE0000016000000B0000004000000040028000000FFFFFFFFDFFF7FDFF7FF",
      INIT_0F => X"1B90817416816817416800000014002FFFFFFFA000001D000000B8000007FFFF",
      INIT_10 => X"040028000000FFFFFFFFDFFF7FDFF7FFFFBFFFFC0A44800180000A4909D9B900",
      INIT_11 => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_12 => X"FFBFFFFC0A44800180000A4909D9B9001B90817416816817416800000010002F",
      INIT_13 => X"FFFFE0000016000000B0000004000000040008000000FFFFFFFFDFFF7FDFF7FF",
      INIT_14 => X"1B90817416816817416800000000002FFFFFFFA000001D000000B8000007FFFF",
      INIT_15 => X"040008000000FFFFFFFFDFFF7FDFF7FFFFBFFFFC0A44800180000A4909D9B900",
      INIT_16 => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_17 => X"FFBFFFFC0A44800180000A4909D9B9001B90817416816817416800000000002F",
      INIT_18 => X"FFFFE0000016000000B0000004000000040000000000FFFFFFFFDFFF7FDFF7FF",
      INIT_19 => X"1B90817416816817416800000000002FFFFFFFA000001D000000B8000007FFFF",
      INIT_1A => X"040000000000FFFFFFFFDFFF7FDFF7FFFFBFFFFC0A44800180000A4909D9B900",
      INIT_1B => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_1C => X"FFBFFFFC0A44800180000A4909D9B9001B90817416816817416800000008002F",
      INIT_1D => X"FFFFE0000016000000B0000004000000040010000000FFFFFFFFDFFF7FDFF7FF",
      INIT_1E => X"1B90817416816817416800000008002FFFFFFFA000001D000000B8000007FFFF",
      INIT_1F => X"040010000000FFFFFFFFDFFF7FDFF7FFFFBFFFFC0A44800180000A4909D9B900",
      INIT_20 => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_21 => X"FFBFFFFC0A44800180000A4909D9B9001B90817416816817416800000008002F",
      INIT_22 => X"FFFFE0000016000000B0000004000000040010000000FFFFFFFFDFFF7FDFF7FF",
      INIT_23 => X"1B90817416816817416800000028002FFFFFFFA000001D000000B8000007FFFF",
      INIT_24 => X"040014000000FFFFFFFFDFFF7FDFF7FFFFBFFFFC0A44800180000A4909D9B900",
      INIT_25 => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_26 => X"FFBFFFFC0A44800180000A4909D9B9001B90817416816817416800000028002F",
      INIT_27 => X"FFFFE0000016000000B0000004000000040014000000FFFFFFFFDFFF7FDFF7FF",
      INIT_28 => X"1B90817416816817416800000028002FFFFFFFA000001D000000B8000007FFFF",
      INIT_29 => X"040014000000FFFFFFFFDFFF7FDFF7FFFFBFFFFC0A44800180000A4909D9B900",
      INIT_2A => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_2B => X"FFBFFFFC0A44800180000A4909D9B9001B90817416816817416800000008002F",
      INIT_2C => X"FFFFE0000016000000B0000004000000040010000000FFFFFFFFDFFF7FDFF7FF",
      INIT_2D => X"1B90817416816817416800000010002FFFFFFFA000001D000000B8000007FFFF",
      INIT_2E => X"040010000000FFFFFFFFDFFF7FDFF7FFFFBFFFFC0A44800180000A4909D9B900",
      INIT_2F => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_30 => X"FFBFFFFC0A44800180000A4909D9B9001B90817416816817416800000010002F",
      INIT_31 => X"FFFFE0000016000000B0000004000000040008000000FFFFFFFFDFFF7FDFF7FF",
      INIT_32 => X"1B90817416816817416800000010002FFFFFFFA000001D000000B8000007FFFF",
      INIT_33 => X"040008000000FFFFFFFFDFFF7FDFF7FFFFBFFFFC0A44800180000A4909D9B900",
      INIT_34 => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_35 => X"FFBFFFFC0A44800180000A4909D9B9001B90817416816817416800000050002F",
      INIT_36 => X"FFFFE0000016000000B000000400000004000A000000FFFFFFFFDFFF7FDFF7FF",
      INIT_37 => X"1B90817416816817416800000050002FFFFFFFA000001D000000B8000007FFFF",
      INIT_38 => X"04000A000000FFFFFFFFDFFF7FDFF7FFFFBFFFFC0A44800180000A4909D9B900",
      INIT_39 => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_3A => X"FFBFFFFC0A44800180000A4909D9B9001B90817416816817416800000040002F",
      INIT_3B => X"FFFFE0000016000000B0000004000000040002000000FFFFFFFFDFFF7FDFF7FF",
      INIT_3C => X"1B90817416816817416800000000002FFFFFFFA000001D000000B8000007FFFF",
      INIT_3D => X"040000000000FFFFFFFFDFFF7FDFF7FFFFBFFFFC0A44800180000A4909D9B900",
      INIT_3E => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_3F => X"FFBFFFFC0A44800180000A4909D9B9001B90817416816817416800000000002F",
      INIT_40 => X"FFFFE0000016000000B0000004000000040000000000FFFFFFFFDFFF7FDFF7FF",
      INIT_41 => X"1B90817416816817416800000020002FFFFFFFA000001D000000B8000007FFFF",
      INIT_42 => X"040004000000FFFFFFFFDFFF7FDFF7FFFFBFFFFC0A44800180000A4909D9B900",
      INIT_43 => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_44 => X"FFBFFFFC0A44800180000A4909D9B9001B908174168168174168000000A0002F",
      INIT_45 => X"FFFFE0000016000000B0000004000000040005000000FFFFFFFFDFFF7FDFF7FF",
      INIT_46 => X"1B908174168168174168000000A0002FFFFFFFA000001D000000B8000007FFFF",
      INIT_47 => X"040005000000FFFFFFFFDFFF7FDFF7FFFFBFFFFC0A44800180000A4909D9B900",
      INIT_48 => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_49 => X"FFBFFFFC0A44800180000A4909D9B9001B90817416816817416800000020002F",
      INIT_4A => X"FFFFE0000016000000B0000004000000040004000000FFFFFFFFDFFF7FDFF7FF",
      INIT_4B => X"1B90817416816817416800000060002FFFFFFFA000001D000000B8000007FFFF",
      INIT_4C => X"040004000000FFFFFFFFDFFF7FDFF7FFFFBFFFFC0A44800180000A4909D9B900",
      INIT_4D => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_4E => X"FFBFFFFC0A44800180000A4909D9B9001B90817416816817416800000040002F",
      INIT_4F => X"FFFFE0000016000000B0000004000000040002000000FFFFFFFFDFFF7FDFF7FF",
      INIT_50 => X"1B90817416816817416800000140002FFFFFFFA000001D000000B8000007FFFF",
      INIT_51 => X"040002800000FFFFFFFFDFFF7FDFF7FFFFBFFFFC0A44800180000A4909D9B900",
      INIT_52 => X"FFFFFFA000000D00000038000005FFFFFFFFE0000016000000B0000004000000",
      INIT_53 => X"FFBFFFFC0A44800180000A4909D9B9001B90817416816817416800000140002F",
      INIT_54 => X"FFFFA0000014000000B0000004000000040002800000FFFFFFFFDFFF7FDFF7FF",
      INIT_55 => X"1B9081741681681741680000017FFFEFFFFFFFBFFFFFFDFFFFFFBFFFFFFFFFFF",
      INIT_56 => X"07FFFE800000FFFFFFFFDFFF7FDFF7FFFFBFFFFC0A44800180000A4909D9B900",
      INIT_57 => X"FFFFFF8000000400000020000001FFFFFFFFFFFFFFF7FFFFFFBFFFFFFC000000",
      INIT_58 => X"FFBFFFFC0A44400180000A4909D9B9001B90817416816817416800000000000F",
      INIT_59 => X"FFFF80000004000000200000000000000C0000000000FFFFFFFFDFFF7FDFF7FF",
      INIT_5A => X"1B908174168168174168000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF",
      INIT_5B => X"0FFFFF800000FFFFFFFFDFFF7FDFF7FFFFBFFFFC0A4435FFFFFC0A4909D9B900",
      INIT_5C => X"FFFFFFBFFFFFFFFFFFFFFFFFFFFD0000FFFF7FFFFFFFFFFFFFFFFFFFFF000000",
      INIT_5D => X"FFBFFFFC0A44A04A44A00A4909D9B9001B908174168168174168000002FFFFEF",
      INIT_5E => X"0000BFFFFFFFFFFFFFBFFFFFFC00000007FFFF400000FFFFFFFFDFFF7FDFF7FF",
      INIT_5F => X"1B908174168168174168000002FFFFEFFFFFFFBFFFFFFDFFFFFFBFFFFFFD0000",
      INIT_60 => X"05FFFF400000FFFFFFFFDFFF7FDFF7FFFFBFFFFC0A44A44A44A40A4909D9B900",
      INIT_61 => X"FFFFFFA000001D000000B800000500000000BFFFFFF7FFFFFFBFFFFFFC000000",
      INIT_62 => X"FFBFFFFC0A44A44A4CA40A4909D9B9001B90817416816817416800000080002F",
      INIT_63 => X"0000A0000016000000B0000004000000040001000000FFFFFFFFDFFF7FDFF7FF",
      INIT_64 => X"1B90817416816817416800000100002FFFFFFFA000001D000000B80000050000",
      INIT_65 => X"040000800000FFFFFFFFDFFF7FDFF7FFFFBFFFFC0A44A44A4CA40A4909D9B900",
      INIT_66 => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_67 => X"FFBFFFFC0A44A44A4CA40A4909D9B9001B90817416816817416800000500002F",
      INIT_68 => X"0000A0000016000000B0000004000000040000A00000FFFFFFFFDFFF7FDFF7FF",
      INIT_69 => X"1B90817416816817416800000500002FFFFFFFA000001D000000B80000050000",
      INIT_6A => X"040000A00000FFFFFFFFDFFF7FDFF7FFFFBFFFFC0A44A44A4CA40A4909D9B900",
      INIT_6B => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_6C => X"FFBFFFFC0A44A44A4CA40A4909D9B9001B90817416816817416800000000002F",
      INIT_6D => X"0000A0000016000000B0000004000000040000000000FFFFFFFFDFFF7FDFF7FF",
      INIT_6E => X"1B90817416816817416800000200002FFFFFFFA000001D000000B80000050000",
      INIT_6F => X"040000400000FFFFFFFFDFFF7FDFF7FFFFBFFFFC0A44A44A4CA40A4909D9B900",
      INIT_70 => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_71 => X"FFBFFFFC0A44A44A4CA40A4909D9B9001B90817416816817416800000200002F",
      INIT_72 => X"0000A0000016000000B0000004000000040000400000FFFFFFFFDFFF7FDFF7FF",
      INIT_73 => X"1B90817416816817416800000A00002FFFFFFFA000001D000000B80000050000",
      INIT_74 => X"040000500000FFFFFFFFDFFF7FDFF7FFFFBFFFFC0A44A44A4CA40A4909D9B900",
      INIT_75 => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_76 => X"FFBFFFFC0A44A44A4CA40A4909D9B9001B90817416816817416800000200002F",
      INIT_77 => X"0000A0000016000000B0000004000000040000400000FFFFFFFFDFFF7FDFF7FF",
      INIT_78 => X"1B90817416816817416800000400002FFFFFFFA000001D000000B80000050000",
      INIT_79 => X"040000200000FFFFFFFFDFFF7FDFF7FFFFBFFFFC0A44A44A4CA40A4909D9B900",
      INIT_7A => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_7B => X"FFBFFFFC0A44A44A4CA40A4909D9B9001B90817416816817416800001400002F",
      INIT_7C => X"0000A0000016000000B0000004000000040000280000FFFFFFFFDFFF7FDFF7FF",
      INIT_7D => X"1B90817416816817416800001400002FFFFFFFA000001D000000B80000050000",
      INIT_7E => X"040000280000FFFFFFFFDFFF7FDFF7FFFFBFFFFC0A44A44A4CA40A4909D9B900",
      INIT_7F => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized14\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized14\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized14\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized14\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFBFFFFC0A44A44A4CA40A4909D9B9001B90817416816817416800000000002F",
      INIT_01 => X"0000A0000016000000B0000004000000040000000000FFFFFFFFDFFF7FDFF7FF",
      INIT_02 => X"1B90817416816817416800000800002FFFFFFFA000001D000000B80000050000",
      INIT_03 => X"040000100000FFFFFFFFDFFF7FDFF7FFFFBFFFFC0A44A44A4CA40A4909D9B900",
      INIT_04 => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_05 => X"FFBFFFFC0A44A44A4CA40A4909D9B9001B90817416816817416800002800002F",
      INIT_06 => X"0000A0000016000000B0000004000000040000140000FFFFFFFFDFFF7FDFF7FF",
      INIT_07 => X"1B90817416816817416800000800002FFFFFFFA000001D000000B80000050000",
      INIT_08 => X"040000100000FFFFFFFFDFFF7FDFF7FFFFBFFFFC0A44A44A4CA40A4909D9B900",
      INIT_09 => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_0A => X"FFBFFFFC0A44A44A4CA40A4909D9B9001B90817416816817416800001000002F",
      INIT_0B => X"0000A0000016000000B0000004000000040000080000FFFFFFFFDFFF7FDFF7FF",
      INIT_0C => X"1B90817416816817416800005000002FFFFFFFA000001D000000B80000050000",
      INIT_0D => X"0400000A0000FFFFFFFFDFFF7FDFF7FFFFBFFFFC0A44A44A4CA40A4909D9B900",
      INIT_0E => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_0F => X"FFBFFFFC0A44A44A4CA40A4909D9B9001B90817416816817416800000000002F",
      INIT_10 => X"0000A0000016000000B0000004000000040000020000FFFFFFFFDFFF7FDFF7FF",
      INIT_11 => X"1B90817416816817416800002000002FFFFFFFA000001D000000B80000050000",
      INIT_12 => X"040000040000FFFFFFFFDFFF7FDFF7FFFFBFFFFC0A44A44A4CA40A4909D9B900",
      INIT_13 => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_14 => X"FFBFFFFC0A44A44A4CA40A4909D9B9001B9081741681681741680000A000002F",
      INIT_15 => X"0000A0000016000000B0000004000000040000050000FFFFFFFFDFFF7FDFF7FF",
      INIT_16 => X"1B90817416816817416800002000002FFFFFFFA000001D000000B80000050000",
      INIT_17 => X"040000050000FFFFFFFFDFFF7FDFF7FFFFBFFFFC0A44A44A4CA40A4909D9B900",
      INIT_18 => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_19 => X"FFBFFFFC0A44A44A4CA40A4909D9B9001B90817416816817416800004000002F",
      INIT_1A => X"0000A0000016000000B0000004000000040000020000FFFFFFFFDFFF7FDFF7FF",
      INIT_1B => X"1B90817416816817416800014000002FFFFFFFA000001D000000B80000050000",
      INIT_1C => X"040000028000FFFFFFFFDFFF7FDFF7FFFFBFFFFC0A44A44A4CA40A4909D9B900",
      INIT_1D => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_1E => X"FFBFFFFC0A44A44A4CA40A4909D9B9001B90817416816817416800014000002F",
      INIT_1F => X"0000A0000016000000B0000004000000040000028000FFFFFFFFDFFF7FDFF7FF",
      INIT_20 => X"1B90817416816817416800008000002FFFFFFFA000001D000000B80000050000",
      INIT_21 => X"040000010000FFFFFFFFDFFF7FDFF7FFFFBFFFFC0A44A44A4CA40A4909D9B900",
      INIT_22 => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_23 => X"FFBFFFFC0A44A44A4CA40A4909D9B9001B90817416816817416800028000002F",
      INIT_24 => X"0000A0000016000000B0000004000000040000014000FFFFFFFFDFFF7FDFF7FF",
      INIT_25 => X"1B90817416816817416800008000002FFFFFFFA000001D000000B80000050000",
      INIT_26 => X"040000010000FFFFFFFFDFFF7FDFF7FFFFBFFFFC0A44A44A4CA40A4909D9B900",
      INIT_27 => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_28 => X"FFBFFFFC0A44A44A4CA40A4909D9B9001B90817416816817416800028000002F",
      INIT_29 => X"0000A0000016000000B0000004000000040000014000FFFFFFFFDFFF7FDFF7FF",
      INIT_2A => X"1B90817416816817416800068000002FFFFFFFA000000C000000200000050000",
      INIT_2B => X"0C0000016000FFFFFFFFDFFF7FDFF7FFFFBFFFFC0A44A44A4CA40A4909D9B900",
      INIT_2C => X"FFFFFFBFFFFFFFFFFFFFFFFFFFFD00000000A000000400000030000004000000",
      INIT_2D => X"FFBFFFFC0A44A44A4CA40A4909D9B9081B9081741681681741680004FFFFFFEF",
      INIT_2E => X"0000BFFFFFFFFFFFFFFFFFFFFE00000007FFFFFF2000FFFFFFFFDFFF7FDFF7FF",
      INIT_2F => X"1B909974168168174168000A0000000FFFFFFF80000004000000200000010000",
      INIT_30 => X"08000000C000AFDFBFFEFFFFEDEFF7FFDFFFFFEC4A44A44A44A40A4989D9B919",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00008000000400000020000000000000",
      INIT_32 => X"0000000094A14A94FFFFFFFFFFFFFFD9911998F00F00E00000000007FFFFFFFF",
      INIT_33 => X"7FFFFFFFFFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFF8000000000000",
      INIT_34 => X"000000000000000000000004FFFFFFEFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"07FFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFC0",
      INIT_36 => X"FFFFFFA000000C00000020000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000",
      INIT_37 => X"FC00000000000000FFFFFFFFFFFFFFC00000000000000000000000148000002F",
      INIT_38 => X"FFFF80000004000000300000040000000C0000012FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"0000000000000000000000048000002FFFFFFFA000001D000000B8000007FFFF",
      INIT_3A => X"040000013FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFC0",
      INIT_3B => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_3C => X"FC00000000000000FFFFFFFFFFFFFFC000000000000000000000000C8000002F",
      INIT_3D => X"FFFFE0000016000000B00000040000000400000137FFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"00000000000000000000000C8000002FFFFFFFA000001D000000B8000007FFFF",
      INIT_3F => X"040000012FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFC0",
      INIT_40 => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_41 => X"FC00000000000000FFFFFFFFFFFFFFC00000000000000000000000148000002F",
      INIT_42 => X"FFFFE0000016000000B0000004000000040000012BFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"0000000000000000000000548000002FFFFFFFA000001D000000B8000007FFFF",
      INIT_44 => X"040000012FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFC0",
      INIT_45 => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_46 => X"FC00000000000000FFFFFFFFFFFFFFC00000000000000000000000248000002F",
      INIT_47 => X"FFFFE0000016000000B00000040000000400000125FFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"0000000000000000000000A48000002FFFFFFFA000001D000000B8000007FFFF",
      INIT_49 => X"0400000125FFFFFFFFFFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFC0",
      INIT_4A => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_4B => X"FC00000000000000FFFFFFFFFFFFFFC00000000000000000000000248000002F",
      INIT_4C => X"FFFFE0000016000000B00000040000000400000123FFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"0000000000000000000000448000002FFFFFFFA000001D000000B8000007FFFF",
      INIT_4E => X"0400000122FFFFFFFFFFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFC0",
      INIT_4F => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_50 => X"FC00000000000000FFFFFFFFFFFFFFC00000000000000000000000448000002F",
      INIT_51 => X"FFFFE0000016000000B00000040000000400000121FFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"0000000000000000000000848000002FFFFFFFA000001D000000B8000007FFFF",
      INIT_53 => X"04000001217FFFFFFFFFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFC0",
      INIT_54 => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_55 => X"FC00000000000000FFFFFFFFFFFFFFC00000000000000000000002848000002F",
      INIT_56 => X"FFFFE0000016000000B00000040000000400000120FFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"0000000000000000000001048000002FFFFFFFA000001D000000B8000007FFFF",
      INIT_58 => X"0400000120BFFFFFFFFFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFC0",
      INIT_59 => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_5A => X"FC00000000000000FFFFFFFFFFFFFFC00000000000000000000005048000002F",
      INIT_5B => X"FFFFE0000016000000B000000400000004000001207FFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"0000000000000000000002048000002FFFFFFFA000001D000000B8000007FFFF",
      INIT_5D => X"04000001205FFFFFFFFFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFC0",
      INIT_5E => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_5F => X"FC00000000000000FFFFFFFFFFFFFFC0000000000000000000000A048000002F",
      INIT_60 => X"FFFFE0000016000000B000000400000004000001207FFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"0000000000000000000004048000002FFFFFFFA000001D000000B8000007FFFF",
      INIT_62 => X"04000001202FFFFFFFFFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFC0",
      INIT_63 => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_64 => X"FC00000000000000FFFFFFFFFFFFFFC00000000000000000000014048000002F",
      INIT_65 => X"FFFFE0000016000000B000000400000004000001203FFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"0000000000000000000008048000002FFFFFFFA000001D000000B8000007FFFF",
      INIT_67 => X"040000012017FFFFFFFFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFC0",
      INIT_68 => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_69 => X"FC00000000000000FFFFFFFFFFFFFFC00000000000000000000028048000002F",
      INIT_6A => X"FFFFE0000016000000B000000400000004000001201FFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"0000000000000000000010048000002FFFFFFFA000001D000000B8000007FFFF",
      INIT_6C => X"04000001200BFFFFFFFFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFC0",
      INIT_6D => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_6E => X"FC00000000000000FFFFFFFFFFFFFFC00000000000000000000010048000002F",
      INIT_6F => X"FFFFE0000016000000B0000004000000040000012007FFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"0000000000000000000020048000002FFFFFFFA000001D000000B8000007FFFF",
      INIT_71 => X"040000012005FFFFFFFFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFC0",
      INIT_72 => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_73 => X"FC00000000000000FFFFFFFFFFFFFFC00000000000000000000020048000002F",
      INIT_74 => X"FFFFE0000016000000B0000004000000040000012003FFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000140048000002FFFFFFFA000001D000000B8000007FFFF",
      INIT_76 => X"040000012002FFFFFFFFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFC0",
      INIT_77 => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_78 => X"FC00000000000000FFFFFFFFFFFFFFC00000000000000000000040048000002F",
      INIT_79 => X"FFFFE0000016000000B0000004000000040000012001FFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"0000000000000000000280048000002FFFFFFFA000001D000000B8000007FFFF",
      INIT_7B => X"0400000120017FFFFFFFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFC0",
      INIT_7C => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_7D => X"FC00000000000000FFFFFFFFFFFFFFC00000000000000000000180048000002F",
      INIT_7E => X"FFFFE0000016000000B0000004000000040000012000BFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"0000000000000000000500048000002FFFFFFFA000001D000000B8000007FFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"040000012000FFFFFFFFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFC0",
      INIT_01 => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_02 => X"FC00000000000000FFFFFFFFFFFFFFC00000000000000000000200048000002F",
      INIT_03 => X"FFFFE0000016000000B00000040000000400000120005FFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"00000000000000000007FFFCFFFFFFEFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"07FFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFC0",
      INIT_06 => X"FFFFFF8000000400000020000001FFFFFFFFFFFFFFFFFFFFFFBFFFFFFC000000",
      INIT_07 => X"FC00000000000000FFFFFFFFFFFFFFC00000000000000000001800030000001F",
      INIT_08 => X"FFFF800000040000002000000000000008000000C0000FFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"000003FFFFFFE000001FFFFE0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001",
      INIT_0A => X"00000000FFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000",
      INIT_0B => X"FFFFFFBFFFFFFFFFFFFFFFFFFFFD00008000FFFFFFFFFFFFFFFFFFFFFF000000",
      INIT_0C => X"00000000000000000000000000000000000001FFFFFFFFFFFFFFFFFDFFFFFFFF",
      INIT_0D => X"0000BFFFFFFFFFFFFFBFFFFFFC0000000FFFFFFEBFFFFFFFFFFFFFFFFFC00000",
      INIT_0E => X"000003FFFFFFFFFFFFD00005FFFFFFFFFFFFFFA000001D000000B80000050000",
      INIT_0F => X"0FFFFFFF20000BFFFFFFFFFFFFC0000000000000000000000000000000000000",
      INIT_10 => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_11 => X"00000000000000000000000000000000000003FFFFFFFFFFFFE00005FFFFFFFF",
      INIT_12 => X"0000A0000016000000B00000040000000FFFFFFF200007FFFFFFFFFFFFC00000",
      INIT_13 => X"000003FFFFFFFFFFFFA00005FFFFFFFFFFFFFFA000001D000000B80000050000",
      INIT_14 => X"0FFFFFFF200005FFFFFFFFFFFFC0000000000000000000000000000000000000",
      INIT_15 => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_16 => X"00000000000000000000000000000000000003FFFFFFFFFFFF400005FFFFFFFF",
      INIT_17 => X"0000A0000016000000B00000040000000FFFFFFF200002FFFFFFFFFFFFC00000",
      INIT_18 => X"000003FFFFFFFFFFFF800005FFFFFFFFFFFFFFA000001D000000B80000050000",
      INIT_19 => X"0FFFFFFF200001FFFFFFFFFFFFC0000000000000000000000000000000000000",
      INIT_1A => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_1B => X"00000000000000000000000000000000000003FFFFFFFFFFFE800005FFFFFFFF",
      INIT_1C => X"0000A0000016000000B00000040000000FFFFFFF2000017FFFFFFFFFFFC00000",
      INIT_1D => X"000003FFFFFFFFFFFD000005FFFFFFFFFFFFFFA000001D000000B80000050000",
      INIT_1E => X"0FFFFFFF200000BFFFFFFFFFFFC0000000000000000000000000000000000000",
      INIT_1F => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_20 => X"00000000000000000000000000000000000003FFFFFFFFFFFE000005FFFFFFFF",
      INIT_21 => X"0000A0000016000000B00000040000000FFFFFFF2000007FFFFFFFFFFFC00000",
      INIT_22 => X"000003FFFFFFFFFFFA000005FFFFFFFFFFFFFFA000001D000000B80000050000",
      INIT_23 => X"0FFFFFFF2000005FFFFFFFFFFFC0000000000000000000000000000000000000",
      INIT_24 => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_25 => X"00000000000000000000000000000000000003FFFFFFFFFFF4000005FFFFFFFF",
      INIT_26 => X"0000A0000016000000B00000040000000FFFFFFF2000002FFFFFFFFFFFC00000",
      INIT_27 => X"000003FFFFFFFFFFF8000005FFFFFFFFFFFFFFA000001D000000B80000050000",
      INIT_28 => X"0FFFFFFF2000001FFFFFFFFFFFC0000000000000000000000000000000000000",
      INIT_29 => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_2A => X"00000000000000000000000000000000000003FFFFFFFFFFF8000005FFFFFFFF",
      INIT_2B => X"0000A0000016000000B00000040000000FFFFFFF2000001FFFFFFFFFFFC00000",
      INIT_2C => X"000003FFFFFFFFFFD0000005FFFFFFFFFFFFFFA000001D000000B80000050000",
      INIT_2D => X"0FFFFFFF2000000BFFFFFFFFFFC0000000000000000000000000000000000000",
      INIT_2E => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_2F => X"00000000000000000000000000000000000003FFFFFFFFFFD0000005FFFFFFFF",
      INIT_30 => X"0000A0000016000000B00000040000000FFFFFFF2000000BFFFFFFFFFFC00000",
      INIT_31 => X"000003FFFFFFFFFF10000005FFFFFFFFFFFFFFA000001D000000B80000050000",
      INIT_32 => X"0FFFFFFF20000009FFFFFFFFFFC0000000000000000000000000000000000000",
      INIT_33 => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_34 => X"00000000000000000000000000000000000003FFFFFFFFFF90000005FFFFFFFF",
      INIT_35 => X"0000A0000016000000B00000040000000FFFFFFF20000009FFFFFFFFFFC00000",
      INIT_36 => X"000003FFFFFFFFFE90000005FFFFFFFFFFFFFFA000001D000000B80000050000",
      INIT_37 => X"0FFFFFFF200000097FFFFFFFFFC0000000000000000000000000000000000000",
      INIT_38 => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_39 => X"00000000000000000000000000000000000003FFFFFFFFFD90000005FFFFFFFF",
      INIT_3A => X"0000A0000016000000B00000040000000FFFFFFF20000009BFFFFFFFFFC00000",
      INIT_3B => X"000003FFFFFFFFFE90000005FFFFFFFFFFFFFFA000001D000000B80000050000",
      INIT_3C => X"0FFFFFFF200000097FFFFFFFFFC0000000000000000000000000000000000000",
      INIT_3D => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_3E => X"00000000000000000000000000000000000003FFFFFFFFFE90000005FFFFFFFF",
      INIT_3F => X"0000A0000016000000B00000040000000FFFFFFF200000097FFFFFFFFFC00000",
      INIT_40 => X"000003FFFFFFFFF490000005FFFFFFFFFFFFFFA000001D000000B80000050000",
      INIT_41 => X"0FFFFFFF200000092FFFFFFFFFC0000000000000000000000000000000000000",
      INIT_42 => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_43 => X"00000000000000000000000000000000000003FFFFFFFFE890000005FFFFFFFF",
      INIT_44 => X"0000A0000016000000B00000040000000FFFFFFF2000000917FFFFFFFFC00000",
      INIT_45 => X"000003FFFFFFFFD090000005FFFFFFFFFFFFFFA000001D000000B80000050000",
      INIT_46 => X"0FFFFFFF200000090BFFFFFFFFC0000000000000000000000000000000000000",
      INIT_47 => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_48 => X"00000000000000000000000000000000000003FFFFFFFFA090000005FFFFFFFF",
      INIT_49 => X"0000A0000016000000B00000040000000FFFFFFF2000000905FFFFFFFFC00000",
      INIT_4A => X"000003FFFFFFFFE090000005FFFFFFFFFFFFFFA000001D000000B80000050000",
      INIT_4B => X"0FFFFFFF2000000907FFFFFFFFC0000000000000000000000000000000000000",
      INIT_4C => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_4D => X"00000000000000000000000000000000000003FFFFFFFFC090000005FFFFFFFF",
      INIT_4E => X"0000A0000016000000B00000040000000FFFFFFF2000000903FFFFFFFFC00000",
      INIT_4F => X"000003FFFFFFFF8090000005FFFFFFFFFFFFFFA000001D000000B80000050000",
      INIT_50 => X"0FFFFFFF2000000901FFFFFFFFC0000000000000000000000000000000000000",
      INIT_51 => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_52 => X"00000000000000000000000000000000000003FFFFFFFD0090000005FFFFFFFF",
      INIT_53 => X"0000A0000016000000B00000040000000FFFFFFF2000000900BFFFFFFFC00000",
      INIT_54 => X"000003FFFFFFFA0090000005FFFFFFFFFFFFFFA000001D000000B80000050000",
      INIT_55 => X"0FFFFFFF20000009005FFFFFFFC0000000000000000000000000000000000000",
      INIT_56 => X"FFFFFFA000001D000000B800000500000000A0000016000000B0000004000000",
      INIT_57 => X"00000000000000000000000000000000000003FFFFFFF40090000005FFFFFFFF",
      INIT_58 => X"0000A0000016000000B00000040000000FFFFFFF20000009002FFFFFFFC00000",
      INIT_59 => X"000003FFFFFFE80090000005FFFFFFFFFFFFFFA000000C000000200000050000",
      INIT_5A => X"0FFFFFFF200000090017FFFFFFC0000000000000000000000000000000000000",
      INIT_5B => X"FFFFFFBFFFFFFFFFFFFFFFFFFFFD00000000A000001400000030000004000000",
      INIT_5C => X"00000000000000000000000000000000000001FFFFFFDFFF9FFFFFFDFFFFFFFF",
      INIT_5D => X"0000BFFFFFFFFFFFFFBFFFFFFC0000000FFFFFFF3FFFFFF9FFFBFFFFFFC00000",
      INIT_5E => X"000003FFFFFFC00060000001FFFFFFFFFFFFFFC0000004000000200000030000",
      INIT_5F => X"0FFFFFFF400000060003FFFFFFC0000000000000000000000000000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000C000000400000020000001000000",
      INIT_61 => X"000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF0000000FFFFFFF7FFFFFFFFFFE000000000000",
      INIT_63 => X"000000000001FFFF9FFFFFFDFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"0FFFFFFF3FFFFFF9FFFF80000000000000000000000000000000000000000000",
      INIT_65 => X"FFFFFFA000001D000000B8000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000",
      INIT_66 => X"00000000000000000000000000000000000000000002000090000005FFFFFFFF",
      INIT_67 => X"FFFFA0000016000000B00000040000000FFFFFFF200000090000400000000000",
      INIT_68 => X"000000000005000090000005FFFFFFFFFFFFFFA000001D000000B8000007FFFF",
      INIT_69 => X"0FFFFFFF200000090000A0000000000000000000000000000000000000000000",
      INIT_6A => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_6B => X"0000000000000000000000000000000000000000000A000090000005FFFFFFFF",
      INIT_6C => X"FFFFE0000016000000B00000040000000FFFFFFF200000090000500000000000",
      INIT_6D => X"000000000014000090000005FFFFFFFFFFFFFFA000001D000000B8000007FFFF",
      INIT_6E => X"0FFFFFFF20000009000028000000000000000000000000000000000000000000",
      INIT_6F => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_70 => X"00000000000000000000000000000000000000000028000090000005FFFFFFFF",
      INIT_71 => X"FFFFE0000016000000B00000040000000FFFFFFF200000090000140000000000",
      INIT_72 => X"000000000010000090000005FFFFFFFFFFFFFFA000001D000000B8000007FFFF",
      INIT_73 => X"0FFFFFFF20000009000008000000000000000000000000000000000000000000",
      INIT_74 => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_75 => X"00000000000000000000000000000000000000000020000090000005FFFFFFFF",
      INIT_76 => X"FFFFE0000016000000B00000040000000FFFFFFF200000090000040000000000",
      INIT_77 => X"000000000240000090000005FFFFFFFFFFFFFFA000001D000000B8000007FFFF",
      INIT_78 => X"0FFFFFFF20000009000002400000000000000000000000000000000000000000",
      INIT_79 => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_7A => X"00000000000000000000000000000000000000000480000090000005FFFFFFFF",
      INIT_7B => X"FFFFE0000016000000B00000040000000FFFFFFF200000090000012000000000",
      INIT_7C => X"000000000600000090000005FFFFFFFFFFFFFFA000001D000000B8000007FFFF",
      INIT_7D => X"0FFFFFFF20000009000000700000000000000000000000000000000000000000",
      INIT_7E => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_7F => X"00000000000000000000000000000000000000001200000090000005FFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized15\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized15\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized15\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized15\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFE0000016000000B00000040000000FFFFFFF200000090000006800000000",
      INIT_01 => X"000000002200000090000005FFFFFFFFFFFFFFA000001D000000B8000007FFFF",
      INIT_02 => X"0FFFFFFF20000009000000640000000000000000000000000000000000000000",
      INIT_03 => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_04 => X"00000000000000000000000000000000000000001200000090000005FFFFFFFF",
      INIT_05 => X"FFFFE0000016000000B00000040000000FFFFFFF200000090000006800000000",
      INIT_06 => X"000000013200000090000005FFFFFFFFFFFFFFA000001D000000B8000007FFFF",
      INIT_07 => X"0FFFFFFF200000090000006C8000000000000000000000000000000000000000",
      INIT_08 => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_09 => X"00000000000000000000000000000000000000025200000090000005FFFFFFFF",
      INIT_0A => X"FFFFE0000016000000B00000040000000FFFFFFF200000090000006A40000000",
      INIT_0B => X"000000059200000090000005FFFFFFFFFFFFFFA000001D000000B8000007FFFF",
      INIT_0C => X"0FFFFFFF2000000900000069A000000000000000000000000000000000000000",
      INIT_0D => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_0E => X"00000000000000000000000000000000000000121200000090000005FFFFFFFF",
      INIT_0F => X"FFFFE0000016000000B00000040000000FFFFFFF200000090000006848000000",
      INIT_10 => X"000000241200000090000005FFFFFFFFFFFFFFA000001D000000B8000007FFFF",
      INIT_11 => X"0FFFFFFF20000009000000682400000000000000000000000000000000000000",
      INIT_12 => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_13 => X"00000000000000000000000000000000000000581200000090000005FFFFFFFF",
      INIT_14 => X"FFFFE0000016000000B00000040000000FFFFFFF20000009000000681A000000",
      INIT_15 => X"000001201200000090000005FFFFFFFFFFFFFFA000001D000000B8000007FFFF",
      INIT_16 => X"0FFFFFFF20000009000000680480000000000000000000000000000000000000",
      INIT_17 => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_18 => X"00000000000000000000000000000000000002401200000090000005FFFFFFFF",
      INIT_19 => X"FFFFE0000016000000B00000040000000FFFFFFF200000090000006802400000",
      INIT_1A => X"000009801200000090000005FFFFFFFFFFFFFFA000001D000000B8000007FFFF",
      INIT_1B => X"0FFFFFFF20000009000000680190000000000000000000000000000000000000",
      INIT_1C => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_1D => X"00000000000000000000000000000000000012001200000090000005FFFFFFFF",
      INIT_1E => X"FFFFE0000016000000B00000040000000FFFFFFF200000090000006800480000",
      INIT_1F => X"00004C001200000090000005FFFFFFFFFFFFFFA000001D000000B8000007FFFF",
      INIT_20 => X"0FFFFFFF20000009000000680032000000000000000000000000000000000000",
      INIT_21 => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_22 => X"00000000000000000000000000000000000090001200000090000005FFFFFFFF",
      INIT_23 => X"FFFFE0000016000000B00000040000000FFFFFFF200000090000006800090000",
      INIT_24 => X"000260001200000090000005FFFFFFFFFFFFFFA000001D000000B8000007FFFF",
      INIT_25 => X"0FFFFFFF20000009000000680006400000000000000000000000000000000000",
      INIT_26 => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_27 => X"00000000000000000000000000000000000480001200000090000005FFFFFFFF",
      INIT_28 => X"FFFFE0000016000000B00000040000000FFFFFFF200000090000006800012000",
      INIT_29 => X"001300001200000090000005FFFFFFFFFFFFFFA000001D000000B8000007FFFF",
      INIT_2A => X"0FFFFFFF20000009000000680000C80000000000000000000000000000000000",
      INIT_2B => X"FFFFFFA000001D000000B8000007FFFFFFFFE0000016000000B0000004000000",
      INIT_2C => X"00000000000000000000000000000000004400001200000090000005FFFFFFFF",
      INIT_2D => X"FFFFE0000016000000B00000040000000FFFFFFF200000090000006800002200",
      INIT_2E => X"019800001200000090000005FFFFFFFFFFFFFFA000001D000000B8000007FFFF",
      INIT_2F => X"0FFFFFFF20000009000000680000198000000000000000000000000000000000",
      INIT_30 => X"FFFFFFA000000C00000020000001FFFFFFFFE0000016000000B0000004000000",
      INIT_31 => X"0000000000000000000000000000000006C000001600000090000001FFFFFFFF",
      INIT_32 => X"FFFF80000004000000300000000000000FFFFFFF200000090000006800000360",
      INIT_33 => X"0E7FFFFFF3FFFFFF9FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"0FFFFFFF3FFFFFF9FFFFFFCFFFFFFF7000000000000000000000000000000000",
      INIT_35 => X"000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000",
      INIT_36 => X"000000000000000000000000000000005FBFFFFFFDFFFFFF6FFFFFFFFFFFFFE0",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF0000000FFFFFFF7FFFFFF7FFFFFFFFFFFFFDFA",
      INIT_38 => X"618000000C0000006000000200000010000000C0000004000000200000030000",
      INIT_39 => X"08000000C0000006000000300000018600000000000000000000000000000000",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFD00000000C000000400000020000003000000",
      INIT_3B => X"60000000000000000000000000000006FE7FFFFFF3FFFFFF9FFFFFFCFFFFFFF7",
      INIT_3C => X"0000BFFFFFFFFFFFFFFFFFFFFDFFFFFFE7FFFFFF3FFFFFF9FFFFFFCFFFFFFF7F",
      INIT_3D => X"02C00000160000009000000480000034000001A000000C000000200000010000",
      INIT_3E => X"2C00000120000009000000680000034098000000000000000000000000000019",
      INIT_3F => X"000001A000001D000000B8000005000000008000000400000030000005800000",
      INIT_40 => X"6200000000000000000000000000004602C00000120000009000000480000034",
      INIT_41 => X"0000A0000016000000B00000058000002C000001200000090000006800000340",
      INIT_42 => X"02C00000120000009000000480000034000001A000001D000000B80000050000",
      INIT_43 => X"2C00000120000009000000680000034010C00000000000000000000000000308",
      INIT_44 => X"000001A000001D000000B800000500000000A0000016000000B0000005800000",
      INIT_45 => X"031000000000000000000000000008C002C00000120000009000000480000034",
      INIT_46 => X"0000A0000016000000B00000058000002C000001200000090000006800000340",
      INIT_47 => X"02C00000120000009000000480000034000001A000001D000000B80000050000",
      INIT_48 => X"2C00000120000009000000680000034000C60000000000000000000000006300",
      INIT_49 => X"000001A000001D000000B800000500000000A0000016000000B0000005800000",
      INIT_4A => X"0030C000000000000000000000030C0002C00000120000009000000480000034",
      INIT_4B => X"0000A0000016000000B00000058000002C000001200000090000006800000340",
      INIT_4C => X"02C00000120000009000000480000034000001A000001D000000B80000050000",
      INIT_4D => X"2C00000120000009000000680000034000061000000000000000000000086000",
      INIT_4E => X"000001A000001D000000B800000500000000A0000016000000B0000005800000",
      INIT_4F => X"0000DB00000000000000000000DB000002C00000120000009000000480000034",
      INIT_50 => X"0000A0000016000000B00000058000002C000001200000090000006800000340",
      INIT_51 => X"02C00000120000009000000480000034000001A000001D000000B80000050000",
      INIT_52 => X"2C0000012000000900000068000003400000183000000000000000000C180000",
      INIT_53 => X"000001A000001D000000B800000500000000A0000016000000B0000005800000",
      INIT_54 => X"00001B830000000000000000C0D8000002C00000120000009000000480000034",
      INIT_55 => X"0000A0000016000000B00000058000002C000001200000090000006800000340",
      INIT_56 => X"02C00000120000009000000480000034000001A000001D000000B80000050000",
      INIT_57 => X"2C00000120000009000000680000034000001A70380000000000001C0E580000",
      INIT_58 => X"000001A000001D000000B800000500000000A0000016000000B0000005800000",
      INIT_59 => X"00001A03C0E0000000000703C058000002C00000120000009000000480000034",
      INIT_5A => X"0000A0000016000000B00000058000002C000001200000090000006800000340",
      INIT_5B => X"02C00000120000009000000480000034000001A000001D000000B80000050000",
      INIT_5C => X"2C00000120000009000000680000034000001A003C03B000000DC03C00580000",
      INIT_5D => X"000001A000001D000000B800000500000000A0000016000000B0000005800000",
      INIT_5E => X"00001A0001E0401FFC0207800058000002C00000120000009000000480000034",
      INIT_5F => X"0000A0000016000000B00000058000002C000001200000090000006800000340",
      INIT_60 => X"02C00000120000009000000480000034000001A000001D000000B80000050000",
      INIT_61 => X"2C00000120000009000000680000034000001A000007D000000BE00000580000",
      INIT_62 => X"000001A000001D000000B800000500000000A0000016000000B0000005800000",
      INIT_63 => X"00001A000001D000000B80000058000002C00000120000009000000480000034",
      INIT_64 => X"0000A0000016000000B00000058000002C000001200000090000006800000340",
      INIT_65 => X"02C00000120000009000000480000034000001A000001D000000B80000050000",
      INIT_66 => X"2C00000120000009000000680000034000001A000001D000000B800000580000",
      INIT_67 => X"000001A000001D000000B800000500000000A0000016000000B0000005800000",
      INIT_68 => X"00001A000001D000000B80000058000002C00000120000009000000480000034",
      INIT_69 => X"0000A0000016000000B00000058000002C000001200000090000006800000340",
      INIT_6A => X"02C00000120000009000000480000034000001A000001D000000B80000050000",
      INIT_6B => X"2C00000120000009000000680000034000001A000001D000000B800000580000",
      INIT_6C => X"000001A000001D000000B800000500000000A0000016000000B0000005800000",
      INIT_6D => X"00001A000001D000000B80000058000002C00000120000009000000480000034",
      INIT_6E => X"0000A0000016000000B00000058000002C000001200000090000006800000340",
      INIT_6F => X"02C00000120000009000000480000034000001A000001D000000B80000050000",
      INIT_70 => X"2C00000120000009000000680000034000001A000001D000000B800000580000",
      INIT_71 => X"000001A000001D000000B800000500000000A0000016000000B0000005800000",
      INIT_72 => X"00001A000001D000000B80000058000002C00000120000009000000480000034",
      INIT_73 => X"0000A0000016000000B00000058000002C000001200000090000006800000340",
      INIT_74 => X"02C00000120000009000000480000034000001A000001D000000B80000050000",
      INIT_75 => X"2C00000120000009000000680000034000001A000001D000000B800000580000",
      INIT_76 => X"000001A000001D000000B800000500000000A0000016000000B0000005800000",
      INIT_77 => X"00001A000001D000000B80000058000002C00000120000009000000480000034",
      INIT_78 => X"0000A0000016000000B00000058000002C000001200000090000006800000340",
      INIT_79 => X"02C00000120000009000000480000034000001A000001D000000B80000050000",
      INIT_7A => X"2C00000120000009000000680000034000001A000001D000000B800000580000",
      INIT_7B => X"000001A000001D000000B800000500000000A0000016000000B0000005800000",
      INIT_7C => X"00001A000001D000000B80000058000002C00000120000009000000480000034",
      INIT_7D => X"0000A0000016000000B00000058000002C000001200000090000006800000340",
      INIT_7E => X"02C00000120000009000000480000034000001A000001D000000B80000050000",
      INIT_7F => X"2C00000120000009000000680000034000001A000001D000000B800000580000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized16\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized16\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized16\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized16\ is
  signal ena_array : STD_LOGIC_VECTOR ( 0 to 0 );
  signal enb_array : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00FFFFFFF80000003FFFFFFE0000000FFFFFFF80000003FFFFFFC0000001FFFF",
      INITP_01 => X"F00000007FFFFFFC0000001FFFFFFF00000007FFFFFF80000003FFFFFFE00000",
      INITP_02 => X"FFFFFF80000003FFFFFFC0000001FFFFFFFF80000007FFFFFFC0000001FFFFFF",
      INITP_03 => X"000007FFFFFF80000003FFFFFFE0000000FFFFFFF80000003FFFFFFE0000000F",
      INITP_04 => X"FFFF80000007FFFFFFC0000001FFFFFFF00000007FFFFFFC0000001FFFFFFF00",
      INITP_05 => X"00FFFFFFF80000003FFFFFFE0000000FFFFFFF80000003FFFFFFC0000001FFFF",
      INITP_06 => X"F00000007FFFFFFC0000001FFFFFFF00000007FFFFFF80000003FFFFFFE00000",
      INITP_07 => X"FFFFFF80000003FFFFFFC0000001FFFFFFFF80000007FFFFFFC0000001FFFFFF",
      INITP_08 => X"000007FFFFFF80000003FFFFFFE0000000FFFFFFF80000003FFFFFFE0000000F",
      INITP_09 => X"FFFF80000007FFFFFFC0000001FFFFFFF00000007FFFFFFC0000001FFFFFFF00",
      INITP_0A => X"00FFFFFFF80000003FFFFFFE0000000FFFFFFF80000003FFFFFFC0000001FFFF",
      INITP_0B => X"F00000007FFFFFFC0000001FFFFFFF00000007FFFFFF80000003FFFFFFE00000",
      INITP_0C => X"FFFFFF80000003FFFFFFC0000001FFFFFFFF80000007FFFFFFC0000001FFFFFF",
      INITP_0D => X"000007FFFFFF80000003FFFFFFE0000000FFFFFFF80000003FFFFFFE0000000F",
      INITP_0E => X"FFFF80000007FFFFFFC0000001FFFFFFF00000007FFFFFFC0000001FFFFFFF00",
      INITP_0F => X"00FFFFFFF80000003FFFFFFE0000000FFFFFFF80000003FFFFFFC0000001FFFF",
      INIT_00 => X"00000000000000000000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE00000000000000000000000000",
      INIT_02 => X"000000000000000000000000000000000000000000CCFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5500000000000000",
      INIT_04 => X"00000000000000000000000000000000000000000000000000000088FFFFFFFF",
      INIT_05 => X"0022DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9922",
      INIT_06 => X"FFFFFFFFDD440000000000000000000000000000000000000000000000000000",
      INIT_07 => X"000000000000000077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFAA0000000000000000000000000000000000000000",
      INIT_09 => X"000000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000AAFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF550000000000000000",
      INIT_0D => X"000000000000000000000000000000000000000000000000000066FFFFFFFFFF",
      INIT_0E => X"22BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD2200",
      INIT_0F => X"FFFFFFFF44000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFCC000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55000000000000000000000000000000",
      INIT_14 => X"00000000000000000000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE00000000000000000000000000",
      INIT_16 => X"000000000000000000000000000000000000000000CCFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5500000000000000",
      INIT_18 => X"00000000000000000000000000000000000000000000000000000066FFFFFFFF",
      INIT_19 => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9900",
      INIT_1A => X"FFFFFFFFDD440000000000000000000000000000000000000000000000000000",
      INIT_1B => X"000000000000000077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFAA0000000000000000000000000000000000000000",
      INIT_1D => X"000000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000AAFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF550000000000000000",
      INIT_21 => X"000000000000000000000000000000000000000000000000000066FFFFFFFFFF",
      INIT_22 => X"2299FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_23 => X"FFFFFFFF22000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFCC000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55000000000000000000000000000000",
      INIT_28 => X"00000000000000000000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE00000000000000000000000000",
      INIT_2A => X"000000000000000000000000000000000000000000CCFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5500000000000000",
      INIT_2C => X"00000000000000000000000000000000000000000000000000000066FFFFFFFF",
      INIT_2D => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9900",
      INIT_2E => X"FFFFFFFFDD440000000000000000000000000000000000000000000000000000",
      INIT_2F => X"000000000000000077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFAA0000000000000000000000000000000000000000",
      INIT_31 => X"000000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000AAFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF550000000000000000",
      INIT_35 => X"000000000000000000000000000000000000000000000000000066FFFFFFFFFF",
      INIT_36 => X"2299FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_37 => X"FFFFFFFF44000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFCC000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55000000000000000000000000000000",
      INIT_3C => X"00000000000000000000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE00000000000000000000000000",
      INIT_3E => X"000000000000000000000000000000000000000000CCFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5500000000000000",
      INIT_40 => X"00000000000000000000000000000000000000000000000000000066FFFFFFFF",
      INIT_41 => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9900",
      INIT_42 => X"FFFFFFFFDD440000000000000000000000000000000000000000000000000000",
      INIT_43 => X"000000000000000077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFAA0000000000000000000000000000000000000000",
      INIT_45 => X"000000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000AAFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF550000000000000000",
      INIT_49 => X"000000000000000000000000000000000000000000000000000066FFFFFFFFFF",
      INIT_4A => X"2299FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_4B => X"FFFFFFFF44000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFCC000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55000000000000000000000000000000",
      INIT_50 => X"00000000000000000000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE00000000000000000000000000",
      INIT_52 => X"000000000000000000000000000000000000000000CCFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5500000000000000",
      INIT_54 => X"00000000000000000000000000000000000000000000000000000066FFFFFFFF",
      INIT_55 => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9900",
      INIT_56 => X"FFFFFFFFDD440000000000000000000000000000000000000000000000000000",
      INIT_57 => X"000000000000000077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFAA0000000000000000000000000000000000000000",
      INIT_59 => X"000000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000AAFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF550000000000000000",
      INIT_5D => X"000000000000000000000000000000000000000000000000000066FFFFFFFFFF",
      INIT_5E => X"2299FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_5F => X"FFFFFFFF44000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFCC000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55000000000000000000000000000000",
      INIT_64 => X"00000000000000000000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE00000000000000000000000000",
      INIT_66 => X"000000000000000000000000000000000000000000CCFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5500000000000000",
      INIT_68 => X"00000000000000000000000000000000000000000000000000000066FFFFFFFF",
      INIT_69 => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9900",
      INIT_6A => X"FFFFFFFFDD440000000000000000000000000000000000000000000000000000",
      INIT_6B => X"000000000000000077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFAA0000000000000000000000000000000000000000",
      INIT_6D => X"000000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000AAFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF550000000000000000",
      INIT_71 => X"000000000000000000000000000000000000000000000000000066FFFFFFFFFF",
      INIT_72 => X"2299FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_73 => X"FFFFFFFF44000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFCC000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55000000000000000000000000000000",
      INIT_78 => X"00000000000000000000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE00000000000000000000000000",
      INIT_7A => X"000000000000000000000000000000000000000000CCFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5500000000000000",
      INIT_7C => X"00000000000000000000000000000000000000000000000000000066FFFFFFFF",
      INIT_7D => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9900",
      INIT_7E => X"FFFFFFFFDD440000000000000000000000000000000000000000000000000000",
      INIT_7F => X"000000000000000077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized17\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized17\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized17\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized17\ is
  signal ena_array : STD_LOGIC_VECTOR ( 1 to 1 );
  signal enb_array : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"F00000007FFFFFFC0000001FFFFFFF00000007FFFFFF80000003FFFFFFE00000",
      INITP_01 => X"FFFFFF80000003FFFFFFC0000001FFFFFFFF80000007FFFFFFC0000001FFFFFF",
      INITP_02 => X"000007FFFFFF80000003FFFFFFE0000000FFFFFFF80000003FFFFFFE0000000F",
      INITP_03 => X"FFFF80000007FFFFFFC0000001FFFFFFF00000007FFFFFFC0000001FFFFFFF00",
      INITP_04 => X"00FFFFFFF80000003FFFFFFE0000000FFFFFFF80000003FFFFFFC0000001FFFF",
      INITP_05 => X"F00000007FFFFFFC0000001FFFFFFF00000007FFFFFF80000003FFFFFFE00000",
      INITP_06 => X"FFFFFF80000003FFFFFFC0000001FFFFFFFF80000007FFFFFFC0000001FFFFFF",
      INITP_07 => X"000007FFFFFF80000003FFFFFFE0000000FFFFFFF80000003FFFFFFE0000000F",
      INITP_08 => X"FFFF80000007FFFFFFC0000001FFFFFFF00000007FFFFFFC0000001FFFFFFF00",
      INITP_09 => X"00FFFFFFF80000003FFFFFFE0000000FFFFFFF80000003FFFFFFC0000001FFFF",
      INITP_0A => X"F00000007FFFFFFC0000001FFFFFFF00000007FFFFFF80000003FFFFFFE00000",
      INITP_0B => X"FFFFFF80000003FFFFFFC0000001FFFFFFFF80000007FFFFFFC0000001FFFFFF",
      INITP_0C => X"000007FFFFFF80000003FFFFFFE0000000FFFFFFF80000003FFFFFFE0000000F",
      INITP_0D => X"FFFF80000007FFFFFFC0000001FFFFFFF00000007FFFFFFC0000001FFFFFFF00",
      INITP_0E => X"00FFFFFFF80000003FFFFFFE0000000FFFFFFF80000003FFFFFFC0000001FFFF",
      INITP_0F => X"F00000007FFFFFFC0000001FFFFFFF00000007FFFFFF80000003FFFFFFE00000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFAA0000000000000000000000000000000000000000",
      INIT_01 => X"000000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000AAFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF550000000000000000",
      INIT_05 => X"000000000000000000000000000000000000000000000000000066FFFFFFFFFF",
      INIT_06 => X"2299FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_07 => X"FFFFFFFF44000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFCC000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55000000000000000000000000000000",
      INIT_0C => X"00000000000000000000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE00000000000000000000000000",
      INIT_0E => X"000000000000000000000000000000000000000000CCFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5500000000000000",
      INIT_10 => X"00000000000000000000000000000000000000000000000000000066FFFFFFFF",
      INIT_11 => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9900",
      INIT_12 => X"FFFFFFFFDD440000000000000000000000000000000000000000000000000000",
      INIT_13 => X"000000000000000077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFAA0000000000000000000000000000000000000000",
      INIT_15 => X"000000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000AAFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF550000000000000000",
      INIT_19 => X"000000000000000000000000000000000000000000000000000066FFFFFFFFFF",
      INIT_1A => X"2299FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_1B => X"FFFFFFFF44000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFCC000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55000000000000000000000000000000",
      INIT_20 => X"00000000000000000000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE00000000000000000000000000",
      INIT_22 => X"000000000000000000000000000000000000000000CCFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5500000000000000",
      INIT_24 => X"00000000000000000000000000000000000000000000000000000066FFFFFFFF",
      INIT_25 => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9900",
      INIT_26 => X"FFFFFFFFDD440000000000000000000000000000000000000000000000000000",
      INIT_27 => X"000000000000000077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFAA0000000000000000000000000000000000000000",
      INIT_29 => X"000000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000AAFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF550000000000000000",
      INIT_2D => X"000000000000000000000000000000000000000000000000000066FFFFFFFFFF",
      INIT_2E => X"2299FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_2F => X"FFFFFFFF44000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFCC000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55000000000000000000000000000000",
      INIT_34 => X"00000000000000000000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE00000000000000000000000000",
      INIT_36 => X"000000000000000000000000000000000000000000CCFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5500000000000000",
      INIT_38 => X"00000000000000000000000000000000000000000000000000000066FFFFFFFF",
      INIT_39 => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9900",
      INIT_3A => X"FFFFFFFFDD440000000000000000000000000000000000000000000000000000",
      INIT_3B => X"000000000000000077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFAA0000000000000000000000000000000000000000",
      INIT_3D => X"000000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000AAFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF550000000000000000",
      INIT_41 => X"000000000000000000000000000000000000000000000000000066FFFFFFFFFF",
      INIT_42 => X"2299FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_43 => X"FFFFFFFF44000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFCC000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55000000000000000000000000000000",
      INIT_48 => X"00000000000000000000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE00000000000000000000000000",
      INIT_4A => X"000000000000000000000000000000000000000000CCFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5500000000000000",
      INIT_4C => X"00000000000000000000000000000000000000000000000000000066FFFFFFFF",
      INIT_4D => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9900",
      INIT_4E => X"FFFFFFFFDD440000000000000000000000000000000000000000000000000000",
      INIT_4F => X"000000000000000077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFAA0000000000000000000000000000000000000000",
      INIT_51 => X"000000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000AAFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF550000000000000000",
      INIT_55 => X"000000000000000000000000000000000000000000000000000066FFFFFFFFFF",
      INIT_56 => X"2299FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_57 => X"FFFFFFFF44000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFCC000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55000000000000000000000000000000",
      INIT_5C => X"00000000000000000000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC00000000000000000000000000",
      INIT_5E => X"000000000000000000000000000000000000000000CCFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5500000000000000",
      INIT_60 => X"00000000000000000000000000000000000000000000000000000066FFFFFFFF",
      INIT_61 => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9900",
      INIT_62 => X"FFFFFFFFDD440000000000000000000000000000000000000000000000000000",
      INIT_63 => X"000000000000000077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFAA0000000000000000000000000000000000000000",
      INIT_65 => X"000000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000AAFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF550000000000000000",
      INIT_69 => X"000000000000000000000000000000000000000000000000000066FFFFFFFFFF",
      INIT_6A => X"2299FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_6B => X"FFFFFFFF22000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFAA000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55000000000000000000000000000000",
      INIT_70 => X"22222222222222222222222222222255FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE22222222222222222222222222",
      INIT_72 => X"222222222222222222222222222222222222222222EEFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7722222222222222",
      INIT_74 => X"22222222222222222222222222222222222222222222222222222266FFFFFFFF",
      INIT_75 => X"2222FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9922",
      INIT_76 => X"FFFFFFFFDD662222222222222222222222222222222222222222222222222222",
      INIT_77 => X"222222222222222299FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFAA2222222222222222222222222222222222222222",
      INIT_79 => X"222222222222222222222222222211FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE2222222222222222222222222222",
      INIT_7B => X"2222222222222222222222222222222222222222AAFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF772222222222222222",
      INIT_7D => X"222222222222222222222222222222222222222222222222222288FFFFFFFFFF",
      INIT_7E => X"44BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2222",
      INIT_7F => X"FFFFFFFF44222222222222222222222222222222222222222222222222222222",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(1),
      ENBWREN => enb_array(1),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized18\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized18\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized18\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized18\ is
  signal ena_array : STD_LOGIC_VECTOR ( 2 to 2 );
  signal enb_array : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFF80000007FFFFFFC0000001FFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FF8000000DFFFFFF60000003FFFFFFD8000000FFFFFFFC0000003FFFFFFE0000",
      INITP_04 => X"1BFFFFFEC0000006FFFFFFF0000001FFFFFFF80000007FFFFFFE0000003FFFFF",
      INITP_05 => X"FFFFFEC0000006FFFFFF60000002000000007FFFFFFC0000003FFFFFFF000000",
      INITP_06 => X"00000DFFFFFE400000067FFFFFB0000001BFFFFFEC0000006FFFFFFB0000001B",
      INITP_07 => X"000040000005FFFFFF600000037FFFFFD8000000DFFFFFF600000037FFFFFD80",
      INITP_08 => X"FDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_09 => X"DBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFB7FFFF",
      INITP_0A => X"FFFFFEDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB7FFFFF",
      INITP_0B => X"FFFFEDFFFFFE6FFFFFF67FFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDB",
      INITP_0C => X"00005FFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBF",
      INITP_0D => X"FDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0E => X"DBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFB7FFFF",
      INITP_0F => X"FFFFFEDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB7FFFFF",
      INIT_00 => X"2222222222222277FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFCC222222222222222222222222222222222222222222",
      INIT_02 => X"2222222222222222222222222211FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55222222222222222222222222222222",
      INIT_04 => X"333333333333333333333333333333CC88888888888888888888888888888888",
      INIT_05 => X"999999999999999999999999999999999999BB11333333333333333333333333",
      INIT_06 => X"3333333333333333333333333333333333333333119999999999999999999999",
      INIT_07 => X"999999999999999999999999999999999999999999999999BB33333333333333",
      INIT_08 => X"33333333333333333333333333333333333333333333333333331199BB999999",
      INIT_09 => X"1155BB999999999999999999999999999999999999999999999999999999BB55",
      INIT_0A => X"99999999BB771133333333333333333333333333333333333333333333333333",
      INIT_0B => X"3333333333333333DD9999999999999999999999999999999999999999999999",
      INIT_0C => X"99999999999999999999BB991133333333333333333333333333333333333333",
      INIT_0D => X"3333333333333333333333333333BB9999999999999999999999999999999999",
      INIT_0E => X"9999999999999999999999999999999999BB3333333333333333333333333333",
      INIT_0F => X"333333333333333333333333333333333333331199BB99999999999999999999",
      INIT_10 => X"9999999999999999999999999999999999999999999999BB3333333333333333",
      INIT_11 => X"333333333333333333333333333333333333333333333333331177BB99999999",
      INIT_12 => X"55BB999999999999999999999999999999999999999999999999999999BB5511",
      INIT_13 => X"999999BB77113333333333333333333333333333333333333333333333333311",
      INIT_14 => X"33333333333333BB999999999999999999999999999999999999999999999999",
      INIT_15 => X"9999999999999999999999113333333333333333333333333333333333333333",
      INIT_16 => X"33333333333333333333333311BB999999999999999999999999999999999999",
      INIT_17 => X"88888888888888888888888888888888CC333333333333333333333333333333",
      INIT_18 => X"1111111111111111111111111111558800000000000000000000000000000000",
      INIT_19 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECCEEBB11111111111111111111111111",
      INIT_1A => X"111111111111111111111111111111111111111111BBEECCEEEEEEEEEEEEEEEE",
      INIT_1B => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECCBB33111111111111",
      INIT_1C => X"1111111111111111111111111111111111111111111111111111EEBB11CCEEEE",
      INIT_1D => X"EE9955CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC7777",
      INIT_1E => X"EEEEEECC5599EE11111111111111111111111111111111111111111111111111",
      INIT_1F => X"111111111111115599CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_20 => X"EEEEEEEEEEEEEEEEEECC11BB1111111111111111111111111111111111111111",
      INIT_21 => X"1111111111111111111111111133BBCCCCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_22 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEECCCCBB1111111111111111111111111111",
      INIT_23 => X"1111111111111111111111111111111111111111BBEECCEEEEEEEEEEEEEEEEEE",
      INIT_24 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC995511111111111111",
      INIT_25 => X"11111111111111111111111111111111111111111111111111119933CCEEEEEE",
      INIT_26 => X"7777CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC5577EE",
      INIT_27 => X"EEEECC3399EE11111111111111111111111111111111111111111111111111EE",
      INIT_28 => X"1111111111113399CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_29 => X"EEEEEEEEEEEEEEEECCEEBB111111111111111111111111111111111111111111",
      INIT_2A => X"11111111111111111111111133BBEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_2B => X"0000000000000000000000000000000088551111111111111111111111111111",
      INIT_2C => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEE33AA00000000000000000000000000000000",
      INIT_2D => X"11111111111111111111111111111111EE11BBEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_2E => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE9911EE1111111111111111",
      INIT_2F => X"1111111111111111111111111111111111111111111111EEBB11EEEEEEEEEEEE",
      INIT_30 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE9933EE1111",
      INIT_31 => X"CC5577EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_32 => X"111111EE5577EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_33 => X"EEEEEEEEEEEEEE3399EE11111111111111111111111111111111111111111111",
      INIT_34 => X"111111111111111111EE1199EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_35 => X"EEEEEEEEEEEEEEEEEEEEEEEEEE11BBEEEE111111111111111111111111111111",
      INIT_36 => X"111111111111111111111111111111EEEEBBEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_37 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE9911EE111111111111111111",
      INIT_38 => X"11111111111111111111111111111111111111111111EE9911EEEEEEEEEEEEEE",
      INIT_39 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE9955EE111111",
      INIT_3A => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_3B => X"1111EE5599CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_3C => X"EEEEEEEEEEEE1199EE1111111111111111111111111111111111111111111111",
      INIT_3D => X"1111111111111111EE11BBEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_3E => X"EEEEEEEEEEEEEEEEEEEEEEEEEEBBEE1111111111111111111111111111111111",
      INIT_3F => X"00000000000000000000000000000000AA33EEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_40 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_41 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_42 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_43 => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_44 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_45 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_46 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_47 => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_48 => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_49 => X"111111111111111111111111EE11BBEEEE111111111111111111111111111111",
      INIT_4A => X"111111111111111111111111111111EEEEBB11EE111111111111111111111111",
      INIT_4B => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_4C => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_4D => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_4E => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_4F => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_50 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_51 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_52 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_53 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_54 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_55 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_56 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_57 => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_58 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_59 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_5A => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_5B => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_5C => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_5D => X"111111111111111111111111EE11BBEEEE111111111111111111111111111111",
      INIT_5E => X"111111111111111111111111111111EEEEBB11EE111111111111111111111111",
      INIT_5F => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_60 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_61 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_62 => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_63 => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_64 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_65 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_66 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_67 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_68 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_69 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_6A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_6B => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_6C => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_6D => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_6E => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_6F => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_70 => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_71 => X"111111111111111111111111EE11BBEEEE111111111111111111111111111111",
      INIT_72 => X"111111111111111111111111111111EEEEBB11EE111111111111111111111111",
      INIT_73 => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_74 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_75 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_76 => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_77 => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_78 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_79 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_7A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_7B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_7C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_7D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_7E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_7F => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(2),
      ENBWREN => enb_array(2),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(2)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized19\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized19\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized19\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized19\ is
  signal ena_array : STD_LOGIC_VECTOR ( 3 to 3 );
  signal enb_array : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFEDFFFFFE6FFFFFF67FFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDB",
      INITP_01 => X"00005FFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBF",
      INITP_02 => X"FDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_03 => X"DBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFB7FFFF",
      INITP_04 => X"FFFFFEDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB7FFFFF",
      INITP_05 => X"FFFFEDFFFFFE6FFFFFF67FFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDB",
      INITP_06 => X"00005FFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBF",
      INITP_07 => X"FDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_08 => X"DBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFB7FFFF",
      INITP_09 => X"FFFFFEDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB7FFFFF",
      INITP_0A => X"FFFFEDFFFFFE6FFFFFF67FFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDB",
      INITP_0B => X"00005FFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBF",
      INITP_0C => X"FDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0D => X"DBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFB7FFFF",
      INITP_0E => X"FFFFFEDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB7FFFFF",
      INITP_0F => X"FFFFEDFFFFFE6FFFFFF67FFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDB",
      INIT_00 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_01 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_02 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_03 => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_04 => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_05 => X"111111111111111111111111EE11BBEEEE111111111111111111111111111111",
      INIT_06 => X"111111111111111111111111111111EEEEBB11EE111111111111111111111111",
      INIT_07 => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_08 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_09 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_0A => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_0B => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_0C => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_0D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_0E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_0F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_10 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_11 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_12 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_13 => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_14 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_15 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_16 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_17 => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_18 => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_19 => X"111111111111111111111111EE11BBEEEE111111111111111111111111111111",
      INIT_1A => X"111111111111111111111111111111EEEEBB11EE111111111111111111111111",
      INIT_1B => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_1C => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_1D => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_1E => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_1F => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_20 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_21 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_22 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_23 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_24 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_25 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_26 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_27 => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_28 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_29 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_2A => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_2B => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_2C => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_2D => X"111111111111111111111111EE11BBEEEE111111111111111111111111111111",
      INIT_2E => X"111111111111111111111111111111EEEEBB11EE111111111111111111111111",
      INIT_2F => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_30 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_31 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_32 => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_33 => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_34 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_35 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_36 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_37 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_38 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_39 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_3A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_3B => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_3C => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_3D => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_3E => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_3F => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_40 => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_41 => X"111111111111111111111111EE11BBEEEE111111111111111111111111111111",
      INIT_42 => X"111111111111111111111111111111EEEEBB11EE111111111111111111111111",
      INIT_43 => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_44 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_45 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_46 => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_47 => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_48 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_49 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_4A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_4B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_4C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_4D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_4E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_4F => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_50 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_51 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_52 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_53 => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_54 => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_55 => X"111111111111111111111111EE11BBEEEE111111111111111111111111111111",
      INIT_56 => X"111111111111111111111111111111EEEEBB11EE111111111111111111111111",
      INIT_57 => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_58 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_59 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_5A => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_5B => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_5C => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_5D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_5E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_5F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_60 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_61 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_62 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_63 => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_64 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_65 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_66 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_67 => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_68 => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_69 => X"111111111111111111111111EE11BBEEEE111111111111111111111111111111",
      INIT_6A => X"111111111111111111111111111111EEEEBB11EE111111111111111111111111",
      INIT_6B => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_6C => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_6D => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_6E => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_6F => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_70 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_71 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_72 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_73 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_74 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_75 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_76 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_77 => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_78 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_79 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_7A => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_7B => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_7C => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_7D => X"111111111111111111111111EE11BBEEEE111111111111111111111111111111",
      INIT_7E => X"111111111111111111111111111111EEEEBB11EE111111111111111111111111",
      INIT_7F => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(3),
      ENBWREN => enb_array(3),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(3)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5104CA2A250E2A61042B0D208D020A398889182030C30C0E031C00003000002F",
      INIT_01 => X"0000E0000016000000B00000050000001C00000C000160D9BFF69DFA6986FEF9",
      INIT_02 => X"8889182030C30C0E031C00003800002FFFFFFE2000001D000000B80000070000",
      INIT_03 => X"1C00001C000160D9BFF69DFA6986FEF95104CA2A250E2A61042B0D208D020A39",
      INIT_04 => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_05 => X"5104CA2A250E2A61042B0D208D020A398889182030C30C0E031C00003800002F",
      INIT_06 => X"0000E0000016000000B00000050000001C00001C000160D9BFF69DFA6986FEF9",
      INIT_07 => X"8889182030C30C0E031C00000800002FFFFFFE2000001D000000B80000070000",
      INIT_08 => X"1C000010000160D9BFF69DFA6986FEF95104CA2A250E2A61042B0D208D020A39",
      INIT_09 => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_0A => X"5104CA2A250E2A61042B0D208D020A398889182030C30C0E031C00007000002F",
      INIT_0B => X"0000E0000016000000B00000050000001C00000E000160D9BFF69DFA6986FEF9",
      INIT_0C => X"8889182030C30C0E031C00007000002FFFFFFE2000001D000000B80000070000",
      INIT_0D => X"1C00000E000160D9BFF69DFA6986FEF95104CA2A250E2A61042B0D208D020A39",
      INIT_0E => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_0F => X"5104CA2A250E2A61042B0D208D020A398889182030C30C0E031C00000000002F",
      INIT_10 => X"0000E0000016000000B00000050000001C000002000160D9BFF69DFA6986FEF9",
      INIT_11 => X"8889182030C30C0E031C00006000002FFFFFFE2000001D000000B80000070000",
      INIT_12 => X"1C000006000160D9BFF69DFA6986FEF95104CA2A250E2A61042B0D208D020A39",
      INIT_13 => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_14 => X"5104CA2A250E2A61042B0D208D020A398889182030C30C0E031C00006000002F",
      INIT_15 => X"0000E0000016000000B00000050000001C000006000160D9BFF69DFA6986FEF9",
      INIT_16 => X"8889182030C30C0E031C00002000002FFFFFFE2000001D000000B80000070000",
      INIT_17 => X"1C000005000160D9BFF69DFA6986FEF95104CA2A250E2A61042B0D208D020A39",
      INIT_18 => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_19 => X"5104CA2A250E2A61042B0D208D020A398889182030C30C0E031C0001C000002F",
      INIT_1A => X"0000E0000016000000B00000050000001C000003800160D9BFF69DFA6986FEF9",
      INIT_1B => X"8889182030C30C0E031C0001C000002FFFFFFE2000001D000000B80000070000",
      INIT_1C => X"1C000003000160D9BFF69DFA6986FEF95104CA2A250E2A61042B0D208D020A39",
      INIT_1D => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_1E => X"5104CA2A250E2A61042B0D208D020A398889182030C30C0E031C00014000002F",
      INIT_1F => X"0000E0000016000000B00000050000001C000002800160D9BFF69DFA6986FEF9",
      INIT_20 => X"8889182030C30C0E031C00038000002FFFFFFE2000001D000000B80000070000",
      INIT_21 => X"1C000001C00160D9BFF69DFA6986FEF95104CA2A250E2A61042B0D208D020A39",
      INIT_22 => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_23 => X"5104CA2A250E2A61042B0D208D020A398889182030C30C0E031C00028000002F",
      INIT_24 => X"0000E0000016000000B00000050000001C000001C00160D9BFF69DFA6986FEF9",
      INIT_25 => X"8889182030C30C0E031C00028000002FFFFFFE2000001D000000B80000070000",
      INIT_26 => X"1C000001400160D9BFF69DFA6986FEF95104CA2A250E2A61042B0D208D020A39",
      INIT_27 => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_28 => X"5104CA2A250E2A61042B0D208D020A398889182030C30C0E031C00028000002F",
      INIT_29 => X"0000E0000016000000B00000050000001C000001600160D9BFF69DFA6986FEF9",
      INIT_2A => X"8899182030C30C0E031C00008000002FFFFFFE6000000C000000200000070000",
      INIT_2B => X"14000001200160D9BFF69DFA6986FEF95104CA2A250E2A61042B0D208D020A39",
      INIT_2C => X"FFFFFF1FFFFFF3FFFFFFFFFFFFF900000000E000000400000030000005000000",
      INIT_2D => X"5100CA2A2D0E2A61042B0F208D820A318889182030C30C0E031C00077FFFFFDF",
      INIT_2E => X"00009FFFFFEFFFFFFF4FFFFFFB0000001BFFFFFE600160D9BFF69DFA6986FEF9",
      INIT_2F => X"898980703FC3FC0303E000058000001FFFFFFE2000000C000000000000060000",
      INIT_30 => X"1C0000013000DF264001201196F9AF47FD443850458A28650C2B8D800D8A1820",
      INIT_31 => X"FFFFFE5FFFFFF7FFFFFFEFFFFFFF000100006000001000000030000005000000",
      INIT_32 => X"D8400001F5B35FB5D8D58CDB9CCF33001B90012C36C368188118000D7FFFFFEF",
      INIT_33 => X"8000FFFFFFFFFFFFFFCFFFFFFE00000013FFFFFE1001FFFFF7C070E1ADEDB596",
      INIT_34 => X"66666707E0FE00000000001B7FFFFFDFFFFFFF1FFFFFF3FFFFFFDFFFFFFAFFFF",
      INIT_35 => X"1BFFFFFE7FFFFFFFFFF3FFFFFFFFFFFFFBFFFFFF6B5EB5EB0000000000801126",
      INIT_36 => X"FFFFFE6000000C00000020000000FFFFFFFF5FFFFFEBFFFFFF4FFFFFFB000000",
      INIT_37 => X"03FFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFE0000000001E8000002F",
      INIT_38 => X"FFFF000000040000003000000500000014000001EFFFFFFFFFF0000000000000",
      INIT_39 => X"FFFFFFFFFFFFE000000000168000002FFFFFFE2000001D000000B8000006FFFF",
      INIT_3A => X"1C00000177FFFFFFFFF000000000000003FFFFFFFFFFFFFF000000000000003F",
      INIT_3B => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_3C => X"03FFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFE0000000002E8000002F",
      INIT_3D => X"FFFF60000016000000B00000050000001C0000017FFFFFFFFFF0000000000000",
      INIT_3E => X"FFFFFFFFFFFFE0000000000E8000002FFFFFFE2000001D000000B8000006FFFF",
      INIT_3F => X"1C0000016FFFFFFFFFF000000000000003FFFFFFFFFFFFFF000000000000003F",
      INIT_40 => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_41 => X"03FFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFE000000000168000002F",
      INIT_42 => X"FFFF60000016000000B00000050000001C0000016BFFFFFFFFF0000000000000",
      INIT_43 => X"FFFFFFFFFFFFE000000000368000002FFFFFFE2000001D000000B8000006FFFF",
      INIT_44 => X"1C0000016DFFFFFFFFF000000000000003FFFFFFFFFFFFFF000000000000003F",
      INIT_45 => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_46 => X"03FFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFE000000000E68000002F",
      INIT_47 => X"FFFF60000016000000B00000050000001C00000167FFFFFFFFF0000000000000",
      INIT_48 => X"FFFFFFFFFFFFE000000000668000002FFFFFFE2000001D000000B8000006FFFF",
      INIT_49 => X"1C00000165FFFFFFFFF000000000000003FFFFFFFFFFFFFF000000000000003F",
      INIT_4A => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_4B => X"03FFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFE000000000A68000002F",
      INIT_4C => X"FFFF60000016000000B00000050000001C00000162FFFFFFFFF0000000000000",
      INIT_4D => X"FFFFFFFFFFFFE000000001468000002FFFFFFE2000001D000000B8000006FFFF",
      INIT_4E => X"1C00000163FFFFFFFFF000000000000003FFFFFFFFFFFFFF000000000000003F",
      INIT_4F => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_50 => X"03FFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFE000000000468000002F",
      INIT_51 => X"FFFF60000016000000B00000050000001C00000161FFFFFFFFF0000000000000",
      INIT_52 => X"FFFFFFFFFFFFE000000002868000002FFFFFFE2000001D000000B8000006FFFF",
      INIT_53 => X"1C00000161FFFFFFFFF000000000000003FFFFFFFFFFFFFF000000000000003F",
      INIT_54 => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_55 => X"03FFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFE000000002868000002F",
      INIT_56 => X"FFFF60000016000000B00000050000001C00000160FFFFFFFFF0000000000000",
      INIT_57 => X"FFFFFFFFFFFFE000000001068000002FFFFFFE2000001D000000B8000006FFFF",
      INIT_58 => X"1C00000160FFFFFFFFF000000000000003FFFFFFFFFFFFFF000000000000003F",
      INIT_59 => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_5A => X"03FFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFE000000005068000002F",
      INIT_5B => X"FFFF60000016000000B00000050000001C000001607FFFFFFFF0000000000000",
      INIT_5C => X"FFFFFFFFFFFFE000000002068000002FFFFFFE2000001D000000B8000006FFFF",
      INIT_5D => X"1C000001605FFFFFFFF000000000000003FFFFFFFFFFFFFF000000000000003F",
      INIT_5E => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_5F => X"03FFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFE00000000E068000002F",
      INIT_60 => X"FFFF60000016000000B00000050000001C000001606FFFFFFFF0000000000000",
      INIT_61 => X"FFFFFFFFFFFFE000000004068000002FFFFFFE2000001D000000B8000006FFFF",
      INIT_62 => X"1C000001602FFFFFFFF000000000000003FFFFFFFFFFFFFF000000000000003F",
      INIT_63 => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_64 => X"03FFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFE00000001C068000002F",
      INIT_65 => X"FFFF60000016000000B00000050000001C0000016037FFFFFFF0000000000000",
      INIT_66 => X"FFFFFFFFFFFFE000000008068000002FFFFFFE2000001D000000B8000006FFFF",
      INIT_67 => X"1C0000016017FFFFFFF000000000000003FFFFFFFFFFFFFF000000000000003F",
      INIT_68 => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_69 => X"03FFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFE000000038068000002F",
      INIT_6A => X"FFFF60000016000000B00000050000001C000001601BFFFFFFF0000000000000",
      INIT_6B => X"FFFFFFFFFFFFE000000050068000002FFFFFFE2000001D000000B8000006FFFF",
      INIT_6C => X"1C000001600FFFFFFFF000000000000003FFFFFFFFFFFFFF000000000000003F",
      INIT_6D => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_6E => X"03FFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFE000000010068000002F",
      INIT_6F => X"FFFF60000016000000B00000050000001C0000016007FFFFFFF0000000000000",
      INIT_70 => X"FFFFFFFFFFFFE0000000A0068000002FFFFFFE2000001D000000B8000006FFFF",
      INIT_71 => X"1C0000016007FFFFFFF000000000000003FFFFFFFFFFFFFF000000000000003F",
      INIT_72 => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_73 => X"03FFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFE000000020068000002F",
      INIT_74 => X"FFFF60000016000000B00000050000001C0000016003FFFFFFF0000000000000",
      INIT_75 => X"FFFFFFFFFFFFE000000040068000002FFFFFFE2000001D000000B8000006FFFF",
      INIT_76 => X"1C0000016003FFFFFFF000000000000003FFFFFFFFFFFFFF000000000000003F",
      INIT_77 => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_78 => X"03FFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFE000000140068000002F",
      INIT_79 => X"FFFF60000016000000B00000050000001C00000160017FFFFFF0000000000000",
      INIT_7A => X"FFFFFFFFFFFFE000000380068000002FFFFFFE2000001D000000B8000006FFFF",
      INIT_7B => X"1C00000160017FFFFFF000000000000003FFFFFFFFFFFFFF000000000000003F",
      INIT_7C => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_7D => X"03FFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFE000000580068000002F",
      INIT_7E => X"FFFF60000016000000B00000050000001C0000016000FFFFFFF0000000000000",
      INIT_7F => X"FFFFFFFFFFFFE000000700068000002FFFFFFE2000001D000000B8000006FFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1C0000016000DFFFFFF000000000000003FFFFFFFFFFFFFF000000000000003F",
      INIT_01 => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_02 => X"03FFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFE000000A00068000002F",
      INIT_03 => X"FFFF60000016000000B00000050000001C00000160007FFFFFF0000000000000",
      INIT_04 => X"FFFFFE00000000000007FFFB7FFFFFDFFFFFFE1FFFFFF3FFFFFFFFFFFFFEFFFF",
      INIT_05 => X"1BFFFFFE5FFFCFFFFFF00000007FFFFFFFFFFFFFFFFFFFFD000000000000003F",
      INIT_06 => X"FFFFFE40000004000000000000000000FFFF7FFFFFFFFFFFFF8FFFFFFD000000",
      INIT_07 => X"03FFFFFFFFFFFFFF000000000000003FFFFFFBFFFFFFC000000000027FFFFFEF",
      INIT_08 => X"000000000000000000400000030000001BFFFFFE00001FFFFFF8000000000000",
      INIT_09 => X"0000010000001FFFFFE000020000001FFFFFFE4000000000000000000003FFFE",
      INIT_0A => X"0000000000000C00000000000020000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0",
      INIT_0B => X"FFFFFF3FFFFFFBFFFFFFFFFFFFFE00007FFFC000000000000000000002000000",
      INIT_0C => X"00000000000000000000000000000000000001FFFFFFFFFFFFFFFFFF0000000F",
      INIT_0D => X"00007FFFFFFFFFFFFFAFFFFFFD00000000000001DFFFFBFFFFFFFFFFFF800000",
      INIT_0E => X"000003FFFFFFFFFFFFF00006FFFFFFFFFFFFFE2000001D000000B80000070000",
      INIT_0F => X"0FFFFFFE60000FFFFFFFFFFFFFC0000000000000000000000000000000000000",
      INIT_10 => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_11 => X"00000000000000000000000000000000000003FFFFFFFFFFFFA00006FFFFFFFF",
      INIT_12 => X"0000E0000016000000B00000050000000FFFFFFE600005FFFFFFFFFFFFC00000",
      INIT_13 => X"000003FFFFFFFFFFFF200006FFFFFFFFFFFFFE2000001D000000B80000070000",
      INIT_14 => X"0FFFFFFE600004FFFFFFFFFFFFC0000000000000000000000000000000000000",
      INIT_15 => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_16 => X"00000000000000000000000000000000000003FFFFFFFFFFFF400006FFFFFFFF",
      INIT_17 => X"0000E0000016000000B00000050000000FFFFFFE600002FFFFFFFFFFFFC00000",
      INIT_18 => X"000003FFFFFFFFFFFE800006FFFFFFFFFFFFFE2000001D000000B80000070000",
      INIT_19 => X"0FFFFFFE6000017FFFFFFFFFFFC0000000000000000000000000000000000000",
      INIT_1A => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_1B => X"00000000000000000000000000000000000003FFFFFFFFFFFE800006FFFFFFFF",
      INIT_1C => X"0000E0000016000000B00000050000000FFFFFFE6000017FFFFFFFFFFFC00000",
      INIT_1D => X"000003FFFFFFFFFFFD000006FFFFFFFFFFFFFE2000001D000000B80000070000",
      INIT_1E => X"0FFFFFFE600000BFFFFFFFFFFFC0000000000000000000000000000000000000",
      INIT_1F => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_20 => X"00000000000000000000000000000000000003FFFFFFFFFFFE000006FFFFFFFF",
      INIT_21 => X"0000E0000016000000B00000050000000FFFFFFE6000007FFFFFFFFFFFC00000",
      INIT_22 => X"000003FFFFFFFFFFF2000006FFFFFFFFFFFFFE2000001D000000B80000070000",
      INIT_23 => X"0FFFFFFE6000004FFFFFFFFFFFC0000000000000000000000000000000000000",
      INIT_24 => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_25 => X"00000000000000000000000000000000000003FFFFFFFFFFFC000006FFFFFFFF",
      INIT_26 => X"0000E0000016000000B00000050000000FFFFFFE6000003FFFFFFFFFFFC00000",
      INIT_27 => X"000003FFFFFFFFFFE8000006FFFFFFFFFFFFFE2000001D000000B80000070000",
      INIT_28 => X"0FFFFFFE60000017FFFFFFFFFFC0000000000000000000000000000000000000",
      INIT_29 => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_2A => X"00000000000000000000000000000000000003FFFFFFFFFFF8000006FFFFFFFF",
      INIT_2B => X"0000E0000016000000B00000050000000FFFFFFE6000001FFFFFFFFFFFC00000",
      INIT_2C => X"000003FFFFFFFFFFD0000006FFFFFFFFFFFFFE2000001D000000B80000070000",
      INIT_2D => X"0FFFFFFE6000000BFFFFFFFFFFC0000000000000000000000000000000000000",
      INIT_2E => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_2F => X"00000000000000000000000000000000000003FFFFFFFFFF90000006FFFFFFFF",
      INIT_30 => X"0000E0000016000000B00000050000000FFFFFFE60000009FFFFFFFFFFC00000",
      INIT_31 => X"000003FFFFFFFFFFB0000006FFFFFFFFFFFFFE2000001D000000B80000070000",
      INIT_32 => X"0FFFFFFE6000000CFFFFFFFFFFC0000000000000000000000000000000000000",
      INIT_33 => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_34 => X"00000000000000000000000000000000000003FFFFFFFFFEB0000006FFFFFFFF",
      INIT_35 => X"0000E0000016000000B00000050000000FFFFFFE6000000D7FFFFFFFFFC00000",
      INIT_36 => X"000003FFFFFFFFFF70000006FFFFFFFFFFFFFE2000001D000000B80000070000",
      INIT_37 => X"0FFFFFFE6000000CFFFFFFFFFFC0000000000000000000000000000000000000",
      INIT_38 => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_39 => X"00000000000000000000000000000000000003FFFFFFFFFDF0000006FFFFFFFF",
      INIT_3A => X"0000E0000016000000B00000050000000FFFFFFE6000000DBFFFFFFFFFC00000",
      INIT_3B => X"000003FFFFFFFFFAF0000006FFFFFFFFFFFFFE2000001D000000B80000070000",
      INIT_3C => X"0FFFFFFE6000000D5FFFFFFFFFC0000000000000000000000000000000000000",
      INIT_3D => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_3E => X"00000000000000000000000000000000000003FFFFFFFFFEF0000006FFFFFFFF",
      INIT_3F => X"0000E0000016000000B00000050000000FFFFFFE6000000D7FFFFFFFFFC00000",
      INIT_40 => X"000003FFFFFFFFF4F0000006FFFFFFFFFFFFFE2000001D000000B80000070000",
      INIT_41 => X"0FFFFFFE6000000D2FFFFFFFFFC0000000000000000000000000000000000000",
      INIT_42 => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_43 => X"00000000000000000000000000000000000003FFFFFFFFF8F0000006FFFFFFFF",
      INIT_44 => X"0000E0000016000000B00000050000000FFFFFFE6000000D1FFFFFFFFFC00000",
      INIT_45 => X"000003FFFFFFFFD0F0000006FFFFFFFFFFFFFE2000001D000000B80000070000",
      INIT_46 => X"0FFFFFFE6000000D0BFFFFFFFFC0000000000000000000000000000000000000",
      INIT_47 => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_48 => X"00000000000000000000000000000000000003FFFFFFFFE0F0000006FFFFFFFF",
      INIT_49 => X"0000E0000016000000B00000050000000FFFFFFE6000000D07FFFFFFFFC00000",
      INIT_4A => X"000003FFFFFFFF60F0000006FFFFFFFFFFFFFE2000001D000000B80000070000",
      INIT_4B => X"0FFFFFFE6000000D06FFFFFFFFC0000000000000000000000000000000000000",
      INIT_4C => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_4D => X"00000000000000000000000000000000000003FFFFFFFFC0F0000006FFFFFFFF",
      INIT_4E => X"0000E0000016000000B00000050000000FFFFFFE6000000D03FFFFFFFFC00000",
      INIT_4F => X"000003FFFFFFFD80F0000006FFFFFFFFFFFFFE2000001D000000B80000070000",
      INIT_50 => X"0FFFFFFE6000000D01BFFFFFFFC0000000000000000000000000000000000000",
      INIT_51 => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_52 => X"00000000000000000000000000000000000003FFFFFFF900F0000006FFFFFFFF",
      INIT_53 => X"0000E0000016000000B00000050000000FFFFFFE6000000D009FFFFFFFC00000",
      INIT_54 => X"000003FFFFFFFE00F0000006FFFFFFFFFFFFFE2000001D000000B80000070000",
      INIT_55 => X"0FFFFFFE6000000D007FFFFFFFC0000000000000000000000000000000000000",
      INIT_56 => X"FFFFFE2000001D000000B800000700000000E0000016000000B0000005000000",
      INIT_57 => X"00000000000000000000000000000000000003FFFFFFF400F0000006FFFFFFFF",
      INIT_58 => X"0000E0000016000000B00000050000000FFFFFFE6000000D002FFFFFFFC00000",
      INIT_59 => X"000003FFFFFFE800F0000006FFFFFFFFFFFFFE6000000C000000200000070000",
      INIT_5A => X"0FFFFFFE6000000D0017FFFFFFC0000000000000000000000000000000000000",
      INIT_5B => X"FFFFFF3FFFFFF3FFFFFFFFFFFFFC00000000E000001400000030000005000000",
      INIT_5C => X"00000000000000000000000000000000000001FFFFFFEFFF0FFFFFFEFFFFFFFF",
      INIT_5D => X"00003FFFFFFFFFFFFF8FFFFFFD0000000FFFFFFE5FFFFFF0FFF7FFFFFFC00000",
      INIT_5E => X"0000028000039FFF6FFFFFFEFFFFFFFFFFFFFE3FFFFFFBFFFFFFDFFFFFFDFFFF",
      INIT_5F => X"0FFFFFFE5FFFFFF4FFF9C0000000000000000000000000000000000000000000",
      INIT_60 => X"FFFFFE40000000000000000000010000FFFFBFFFFFFBFFFFFFCFFFFFFE000000",
      INIT_61 => X"00000000000000000000000000000000000002FFFFFE000060000001FFFFFFFF",
      INIT_62 => X"000080000000000000000000020000000FFFFFFE000000060000FFFFFF000000",
      INIT_63 => X"000000000002FFFF0FFFFFFAFFFFFFFFFFFFFE1FFFFFE2FFFFFF47FFFFFAFFFF",
      INIT_64 => X"0FFFFFFE1FFFFFF0FFFF40000000000000000000000000000000000000000000",
      INIT_65 => X"FFFFFE2000001D000000B8000004FFFFFFFF5FFFFFE9FFFFFF47FFFFFB000000",
      INIT_66 => X"000000000000000000000000000000000000000000060000F0000006FFFFFFFF",
      INIT_67 => X"FFFF20000016000000B00000050000000FFFFFFE6000000D0000600000000000",
      INIT_68 => X"00000000000D0000F0000006FFFFFFFFFFFFFE2000001D000000B8000006FFFF",
      INIT_69 => X"0FFFFFFE6000000D0000B0000000000000000000000000000000000000000000",
      INIT_6A => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_6B => X"0000000000000000000000000000000000000000001A0000F0000006FFFFFFFF",
      INIT_6C => X"FFFF60000016000000B00000050000000FFFFFFE6000000D0000580000000000",
      INIT_6D => X"0000000000340000F0000006FFFFFFFFFFFFFE2000001D000000B8000006FFFF",
      INIT_6E => X"0FFFFFFE6000000D00002C000000000000000000000000000000000000000000",
      INIT_6F => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_70 => X"000000000000000000000000000000000000000000280000F0000006FFFFFFFF",
      INIT_71 => X"FFFF60000016000000B00000050000000FFFFFFE6000000D0000140000000000",
      INIT_72 => X"0000000000100000F0000006FFFFFFFFFFFFFE2000001D000000B8000006FFFF",
      INIT_73 => X"0FFFFFFE6000000D000008000000000000000000000000000000000000000000",
      INIT_74 => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_75 => X"000000000000000000000000000000000000000001200000F0000006FFFFFFFF",
      INIT_76 => X"FFFF60000016000000B00000050000000FFFFFFE6000000D0000048000000000",
      INIT_77 => X"0000000000400000F0000006FFFFFFFFFFFFFE2000001D000000B8000006FFFF",
      INIT_78 => X"0FFFFFFE6000000D000002000000000000000000000000000000000000000000",
      INIT_79 => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_7A => X"000000000000000000000000000000000000000004800000F0000006FFFFFFFF",
      INIT_7B => X"FFFF60000016000000B00000050000000FFFFFFE6000000D0000010000000000",
      INIT_7C => X"0000000002000000F0000006FFFFFFFFFFFFFE2000001D000000B8000006FFFF",
      INIT_7D => X"0FFFFFFE6000000D000000700000000000000000000000000000000000000000",
      INIT_7E => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_7F => X"00000000000000000000000000000000000000003E000000F0000006FFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized20\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized20\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized20\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized20\ is
  signal ena_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal enb_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00005FFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBF",
      INITP_01 => X"FDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_02 => X"DBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFB7FFFF",
      INITP_03 => X"FFFFFEDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB7FFFFF",
      INITP_04 => X"FFFFEDFFFFFE6FFFFFF67FFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDB",
      INITP_05 => X"00005FFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBF",
      INITP_06 => X"FDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_07 => X"DBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFB7FFFF",
      INITP_08 => X"FFFFFEDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB7FFFFF",
      INITP_09 => X"FFFFEDFFFFFE6FFFFFF67FFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDB",
      INITP_0A => X"00005FFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBF",
      INITP_0B => X"FDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0C => X"DBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFB7FFFF",
      INITP_0D => X"FFFFFEDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB7FFFFF",
      INITP_0E => X"FFFFEDFFFFFE68000036FFFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDB",
      INITP_0F => X"00005FFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBF",
      INIT_00 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_01 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_02 => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_03 => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_04 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_05 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_06 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_07 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_08 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_09 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_0A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_0B => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_0C => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_0D => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_0E => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_0F => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_10 => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_11 => X"111111111111111111111111EE11BBEEEE111111111111111111111111111111",
      INIT_12 => X"111111111111111111111111111111EEEEBB11EE111111111111111111111111",
      INIT_13 => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_14 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_15 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_16 => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_17 => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_18 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_19 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_1A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_1B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_1C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_1D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_1E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_1F => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_20 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_21 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_22 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_23 => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_24 => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_25 => X"111111111111111111111111EE11BBEEEE111111111111111111111111111111",
      INIT_26 => X"111111111111111111111111111111EEEEBB11EE111111111111111111111111",
      INIT_27 => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_28 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_29 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_2A => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_2B => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_2C => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_2D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_2E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_2F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_30 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_31 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_32 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_33 => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_34 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_35 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_36 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_37 => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_38 => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_39 => X"111111111111111111111111EE11BBEEEE111111111111111111111111111111",
      INIT_3A => X"111111111111111111111111111111EEEEBB11EE111111111111111111111111",
      INIT_3B => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_3C => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_3D => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_3E => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_3F => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_40 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_41 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_42 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_43 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_44 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_45 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_46 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_47 => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_48 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_49 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_4A => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_4B => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_4C => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_4D => X"111111111111111111111111EE11BBEEEE111111111111111111111111111111",
      INIT_4E => X"111111111111111111111111111111EEEEBB11EE111111111111111111111111",
      INIT_4F => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_50 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_51 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_52 => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_53 => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_54 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_55 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_56 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_57 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_58 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_59 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_5A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_5B => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_5C => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_5D => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_5E => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_5F => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_60 => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_61 => X"111111111111111111111111EE11BBEEEE111111111111111111111111111111",
      INIT_62 => X"111111111111111111111111111111EEEEBB11EE111111111111111111111111",
      INIT_63 => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_64 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_65 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_66 => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_67 => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_68 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_69 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_6A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_6B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_6C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_6D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_6E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_6F => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_70 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_71 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_72 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_73 => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_74 => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_75 => X"EEEEEEEEEEEEEEEEEEEE1111EE11BBEE11111111111111111111111111111111",
      INIT_76 => X"111111111111111111111111111111EEEEBB11EE11EEEEEEEEEEEEEEEEEEEEEE",
      INIT_77 => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_78 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_79 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_7A => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_7B => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_7C => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_7D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_7E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_7F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(4),
      ENBWREN => enb_array(4),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(4)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized21\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized21\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized21\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized21\ is
  signal ena_array : STD_LOGIC_VECTOR ( 5 to 5 );
  signal enb_array : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_01 => X"DBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFE040FFFF0207FFFFB7FFFF",
      INITP_02 => X"FFFFFEDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB7FFFFF",
      INITP_03 => X"FFFFEDFFFC07FFFFFFFFE03FFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDB",
      INITP_04 => X"00005FFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBF",
      INITP_05 => X"FDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_06 => X"DBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFF81FFFFFFFFFFFF81FFB7FFFF",
      INITP_07 => X"FFFFFEDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB7FFFFF",
      INITP_08 => X"FFFFEDF03FFFFFFFFFFFFFFC0FB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDB",
      INITP_09 => X"00005FFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBF",
      INITP_0A => X"FDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0B => X"DBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFED07FFFFFFFFFFFFFFFFE0B7FFFF",
      INITP_0C => X"FFFFFEDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB7FFFFF",
      INITP_0D => X"FFFFEC7FFFFFFFFFFFFFFFFFFE37FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDB",
      INITP_0E => X"00005FFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBF",
      INITP_0F => X"FDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFA0000",
      INIT_00 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_01 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_02 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_03 => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_04 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_05 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_06 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_07 => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_08 => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_09 => X"3333331111111111EEEEEEEEEEEEBBCCEEEEEEEEEE1111111111111111111111",
      INIT_0A => X"1111111111111111111111EEEEEEEEEEEE99EEEEEEEEEEEE1111111111111111",
      INIT_0B => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_0C => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_0D => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_0E => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_0F => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_10 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_11 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_12 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_13 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_14 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_15 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_16 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_17 => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_18 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_19 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_1A => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_1B => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_1C => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_1D => X"FFFFFFFFFFFFFFDDDDDDBB999977DD55331111EEEEEEEEEEEEEE111111111111",
      INIT_1E => X"111111111111EEEEEEEEEEEEEE11113355DD779999BBBBDDDDFFFFFFFFFFFFFF",
      INIT_1F => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_20 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_21 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_22 => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_23 => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_24 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_25 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_26 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_27 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_28 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_29 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_2A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_2B => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_2C => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_2D => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_2E => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_2F => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_30 => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDBBBB99773311EEEEEEEEEEEE11",
      INIT_32 => X"11EEEEEEEEEEEE11337799BBBBDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_34 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_35 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_36 => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_37 => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_38 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_39 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_3A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_3B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_3C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_3D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_3E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_3F => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_40 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_41 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_42 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_43 => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_44 => X"EEEEEEEE1111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDBB775511EEEE",
      INIT_46 => X"EEEE115577BBDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"11111111111111111111111111111111111111EE9911EE1111111111EEEEEEEE",
      INIT_48 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_49 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_4A => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_4B => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_4C => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_4D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_4E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_4F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_50 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_51 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_52 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_53 => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_54 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_55 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_56 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_57 => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_58 => X"773311EEEEEEEEEE11EE11BBEE11111111111111111111111111111111111111",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB",
      INIT_5A => X"99DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"11111111111111111111111111111111111111EE9911EE11EEEEEEEEEE113355",
      INIT_5C => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_5D => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_5E => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_5F => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_60 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_61 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_62 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_63 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_64 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_65 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_66 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_67 => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_68 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_69 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_6A => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_6B => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_6C => X"FFFFDDBB773311EEEEEE11BBEE11111111111111111111111111111111111111",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"11111111111111111111111111111111111111EEBB11EEEEEE113377BBFFFFFF",
      INIT_70 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_71 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_72 => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_73 => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_74 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_75 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_76 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_77 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_78 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_79 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_7A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_7B => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_7C => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_7D => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_7E => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_7F => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(5),
      ENBWREN => enb_array(5),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(5)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized22\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized22\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized22\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized22\ is
  signal ena_array : STD_LOGIC_VECTOR ( 6 to 6 );
  signal enb_array : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"DBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEFFFFFFFFFFFFFFFFFFFFFF7FFFF",
      INITP_01 => X"FFFFFEDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB7FFFFF",
      INITP_02 => X"FFFE1FFFFFFFFFFFFFFFFFFFFFF87FFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDB",
      INITP_03 => X"00005FFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBF",
      INITP_04 => X"FDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_05 => X"DBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFF",
      INITP_06 => X"FFFFFEDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB7FFFFF",
      INITP_07 => X"FFC7FFFFFFFFFFFFFFFFFFFFFFFFE3FFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDB",
      INITP_08 => X"00005FFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBF",
      INITP_09 => X"FDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0A => X"DBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFCFF",
      INITP_0B => X"FFFFFEDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB7FFFFF",
      INITP_0C => X"F8FFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDB",
      INITP_0D => X"00005FFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBF",
      INITP_0E => X"FDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0F => X"DBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFC7",
      INIT_00 => X"FFFFFFFFFFFFDDBB77111199CC11111111111111111111111111111111111111",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"11111111111111111111111111111111111111CC9911115599DDFFFFFFFFFFFF",
      INIT_04 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_05 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_06 => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_07 => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_08 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_09 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_0A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_0B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_0C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_0D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_0E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_0F => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_10 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_11 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_12 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_13 => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFDDDD11EEEEEEEE111111111111111111111111111111",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"111111111111111111111111111111EEEEEEEE11DDDDFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_19 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_1A => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_1B => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_1C => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_1D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_1E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_1F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_20 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_21 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_22 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_23 => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_24 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_25 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_26 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_27 => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFDD7733EEEEEEEE111111111111111111111111",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"111111111111111111111111EEEEEEEE3377DDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_2D => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_2E => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_2F => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_30 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_31 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_32 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_33 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_34 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_35 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_36 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_37 => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_38 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_39 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_3A => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_3B => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB7711EEEEEE11111111111111111111",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"11111111111111111111EEEEEE3377BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_41 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_42 => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_43 => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_44 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_45 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_46 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_47 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_48 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_49 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_4A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_4B => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_4C => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_4D => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_4E => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_4F => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB7711CCEE1111111111111111",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"1111111111111111EECC1155BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_55 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_56 => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_57 => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_58 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_59 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_5A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_5B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_5C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_5D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_5E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_5F => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_60 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_61 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_62 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_63 => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD9933EEEEEE1111111111",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"1111111111EEEEEE1199DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_69 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_6A => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_6B => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_6C => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_6D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_6E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_6F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_70 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_71 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_72 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_73 => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_74 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_75 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_76 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_77 => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB55EEEEEE111111",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"111111EEEE1155BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_7D => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_7E => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_7F => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(6),
      ENBWREN => enb_array(6),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(6)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized23\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized23\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized23\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized23\ is
  signal ena_array : STD_LOGIC_VECTOR ( 7 to 7 );
  signal enb_array : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFEDFFFFFF7FFFFFFFFFFFFFA000000005FFFFFEDFFFFFF6FFFFFFB7FFFFF",
      INITP_01 => X"9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDB",
      INITP_02 => X"00005FFFFFFFFFFFFFEFFFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBF",
      INITP_03 => X"018000000C0000006000000300000018000000C0000004000000200000020000",
      INITP_04 => X"18000000C000000600000030000001807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000004000000400000020000003000000",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000003F",
      INITP_0A => X"000000C000000400000020000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FC00000000000000000000000000003FF98000000C0000006000000200000000",
      INITP_0C => X"FFFF8000000400000020000001FFFFFFF000000040000006000000300000019F",
      INITP_0D => X"FFBFFFFFEDFFFFFF6FFFFFFA00000000000000DFFFFFF7FFFFFFFFFFFFFFFFFF",
      INITP_0E => X"F0000000DFFFFFF6FFFFFFB7FFFFFDFFFC00000000000000000000000000003F",
      INITP_0F => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFFFFFFFFFFFFFFFFEFFFFFFBFFFFFF",
      INIT_00 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_01 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_02 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_03 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_04 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_05 => X"111111111111111111111111111111111111BB11111111111111111111111111",
      INIT_06 => X"1111111111111111111111111111111111111111EEBB11111111111111111111",
      INIT_07 => X"1111111111111111111111111111111111111111111111EEBB33EE1111111111",
      INIT_08 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_09 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_0A => X"111111EE5599EE11111111111111111111111111111111111111111111111111",
      INIT_0B => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD7711EEEE11",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"11EEEE1177DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_11 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_12 => X"7777EE11111111111111111111111111111111111111111111111111EE7777EE",
      INIT_13 => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_14 => X"1111111111EE3399EE1111111111111111111111111111111111111111111111",
      INIT_15 => X"11111111111111111111BBEE1111111111111111111111111111111111111111",
      INIT_16 => X"11111111111111111111111111BB111111111111111111111111111111111111",
      INIT_17 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_18 => X"EEEEEEEEEEEEEEEEEEEEEEEEEECC118800000000000000000000000000000000",
      INIT_19 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEBBEECCEEEEEEEEEEEEEEEEEEEEEE",
      INIT_1A => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC99EEEEEEEEEEEEEEEEEEEE",
      INIT_1B => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC9911CCEEEEEEEEEE",
      INIT_1C => X"CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC9911CCEEEE",
      INIT_1D => X"CC5555CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC7733",
      INIT_1E => X"EEEEEECC5577CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_1F => X"EEEEEEEEEEEECC1199CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9911EE",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"EE1199DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC9911CCEEEEEEEEEEEE",
      INIT_25 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC7733CCEEEEEE",
      INIT_26 => X"5577CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC5555CC",
      INIT_27 => X"EEEECC3377CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC",
      INIT_28 => X"EEEEEEEEEECC1199CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_29 => X"EEEEEEEEEEEEEEEECCEE99CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_2A => X"EEEEEEEEEEEEEEEEEEEEEECCEE99EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_2B => X"000000000000000000000000000000008811CCEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_2C => X"555555555555555555555555555599AA00000000000000000000000000000022",
      INIT_2D => X"555555555555555555555555555555555577DD55555555555555555555555555",
      INIT_2E => X"555555555555555555555555555555555555555555DD77555555555555555555",
      INIT_2F => X"757575757575757575757575757575757575757575757555DD77555555555555",
      INIT_30 => X"557575757575757575757575757575757575757575757575757555DD97757575",
      INIT_31 => X"559999557755555555555555555555555555555555555555555555555755BB99",
      INIT_32 => X"5555555599BB5577555555555555555555555555555555555555555555555577",
      INIT_33 => X"5555555555775599BB5555555555555555555555555555555555555555555555",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"5555555555555555555555555555555555555555555555DD7755555555555555",
      INIT_39 => X"7755555555555555555555555555555555555555555555555555BB9955555555",
      INIT_3A => X"B9BB557755555555555555555555555555555555555555555555557755999955",
      INIT_3B => X"55555599DB557775757575757575757575757575757575757575757575757555",
      INIT_3C => X"55555555555577BB555555555555555555555555555555555555555555555555",
      INIT_3D => X"55555555555555555577DD557755555555555555555555555555555555555555",
      INIT_3E => X"55555555555555555555555577DD555555555555555555555555555555555555",
      INIT_3F => X"22000000000000000000000000000000AA995555555555555555555555555555",
      INIT_40 => X"999999999999999999999999999999DDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB99",
      INIT_41 => X"999999999999999999999999999999999999DD99999999999999999999999999",
      INIT_42 => X"999999999999999999999999999999999999999999DD99999999999999999999",
      INIT_43 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5BBD99999999999999",
      INIT_44 => X"595959595959595959595959595959595959595959595959595959595B5B5B5B",
      INIT_45 => X"99BBBB999999999999999999999999999999999999999999999999999999BB59",
      INIT_46 => X"99999999BBDD9999999999999999999999999999999999999999999999999999",
      INIT_47 => X"FFFFBB77779999BBDD9999999999999999999999999999999999999999999999",
      INIT_48 => X"2222222222222222222222222222222222222222222222220088FFFFFFFFFFFF",
      INIT_49 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_4A => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_4B => X"FFFFFFFFFFFF8800222222222222222222222222222222222222222222222222",
      INIT_4C => X"9999999999999999999999999999999999999999999999DD9999997777BBFFFF",
      INIT_4D => X"9999999999999999999999999999999999999999999999999999DDBB99999999",
      INIT_4E => X"9BBB999999999999999999999999999999999999999999999999999999BBBB99",
      INIT_4F => X"BBBBBB9B59595959595959595959595959595959595959595959595959595959",
      INIT_50 => X"99999999999999BDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_51 => X"99999999999999999999DD999999999999999999999999999999999999999999",
      INIT_52 => X"99999999999999999999999999DD999999999999999999999999999999999999",
      INIT_53 => X"99BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBDD999999999999999999999999999999",
      INIT_54 => X"EEEEEEEEEEEEEEEEEEEEEEEEEECCEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECCEE99CCCCEEEEEEEEEEEEEEEEEEEEEE",
      INIT_56 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECCCC99EECCEEEEEEEEEEEEEEEE",
      INIT_57 => X"9292929292929292929292929292929292929292929293725B0ECCEEEEEEEEEE",
      INIT_58 => X"8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F72939292",
      INIT_59 => X"CC5555CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC33B1",
      INIT_5A => X"EEEEEECC5577CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_5B => X"FFFFFF7711CCCC1199CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_5C => X"0000000000000000000000000000000000000000000000000066FFFFFFFFFFFF",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"FFFFFFFFFFFF6600000000000000000000000000000000000000000000000000",
      INIT_60 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC9911CCCC1177FFFFFF",
      INIT_61 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC7733CCEEEEEE",
      INIT_62 => X"F555CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC5555CC",
      INIT_63 => X"323232328F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F6F",
      INIT_64 => X"EEEEEEEEEECCEF56123232323232323232323232323232323232323232323232",
      INIT_65 => X"EEEEEEEEEEEEEEEECCEE99CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_66 => X"EEEEEEEEEEEEEEEEEEEEEECCEE99EECCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEECCEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_68 => X"111111111111111111111111111111DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"111111111111111111111111111111111111BB11111111111111111111111111",
      INIT_6A => X"1111111111111111111111111111111111111111EEBB11111111111111111111",
      INIT_6B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B57B31EE1111111111",
      INIT_6C => X"B1B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3D3B1B5B5B5B5",
      INIT_6D => X"EE7777EE11111111111111111111111111111111111111111111111111EE55D3",
      INIT_6E => X"111111EE5599EE11111111111111111111111111111111111111111111111111",
      INIT_6F => X"FFFFFFFFFFBB111199EE11111111111111111111111111111111111111111111",
      INIT_70 => X"0000000000000000000000000000000000000000000000000066FFFFFFFFFFFF",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"FFFFFFFFFFFF6600000000000000000000000000000000000000000000000000",
      INIT_74 => X"11111111111111111111111111111111111111111111EEBB111199FFFFFFFFFF",
      INIT_75 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_76 => X"1777EE11111111111111111111111111111111111111111111111111EE7777EE",
      INIT_77 => X"54545434B1B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B1",
      INIT_78 => X"1111111111EF1177345454545454545454545454545454545454545454545454",
      INIT_79 => X"11111111111111111111BBEE1111111111111111111111111111111111111111",
      INIT_7A => X"11111111111111111111111111BB111111111111111111111111111111111111",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD111111111111111111111111111111",
      INIT_7C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_7E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_7F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(7),
      ENBWREN => enb_array(7),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(7)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized24\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized24\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized24\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized24\ is
  signal ena_array : STD_LOGIC_VECTOR ( 8 to 8 );
  signal enb_array : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FC00000000000000000000000000003FFF9FFFFFEDFFFFFF6FFFFFFA00000000",
      INITP_01 => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFF0000000DFFFFFF6FFFFFFB7FFFFF9FF",
      INITP_02 => X"FFC7FFFFEDFFFFFF6FFFFFFA00000000000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_03 => X"F0000000DFFFFFF6FFFFFFB7FFFFE3FFFC00000000000000000000000000003F",
      INITP_04 => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_05 => X"FC00000000000000000000000000003FFFF3FFFFEDFFFFFF6FFFFFFA00000000",
      INITP_06 => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFF0000000DFFFFFF6FFFFFFB7FFFFCFFF",
      INITP_07 => X"FFFCFFFFEDFFFFFF6FFFFFFA00000000000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_08 => X"F0000000DFFFFFF6FFFFFFB7FFFF3FFFFC00000000000000000000000000003F",
      INITP_09 => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_0A => X"FC00000000000000000000000000003FFFFE7FFFEDFFFFFF6FFFFFFA00000000",
      INITP_0B => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFF0000000DFFFFFF6FFFFFFB7FFFE7FFF",
      INITP_0C => X"FFFF9FFFEDFFFFFF6FFFFFFA00000000000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_0D => X"F0000000DFFFFFF6FFFFFFB7FFF9FFFFFC00000000000000000000000000003F",
      INITP_0E => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_0F => X"FC00000000000000000000000000003FFFFFEFFFEDFFFFFF6FFFFFFA00000000",
      INIT_00 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_01 => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_02 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_03 => X"FFFFFFFFFFFFFFBB77CCEE111111111111111111111111111111111111111111",
      INIT_04 => X"0000000000000000000000000000000000000000000000000066FFFFFFFFFFFF",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"FFFFFFFFFFFF6600000000000000000000000000000000000000000000000000",
      INIT_08 => X"111111111111111111111111111111111111111111EECC99BBFFFFFFFFFFFFFF",
      INIT_09 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_0A => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_0B => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_0C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_0D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_0E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_10 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_12 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_13 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_14 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_15 => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_16 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_17 => X"FFFFFFFFFFFFFFFFFF77EEEEEE11111111111111111111111111111111111111",
      INIT_18 => X"0000000000000000000000000000000000000000000000000066FFFFFFFFFFFF",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"FFFFFFFFFFFF6600000000000000000000000000000000000000000000000000",
      INIT_1C => X"11111111111111111111111111111111111111EEEEEE77FFFFFFFFFFFFFFFFFF",
      INIT_1D => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_1E => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_1F => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_20 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_21 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_22 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_24 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_26 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_27 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_28 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_29 => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_2A => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFDD55EEEE111111111111111111111111111111111111",
      INIT_2C => X"0000000000000000000000000000000000000000000000000066FFFFFFFFFFFF",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"FFFFFFFFFFFF6600000000000000000000000000000000000000000000000000",
      INIT_30 => X"111111111111111111111111111111111111EEEE55DDFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_32 => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_33 => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_34 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_35 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_36 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_38 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_3A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_3B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_3C => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_3D => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_3E => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFBB11EEEE11111111111111111111111111111111",
      INIT_40 => X"0000000000000000000000000000000000000000000000000066FFFFFFFFFFFF",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"FFFFFFFFFFFF6600000000000000000000000000000000000000000000000000",
      INIT_44 => X"11111111111111111111111111111111EEEE11BBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_46 => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_47 => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_48 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_49 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_4A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_4C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_4E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_4F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_50 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_51 => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_52 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF77EEEE111111111111111111111111111111",
      INIT_54 => X"0000000000000000000000000000000000000000000000000066FFFFFFFFFFFF",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"FFFFFFFFFFFF6600000000000000000000000000000000000000000000000000",
      INIT_58 => X"111111111111111111111111111111EEEE77FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_5A => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_5B => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_5C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_5D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_5E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_60 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_62 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_63 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_64 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_65 => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_66 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD33EEEE11111111111111111111111111",
      INIT_68 => X"0000000000000000000000000000000000000000000000000066FFFFFFFFFFFF",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"FFFFFFFFFFFF6600000000000000000000000000000000000000000000000000",
      INIT_6C => X"11111111111111111111111111EEEE33DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_6E => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_6F => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_70 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_71 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_72 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_74 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_76 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_77 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_78 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_79 => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_7A => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9911EE111111111111111111111111",
      INIT_7C => X"0000000000000000000000000000000000000000000000000066FFFFFFFFFFFF",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"FFFFFFFFFFFF6600000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(8),
      ENBWREN => enb_array(8),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(8)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized25\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized25\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized25\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized25\ is
  signal ena_array : STD_LOGIC_VECTOR ( 9 to 9 );
  signal enb_array : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFF0000000DFFFFFF6FFFFFFB7FFF7FFFF",
      INITP_01 => X"FFFFF3FFEDFFFFFF6FFFFFFA00000000000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_02 => X"F0000000DFFFFFF6FFFFFFB7FFCFFFFFFC00000000000000000000000000003F",
      INITP_03 => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_04 => X"FC00000000000000000000000000003FFFFFFCFFEDFFFFFF6FFFFFFA00000000",
      INITP_05 => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFF0000000DFFFFFF6FFFFFFB7FF3FFFFF",
      INITP_06 => X"FFFFFE7FEDFFFFFF6FFFFFFA00000000000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_07 => X"F0000000DFFFFFF6FFFFFFB7FE7FFFFFFC00000000000000000000000000003F",
      INITP_08 => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_09 => X"FC00000000000000000000000000003FFFFFFF3FEDFFFFFF6FFFFFFA00000000",
      INITP_0A => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFF0000000DFFFFFF6FFFFFFB7FCFFFFFF",
      INITP_0B => X"FFFFFFDFEDFFFFFF6FFFFFFA00000000000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_0C => X"F0000000DFFFFFF6FFFFFFB7FBFFFFFFFC00000000000000000000000000003F",
      INITP_0D => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_0E => X"FC00000000000000000000000000003FFFFFFFE7EDFFFFFF6FFFFFFA00000000",
      INITP_0F => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFF0000000DFFFFFF6FFFFFFB7E7FFFFFF",
      INIT_00 => X"111111111111111111111111EE1199FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_02 => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_03 => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_04 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_05 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_06 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_08 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_0A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_0B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_0C => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_0D => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_0E => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD55EEEE11111111111111111111",
      INIT_10 => X"0000000000000000000000000000000000000000000000000066FFFFFFFFFFFF",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"FFFFFFFFFFFF6600000000000000000000000000000000000000000000000000",
      INIT_14 => X"11111111111111111111EEEE55DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_16 => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_17 => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_18 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_19 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_1A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_1C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_1E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_1F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_20 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_21 => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_22 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9911EEEE1111111111111111",
      INIT_24 => X"0000000000000000000000000000000000000000000000000066FFFFFFFFFFFF",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"FFFFFFFFFFFF6600000000000000000000000000000000000000000000000000",
      INIT_28 => X"1111111111111111EEEE1199FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_2A => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_2B => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_2C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_2D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_2E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_30 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_32 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_33 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_34 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_35 => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_36 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD55EEEE11111111111111",
      INIT_38 => X"0000000000000000000000000000000000000000000000000066FFFFFFFFFFFF",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"FFFFFFFFFFFF6600000000000000000000000000000000000000000000000000",
      INIT_3C => X"11111111111111EEEE55DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_3E => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_3F => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_40 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_41 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_42 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_44 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_46 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_47 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_48 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_49 => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_4A => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99EEEE111111111111",
      INIT_4C => X"0000000000000000000000000000000000000000000000000066FFFFFFFFFFFF",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"FFFFFFFFFFFF6600000000000000000000000000000000000000000000000000",
      INIT_50 => X"111111111111EEEE99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_52 => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_53 => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_54 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_55 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_56 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_58 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_5A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_5B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_5C => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_5D => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_5E => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD33EE1111111111",
      INIT_60 => X"0000000000000000000000000000000000000000000000000066FFFFFFFFFFFF",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"FFFFFFFFFFFF6600000000000000000000000000000000000000000000000000",
      INIT_64 => X"1111111111EE33DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_66 => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_67 => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_68 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_69 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_6A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_6C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_6E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_6F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_70 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_71 => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_72 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55EEEE111111",
      INIT_74 => X"0000000000000000000000000000000000000000000000000066FFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"FFFFFFFFFFFF6600000000000000000000000000000000000000000000000000",
      INIT_78 => X"111111EEEE55FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_7A => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_7B => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_7C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_7D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_7E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(9),
      ENBWREN => enb_array(9),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(9)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized26\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized26\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized26\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized26\ is
  signal ena_array : STD_LOGIC_VECTOR ( 10 to 10 );
  signal enb_array : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFF3EDFFFFFF6FFFFFFA00000000000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_01 => X"F0000000DFFFFFF6FFFFFFB7CFFFFFFFFC00000000000000000000000000003F",
      INITP_02 => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_03 => X"FC00000000000000000000000000003FFFFFFFFDEDFFFFFF6FFFFFFA00000000",
      INITP_04 => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFF0000000DFFFFFF6FFFFFFB7BFFFFFFF",
      INITP_05 => X"FFFFFFFE6DFFFFFF6FFFFFFA00000000000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_06 => X"F0000000DFFFFFF6FFFFFFB67FFFFFFFFC00000000000000000000000000003F",
      INITP_07 => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_08 => X"FC00000000000000000000000000003FFFFFFFFF2DFFFFFF6FFFFFFA00000000",
      INITP_09 => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFF0000000DFFFFFF6FFFFFFB4FFFFFFFF",
      INITP_0A => X"FFFFFFFFCDFFFFFF6FFFFFFA00000000000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_0B => X"F0000000DFFFFFF6FFFFFFB3FFFFFFFFFC00000000000000000000000000003F",
      INITP_0C => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_0D => X"FC00000000000000000000000000003FFFFFFFFFEDFFFFFF6FFFFFFA00000000",
      INITP_0E => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFF0000000DFFFFFF6FFFFFFB7FFFFFFFF",
      INITP_0F => X"FFFFFFFFFDFFFFFF6FFFFFFA00000000000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INIT_00 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_02 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_03 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_04 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_05 => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_06 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99EEEE1111",
      INIT_08 => X"0000000000000000000000000000000000000000000000000066FFFFFFFFFFFF",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"FFFFFFFFFFFF6600000000000000000000000000000000000000000000000000",
      INIT_0C => X"1111EEEE99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_0E => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_0F => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_10 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_11 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_12 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_14 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_16 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_17 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_18 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_19 => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_1A => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD33EE11",
      INIT_1C => X"0000000000000000000000000000000000000000000000000066FFFFFFFFFFFF",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"FFFFFFFFFFFF6600000000000000000000000000000000000000000000000000",
      INIT_20 => X"11EE33DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_22 => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_23 => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_24 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_25 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_26 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_28 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_2A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_2B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_2C => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_2D => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_2E => X"EE1111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55EE",
      INIT_30 => X"0000000000000000000000000000000000000000000000000066FFFFFFFFFFFF",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"FFFFFFFFFFFF6600000000000000000000000000000000000000000000000000",
      INIT_34 => X"EE55FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"11111111111111111111111111111111111111111111111111EE9955EE1111EE",
      INIT_36 => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_37 => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_38 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_39 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_3A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_3C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_3E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_3F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_40 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_41 => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_42 => X"EEEE11EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99",
      INIT_44 => X"0000000000000000000000000000000000000000000000000066FFFFFFFFFFFF",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"FFFFFFFFFFFF6600000000000000000000000000000000000000000000000000",
      INIT_48 => X"77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"11111111111111111111111111111111111111111111111111EE9955EE11EEEE",
      INIT_4A => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_4B => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_4C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_4D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_4E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_50 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_52 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_53 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_54 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_55 => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_56 => X"BB11EEEE5577EE11111111111111111111111111111111111111111111111111",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"0000000000000000000000000000000000000000000000000066FFFFFFFFFFFF",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"FFFFFFFFFFFF6600000000000000000000000000000000000000000000000000",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"11111111111111111111111111111111111111111111111111EE9955EEEE11BB",
      INIT_5E => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_5F => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_60 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_61 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_62 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_64 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_66 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_67 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_68 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_69 => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_6A => X"FFDD33CC5577EE11111111111111111111111111111111111111111111111111",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"0000000000000000000000000000000000000000000000000066FFFFFFFFFFFF",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"FFFFFFFFFFFF6600000000000000000000000000000000000000000000000000",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"11111111111111111111111111111111111111111111111111EE9955CC33DDFF",
      INIT_72 => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_73 => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_74 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_75 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_76 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_78 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_7A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_7B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_7C => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_7D => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_7E => X"FFFFFF333377EE11111111111111111111111111111111111111111111111111",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(10),
      ENBWREN => enb_array(10),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(10)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized27\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized27\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized27\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized27\ is
  signal ena_array : STD_LOGIC_VECTOR ( 11 to 11 );
  signal enb_array : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"F0000000DFFFFFF6FFFFFFBFFFFFFFFFFC00000000000000000000000000003F",
      INITP_01 => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_02 => X"FC00000000000000000000000000003FFFFFFFFFFDFFFFFF6FFFFFFA00000000",
      INITP_03 => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFF0000000DFFFFFF6FFFFFFBFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFCFFFFFF6FFFFFFA00000000000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_05 => X"F0000000DFFFFFF6FFFFFF3FFFFFFFFFFC00000000000000000000000000003F",
      INITP_06 => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_07 => X"FC00000000000000000000000000003FFFFFFFFFFE7FFFFF6FFFFFFA00000000",
      INITP_08 => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFF0000000DFFFFFF6FFFFFE7FFFFFFFFF",
      INITP_09 => X"FFFFFFFFFF3FFFFF6FFFFFFA00000000000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_0A => X"F0000000DFFFFFF6FFFFFCFFFFFFFFFFFC00000000000000000000000000003F",
      INITP_0B => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_0C => X"FC00000000000000000000000000003FFFFFFFFFFFDFFFFF6FFFFFFA00000000",
      INITP_0D => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFF0000000DFFFFFF6FFFFFBFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFEFFFFF6FFFFFFA00000000000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_0F => X"F0000000DFFFFFF6FFFFF7FFFFFFFFFFFC00000000000000000000000000003F",
      INIT_00 => X"0000000000000000000000000000000000000000000000000066FFFFFFFFFFFF",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"FFFFFFFFFFFF6600000000000000000000000000000000000000000000000000",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"11111111111111111111111111111111111111111111111111EE993333FFFFFF",
      INIT_06 => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_07 => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_08 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_09 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_0A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_0C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_0E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_0F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_10 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_11 => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_12 => X"FFFFFFFFBB77EE11111111111111111111111111111111111111111111111111",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"0000000000000000000000000000000000000000000000000066FFFFFFFFFFFF",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"FFFFFFFFFFFF6600000000000000000000000000000000000000000000000000",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"11111111111111111111111111111111111111111111111111EE77BBFFFFFFFF",
      INIT_1A => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_1B => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_1C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_1D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_1E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_20 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_22 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_23 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_24 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_25 => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_26 => X"FFFFFFFFFF99EEEE111111111111111111111111111111111111111111111111",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"0000000000000000000000000000000000000000000000000066FFFFFFFFFFFF",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"FFFFFFFFFFFF6600000000000000000000000000000000000000000000000000",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"111111111111111111111111111111111111111111111111EEEE99FFFFFFFFFF",
      INIT_2E => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_2F => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_30 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_31 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_32 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_34 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_36 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_37 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_38 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_39 => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_3A => X"FFFFFFFFFFFF99EEEE1111111111111111111111111111111111111111111111",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"0000000000000000000000000000000000000000000000000066FFFFFFFFFFFF",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"FFFFFFFFFFFF6600000000000000000000000000000000000000000000000000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"1111111111111111111111111111111111111111111111EEEE99FFFFFFFFFFFF",
      INIT_42 => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_43 => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_44 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_45 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_46 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_48 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_4A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_4B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_4C => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_4D => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_4E => X"FFFFFFFFFFFFFFBBEEEE11111111111111111111111111111111111111111111",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"0000000000000000000000000000000000000000000000000066FFFFFFFFFFFF",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"FFFFFFFFFFFF6600000000000000000000000000000000000000000000000000",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"11111111111111111111111111111111111111111111EEEEBBFFFFFFFFFFFFFF",
      INIT_56 => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_57 => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_58 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_59 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_5A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_5C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_5E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_5F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_60 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_61 => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_62 => X"FFFFFFFFFFFFFFFFDD11EE111111111111111111111111111111111111111111",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"0000000000000000000000000000000000000000000000000066FFFFFFFFFFFF",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"FFFFFFFFFFFF6600000000000000000000000000000000000000000000000000",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"111111111111111111111111111111111111111111EE11DDFFFFFFFFFFFFFFFF",
      INIT_6A => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_6B => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_6C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_6D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_6E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_70 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_72 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_73 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_74 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_75 => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFDD11EE1111111111111111111111111111111111111111",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"0000000000000000000000000000000000000000000000000066FFFFFFFFFFFF",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"FFFFFFFFFFFF6600000000000000000000000000000000000000000000000000",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"1111111111111111111111111111111111111111EE11DDFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_7F => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(11),
      ENBWREN => enb_array(11),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(11)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(11)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized28\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized28\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized28\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized28\ is
  signal ena_array : STD_LOGIC_VECTOR ( 12 to 12 );
  signal enb_array : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_01 => X"FC00000000000000000000000000003FFFFFFFFFFFF7FFFF6FFFFFFA00000000",
      INITP_02 => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFF0000000DFFFFFF6FFFFEFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFBFFFF6FFFFFFA00000000000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_04 => X"F0000000DFFFFFF6FFFFDFFFFFFFFFFFFC00000000000000000000000000003F",
      INITP_05 => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_06 => X"FC00000000000000000000000000003FFFFFFFFFFFFDFFFF6FFFFFFA00000000",
      INITP_07 => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFF0000000DFFFFFF6FFFFBFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFE7FFF6FFFFFFA00000000000000DFFFFFF6FFFFFFE7FFFFFBFFFF",
      INITP_09 => X"F0000000DFFFFFF6FFFF7FFFFFFFFFFFFC00000000000000000000000000003F",
      INITP_0A => X"000000C000000400000020000001FFFFFFFFDFFFFFEFFFFFFF6FFFFFFBFFFFFF",
      INITP_0B => X"FC00000000000000000000000000003FFFFFFFFFFFFF00006000000200000000",
      INITP_0C => X"FFFF8000000400000020000001FFFFFFF0000000C00000060000FFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFE00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"F0000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000003F",
      INITP_0F => X"000000FFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_01 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_02 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_04 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_06 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_07 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_08 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_09 => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFDD11EE11111111111111111111111111111111111111",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"0000000000000000000000000000000000000000000000000066FFFFFFFFFFFF",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"FFFFFFFFFFFF6600000000000000000000000000000000000000000000000000",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"11111111111111111111111111111111111111EE11DDFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_13 => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_14 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_15 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_16 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_18 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_1A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_1B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_1C => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_1D => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFDD11EE111111111111111111111111111111111111",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"0000000000000000000000000000000000000000000000000066FFFFFFFFFFFF",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"FFFFFFFFFFFF6600000000000000000000000000000000000000000000000000",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"111111111111111111111111111111111111EE11DDFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_27 => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_28 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_29 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_2A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_2C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_2E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_2F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_30 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_31 => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF33EE1111111111111111111111111111111111",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"0000000000000000000000000000000000000000000000000066FFFFFFFFFFFF",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"FFFFFFFFFFFF6600000000000000000000000000000000000000000000000000",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"1111111111111111111111111111111111EE33DDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_3B => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_3C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_3D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_3E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_40 => X"11111111111111111111111111EE11DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"111111111111111111111111111111111111BBEEEE1111111111111111111111",
      INIT_42 => X"1111111111111111111111111111111111111111EEBB11EE1111111111111111",
      INIT_43 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_44 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_45 => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF33EEEE111111111111111111111111111111",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"0000000000000000000000000000000000000000000000000066FFFFFFFFFFFF",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"FFFFFFFFFFFF6600000000000000000000000000000000000000000000000000",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"11111111111111111111111111111111EE33FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_4F => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_50 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_51 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_52 => X"1111111111111111111111EE11BB111111111111111111111111111111111111",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD11EE11111111111111111111111111",
      INIT_54 => X"EEEEEEEEEEEEEEEEEEEEEEEEEECCEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECCEE99CCCCEEEEEEEEEEEEEEEEEEEEEE",
      INIT_56 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECCCC99EECCEEEEEEEEEEEEEEEE",
      INIT_57 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B0ECCEEEEEEEEEE",
      INIT_58 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_59 => X"CC5555CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC33D3",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF33EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"0000000000000000000000000000000000000000000000000066FFFFFFFFFFFF",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"FFFFFFFFFFFF6600000000000000000000000000000000000000000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEECCCC33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"1755CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC5555CC",
      INIT_63 => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_64 => X"EEEEEEEEEECCEF77343434343434343434343434343434343434343434343434",
      INIT_65 => X"EEEEEEEEEEEEEEEECCEE99CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_66 => X"EEEEEEEEEEEEEEEEEEEEEECCEE99CCCCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEECCEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_68 => X"777777777777777777777777777799DDBBDDDDDDDDDDDDDDDDDDDDDDDDDDDDBB",
      INIT_69 => X"777777777777777777777777777777777777DD77777777777777777777777777",
      INIT_6A => X"777777777777777777777777777777777777777777DD99777777777777777777",
      INIT_6B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5937B99777777777777",
      INIT_6C => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_6D => X"77BBBB77997777777777777777777777777777777777777777777777997799D3",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77997777777777777777777777777799",
      INIT_6F => X"FFFFFFFFFFFFFFDDBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"2222222222222222222222222222222222222222222222222288FFFFFFFFFFFF",
      INIT_71 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_72 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_73 => X"FFFFFFFFFFFF8822222222222222222222222222222222222222222222222222",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"99777777777777777777777777777799FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"17DB779977777777777777777777777777777777777777777777779977BBBB77",
      INIT_77 => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_78 => X"7777777777779977343434343434343434343434343434343434343434343434",
      INIT_79 => X"77777777777777777799DD777777777777777777777777777777777777777777",
      INIT_7A => X"77777777777777777777777799DD777777777777777777777777777777777777",
      INIT_7B => X"BBDDDDDDDDDDDDDDDDDDDDDDDDDDDDBBDD997777777777777777777777777777",
      INIT_7C => X"9999999999999999999999999977BBCC22222222222222222222222222222244",
      INIT_7D => X"999999999999999999999999999999999999DD77999999999999999999999999",
      INIT_7E => X"999999999999999999999999999999999999999977DD99999999999999999999",
      INIT_7F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5937B99779999999999",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(12),
      ENBWREN => enb_array(12),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(12)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(12)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized29\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized29\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized29\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized29\ is
  signal ena_array : STD_LOGIC_VECTOR ( 13 to 13 );
  signal enb_array : STD_LOGIC_VECTOR ( 13 to 13 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFE0000007FFFFFFFFFFE00000000",
      INITP_01 => X"00007FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFE0000007FFFFF",
      INITP_02 => X"FE7FFE00000000006000000200000000000000C0000004000000200000020000",
      INITP_03 => X"F0000000C000000600000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"000000DFFFFFF7FFFFFFFFFFFFFA000000004000000400000020000003FFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFE0000001FFF6FFFFFFA00000000",
      INITP_06 => X"00005FFFFFFFFFFFFFEFFFFFFBFFFFFFF0000000DFFFFFF6FFF80000007FFFFF",
      INITP_07 => X"FE7FFE0000000DFF6FFFFFFA00000000000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_08 => X"F0000000DFFFFFF6FFB00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFE00000006FF6FFFFFFA00000000",
      INITP_0B => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFF0000000DFFFFFF6FFA00000007FFFFF",
      INITP_0C => X"FE7FFE000000027F6FFFFFFA00000000000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0D => X"F0000000DFFFFFF6FF400000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFE000000017F6FFFFFFA00000000",
      INIT_00 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_01 => X"77BBBB77999999999999999999999999999999999999999999999999999799B3",
      INIT_02 => X"4444444444444444444444444444446666779977999999999999999999999999",
      INIT_03 => X"FFFFFFFFFFFFFFEE2255FFFFFFFFFFFFFFFFFFFFFFFFBB884444444444444444",
      INIT_04 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBBDDFFFFFFFFFFFF",
      INIT_05 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_06 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_07 => X"FFFFFFFFFFFFDDBBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_08 => X"444444444444444488BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"9999999999999999999999997799776666444444444444444444444444444444",
      INIT_0A => X"15DB779999999999999999999999999999999999999999999999999977BBBB77",
      INIT_0B => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_0C => X"9999999999779979343434343434343434343434343434343434343434343434",
      INIT_0D => X"99999999999999997799DD779999999999999999999999999999999999999999",
      INIT_0E => X"99999999999999999999997799DD779999999999999999999999999999999999",
      INIT_0F => X"44222222222222222222222222222222CCBB7799999999999999999999999999",
      INIT_10 => X"EEEEEEEEEEEEEEEEEEEEEEEEEECC118800000000000000000000000000000000",
      INIT_11 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEBBEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_12 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC99EEEEEEEEEEEEEEEEEEEE",
      INIT_13 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B11CCEEEEEEEEEE",
      INIT_14 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_15 => X"CC5555CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC33D3",
      INIT_16 => X"000000000000000000000000000000000000EEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_17 => X"FFFFFFFFFFFFFFCC0055FFFFFFFFFFFFFFFFFFFFFFFFBB220000000000000000",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"000000000000000022BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEE220000000000000000000000000000000000",
      INIT_1E => X"1775CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC5555CC",
      INIT_1F => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_20 => X"EEEEEEEEEEEE1177343434343434343434343434343434343434343434343434",
      INIT_21 => X"EEEEEEEEEEEEEEEEEEEE99CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_22 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEBBEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_23 => X"000000000000000000000000000000008811CCEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_24 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_25 => X"111111111111111111111111111111111111BB11111111111111111111111111",
      INIT_26 => X"1111111111111111111111111111111111111111EEBB11111111111111111111",
      INIT_27 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_28 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_29 => X"EE7777EE11111111111111111111111111111111111111111111111111EE55D3",
      INIT_2A => X"0000000000000000000000000000000000002211111111111111111111111111",
      INIT_2B => X"FFFFFFFFFFFFFFEE0055FFFFFFFFFFFFFFFFFFFFFFFFBB220000000000000000",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"000000000000000022BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"1111111111111111111111113344000000000000000000000000000000000000",
      INIT_32 => X"1777EE11111111111111111111111111111111111111111111111111EE7777EE",
      INIT_33 => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_34 => X"1111111111EF1177343434343434343434343434343434343434343434343434",
      INIT_35 => X"11111111111111111111BBEE1111111111111111111111111111111111111111",
      INIT_36 => X"11111111111111111111111111BB111111111111111111111111111111111111",
      INIT_37 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_38 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_39 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_3A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_3B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_3C => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_3D => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_3E => X"00000000000000000000000000000000000000221111EE111111111111111111",
      INIT_3F => X"FFFFFFFFFFFFFFEE0055FFFFFFFFFFFFFFFFFFFFFFFFBB220000000000000000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"000000000000000022BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"111111111111111111EE11334400000000000000000000000000000000000000",
      INIT_46 => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_47 => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_48 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_49 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_4A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_4B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_4C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_4D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_4E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_4F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_50 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_51 => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_52 => X"0000000000000000000000000000000000000000663311EE1111111111111111",
      INIT_53 => X"FFFFFFFFFFFFFFEE0055FFFFFFFFFFFFFFFFFFFFFFFFBB220000000000000000",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"000000000000000022BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"111111111111111111EE33660000000000000000000000000000000000000000",
      INIT_5A => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_5B => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_5C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_5D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_5E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_5F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_60 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_61 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_62 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_63 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_64 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_65 => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_66 => X"0000000000000000000000000000000000000000008833EEEE11111111111111",
      INIT_67 => X"FFFFFFFFFFFFFFEE0055FFFFFFFFFFFFFFFFFFFFFFFFBB220000000000000000",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"000000000000000022BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"1111111111111111EE3388000000000000000000000000000000000000000000",
      INIT_6E => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_6F => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_70 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_71 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_72 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_73 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_74 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_75 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_76 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_77 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_78 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_79 => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_7A => X"00000000000000000000000000000000000000000000AA33EE11111111111111",
      INIT_7B => X"FFFFFFFFFFFFFFEE0055FFFFFFFFFFFFFFFFFFFFFFFFBB220000000000000000",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(13),
      ENBWREN => enb_array(13),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(13)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(13)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFF60000016000000B00000050000000FFFFFFE6000000D0000005C00000000",
      INIT_01 => X"0000000026000000F0000006FFFFFFFFFFFFFE2000001D000000B8000006FFFF",
      INIT_02 => X"0FFFFFFE6000000D000000440000000000000000000000000000000000000000",
      INIT_03 => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_04 => X"000000000000000000000000000000000000000096000000F0000006FFFFFFFF",
      INIT_05 => X"FFFF60000016000000B00000050000000FFFFFFE6000000D0000004900000000",
      INIT_06 => X"0000000036000000F0000006FFFFFFFFFFFFFE2000001D000000B8000006FFFF",
      INIT_07 => X"0FFFFFFE6000000D0000004C0000000000000000000000000000000000000000",
      INIT_08 => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_09 => X"000000000000000000000000000000000000000156000000F0000006FFFFFFFF",
      INIT_0A => X"FFFF60000016000000B00000050000000FFFFFFE6000000D0000004A00000000",
      INIT_0B => X"0000000596000000F0000006FFFFFFFFFFFFFE2000001D000000B8000006FFFF",
      INIT_0C => X"0FFFFFFE6000000D00000049A000000000000000000000000000000000000000",
      INIT_0D => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_0E => X"000000000000000000000000000000000000000216000000F0000006FFFFFFFF",
      INIT_0F => X"FFFF60000016000000B00000050000000FFFFFFE6000000D0000004840000000",
      INIT_10 => X"0000000416000000F0000006FFFFFFFFFFFFFE2000001D000000B8000006FFFF",
      INIT_11 => X"0FFFFFFE6000000D000000482000000000000000000000000000000000000000",
      INIT_12 => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_13 => X"000000000000000000000000000000000000005816000000F0000006FFFFFFFF",
      INIT_14 => X"FFFF60000016000000B00000050000000FFFFFFE6000000D000000481A000000",
      INIT_15 => X"0000002016000000F0000006FFFFFFFFFFFFFE2000001D000000B8000006FFFF",
      INIT_16 => X"0FFFFFFE6000000D000000480400000000000000000000000000000000000000",
      INIT_17 => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_18 => X"000000000000000000000000000000000000044016000000F0000006FFFFFFFF",
      INIT_19 => X"FFFF60000016000000B00000050000000FFFFFFE6000000D0000004802200000",
      INIT_1A => X"0000018016000000F0000006FFFFFFFFFFFFFE2000001D000000B8000006FFFF",
      INIT_1B => X"0FFFFFFE6000000D000000480180000000000000000000000000000000000000",
      INIT_1C => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_1D => X"0000000000000000000000000000000000002A0016000000F0000006FFFFFFFF",
      INIT_1E => X"FFFF60000016000000B00000050000000FFFFFFE6000000D0000004800540000",
      INIT_1F => X"00000C0016000000F0000006FFFFFFFFFFFFFE2000001D000000B8000006FFFF",
      INIT_20 => X"0FFFFFFE6000000D000000480030000000000000000000000000000000000000",
      INIT_21 => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_22 => X"000000000000000000000000000000000000100016000000F0000006FFFFFFFF",
      INIT_23 => X"FFFF60000016000000B00000050000000FFFFFFE6000000D0000004800080000",
      INIT_24 => X"0006600016000000F0000006FFFFFFFFFFFFFE2000001D000000B8000006FFFF",
      INIT_25 => X"0FFFFFFE6000000D000000480006400000000000000000000000000000000000",
      INIT_26 => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_27 => X"00000000000000000000000000000000000C800016000000F0000006FFFFFFFF",
      INIT_28 => X"FFFF60000016000000B00000050000000FFFFFFE6000000D0000004800013000",
      INIT_29 => X"0003000016000000F0000006FFFFFFFFFFFFFE2000001D000000B8000006FFFF",
      INIT_2A => X"0FFFFFFE6000000D000000480000D00000000000000000000000000000000000",
      INIT_2B => X"FFFFFE2000001D000000B8000006FFFFFFFF60000016000000B0000005000000",
      INIT_2C => X"0000000000000000000000000000000000C4000016000000F0000006FFFFFFFF",
      INIT_2D => X"FFFF60000016000000B00000050000000FFFFFFE6000000D0000004800002300",
      INIT_2E => X"0118000016000000F0000006FFFFFFFFFFFFFE2000001D000000B8000006FFFF",
      INIT_2F => X"0FFFFFFE6000000D000000480000188000000000000000000000000000000000",
      INIT_30 => X"FFFFFF6000000C00000020000000FFFFFFFF60000016000000B0000005000000",
      INIT_31 => X"000000000000000000000000000000000A40000012000000F0000000FFFFFFFF",
      INIT_32 => X"FFFF00000004000000300000010000000FFFFFFE6000000F0000004800000350",
      INIT_33 => X"048000000C000000000000037FFFFFEFFFFFFE4000000200000040000000FFFF",
      INIT_34 => X"0BFFFFFE00000000000000300000006000000000000000000000000000000000",
      INIT_35 => X"00000280000000000000000000000001FFFF0000000800000040000003000000",
      INIT_36 => X"00000000000000000000000000000000F14000000A000000F00000017FFFFFC0",
      INIT_37 => X"80000000000000000000000000FFFFFFFBFFFFFE8000000E000000100000020F",
      INIT_38 => X"9E7FFFFFFFFFFFFFFFFFFFFF000000380000013FFFFFFBFFFFFFDFFFFFFF0001",
      INIT_39 => X"3C0000017FFFFFFFFFFFFFCFFFFFFE79C0000000000000000000000000000003",
      INIT_3A => X"FFFFFE400000020000004000000000008000FFFFFFFBFFFFFFDFFFFFFD800000",
      INIT_3B => X"5000000000000000000000000000000A848000000C000001080000027FFFFFCF",
      INIT_3C => X"000000000008000000400000007FFFFFDBFFFFFE00000010800000B000000021",
      INIT_3D => X"0340000012000000F00000068000002C000001E000000C000000200000030000",
      INIT_3E => X"240000016000000F00000048000003C0B800000000000000000000000000001D",
      INIT_3F => X"000001A000001D000000B800000700000000C000000400000030000006800000",
      INIT_40 => X"610000000000000000000000000000860340000016000000F00000068000002C",
      INIT_41 => X"0000E0000016000000B0000004800000240000016000000D00000048000003C0",
      INIT_42 => X"0340000016000000F00000068000002C000001A000001D000000B80000070000",
      INIT_43 => X"240000016000000D00000048000003C010A00000000000000000000000000508",
      INIT_44 => X"000001A000001D000000B800000700000000E0000016000000B0000004800000",
      INIT_45 => X"03540000000000000000000000002AC00340000016000000F00000068000002C",
      INIT_46 => X"0000E0000016000000B0000004800000240000016000000D00000048000003C0",
      INIT_47 => X"0340000016000000F00000068000002C000001A000001D000000B80000070000",
      INIT_48 => X"240000016000000D00000048000003C000C7000000000000000000000000E300",
      INIT_49 => X"000001A000001D000000B800000700000000E0000016000000B0000004800000",
      INIT_4A => X"0030C000000000000000000000030C000340000016000000F00000068000002C",
      INIT_4B => X"0000E0000016000000B0000004800000240000016000000D00000048000003C0",
      INIT_4C => X"0340000016000000F00000068000002C000001A000001D000000B80000070000",
      INIT_4D => X"240000016000000D00000048000003C000061200000000000000000000686000",
      INIT_4E => X"000001A000001D000000B800000700000000E0000016000000B0000004800000",
      INIT_4F => X"0000D680000000000000000001EB00000340000016000000F00000068000002C",
      INIT_50 => X"0000E0000016000000B0000004800000240000016000000D00000048000003C0",
      INIT_51 => X"0340000016000000F00000068000002C000001A000001D000000B80000070000",
      INIT_52 => X"240000016000000D00000048000003C00000109C000000000000000039080000",
      INIT_53 => X"000001A000001D000000B800000700000000E0000016000000B0000004800000",
      INIT_54 => X"00001383C000000000000003C0D800000340000016000000F00000068000002C",
      INIT_55 => X"0000E0000016000000B0000004800000240000016000000D00000048000003C0",
      INIT_56 => X"0340000016000000F00000068000002C000001A000001D000000B80000070000",
      INIT_57 => X"240000016000000D00000048000003C0000012702F000000000000F40E580000",
      INIT_58 => X"000001A000001D000000B800000700000000E0000016000000B0000004800000",
      INIT_59 => X"00001203C052000000004A03C05800000340000016000000F00000068000002C",
      INIT_5A => X"0000E0000016000000B0000004800000240000016000000D00000048000003C0",
      INIT_5B => X"0340000016000000F00000068000002C000001A000001D000000B80000070000",
      INIT_5C => X"240000016000000D00000048000003C0000012003C122CF00F35C83C00580000",
      INIT_5D => X"000001A000001D000000B800000700000000E0000016000000B0000004800000",
      INIT_5E => X"0000120001E0201FFC040780005800000340000016000000F00000068000002C",
      INIT_5F => X"0000E0000016000000B0000004800000240000016000000D00000048000003C0",
      INIT_60 => X"0340000016000000F00000068000002C000001A000001D000000B80000070000",
      INIT_61 => X"240000016000000D00000048000003C0000012000007D000000BE00000580000",
      INIT_62 => X"000001A000001D000000B800000700000000E0000016000000B0000004800000",
      INIT_63 => X"000012000001D000000B8000005800000340000016000000F00000068000002C",
      INIT_64 => X"0000E0000016000000B0000004800000240000016000000D00000048000003C0",
      INIT_65 => X"0340000016000000F00000068000002C000001A000001D000000B80000070000",
      INIT_66 => X"240000016000000D00000048000003C0000012000001D000000B800000580000",
      INIT_67 => X"000001A000001D000000B800000700000000E0000016000000B0000004800000",
      INIT_68 => X"000012000001D000000B8000005800000340000016000000F00000068000002C",
      INIT_69 => X"0000E0000016000000B0000004800000240000016000000D00000048000003C0",
      INIT_6A => X"0340000016000000F00000068000002C000001A000001D000000B80000070000",
      INIT_6B => X"240000016000000D00000048000003C0000012000001D000000B800000580000",
      INIT_6C => X"000001A000001D000000B800000700000000E0000016000000B0000004800000",
      INIT_6D => X"000012000001D000000B8000005800000340000016000000F00000068000002C",
      INIT_6E => X"0000E0000016000000B0000004800000240000016000000D00000048000003C0",
      INIT_6F => X"0340000016000000F00000068000002C000001A000001D000000B80000070000",
      INIT_70 => X"240000016000000D00000048000003C0000012000001D000000B800000580000",
      INIT_71 => X"000001A000001D000000B800000700000000E0000016000000B0000004800000",
      INIT_72 => X"000012000001D000000B8000005800000340000016000000F00000068000002C",
      INIT_73 => X"0000E0000016000000B0000004800000240000016000000D00000048000003C0",
      INIT_74 => X"0340000016000000F00000068000002C000001A000001D000000B80000070000",
      INIT_75 => X"240000016000000D00000048000003C0000012000001D000000B800000580000",
      INIT_76 => X"000001A000001D000000B800000700000000E0000016000000B0000004800000",
      INIT_77 => X"000012000001D000000B8000005800000340000016000000F00000068000002C",
      INIT_78 => X"0000E0000016000000B0000004800000240000016000000D00000048000003C0",
      INIT_79 => X"0340000016000000F00000068000002C000001A000001D000000B80000070000",
      INIT_7A => X"240000016000000D00000048000003C0000012000001D000000B800000580000",
      INIT_7B => X"000001A000001D000000B800000700000000E0000016000000B0000004800000",
      INIT_7C => X"000012000001D000000B8000005800000340000016000000F00000068000002C",
      INIT_7D => X"0000E0000016000000B0000004800000240000016000000D00000048000003C0",
      INIT_7E => X"0340000016000000F00000068000002C000001A000001D000000B80000070000",
      INIT_7F => X"240000016000000D00000048000003C0000012000001D000000B800000580000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized30\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized30\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized30\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized30\ is
  signal ena_array : STD_LOGIC_VECTOR ( 14 to 14 );
  signal enb_array : STD_LOGIC_VECTOR ( 14 to 14 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFF0000000DFFFFFF6FE800000007FFFFF",
      INITP_01 => X"FE7FFE00000000BF6FFFFFFA00000000000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_02 => X"F0000000DFFFFFF6FD000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFE000000005F6FFFFFFA00000000",
      INITP_05 => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFF0000000DFFFFFF6FB000000007FFFFF",
      INITP_06 => X"FE7FFE000000006F6FFFFFFA00000000000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_07 => X"F0000000DFFFFFF6F6000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFE00000000376FFFFFFA00000000",
      INITP_0A => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFF0000000DFFFFFF6EC000000007FFFFF",
      INITP_0B => X"FE7FFE00000000176FFFFFFA00000000000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0C => X"F0000000DFFFFFF6E8000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFE000000000B6FFFFFFA00000000",
      INITP_0F => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFF0000000DFFFFFF6D0000000007FFFFF",
      INIT_00 => X"000000000000000022BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"11111111111111EE33AA00000000000000000000000000000000000000000000",
      INIT_02 => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_03 => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_04 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_05 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_06 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_07 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_08 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_09 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_0A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_0B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_0C => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_0D => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_0E => X"0000000000000000000000000000000000000000000000CC33EE111111111111",
      INIT_0F => X"FFFFFFFFFFFFFFEE0055FFFFFFFFFFFFFFFFFFFFFFFFBB220000000000000000",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"000000000000000022BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"111111111111EE33EE0000000000000000000000000000000000000000000000",
      INIT_16 => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_17 => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_18 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_19 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_1A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_1B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_1C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_1D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_1E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_1F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_20 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_21 => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_22 => X"000000000000000000000000000000000000000000000000EE33EE1111111111",
      INIT_23 => X"FFFFFFFFFFFFFFEE0055FFFFFFFFFFFFFFFFFFFFFFFFBB220000000000000000",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"000000000000000022BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"1111111111EE1111000000000000000000000000000000000000000000000000",
      INIT_2A => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_2B => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_2C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_2D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_2E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_2F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_30 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_31 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_32 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_33 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_34 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_35 => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_36 => X"000000000000000000000000000000000000000000000000221111EE11111111",
      INIT_37 => X"FFFFFFFFFFFFFFEE0055FFFFFFFFFFFFFFFFFFFFFFFFBB220000000000000000",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"000000000000000022BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"11111111EE111122000000000000000000000000000000000000000000000000",
      INIT_3E => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_3F => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_40 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_41 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_42 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_43 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_44 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_45 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_46 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_47 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_48 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_49 => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_4A => X"00000000000000000000000000000000000000000000000000223311EE111111",
      INIT_4B => X"FFFFFFFFFFFFFFEE0055FFFFFFFFFFFFFFFFFFFFFFFFBB220000000000000000",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"000000000000000022BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"111111EE11334400000000000000000000000000000000000000000000000000",
      INIT_52 => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_53 => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_54 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_55 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_56 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_57 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_58 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_59 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_5A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_5B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_5C => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_5D => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_5E => X"00000000000000000000000000000000000000000000000000006633EE111111",
      INIT_5F => X"FFFFFFFFFFFFFFEE0055FFFFFFFFFFFFFFFFFFFFFFFFBB220000000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"000000000000000022BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"111111EE33660000000000000000000000000000000000000000000000000000",
      INIT_66 => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_67 => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_68 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_69 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_6A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_6B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_6C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_6D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_6E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_6F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_70 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_71 => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000008833EE1111",
      INIT_73 => X"FFFFFFFFFFFFFFEE0055FFFFFFFFFFFFFFFFFFFFFFFFBB220000000000000000",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"000000000000000022BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"1111EE33AA000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_7B => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_7C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_7D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_7E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_7F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(14),
      ENBWREN => enb_array(14),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(14)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(14)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized31\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized31\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized31\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized31\ is
  signal ena_array : STD_LOGIC_VECTOR ( 15 to 15 );
  signal enb_array : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FE7FFE00000000056FFFFFFA00000000000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_01 => X"F0000000DFFFFFF6A0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFE00000000066FFFFFFA00000000",
      INITP_04 => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFF0000000DFFFFFF660000000007FFFFF",
      INITP_05 => X"FE7FFE00000000036FFFFFFA00000000000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_06 => X"F0000000DFFFFFF6C0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFE00000000016FFFFFFA00000000",
      INITP_09 => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFF0000000DFFFFFF680000000007FFFFF",
      INITP_0A => X"FE7FFE0000000000EFFFFFFA00000000000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0B => X"F0000000DFFFFFF700000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFE00000000006FFFFFFA00000000",
      INITP_0E => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFF0000000DFFFFFF600000000007FFFFF",
      INITP_0F => X"FE7FFE00000000006FFFFFFA00000000000000DFFFFFE6FFFFFF67FFFFFA0000",
      INIT_00 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_01 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_02 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_03 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_04 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_05 => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_06 => X"00000000000000000000000000000000000000000000000000000000CC33EE11",
      INIT_07 => X"FFFFFFFFFFFFFFEE0055FFFFFFFFFFFFFFFFFFFFFFFFBB220000000000000000",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"000000000000000022BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"11EE33EE00000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_0F => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_10 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_11 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_12 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_13 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_14 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_15 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_16 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_17 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_18 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_19 => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_1A => X"00000000000000000000000000000000000000000000000000000000001111EE",
      INIT_1B => X"FFFFFFFFFFFFFFEE0055FFFFFFFFFFFFFFFFFFFFFFFFBB220000000000000000",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"000000000000000022BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"EE11332200000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_23 => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_24 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_25 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_26 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_27 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_28 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_29 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_2A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_2B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_2C => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_2D => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000223311",
      INIT_2F => X"FFFFFFFFFFFFFFEE0055FFFFFFFFFFFFFFFFFFFFFFFFBB220000000000000000",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"000000000000000022BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"1133440000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_37 => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_38 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_39 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_3A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_3B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_3C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_3D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_3E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_3F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_40 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_41 => X"EE7777EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000006633",
      INIT_43 => X"FFFFFFFFFFFFFFEE0055FFFFFFFFFFFFFFFFFFFFFFFFBB220000000000000000",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"000000000000000022BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"5588000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"1777EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_4B => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_4C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_4D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_4E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_4F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_50 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_51 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_52 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_53 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_54 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_55 => X"115577EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_56 => X"00000000000000000000000000000000000000000000000000000000000000AA",
      INIT_57 => X"FFFFFFFFFFFFFFEE0055FFFFFFFFFFFFFFFFFFFFFFFFBB220000000000000000",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"000000000000000022BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"CC00000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"1777EE11111111111111111111111111111111111111111111111111EE775533",
      INIT_5F => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_60 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_61 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_62 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_63 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_64 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_65 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_66 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_67 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_68 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_69 => X"CC9977EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"FFFFFFFFFFFFFFEE0055FFFFFFFFFFFFFFFFFFFFFFFFBB220000000000000000",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"000000000000000022BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"1777EE11111111111111111111111111111111111111111111111111EE5577EE",
      INIT_73 => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_74 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_75 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_76 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_77 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_78 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_79 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_7A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_7B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_7C => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_7D => X"009977EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"FFFFFFFFFFFFFFEE0055FFFFFFFFFFFFFFFFFFFFFFFFBB220000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(15),
      ENBWREN => enb_array(15),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(15)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized32\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized32\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized32\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized32\ is
  signal ena_array : STD_LOGIC_VECTOR ( 16 to 16 );
  signal enb_array : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"F0000000DFFFFFF600000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFE00000000002FFFFFFA00000000",
      INITP_03 => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFF0000000DFFFFFF400000000007FFFFF",
      INITP_04 => X"FE7FFE000000000017FFFFFA00000000000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_05 => X"F0000000DFFFFFE800000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFE00000000001BFFFFFA00000000",
      INITP_08 => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFF0000000DFFFFFD800000000007FFFFF",
      INITP_09 => X"FE7FFE00000000000BFFFFFA00000000000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0A => X"F0000000DFFFFFD000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFE000000000005FFFFFA00000000",
      INITP_0D => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFF0000000DFFFFFA000000000007FFFFF",
      INITP_0E => X"FE7FFE000000000006FFFFFA00000000000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0F => X"F0000000DFFFFF6000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"000000000000000022BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"1777EE11111111111111111111111111111111111111111111111111EE779922",
      INIT_07 => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_08 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_09 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_0A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_0B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_0C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_0D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_0E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_0F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_10 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_11 => X"00AA77EE11111111111111111111111111111111111111111111111111EE35D3",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"FFFFFFFFFFFFFFEE0055FFFFFFFFFFFFFFFFFFFFFFFFBB220000000000000000",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"000000000000000022BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"1777EE11111111111111111111111111111111111111111111111111EE77AA00",
      INIT_1B => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_1C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_1D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_1E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_1F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_20 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_21 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_22 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_23 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_24 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_25 => X"0000CC33EE111111111111111111111111111111111111111111111111EE35D3",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"FFFFFFFFFFFFFFEE0055FFFFFFFFFFFFFFFFFFFFFFFFBB220000000000000000",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"000000000000000022BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"1777EE111111111111111111111111111111111111111111111111EE33EE0000",
      INIT_2F => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_30 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_31 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_32 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_33 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_34 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_35 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_36 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_37 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_38 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_39 => X"0000221111EE1111111111111111111111111111111111111111111111EE35D3",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"FFFFFFFFFFFFFFEE0055FFFFFFFFFFFFFFFFFFFFFFFFBB220000000000000000",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"000000000000000022BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"1777EE1111111111111111111111111111111111111111111111EE1133220000",
      INIT_43 => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_44 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_45 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_46 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_47 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_48 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_49 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_4A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_4B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_4C => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_4D => X"0000004433EE1111111111111111111111111111111111111111111111EE35D3",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"FFFFFFFFFFFFFFEE0055FFFFFFFFFFFFFFFFFFFFFFFFBB220000000000000000",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"000000000000000022BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"1777EE1111111111111111111111111111111111111111111111EE5566000000",
      INIT_57 => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_58 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_59 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_5A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_5B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_5C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_5D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_5E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_5F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_60 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_61 => X"00000000AA33EE11111111111111111111111111111111111111111111EE35D3",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"FFFFFFFFFFFFFFEE0055FFFFFFFFFFFFFFFFFFFFFFFFBB220000000000000000",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"000000000000000022BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"1777EE11111111111111111111111111111111111111111111EE33CC00000000",
      INIT_6B => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_6C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_6D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_6E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_6F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_70 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_71 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_72 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_73 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_74 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_75 => X"00000000001111EE111111111111111111111111111111111111111111EE35D3",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"FFFFFFFFFFFFFFEE0055FFFFFFFFFFFFFFFFFFFFFFFFBB220000000000000000",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"000000000000000022BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"1777EE111111111111111111111111111111111111111111EE11330000000000",
      INIT_7F => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(16),
      ENBWREN => enb_array(16),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(16)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(16)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized33\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized33\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized33\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized33\ is
  signal ena_array : STD_LOGIC_VECTOR ( 17 to 17 );
  signal enb_array : STD_LOGIC_VECTOR ( 17 to 17 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFE000000000002FFFFFA00000000",
      INITP_02 => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFF0000000DFFFFF4000000000007FFFFF",
      INITP_03 => X"FE7FFE0000000000017FFFFA00000000000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_04 => X"F0000000DFFFFE8000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFE000000000001BFFFFA00000000",
      INITP_07 => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFF0000000DFFFFD8000000000007FFFFF",
      INITP_08 => X"FE7FFE000000000000BFFFFA00000000000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_09 => X"F0000000DFFFFD0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFE0000000000005FFFFA00000000",
      INITP_0C => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFF0000000DFFFFA0000000000007FFFFF",
      INITP_0D => X"FE7FFE0000000000006FFFFA00000000000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0E => X"F0000000DFFFF60000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INIT_00 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_01 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_02 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_03 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_04 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_05 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_06 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_07 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_08 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_09 => X"00000000004433EE111111111111111111111111111111111111111111EE35D3",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"FFFFFFFFFFFFFFEE0055FFFFFFFFFFFFFFFFFFFFFFFFBB220000000000000000",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"000000000000000022BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"1777EE111111111111111111111111111111111111111111EE55440000000000",
      INIT_13 => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_14 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_15 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_16 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_17 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_18 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_19 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_1A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_1B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_1C => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_1D => X"000000000000AA33EE1111111111111111111111111111111111111111EE35D3",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"FFFFFFFFFFFFFFEE0055FFFFFFFFFFFFFFFFFFFFFFFFBB220000000000000000",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"000000000000000022BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"1777EE1111111111111111111111111111111111111111EE33CC000000000000",
      INIT_27 => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_28 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_29 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_2A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_2B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_2C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_2D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_2E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_2F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_30 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_31 => X"000000000000001111EE11111111111111111111111111111111111111EE35D3",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"FFFFFFFFFFFFFFEE0055FFFFFFFFFFFFFFFFFFFFFFFFBB220000000000000000",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"000000000000000022BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"1777EE11111111111111111111111111111111111111EE113300000000000000",
      INIT_3B => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_3C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_3D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_3E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_3F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_40 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_41 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_42 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_43 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_44 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_45 => X"000000000000004455EE11111111111111111111111111111111111111EE35D3",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"FFFFFFFFFFFFFFEE0055FFFFFFFFFFFFFFFFFFFFFFFFBB220000000000000000",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"000000000000000022BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"1777EE11111111111111111111111111111111111111EE556600000000000000",
      INIT_4F => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_50 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_51 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_52 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_53 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_54 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_55 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_56 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_57 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_58 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_59 => X"0000000000000000CC33EE111111111111111111111111111111111111EE35D3",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"FFFFFFFFFFFFFFEE0055FFFFFFFFFFFFFFFFFFFFFFFFBB220000000000000000",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"000000000000000022BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"1777EE111111111111111111111111111111111111EE33EE0000000000000000",
      INIT_63 => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_64 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_65 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_66 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_67 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_68 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_69 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_6A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_6B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_6C => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_6D => X"0000000000000000001111EE1111111111111111111111111111111111EE35D3",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"FFFFFFFFFFFFFFEE0055FFFFFFFFFFFFFFFFFFFFFFFFBB220000000000000000",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"000000000000000022BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"1777EE1111111111111111111111111111111111EE1133000000000000000000",
      INIT_77 => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_78 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_79 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_7A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_7B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_7C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_7D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_7E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_7F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(17),
      ENBWREN => enb_array(17),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(17)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(17)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized34\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized34\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized34\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized34\ is
  signal ena_array : STD_LOGIC_VECTOR ( 18 to 18 );
  signal enb_array : STD_LOGIC_VECTOR ( 18 to 18 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFE0000000000002FFFFA00000000",
      INITP_01 => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFF0000000DFFFF40000000000007FFFFF",
      INITP_02 => X"FE7FFE00000000000010000200000000000000C0000004000000200000020000",
      INITP_03 => X"F0000000C0000C0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"000000FFFFFFFFFFFFFFFFFFFFFE000000004000000400000060000003FFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFE0000000000001FFFFE00000000",
      INITP_06 => X"00007FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000FFFFF80000000000007FFFFF",
      INITP_07 => X"0000FFFFE00000FFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFF800007FFFF000007FFFF00000FFFFF00000FFFFF00000FFFFF0",
      INITP_09 => X"000000C000000400000020000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"F00000FFFFF00000FFFFF00000FFFFF00000FFFFE00000FFFFE0000300000010",
      INITP_0B => X"FFFF8000000400000020000003FFFFFFF8000000C0001800007FFFF000007FFF",
      INITP_0C => X"0000FFFFE00000FFFFE5FFFB40000010000000DFFFFFE6FFFFFF67FFFFFBFFFF",
      INITP_0D => X"FA000002DFFFB000007FFFF000007FFFF00000FFFFF00000FFFFF00000FFFFF0",
      INITP_0E => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFFDFFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_0F => X"F00000FFFFF00000FFFFF00000FFFFF00000FFFFE00000FFFFE2FFFB7FFFFF90",
      INIT_00 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5B5",
      INIT_01 => X"0000000000000000004455EE1111111111111111111111111111111111EE35D3",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"FFFFFFFFFFFFFFEE0055FFFFFFFFFFFFFFFFFFFFFFFFBB220000000000000000",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"000000000000000022BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"1777EE1111111111111111111111111111111111EE5566000000000000000000",
      INIT_0B => X"34343434B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_0C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_0D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_0E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_0F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_10 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEE118800000000000000000000000000000000",
      INIT_11 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEBBEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_12 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC99EEEEEEEEEEEEEEEEEEEE",
      INIT_13 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B11CCEEEEEEEEEE",
      INIT_14 => X"91B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191B5B5B5B5",
      INIT_15 => X"00000000000000000000CC11EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEC33B3",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"FFFFFFFFFFFFFFEE0055FFFFFFFFFFFFFFFFFFFFFFFFBB220000000000000000",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"000000000000000022DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"1575CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE331100000000000000000000",
      INIT_1F => X"34343434B191B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191",
      INIT_20 => X"EEEEEEEEEEEE1177343434343434343434343434343434343434343434343434",
      INIT_21 => X"EEEEEEEEEEEEEEEEEE1199CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_22 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEBBEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_23 => X"000000000000000000000000000000008811EEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_24 => X"9999999999999999999999999999BBEE44444444444444444444444444444466",
      INIT_25 => X"999999999999999999999999999999999999DD99999999999999999999999999",
      INIT_26 => X"999999999999999999999999999999999999999999DD99999999999999999999",
      INIT_27 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5937BB9999999999999",
      INIT_28 => X"F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5B5B5B5B5",
      INIT_29 => X"4444444444444444444466779999999999999999999999999999999999999BF5",
      INIT_2A => X"4444442200000000000000000000000000000000000000224444444444444444",
      INIT_2B => X"99999999999999AA00119999999977BBFFFFFFFFFFFFBB664444444444444444",
      INIT_2C => X"99999999999999BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD99999999",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD999999999999999999999999",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFF9999999999999999999999999999999999999999",
      INIT_2F => X"FFFFFFFFBB99999999999999999999999999999999999999DDFFFFFFFFFFFFFF",
      INIT_30 => X"00000000000000002255999999999999DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"0000000000000000224444444444444444444444444444444444444422000000",
      INIT_32 => X"37DB999999999999999999999999999999999999772200000000000000000000",
      INIT_33 => X"3434345415F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5D3",
      INIT_34 => X"9999999999999977343434343434343434343434343434343434343434343434",
      INIT_35 => X"99999999999999999999DD999999999999999999999999999999999999999999",
      INIT_36 => X"99999999999999999999999999DD999999999999999999999999999999999999",
      INIT_37 => X"66444444444444444444444444444444EEBB9999999999999999999999999999",
      INIT_38 => X"777777777777777777777777777777DDBBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_39 => X"777777777777777777777777777777777777DD77777777777777777777777777",
      INIT_3A => X"777777777777777777777777777777777777777777DD77777777777777777777",
      INIT_3B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5937B97777777777777",
      INIT_3C => X"33535353535353535353535353535353535353535353535353335377B5B5B5B5",
      INIT_3D => X"999999999999999999997711997777777777777777777777777777777777BB77",
      INIT_3E => X"9999BBAA00000000000000000000000000000000000000EEBB77999999999999",
      INIT_3F => X"222222222222220000002222222200CC99777777777799779999999999999999",
      INIT_40 => X"2222222222220066997777777777777777777777777777777777991100222222",
      INIT_41 => X"7799777777777777777777777777777777779955222222222222222222222222",
      INIT_42 => X"7777777777777777777799994400222222222222222222222222222222222222",
      INIT_43 => X"7777779966002222222222222222222222222222222222225599777777777777",
      INIT_44 => X"00000000000000000022222222222200EE997777777777777777777777777777",
      INIT_45 => X"0000000000000000CCBB9999999999999999999999999999999977BBAA000000",
      INIT_46 => X"99BB7777777777777777777777777777777777BB330000000000000000000000",
      INIT_47 => X"34343476BB335553535353535353535353535353535353535353535353535333",
      INIT_48 => X"7777777777777777343434343434343434343434343434343434343434343434",
      INIT_49 => X"77777777777777777777DD777777777777777777777777777777777777777777",
      INIT_4A => X"77777777777777777777777777DD777777777777777777777777777777777777",
      INIT_4B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBBDD777777777777777777777777777777",
      INIT_4C => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEBBEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_4E => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC99EEEEEEEEEEEEEEEEEEEE",
      INIT_4F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B0FCCEEEEEEEEEE",
      INIT_50 => X"ECEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE35B5B5B5B5",
      INIT_51 => X"99999999999999999999BB88EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC7755",
      INIT_52 => X"9999BBAA00000000000000000000000000000000000000EEBB99999999999999",
      INIT_53 => X"000000000000000000000000000000AA99777777777777999999999999999999",
      INIT_54 => X"0000000000000044997777777777777777777777777777777777991100000000",
      INIT_55 => X"7777777777777777777777777777777777779955000000000000000000000000",
      INIT_56 => X"7777777777777777777777992200000000000000000000000000000000000000",
      INIT_57 => X"7777779944000000000000000000000000000000000000005599777777777777",
      INIT_58 => X"00000000000000000000000000000000EE997777777777777777777777777777",
      INIT_59 => X"0000000000000000CCBB9999999999999999999999999999999999BBAA000000",
      INIT_5A => X"5577CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC99110000000000000000000000",
      INIT_5B => X"3434347677ECEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEC",
      INIT_5C => X"EEEEEEEEEECC0F77343434343434343434343434343434343434343434343434",
      INIT_5D => X"EEEEEEEEEEEEEEEECCEE99CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_5E => X"EEEEEEEEEEEEEEEEEEEEEEEEEEBBEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_60 => X"11111111111111111111111111EE11DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_62 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_63 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_64 => X"EE11F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1EE35B5B5B5B5",
      INIT_65 => X"77777777777777777777BB664455EE1111111111111111111111111111EE7755",
      INIT_66 => X"7777BBAA00000000000000000000000000000000000000EE9977777777777777",
      INIT_67 => X"000000000000000000000000000000AABB777777777777777777777777777777",
      INIT_68 => X"0000000000000044997777777777777777777777777777777777991100000000",
      INIT_69 => X"9999777777777777777777777777777777779955000000000000000000000000",
      INIT_6A => X"7777777777777777777799992200000000000000000000000000000000000000",
      INIT_6B => X"7777779966000000000000000000000000000000000000005599777777777777",
      INIT_6C => X"00000000000000000000000000000000EE997777777777777777777777777777",
      INIT_6D => X"0000000000000000CCBB7777777777777777777777777777777777BBAA000000",
      INIT_6E => X"5577EE1111111111111111111111111111EE33DDEE0000000000000000000000",
      INIT_6F => X"3434347679EE11F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F111EE",
      INIT_70 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_71 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_72 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD11EE11111111111111111111111111",
      INIT_74 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_76 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_77 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_78 => X"EE111111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_79 => X"77777777777777777777BB6600EE33EE11111111111111111111111111EE7755",
      INIT_7A => X"7777BBAA00000000000000000000000000000000000000EE9977777777777777",
      INIT_7B => X"000000000000000000000000000000AABB777777777777777777777777777777",
      INIT_7C => X"0000000000000044997777777777777777777777777777777777991100000000",
      INIT_7D => X"9999777777777777777777777777777777779955000000000000000000000000",
      INIT_7E => X"7777777777777777777799992200000000000000000000000000000000000000",
      INIT_7F => X"7777779966000000000000000000000000000000000000005599777777777777",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(18),
      ENBWREN => enb_array(18),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(18)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized35\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized35\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized35\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized35\ is
  signal ena_array : STD_LOGIC_VECTOR ( 19 to 19 );
  signal enb_array : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFFFEDFFF3000007FFFF000007FFF",
      INITP_01 => X"0000FFFFE00000FFFFE27FFB7FFFFF90000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_02 => X"FBFFFFFEDFFF7800007FFFF000007FFFF00000FFFFF00000FFFFF00000FFFFF0",
      INITP_03 => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_04 => X"F00000FFFFF00000FFFFF00000FFFFF00000FFFFE00000FFFFE17FFB7FFFFF90",
      INITP_05 => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFFFEDFFEF800007FFFF000007FFF",
      INITP_06 => X"0000FFFFE00000FFFFE1BFFB7FFFFF90000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_07 => X"FBFFFFFEDFFEF800007FFFF000007FFFF00000FFFFF00000FFFFF00000FFFFF0",
      INITP_08 => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_09 => X"F00000FFFFF00000FFFFF00000FFFFF00000FFFFE00000FFFFE0BFFB7FFFFF90",
      INITP_0A => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFFFEDFFDF800007FFFF000007FFF",
      INITP_0B => X"0000FFFFE00000FFFFE0DFFB7FFFFF90000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_0C => X"FBFFFFFEDFFDF800007FFFF000007FFFF00000FFFFF00000FFFFF00000FFFFF0",
      INITP_0D => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_0E => X"F00000FFFFF00000FFFFF00000FFFFF00000FFFFE00000FFFFE05FFB7FFFFF90",
      INITP_0F => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFFFEDFFBF800007FFFF000007FFF",
      INIT_00 => X"00000000000000000000000000000000EE997777777777777777777777777777",
      INIT_01 => X"0000000000000000CCBB7777777777777777777777777777777777BBAA000000",
      INIT_02 => X"5577EE11111111111111111111111111EEEE99BBEE0000000000000000000000",
      INIT_03 => X"3434347677EE11111111111111111111111111111111111111111111111111EE",
      INIT_04 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_05 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_06 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_08 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_0A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_0B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_0C => X"EE111111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_0D => X"77777777777777777777BB66002255EEEE111111111111111111111111EE7755",
      INIT_0E => X"7777BBAA00000000000000000000000000000000000000EE9977777777777777",
      INIT_0F => X"000000000000000000000000000000AABB777777777777777777777777777777",
      INIT_10 => X"0000000000000044997777777777777777777777777777777777991100000000",
      INIT_11 => X"9999777777777777777777777777777777779955000000000000000000000000",
      INIT_12 => X"7777777777777777777799992200000000000000000000000000000000000000",
      INIT_13 => X"7777779966000000000000000000000000000000000000005599777777777777",
      INIT_14 => X"00000000000000000000000000000000EE997777777777777777777777777777",
      INIT_15 => X"0000000000000000CCBB7777777777777777777777777777777777BBAA000000",
      INIT_16 => X"5577EE11111111111111111111111111EE779999110000000000000000000000",
      INIT_17 => X"3434347677EE11111111111111111111111111111111111111111111111111EE",
      INIT_18 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_19 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_1A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_1C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_1E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_1F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_20 => X"EE111111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_21 => X"77777777777777777777BB660000AA33EE111111111111111111111111EE7755",
      INIT_22 => X"7777BBAA00000000000000000000000000000000000000EE9977777777777777",
      INIT_23 => X"000000000000000000000000000000AABB777777777777777777777777777777",
      INIT_24 => X"0000000000000044997777777777777777777777777777777777991100000000",
      INIT_25 => X"9999777777777777777777777777777777779955000000000000000000000000",
      INIT_26 => X"7777777777777777777799992200000000000000000000000000000000000000",
      INIT_27 => X"7777779966000000000000000000000000000000000000005599777777777777",
      INIT_28 => X"00000000000000000000000000000000EE997777777777777777777777777777",
      INIT_29 => X"0000000000000000CCBB7777777777777777777777777777777777BBAA000000",
      INIT_2A => X"5577EE111111111111111111111111EE11BB7799110000000000000000000000",
      INIT_2B => X"3434347677EE11111111111111111111111111111111111111111111111111EE",
      INIT_2C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_2D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_2E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_30 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_32 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_33 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_34 => X"EE111111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_35 => X"77777777777777777777BB660000003311EE1111111111111111111111EE7755",
      INIT_36 => X"7777BBAA00000000000000000000000000000000000000EE9977777777777777",
      INIT_37 => X"000000000000000000000000000000AABB777777777777777777777777777777",
      INIT_38 => X"0000000000000044997777777777777777777777777777777777991100000000",
      INIT_39 => X"9999777777777777777777777777777777779955000000000000000000000000",
      INIT_3A => X"7777777777777777777799992200000000000000000000000000000000000000",
      INIT_3B => X"7777779966000000000000000000000000000000000000005599777777777777",
      INIT_3C => X"00000000000000000000000000000000EE997777777777777777777777777777",
      INIT_3D => X"0000000000000000CCBB7777777777777777777777777777777777BBAA000000",
      INIT_3E => X"5577EE111111111111111111111111EE77997799110000000000000000000000",
      INIT_3F => X"3434347677EE11111111111111111111111111111111111111111111111111EE",
      INIT_40 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_41 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_42 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_44 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_46 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_47 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_48 => X"EE111111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_49 => X"77777777777777777777BB660000008855EE1111111111111111111111EE7755",
      INIT_4A => X"7777BBAA00000000000000000000000000000000000000EE9977777777777777",
      INIT_4B => X"000000000000000000000000000000AABB777777777777777777777777777777",
      INIT_4C => X"0000000000000044997777777777777777777777777777777777991100000000",
      INIT_4D => X"9999777777777777777777777777777777779955000000000000000000000000",
      INIT_4E => X"7777777777777777777799992200000000000000000000000000000000000000",
      INIT_4F => X"7777779966000000000000000000000000000000000000005599777777777777",
      INIT_50 => X"00000000000000000000000000000000EE997777777777777777777777777777",
      INIT_51 => X"0000000000000000CCBB7777777777777777777777777777777777BBAA000000",
      INIT_52 => X"5577EE1111111111111111111111EE33BB777799110000000000000000000000",
      INIT_53 => X"3434347677EE11111111111111111111111111111111111111111111111111EE",
      INIT_54 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_55 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_56 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_58 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_5A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_5B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_5C => X"EE111111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_5D => X"77777777777777777777BB66000000001111EE11111111111111111111EE7755",
      INIT_5E => X"7777BBAA00000000000000000000000000000000000000EE9977777777777777",
      INIT_5F => X"000000000000000000000000000000AABB777777777777777777777777777777",
      INIT_60 => X"0000000000000044997777777777777777777777777777777777991100000000",
      INIT_61 => X"9999777777777777777777777777777777779955000000000000000000000000",
      INIT_62 => X"7777777777777777777799992200000000000000000000000000000000000000",
      INIT_63 => X"7777779966000000000000000000000000000000000000005599777777777777",
      INIT_64 => X"00000000000000000000000000000000EE997777777777777777777777777777",
      INIT_65 => X"0000000000000000CCBB7777777777777777777777777777777777BBAA000000",
      INIT_66 => X"5577EE1111111111111111111111EE9999777799110000000000000000000000",
      INIT_67 => X"3434347677EE11111111111111111111111111111111111111111111111111EE",
      INIT_68 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_69 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_6A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_6C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_6E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_6F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_70 => X"EE111111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_71 => X"77777777777777777777BB66000000006655EE11111111111111111111EE7755",
      INIT_72 => X"7777BBAA00000000000000000000000000000000000000EE9977777777777777",
      INIT_73 => X"000000000000000000000000000000AABB777777777777777777777777777777",
      INIT_74 => X"0000000000000044997777777777777777777777777777777777991100000000",
      INIT_75 => X"9999777777777777777777777777777777779955000000000000000000000000",
      INIT_76 => X"7777777777777777777799992200000000000000000000000000000000000000",
      INIT_77 => X"7777779966000000000000000000000000000000000000005599777777777777",
      INIT_78 => X"00000000000000000000000000000000EE997777777777777777777777777777",
      INIT_79 => X"0000000000000000CCBB7777777777777777777777777777777777BBAA000000",
      INIT_7A => X"5577EE11111111111111111111EE33BB77777799110000000000000000000000",
      INIT_7B => X"3434347677EE11111111111111111111111111111111111111111111111111EE",
      INIT_7C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_7D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_7E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(19),
      ENBWREN => enb_array(19),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(19)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(19)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized36\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized36\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized36\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized36\ is
  signal ena_array : STD_LOGIC_VECTOR ( 20 to 20 );
  signal enb_array : STD_LOGIC_VECTOR ( 20 to 20 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000FFFFE00000FFFFE06FFB7FFFFF90000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_01 => X"FBFFFFFEDFFBF800007FFFF000007FFFF00000FFFFF00000FFFFF00000FFFFF0",
      INITP_02 => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_03 => X"F00000FFFFF00000FFFFF00000FFFFF00000FFFFE00000FFFFE02FFB7FFFFF90",
      INITP_04 => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFFFEDFF7F800007FFFF000007FFF",
      INITP_05 => X"0000FFFFE00000FFFFE017FB7FFFFF90000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_06 => X"FBFFFFFEDFE7F800007FFFF000007FFFF00000FFFFF00000FFFFF00000FFFFF0",
      INITP_07 => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_08 => X"F00000FFFFF00000FFFFF00000FFFFF00000FFFFE00000FFFFE017FB7FFFFF90",
      INITP_09 => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFFFEDFEFF800007FFFF000007FFF",
      INITP_0A => X"0000FFFFE00000FFFFE00BFB7FFFFF90000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_0B => X"FBFFFFFEDFCFF800007FFFF000007FFFF00000FFFFF00000FFFFF00000FFFFF0",
      INITP_0C => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_0D => X"F00000FFFFF00000FFFFF00000FFFFF00000FFFFE00000FFFFE00BFB7FFFFF90",
      INITP_0E => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFFFEDFDFF800007FFFF000007FFF",
      INITP_0F => X"0000FFFFE00000FFFFE005FB7FFFFF90000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INIT_00 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_02 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_03 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_04 => X"EE111111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_05 => X"77777777777777777777BB6600000000001111EE111111111111111111EE7755",
      INIT_06 => X"7777BBAA00000000000000000000000000000000000000EE9977777777777777",
      INIT_07 => X"000000000000000000000000000000AABB777777777777777777777777777777",
      INIT_08 => X"0000000000000044997777777777777777777777777777777777991100000000",
      INIT_09 => X"9999777777777777777777777777777777779955000000000000000000000000",
      INIT_0A => X"7777777777777777777799992200000000000000000000000000000000000000",
      INIT_0B => X"7777779966000000000000000000000000000000000000005599777777777777",
      INIT_0C => X"00000000000000000000000000000000EE997777777777777777777777777777",
      INIT_0D => X"0000000000000000CCBB7777777777777777777777777777777777BBAA000000",
      INIT_0E => X"5577EE11111111111111111111EE999977777799110000000000000000000000",
      INIT_0F => X"3434347677EE11111111111111111111111111111111111111111111111111EE",
      INIT_10 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_11 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_12 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_14 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_16 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_17 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_18 => X"EE111111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_19 => X"77777777777777777777BB6600000000006655EE111111111111111111EE7755",
      INIT_1A => X"7777BBAA00000000000000000000000000000000000000EE9977777777777777",
      INIT_1B => X"000000000000000000000000000000AABB777777777777777777777777777777",
      INIT_1C => X"0000000000000044997777777777777777777777777777777777991100000000",
      INIT_1D => X"9999777777777777777777777777777777779955000000000000000000000000",
      INIT_1E => X"7777777777777777777799992200000000000000000000000000000000000000",
      INIT_1F => X"7777779966000000000000000000000000000000000000005599777777777777",
      INIT_20 => X"00000000000000000000000000000000EE997777777777777777777777777777",
      INIT_21 => X"0000000000000000CCBB7777777777777777777777777777777777BBAA000000",
      INIT_22 => X"5577EE111111111111111111EE33BB7777777799110000000000000000000000",
      INIT_23 => X"3434347677EE11111111111111111111111111111111111111111111111111EE",
      INIT_24 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_25 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_26 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_28 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_2A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_2B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_2C => X"EE111111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_2D => X"77777777777777777777BB66000000000000EE33EE1111111111111111EE7755",
      INIT_2E => X"7777BBAA00000000000000000000000000000000000000EE9977777777777777",
      INIT_2F => X"000000000000000000000000000000AABB777777777777777777777777777777",
      INIT_30 => X"0000000000000044997777777777777777777777777777777777991100000000",
      INIT_31 => X"9999777777777777777777777777777777779955000000000000000000000000",
      INIT_32 => X"7777777777777777777799992200000000000000000000000000000000000000",
      INIT_33 => X"7777779966000000000000000000000000000000000000005599777777777777",
      INIT_34 => X"00000000000000000000000000000000EE997777777777777777777777777777",
      INIT_35 => X"0000000000000000CCBB7777777777777777777777777777777777BBAA000000",
      INIT_36 => X"5577EE1111111111111111EEEE99997777777799110000000000000000000000",
      INIT_37 => X"3434347677EE11111111111111111111111111111111111111111111111111EE",
      INIT_38 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_39 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_3A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_3C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_3E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_3F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_40 => X"EE111111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_41 => X"77777777777777777777BB660000000000004455EE1111111111111111EE7755",
      INIT_42 => X"7777BBAA00000000000000000000000000000000000000EE9977777777777777",
      INIT_43 => X"000000000000000000000000000000AABB777777777777777777777777777777",
      INIT_44 => X"0000000000000044997777777777777777777777777777777777991100000000",
      INIT_45 => X"9999777777777777777777777777777777779955000000000000000000000000",
      INIT_46 => X"7777777777777777777799992200000000000000000000000000000000000000",
      INIT_47 => X"7777779966000000000000000000000000000000000000005599777777777777",
      INIT_48 => X"00000000000000000000000000000000EE997777777777777777777777777777",
      INIT_49 => X"0000000000000000CCBB7777777777777777777777777777777777BBAA000000",
      INIT_4A => X"5577EE1111111111111111EE55BB777777777799110000000000000000000000",
      INIT_4B => X"3434347677EE11111111111111111111111111111111111111111111111111EE",
      INIT_4C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_4D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_4E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_50 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_52 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_53 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_54 => X"EE111111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_55 => X"77777777777777777777BB6600000000000000EE33EE11111111111111EE7755",
      INIT_56 => X"7777BBAA00000000000000000000000000000000000000EE9977777777777777",
      INIT_57 => X"000000000000000000000000000000AABB777777777777777777777777777777",
      INIT_58 => X"0000000000000044997777777777777777777777777777777777991100000000",
      INIT_59 => X"9999777777777777777777777777777777779955000000000000000000000000",
      INIT_5A => X"7777777777777777777799992200000000000000000000000000000000000000",
      INIT_5B => X"7777779966000000000000000000000000000000000000005599777777777777",
      INIT_5C => X"00000000000000000000000000000000EE997777777777777777777777777777",
      INIT_5D => X"0000000000000000CCBB7777777777777777777777777777777777BBAA000000",
      INIT_5E => X"5577EE11111111111111EEEE9977777777777799110000000000000000000000",
      INIT_5F => X"3434347677EE11111111111111111111111111111111111111111111111111EE",
      INIT_60 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_61 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_62 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_64 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_66 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_67 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_68 => X"EE111111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_69 => X"77777777777777777777BB66000000000000004455EE11111111111111EE7755",
      INIT_6A => X"7777BBAA00000000000000000000000000000000000000EE9977777777777777",
      INIT_6B => X"000000000000000000000000000000AABB777777777777777777777777777777",
      INIT_6C => X"0000000000000044997777777777777777777777777777777777991100000000",
      INIT_6D => X"9999777777777777777777777777777777779955000000000000000000000000",
      INIT_6E => X"7777777777777777777799992200000000000000000000000000000000000000",
      INIT_6F => X"7777779966000000000000000000000000000000000000005599777777777777",
      INIT_70 => X"00000000000000000000000000000000EE997777777777777777777777777777",
      INIT_71 => X"0000000000000000CCBB7777777777777777777777777777777777BBAA000000",
      INIT_72 => X"5577EE11111111111111EE559977997777777799110000000000000000000000",
      INIT_73 => X"3434347677EE11111111111111111111111111111111111111111111111111EE",
      INIT_74 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_75 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_76 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_78 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_7A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_7B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_7C => X"EE111111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_7D => X"77777777777777777777BB660000000000000000EE33EE111111111111EE7755",
      INIT_7E => X"7777BBAA00000000000000000000000000000000000000EE9977777777777777",
      INIT_7F => X"000000000000000000000000000000AABB777777777777777777777777777777",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(20),
      ENBWREN => enb_array(20),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(20)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(20)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized37\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized37\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized37\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized37\ is
  signal ena_array : STD_LOGIC_VECTOR ( 21 to 21 );
  signal enb_array : STD_LOGIC_VECTOR ( 21 to 21 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FBFFFFFEDF9FF800007FFFF000007FFFF00000FFFFF00000FFFFF00000FFFFF0",
      INITP_01 => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_02 => X"F00000FFFFF00000FFFFF00000FFFFF00000FFFFE00000FFFFE005FB7FFFFF90",
      INITP_03 => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFFFEDFBFF800007FFFF000007FFF",
      INITP_04 => X"0000FFFFE00000FFFFE002FB7FFFFF90000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_05 => X"FBFFFFFEDF3FF800007FFFF000007FFFF00000FFFFF00000FFFFF00000FFFFF0",
      INITP_06 => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_07 => X"F00000FFFFF00000FFFFF00000FFFFF00000FFFFE00000FFFFE002FB7FFFFF90",
      INITP_08 => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFFFEDF7FF800007FFFF000007FFF",
      INITP_09 => X"0000FFFFE00000FFFFE0017B7FFFFF90000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_0A => X"FBFFFFFEDE7FF800007FFFF000007FFFF00000FFFFF00000FFFFF00000FFFFF0",
      INITP_0B => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_0C => X"F00000FFFFF00000FFFFF00000FFFFF00000FFFFE00000FFFFE0017B7FFFFF90",
      INITP_0D => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFFFEDEFFF800007FFFF000007FFF",
      INITP_0E => X"0000FFFFE00000FFFFE001BB7FFFFF90000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_0F => X"FBFFFFFEDEFFF800007FFFF000007FFFF00000FFFFF00000FFFFF00000FFFFF0",
      INIT_00 => X"0000000000000044997777777777777777777777777777777777991100000000",
      INIT_01 => X"9999777777777777777777777777777777779955000000000000000000000000",
      INIT_02 => X"7777777777777777777799992200000000000000000000000000000000000000",
      INIT_03 => X"7777779966000000000000000000000000000000000000005599777777777777",
      INIT_04 => X"00000000000000000000000000000000EE997777777777777777777777777777",
      INIT_05 => X"0000000000000000CCBB7777777777777777777777777777777777BBAA000000",
      INIT_06 => X"5577EE111111111111EEEE999977777777777799110000000000000000000000",
      INIT_07 => X"3434347677EE11111111111111111111111111111111111111111111111111EE",
      INIT_08 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_09 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_0A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_0C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_0E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_0F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_10 => X"EE111111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_11 => X"77777777777777777777BB6600000000000000004455EE111111111111EE7755",
      INIT_12 => X"7777BBAA00000000000000000000000000000000000000EE9977777777777777",
      INIT_13 => X"000000000000000000000000000000AABB777777777777777777777777777777",
      INIT_14 => X"0000000000000044997777777777777777777777777777777777991100000000",
      INIT_15 => X"9999777777777777777777777777777777779955000000000000000000000000",
      INIT_16 => X"7777777777777777777799992200000000000000000000000000000000000000",
      INIT_17 => X"7777779966000000000000000000000000000000000000005599777777777777",
      INIT_18 => X"00000000000000000000000000000000EE997777777777777777777777777777",
      INIT_19 => X"0000000000000000CCBB7777777777777777777777777777777777BBAA000000",
      INIT_1A => X"5577EE111111111111EE55997777777777777799110000000000000000000000",
      INIT_1B => X"3434347677EE11111111111111111111111111111111111111111111111111EE",
      INIT_1C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_1D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_1E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_20 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_22 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_23 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_24 => X"EE111111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_25 => X"77777777777777777777BB66000000000000000000EE11EE1111111111EE7755",
      INIT_26 => X"7777BBAA00000000000000000000000000000000000000EE9977777777777777",
      INIT_27 => X"000000000000000000000000000000AABB777777777777777777777777777777",
      INIT_28 => X"0000000000000044997777777777777777777777777777777777991100000000",
      INIT_29 => X"9999777777777777777777777777777777779955000000000000000000000000",
      INIT_2A => X"7777777777777777777799992200000000000000000000000000000000000000",
      INIT_2B => X"7777779966000000000000000000000000000000000000005599777777777777",
      INIT_2C => X"00000000000000000000000000000000EE997777777777777777777777777777",
      INIT_2D => X"0000000000000000CCBB7777777777777777777777777777777777BBAA000000",
      INIT_2E => X"5577EE1111111111EEEE99997777777777777799110000000000000000000000",
      INIT_2F => X"3434347677EE11111111111111111111111111111111111111111111111111EE",
      INIT_30 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_31 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_32 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_34 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_36 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_37 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_38 => X"EE111111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_39 => X"77777777777777777777BB660000000000000000004455EE1111111111EE7755",
      INIT_3A => X"7777BBAA00000000000000000000000000000000000000EE9977777777777777",
      INIT_3B => X"000000000000000000000000000000AABB777777777777777777777777777777",
      INIT_3C => X"0000000000000044997777777777777777777777777777777777991100000000",
      INIT_3D => X"9999777777777777777777777777777777779955000000000000000000000000",
      INIT_3E => X"7777777777777777777799992200000000000000000000000000000000000000",
      INIT_3F => X"7777779966000000000000000000000000000000000000005599777777777777",
      INIT_40 => X"00000000000000000000000000000000EE997777777777777777777777777777",
      INIT_41 => X"0000000000000000CCBB7777777777777777777777777777777777BBAA000000",
      INIT_42 => X"5577EE1111111111EE33BB777777777777777799110000000000000000000000",
      INIT_43 => X"3434347677EE11111111111111111111111111111111111111111111111111EE",
      INIT_44 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_45 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_46 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_48 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_4A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_4B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_4C => X"EE111111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_4D => X"77777777777777777777BB6600000000000000000000EE11EE11111111EE7755",
      INIT_4E => X"7777BBAA00000000000000000000000000000000000000EE9977777777777777",
      INIT_4F => X"000000000000000000000000000000AABB777777777777777777777777777777",
      INIT_50 => X"0000000000000044997777777777777777777777777777777777991100000000",
      INIT_51 => X"9999777777777777777777777777777777779955000000000000000000000000",
      INIT_52 => X"7777777777777777777799992200000000000000000000000000000000000000",
      INIT_53 => X"7777779966000000000000000000000000000000000000005599777777777777",
      INIT_54 => X"00000000000000000000000000000000EE997777777777777777777777777777",
      INIT_55 => X"0000000000000000CCBB7777777777777777777777777777777777BBAA000000",
      INIT_56 => X"5577EE11111111EEEE9999777777777777777799110000000000000000000000",
      INIT_57 => X"3434347677EE11111111111111111111111111111111111111111111111111EE",
      INIT_58 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_59 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_5A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_5C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_5E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_5F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_60 => X"EE111111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_61 => X"77777777777777777777BB66000000000000000000006655EE11111111EE7755",
      INIT_62 => X"7777BBAA00000000000000000000000000000000000000EE9977777777777777",
      INIT_63 => X"000000000000000000000000000000AABB777777777777777777777777777777",
      INIT_64 => X"0000000000000044997777777777777777777777777777777777991100000000",
      INIT_65 => X"9999777777777777777777777777777777779955000000000000000000000000",
      INIT_66 => X"7777777777777777777799992200000000000000000000000000000000000000",
      INIT_67 => X"7777779966000000000000000000000000000000000000005599777777777777",
      INIT_68 => X"00000000000000000000000000000000EE997777777777777777777777777777",
      INIT_69 => X"0000000000000000CCBB7777777777777777777777777777777777BBAA000000",
      INIT_6A => X"5577EE11111111EE339977777777777777777799110000000000000000000000",
      INIT_6B => X"3434347677EE11111111111111111111111111111111111111111111111111EE",
      INIT_6C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_6D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_6E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_70 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_72 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_73 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_74 => X"EE111111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_75 => X"77777777777777777777BB6600000000000000000000001111EE111111EE7755",
      INIT_76 => X"7777BBAA00000000000000000000000000000000000000EE9977777777777777",
      INIT_77 => X"000000000000000000000000000000AABB777777777777777777777777777777",
      INIT_78 => X"0000000000000044997777777777777777777777777777777777991100000000",
      INIT_79 => X"9999777777777777777777777777777777779955000000000000000000000000",
      INIT_7A => X"7777777777777777777799992200000000000000000000000000000000000000",
      INIT_7B => X"7777779966000000000000000000000000000000000000005599777777777777",
      INIT_7C => X"00000000000000000000000000000000EE997777777777777777777777777777",
      INIT_7D => X"0000000000000000CCBB7777777777777777777777777777777777BBAA000000",
      INIT_7E => X"5577EE11111111EE999977777777777777777799110000000000000000000000",
      INIT_7F => X"3434347677EE11111111111111111111111111111111111111111111111111EE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(21),
      ENBWREN => enb_array(21),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(21)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(21)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized38\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized38\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized38\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized38\ is
  signal ena_array : STD_LOGIC_VECTOR ( 22 to 22 );
  signal enb_array : STD_LOGIC_VECTOR ( 22 to 22 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_01 => X"F00000FFFFF00000FFFFF00000FFFFF00000FFFFE00000FFFFE000BB7FFFFF90",
      INITP_02 => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFFFEDDFFF800007FFFF000007FFF",
      INITP_03 => X"0000FFFFE00000FFFFE000DB7FFFFF90000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_04 => X"FBFFFFFEDDFFF800007FFFF000007FFFF00000FFFFF00000FFFFF00000FFFFF0",
      INITP_05 => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_06 => X"F00000FFFFF00000FFFFF00000FFFFF00000FFFFE00000FFFFE0005B7FFFFF90",
      INITP_07 => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFFFEDBFFF800007FFFF000007FFF",
      INITP_08 => X"0000FFFFE00000FFFFE0005B7FFFFF90000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_09 => X"FBFFFFFEDBFFF800007FFFF000007FFFF00000FFFFF00000FFFFF00000FFFFF0",
      INITP_0A => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_0B => X"F00000FFFFF00000FFFFF00000FFFFF00000FFFFE00000FFFFE0002B7FFFFF90",
      INITP_0C => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFFFED3FFF800007FFFF000007FFF",
      INITP_0D => X"0000FFFFE00000FFFFE0002B7FFFFF90000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_0E => X"FBFFFFFED7FFF800007FFFF000007FFFF00000FFFFF00000FFFFF00000FFFFF0",
      INITP_0F => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INIT_00 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_01 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_02 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_04 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_06 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_07 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_08 => X"EE111111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_09 => X"77777777777777777777BB6600000000000000000000006655EE111111EE7755",
      INIT_0A => X"7777BBAA00000000000000000000000000000000000000EE9977777777777777",
      INIT_0B => X"000000000000000000000000000000AABB777777777777777777777777777777",
      INIT_0C => X"0000000000000044997777777777777777777777777777777777991100000000",
      INIT_0D => X"9999777777777777777777777777777777779955000000000000000000000000",
      INIT_0E => X"7777777777777777777799992200000000000000000000000000000000000000",
      INIT_0F => X"7777779966000000000000000000000000000000000000005599777777777777",
      INIT_10 => X"00000000000000000000000000000000EE997777777777777777777777777777",
      INIT_11 => X"0000000000000000CCBB7777777777777777777777777777777777BBAA000000",
      INIT_12 => X"5577EE111111EE33BB7777777777777777777799110000000000000000000000",
      INIT_13 => X"3434347677EE11111111111111111111111111111111111111111111111111EE",
      INIT_14 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_15 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_16 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_18 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_1A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_1B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_1C => X"EE111111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_1D => X"77777777777777777777BB660000000000000000000000003311EE1111EE7755",
      INIT_1E => X"7777BBAA00000000000000000000000000000000000000EE9977777777777777",
      INIT_1F => X"000000000000000000000000000000AABB777777777777777777777777777777",
      INIT_20 => X"0000000000000044997777777777777777777777777777777777991100000000",
      INIT_21 => X"9999777777777777777777777777777777779955000000000000000000000000",
      INIT_22 => X"7777777777777777777799992200000000000000000000000000000000000000",
      INIT_23 => X"7777779966000000000000000000000000000000000000005599777777777777",
      INIT_24 => X"00000000000000000000000000000000EE997777777777777777777777777777",
      INIT_25 => X"0000000000000000CCBB7777777777777777777777777777777777BBAA000000",
      INIT_26 => X"5577EE111111EE77997777777777777777777799110000000000000000000000",
      INIT_27 => X"3434347677EE11111111111111111111111111111111111111111111111111EE",
      INIT_28 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_29 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_2A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_2C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_2E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_2F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_30 => X"EE111111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_31 => X"77777777777777777777BB660000000000000000000000008833EE1111EE7755",
      INIT_32 => X"7777BBAA00000000000000000000000000000000000000EE9977777777777777",
      INIT_33 => X"000000000000000000000000000000AABB777777777777777777777777777777",
      INIT_34 => X"0000000000000044997777777777777777777777777777777777991100000000",
      INIT_35 => X"9999777777777777777777777777777777779955000000000000000000000000",
      INIT_36 => X"7777777777777777777799992200000000000000000000000000000000000000",
      INIT_37 => X"7777779966000000000000000000000000000000000000005599777777777777",
      INIT_38 => X"00000000000000000000000000000000EE997777777777777777777777777777",
      INIT_39 => X"0000000000000000CCBB7777777777777777777777777777777777BBAA000000",
      INIT_3A => X"5577EE1111EE11BB777777777777777777777799110000000000000000000000",
      INIT_3B => X"3434347677EE11111111111111111111111111111111111111111111111111EE",
      INIT_3C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_3D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_3E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_40 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_42 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_43 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_44 => X"EE111111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_45 => X"77777777777777777777BB660000000000000000000000002233EE1111EE7755",
      INIT_46 => X"7777BBAA00000000000000000000000000000000000000EE9977777777777777",
      INIT_47 => X"000000000000000000000000000000AABB777777777777777777777777777777",
      INIT_48 => X"0000000000000044997777777777777777777777777777777777991100000000",
      INIT_49 => X"9999777777777777777777777777777777779955000000000000000000000000",
      INIT_4A => X"7777777777777777777799992200000000000000000000000000000000000000",
      INIT_4B => X"7777779966000000000000000000000000000000000000005599777777777777",
      INIT_4C => X"00000000000000000000000000000000EE997777777777777777777777777777",
      INIT_4D => X"0000000000000000CCBB7777777777777777777777777777777777BBAA000000",
      INIT_4E => X"5577EE1111EE5599777777777777777777777799110000000000000000000000",
      INIT_4F => X"3434347677EE11111111111111111111111111111111111111111111111111EE",
      INIT_50 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_51 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_52 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_54 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_56 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_57 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_58 => X"EE111111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_59 => X"77777777777777777777BB6600000000000000000000000000CC33EE11EE7755",
      INIT_5A => X"7777BBAA00000000000000000000000000000000000000EE9977777777777777",
      INIT_5B => X"000000000000000000000000000000AABB777777777777777777777777777777",
      INIT_5C => X"0000000000000044997777777777777777777777777777777777991100000000",
      INIT_5D => X"9999777777777777777777777777777777779955000000000000000000000000",
      INIT_5E => X"7777777777777777777799992200000000000000000000000000000000000000",
      INIT_5F => X"7777779966000000000000000000000000000000000000005599777777777777",
      INIT_60 => X"00000000000000000000000000000000EE997777777777777777777777777777",
      INIT_61 => X"0000000000000000CCBB7777777777777777777777777777777777BBAA000000",
      INIT_62 => X"5577EE11EEEE9977777777777777777777777799110000000000000000000000",
      INIT_63 => X"3434347677EE11111111111111111111111111111111111111111111111111EE",
      INIT_64 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_65 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_66 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_68 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_6A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_6B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_6C => X"EE111111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_6D => X"77777777777777777777BB66000000000000000000000000004455EE11EE7755",
      INIT_6E => X"7777BBAA00000000000000000000000000000000000000EE9977777777777777",
      INIT_6F => X"000000000000000000000000000000AABB777777777777777777777777777777",
      INIT_70 => X"0000000000000044997777777777777777777777777777777777991100000000",
      INIT_71 => X"9999777777777777777777777777777777779955000000000000000000000000",
      INIT_72 => X"7777777777777777777799992200000000000000000000000000000000000000",
      INIT_73 => X"7777779966000000000000000000000000000000000000005599777777777777",
      INIT_74 => X"00000000000000000000000000000000EE997777777777777777777777777777",
      INIT_75 => X"0000000000000000CCBB7777777777777777777777777777777777BBAA000000",
      INIT_76 => X"5577EE11EE559977777777777777777777777799110000000000000000000000",
      INIT_77 => X"3434347677EE11111111111111111111111111111111111111111111111111EE",
      INIT_78 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_79 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_7A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_7C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_7E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_7F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(22),
      ENBWREN => enb_array(22),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(22)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(22)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized39\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized39\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized39\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized39\ is
  signal ena_array : STD_LOGIC_VECTOR ( 23 to 23 );
  signal enb_array : STD_LOGIC_VECTOR ( 23 to 23 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"F00000FFFFF00000FFFFF00000FFFFF00000FFFFE00000FFFFE000337FFFFF90",
      INITP_01 => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFFFED7FFF800007FFFF000007FFF",
      INITP_02 => X"0000FFFFE00000FFFFE000137FFFFF90000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_03 => X"FBFFFFFECFFFF800007FFFF000007FFFF00000FFFFF00000FFFFF00000FFFFF0",
      INITP_04 => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_05 => X"F00000FFFFF00000FFFFF00000FFFFF00000FFFFE00000FFFFE0001B7FFFFF90",
      INITP_06 => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFFFECFFFF800007FFFF000007FFF",
      INITP_07 => X"0000FFFFE00000FFFFE0000B7FFFFFF0000000DFFFFFF7FFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FBFFFFFEDFFFF800007FFFF000007FFFF00000FFFFF00000FFFFF00000FFFFF0",
      INITP_09 => X"000000C000000400000020000001FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFF",
      INITP_0A => X"F00000FFFFF00000FFFFF00000FFFFF00000FFFFE00000FFFFE0000B00000010",
      INITP_0B => X"FFFF8000000400000020000003FFFFFFF8000000DFFFF800007FFFF000007FFF",
      INITP_0C => X"0000FFFFE00001FFFFE0000FFFFFFFF0000000FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFF000007FFFF00000FFFFF00000FFFFF00000FFFFF00000FFFFE0",
      INITP_0E => X"000000FFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFF00000000000000000000000000000FFFFFFFFFFFFFFFFFF0",
      INIT_00 => X"EE111111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_01 => X"77777777777777777777BB6600000000000000000000000000001111EEEE7755",
      INIT_02 => X"7777BBAA00000000000000000000000000000000000000EE9977777777777777",
      INIT_03 => X"000000000000000000000000000000AABB777777777777777777777777777777",
      INIT_04 => X"0000000000000044997777777777777777777777777777777777991100000000",
      INIT_05 => X"9999777777777777777777777777777777779955000000000000000000000000",
      INIT_06 => X"7777777777777777777799992200000000000000000000000000000000000000",
      INIT_07 => X"7777779966000000000000000000000000000000000000005599777777777777",
      INIT_08 => X"00000000000000000000000000000000EE997777777777777777777777777777",
      INIT_09 => X"0000000000000000CCBB7777777777777777777777777777777777BBAA000000",
      INIT_0A => X"5577EE11EE999977777777777777777777777799110000000000000000000000",
      INIT_0B => X"3434347677EE11111111111111111111111111111111111111111111111111EE",
      INIT_0C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_0D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_0E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_10 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_12 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_13 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_14 => X"EE111111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_15 => X"77777777777777777777BB6600000000000000000000000000006655EEEE7755",
      INIT_16 => X"7777BBAA00000000000000000000000000000000000000EE9977777777777777",
      INIT_17 => X"000000000000000000000000000000AABB777777777777777777777777777777",
      INIT_18 => X"0000000000000044997777777777777777777777777777777777991100000000",
      INIT_19 => X"9999777777777777777777777777777777779955000000000000000000000000",
      INIT_1A => X"7777777777777777777799992200000000000000000000000000000000000000",
      INIT_1B => X"7777779966000000000000000000000000000000000000005599777777777777",
      INIT_1C => X"00000000000000000000000000000000EE997777777777777777777777777777",
      INIT_1D => X"0000000000000000CCBB7777777777777777777777777777777777BBAA000000",
      INIT_1E => X"5577EEEE33BB7777777777777777777777777799110000000000000000000000",
      INIT_1F => X"3434347677EE11111111111111111111111111111111111111111111111111EE",
      INIT_20 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_21 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_22 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_24 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_26 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_27 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_28 => X"EE111111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_29 => X"77777777777777777777BB660000000000000000000000000000003311EE7755",
      INIT_2A => X"7777BBAA00000000000000000000000000000000000000EE9977777777777777",
      INIT_2B => X"000000000000000000000000000000AABB777777777777777777777777777777",
      INIT_2C => X"0000000000000044997777777777777777777777777777777777991100000000",
      INIT_2D => X"9999777777777777777777777777777777779955000000000000000000000000",
      INIT_2E => X"7777777777777777777799992200000000000000000000000000000000000000",
      INIT_2F => X"7777779966000000000000000000000000000000000000005599777777777777",
      INIT_30 => X"00000000000000000000000000000000EE997777777777777777777777777777",
      INIT_31 => X"0000000000000000CCBB7777777777777777777777777777777777BBAA000000",
      INIT_32 => X"5577EEEE77997777777777777777777777777799110000000000000000000000",
      INIT_33 => X"3434347677EE11111111111111111111111111111111111111111111111111EE",
      INIT_34 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_35 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_36 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_38 => X"111111111111111111111111111111DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"111111111111111111111111111111111111BB11111111111111111111111111",
      INIT_3A => X"1111111111111111111111111111111111111111EEBB11111111111111111111",
      INIT_3B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_3C => X"EE111111111111111111111111111111111111111111111111110E55B5B5B5B5",
      INIT_3D => X"77777777777777777777BB66000000000000000000000000000000AA33EE7755",
      INIT_3E => X"77779BAA00000000000000000000000000000000000000EE9977777777777777",
      INIT_3F => X"000000000000000000000000000000AA9B777777777777777777777777777777",
      INIT_40 => X"0000000000000044997777777777777777777777777777777777991100000000",
      INIT_41 => X"7979777777777777777777777777777777779955000000000000000000000000",
      INIT_42 => X"7777777777777777777797992200000000000000000000000000000000000000",
      INIT_43 => X"7777779966000000000000000000000000000000000000005599777777777777",
      INIT_44 => X"00000000000000000000000000000000EE997777777777777777777777777777",
      INIT_45 => X"0000000000000000CC997777777777777777777777777777777777B9AA000000",
      INIT_46 => X"7777EE1199777777777777777777777777777799110000000000000000000000",
      INIT_47 => X"3434347699EE11111111111111111111111111111111111111111111111111EE",
      INIT_48 => X"11111111110F1177343434343434343434343434343434343434343434343434",
      INIT_49 => X"11111111111111111111BBEE1111111111111111111111111111111111111111",
      INIT_4A => X"11111111111111111111111111BB111111111111111111111111111111111111",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD111111111111111111111111111111",
      INIT_4C => X"EEEEEEEEEEEEEEEEEEEEEEEEEECCEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE99EEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_4E => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC99EEEEEEEEEEEEEEEEEEEE",
      INIT_4F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B0FCCEEEEEEEEEE",
      INIT_50 => X"CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC35B5B5B5B5",
      INIT_51 => X"77779999999999999977BB660000000000000000000000000000000033CC7733",
      INIT_52 => X"9797BBAA00000000000000000000000000000000000000EE9977777777777777",
      INIT_53 => X"000000000000000000000000000000CABB979797979797979797979797979797",
      INIT_54 => X"0000000000000044B99797979797979797979797979797979797B93100000000",
      INIT_55 => X"999997979797979797979797979797979797B955000000000000000000000000",
      INIT_56 => X"7979797979797979797999992200000000000000000000000000000000000000",
      INIT_57 => X"7979799B4600000000000000000000000000000000000000579B797979797979",
      INIT_58 => X"00000000000000000000000000000000F1BB7979797979797979797979797979",
      INIT_59 => X"0000000000000000CCBB9999997979797979797979797979797979BBAA000000",
      INIT_5A => X"5555AA55BB9999999999999999999999999999BB100000000000000000000000",
      INIT_5B => X"3434347677CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC",
      INIT_5C => X"EEEEEEEEEECC0F77343434343434343434343434343434343434343434343434",
      INIT_5D => X"EEEEEEEEEEEEEEEECCEE99CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_5E => X"EEEEEEEEEEEEEEEEEEEEEECCEE99EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEECCEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_60 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB99999999999999999999999999999999",
      INIT_61 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBFFBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_62 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBFFBBBBBBBBBBBBBBBBBBBB",
      INIT_63 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5939BDBBBBBBBBBBBBB",
      INIT_64 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9BB5B5B5B5",
      INIT_65 => X"9999777777777777777799AA4444444444444444444444444444444455BBDDDD",
      INIT_66 => X"595779AE04040404040404040404040404040424444444109977999999999999",
      INIT_67 => X"040404040404040404040404040404AE79575959595959595959595959595959",
      INIT_68 => X"040404040404044859595959595959595959595959595959595979F304040404",
      INIT_69 => X"5959595959595959595959595959595959595915040404040404040404040404",
      INIT_6A => X"9595959595959595959595956240404040404040404040404040404040404062",
      INIT_6B => X"95957595A6404040404040404040404040404040404040407395759595959595",
      INIT_6C => X"404040404040404040404040404040400C957595959595959595959595959595",
      INIT_6D => X"0000000000000000AA77555575959595959595959595959595959597C8404040",
      INIT_6E => X"DDDDBB9933333333333333333333333333333355CD0000000000000000000000",
      INIT_6F => X"34343476DDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_70 => X"BBBBBBBBBBBBBB79343434343434343434343434343434343434343434343434",
      INIT_71 => X"BBBBBBBBBBBBBBBBBBBBDDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_72 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBFFBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_73 => X"99999999999999999999999999999999BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_74 => X"5555555555555555555555555555778800000000000000000000000000000000",
      INIT_75 => X"555555555555555555555555555555555555DD55555555555555555555555555",
      INIT_76 => X"555555555555555555555555555555555555555555BB55555555555555555555",
      INIT_77 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B77555555555555",
      INIT_78 => X"55555555555555555555555555555555555555555555555555555579B5B5B5B5",
      INIT_79 => X"989898989898989898989898BABABABABABABABABABABABABABABABA98339999",
      INIT_7A => X"191919191B1B1B1B1B1B1B1B1B1B1B1B1B1B1BDADABABA989898989898989898",
      INIT_7B => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1919191919191919191919191919191919",
      INIT_7C => X"1A1A1A1A1A1A1A1818161618161616161616161616161616161617191B1B1B1B",
      INIT_7D => X"1618161818181818181818181818181818181618181A1A1A1A1A1A1A1A1A1A1A",
      INIT_7E => X"61616161616161616161618181A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A181",
      INIT_7F => X"60606060808081A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1818161616161616161",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(23),
      ENBWREN => enb_array(23),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(23)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ram_ena : in STD_LOGIC;
    ram_enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000001A000001D000000B800000700000000E0000016000000B0000004800000",
      INIT_01 => X"000012000001D000000B8000005800000340000016000000F00000068000002C",
      INIT_02 => X"0000E0000016000000B0000004800000240000016000000D00000048000003C0",
      INIT_03 => X"0340000016000000F00000068000002C000001A000001D000000B80000070000",
      INIT_04 => X"240000016000000D00000048000003C0000012000001D000000B800000580000",
      INIT_05 => X"000001A000001D000000B800000700000000E0000016000000B0000004800000",
      INIT_06 => X"000012000001D000000B8000005800000340000016000000F00000068000002C",
      INIT_07 => X"0000E0000016000000B0000004800000240000016000000D00000048000003C0",
      INIT_08 => X"FF40000017FFFFFF30000006FFFFFFEC000001BFFFFFF9000000BFFFFFFF0000",
      INIT_09 => X"23FFFFFF6000000DFFFFFFC80000027FFFFFF2000001FFFFFFFB8000004FFFFF",
      INIT_0A => X"FFFFFEC0000006FFFFFF6000000000000000FFFFFFFE000000BFFFFFFC800000",
      INIT_0B => X"00000DFFFFFE400000067FFFFF900000003FFFFFE20000008FFFFFFB00000033",
      INIT_0C => X"00000000000FFFFFFF600000027FFFFFD4000001DFFFFFF300000017FFFFFC00",
      INIT_0D => X"FF0000000DFFFFFF20000002FFFFFFC8000000FFFFFFF00000002FFFFFFE0000",
      INIT_0E => X"1BFFFFFE40000004FFFFFFB0000001FFFFFFE40000007FFFFFFE00000027FFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF00007FFFFFF40000000FFFFFFF000000",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF7FFFFFF7FFFFFFFFFFFFFDFFFFFFFF",
      INIT_11 => X"FFFF7FFFFFFBFFFFFFDFFFFFFFFFFFFFF7FFFFFF7FFFFFFFFFFFFFDFFFFFFFFF",
      INIT_12 => X"00FFFFFFF00000003FFFFFFC0000001FFFFFFF00000003FFFFFFC0000000FFFF",
      INIT_13 => X"F8000000BFFFFFFC0000003FFFFFFE0000000FFFFFFF80000001FFFFFFF00000",
      INIT_14 => X"FFFFFF00000003FFFFFFE0000000FFFFFFFF00000003FFFFFFE0000000FFFFFF",
      INIT_15 => X"00000FFFFFFF80000001FFFFFFF0000000FFFFFFF00000003FFFFFFC0000001F",
      INIT_16 => X"FFFF00000003FFFFFFC0000000FFFFFFF0000000BFFFFFFC0000003FFFFFFE00",
      INIT_17 => X"00FFFFFFF00000003FFFFFFC0000001FFFFFFF00000003FFFFFFE0000000FFFF",
      INIT_18 => X"F0000000BFFFFFFC0000003FFFFFFE0000000FFFFFFF80000001FFFFFFF00000",
      INIT_19 => X"FFFFFF00000003FFFFFFE0000000FFFFFFFF00000003FFFFFFC0000000FFFFFF",
      INIT_1A => X"00000FFFFFFF80000001FFFFFFF0000000FFFFFFF00000003FFFFFFC0000001F",
      INIT_1B => X"FFFF00000003FFFFFFC0000000FFFFFFF0000000BFFFFFFC0000003FFFFFFE00",
      INIT_1C => X"00FFFFFFF00000003FFFFFFC0000001FFFFFFF00000003FFFFFFE0000000FFFF",
      INIT_1D => X"F0000000BFFFFFFC0000003FFFFFFE0000000FFFFFFF80000001FFFFFFF00000",
      INIT_1E => X"FFFFFF00000003FFFFFFE0000000FFFFFFFF00000003FFFFFFC0000000FFFFFF",
      INIT_1F => X"00000FFFFFFF80000001FFFFFFF0000000FFFFFFF00000003FFFFFFC0000001F",
      INIT_20 => X"FFFF00000003FFFFFFC0000000FFFFFFF0000000BFFFFFFC0000003FFFFFFE00",
      INIT_21 => X"00FFFFFFF00000003FFFFFFC0000001FFFFFFF00000003FFFFFFE0000000FFFF",
      INIT_22 => X"F0000000BFFFFFFC0000003FFFFFFE0000000FFFFFFF80000001FFFFFFF00000",
      INIT_23 => X"FFFFFF00000003FFFFFFE0000000FFFFFFFF00000003FFFFFFC0000000FFFFFF",
      INIT_24 => X"00000FFFFFFF80000001FFFFFFF0000000FFFFFFF00000003FFFFFFC0000001F",
      INIT_25 => X"FFFF00000003FFFFFFC0000000FFFFFFF0000000BFFFFFFC0000003FFFFFFE00",
      INIT_26 => X"00FFFFFFF00000003FFFFFFC0000001FFFFFFF00000003FFFFFFE0000000FFFF",
      INIT_27 => X"F0000000BFFFFFFC0000003FFFFFFE0000000FFFFFFF80000001FFFFFFF00000",
      INIT_28 => X"FFFFFF00000003FFFFFFE0000000FFFFFFFF00000003FFFFFFC0000000FFFFFF",
      INIT_29 => X"00000FFFFFFF80000001FFFFFFF0000000FFFFFFF00000003FFFFFFC0000001F",
      INIT_2A => X"FFFF00000003FFFFFFC0000000FFFFFFF0000000BFFFFFFC0000003FFFFFFE00",
      INIT_2B => X"00FFFFFFF00000003FFFFFFC0000001FFFFFFF00000003FFFFFFE0000000FFFF",
      INIT_2C => X"F8000000BFFFFFFC0000003FFFFFFE0000000FFFFFFF80000001FFFFFFF00000",
      INIT_2D => X"FFFFFF00000003FFFFFFE0000000FFFFFFFF00000003FFFFFFC0000000FFFFFF",
      INIT_2E => X"00000FFFFFFFC0000001FFFFFFF0000000FFFFFFF00000005FFFFFFD0000000F",
      INIT_2F => X"FFFF00000003FFFFFFC0000001FFFFFFF0000000FFFFFFFA0000003FFFFFFE00",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => addrb(13 downto 0),
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DIADI(15 downto 1) => B"000000000000000",
      DIADI(0) => dina(0),
      DIBDI(15 downto 1) => B"000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 1),
      DOADO(0) => DOADO(0),
      DOBDO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 1),
      DOBDO(0) => DOBDO(0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ram_ena,
      ENBWREN => ram_enb,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized40\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized40\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized40\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized40\ is
  signal ena_array : STD_LOGIC_VECTOR ( 24 to 24 );
  signal enb_array : STD_LOGIC_VECTOR ( 24 to 24 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000007FFFFFFFFFFFF",
      INITP_01 => X"0000000000000FFFFFFFFFFB00000010000000C0000004000000200000020000",
      INITP_02 => X"F8000000C00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INITP_03 => X"000000DFFFFFF7FFFFFFFFFFFFFA000000004000000400000020000001FFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFF00000000000000000000000000000FFFFFFFFFFF7FFFFFF0",
      INITP_05 => X"00005FFFFFFFFFFFFFEFFFFFFBFFFFFFFBFFFFFEC00000000007FFFFFFFFFFFF",
      INITP_06 => X"0000000000000FFFFFFFFFFF7FFFFF90000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_07 => X"FBFFFFFEC00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INITP_08 => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFF00000000000000000000000000000FFFFFFFFFFF7FFFFF90",
      INITP_0A => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFFFEC00000000007FFFFFFFFFFFF",
      INITP_0B => X"0000000000000FFFFFFFFFFF7FFFFF90000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0C => X"FBFFFFFE800000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INITP_0D => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFF00000000000000000000000000000FFFFFFFFFFF7FFFFF90",
      INITP_0F => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFFFE800000000007FFFFFFFFFFFF",
      INIT_00 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A08080606060606060606060606060606060",
      INIT_01 => X"010101010101010101010101E080606060606060606060606060606080A0A0A0",
      INIT_02 => X"9999554501010101010101010101010101010101010101010101010101010101",
      INIT_03 => X"34343476BB335555555555555555555555555555555555555555555555555533",
      INIT_04 => X"5555555555557777343434343434343434343434343434343434343434343434",
      INIT_05 => X"55555555555555555555DD555555555555555555555555555555555555555555",
      INIT_06 => X"55555555555555555555555555DD555555555555555555555555555555555555",
      INIT_07 => X"0000000000000000000000000000000088775555555555555555555555555555",
      INIT_08 => X"EEEEEEEEEEEEEEEEEEEEEEEEEECC11AA00000000000000000000000000000000",
      INIT_09 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECCEEBBCCCCEEEEEEEEEEEEEEEEEEEEEE",
      INIT_0A => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECCCC99EECCEEEEEEEEEEEEEEEE",
      INIT_0B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B0ECCEEEEEEEEEE",
      INIT_0C => X"CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECECC35B5B5B5B5",
      INIT_0D => X"9898989898989898989898989898989898989898989898989898989898EE5533",
      INIT_0E => X"19191919191919191919191919191919191919D6B87698989898989898989898",
      INIT_0F => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_10 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_11 => X"1618161616161616161616161616161616161616161616161616161616161616",
      INIT_12 => X"6161616161616161616161616161616161616161616161616161616161618161",
      INIT_13 => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_14 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_15 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_16 => X"5577880101010101010101010101010101010101010101010101010101010101",
      INIT_17 => X"3434347677CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC",
      INIT_18 => X"EEEEEEEEEECCEF77343434343434343434343434343434343434343434343434",
      INIT_19 => X"EEEEEEEEEEEEEEEECCEE99CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_1A => X"EEEEEEEEEEEEEEEEEEEEEECCEEBBCCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_1B => X"00000000000000000000000000000000AA11CCEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_1C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_1D => X"111111111111111111111111111111111111BB11111111111111111111111111",
      INIT_1E => X"1111111111111111111111111111111111111111EEBB11111111111111111111",
      INIT_1F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_20 => X"EE111111111111111111111111111111111111111111111111110E55B5B5B5B5",
      INIT_21 => X"9898989898989898989898989898989898989898989898989898987698327755",
      INIT_22 => X"19191919171919191919191919191919191919D6B87676989898989898989898",
      INIT_23 => X"1919191919191919191919191919171919191919191919191919191919191919",
      INIT_24 => X"1616161616161616161616161616161616161616161616161816171917191919",
      INIT_25 => X"1618161616161616161616161616161616161616161616161616161616161616",
      INIT_26 => X"6161616161616161616161616161616161616161616161616161616161618161",
      INIT_27 => X"6060606060606161616161616161616161616161616161616161616161616161",
      INIT_28 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_29 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_2A => X"7799670101010101010101010101010101010101010101010101010101010101",
      INIT_2B => X"3434347699EE11111111111111111111111111111111111111111111111111EE",
      INIT_2C => X"1111111111EF1177343434343434343434343434343434343434343434343434",
      INIT_2D => X"11111111111111111111BBEE1111111111111111111111111111111111111111",
      INIT_2E => X"11111111111111111111111111BB111111111111111111111111111111111111",
      INIT_2F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_30 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_31 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_32 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_33 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_34 => X"EE111111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_35 => X"9898989898989898989898989898989898989898989898989898987698767755",
      INIT_36 => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_37 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_38 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_39 => X"1618161616161616161616161616161616161616161616161616161616161616",
      INIT_3A => X"6161616161616161616161616161616161616161616161616161616161618161",
      INIT_3B => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_3C => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_3D => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_3E => X"5577010101010101010101010101010101010101010101010101010101010101",
      INIT_3F => X"3434347677EE11111111111111111111111111111111111111111111111111EE",
      INIT_40 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_41 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_42 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_43 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_44 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_45 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_46 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_47 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_48 => X"EE111111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_49 => X"9898989898989898989898989898989898989898989898989898989898769955",
      INIT_4A => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_4B => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_4C => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_4D => X"1618161616161616161616161616161616161616161616161616161616161616",
      INIT_4E => X"6161616161616161616161616161616161616161616161616161616161618161",
      INIT_4F => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_50 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_51 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_52 => X"7733010101010101010101010101010101010101010101010101010101010101",
      INIT_53 => X"3434347677EE11111111111111111111111111111111111111111111111111EE",
      INIT_54 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_55 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_56 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_57 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_58 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_59 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_5A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_5B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_5C => X"EE111111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_5D => X"989898989898989898989898989898989898989898989898989898989876BA55",
      INIT_5E => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_5F => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_60 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_61 => X"1618161616161616161616161616161616161616161616161616161616161616",
      INIT_62 => X"6161616161616161616161616161616161616161616161616161616161618161",
      INIT_63 => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_64 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_65 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_66 => X"77AB010101010101010101010101010101010101010101010101010101010101",
      INIT_67 => X"3434347677EE11111111111111111111111111111111111111111111111111EE",
      INIT_68 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_69 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_6A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_6B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_6C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_6D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_6E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_6F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_70 => X"EF111111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_71 => X"9898989898989898989898989898989898989898989898989898989898769833",
      INIT_72 => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_73 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_74 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_75 => X"1618161616161616161616161616161616161616161616161616161616161616",
      INIT_76 => X"6161616161616161616161616161616161616161616161616161616161618161",
      INIT_77 => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_78 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_79 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_7A => X"3345010101010101010101010101010101010101010101010101010101010101",
      INIT_7B => X"3434347677EE11111111111111111111111111111111111111111111111111EE",
      INIT_7C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_7D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_7E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_7F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(24),
      ENBWREN => enb_array(24),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(24)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(24)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized41\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized41\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized41\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized41\ is
  signal ena_array : STD_LOGIC_VECTOR ( 25 to 25 );
  signal enb_array : STD_LOGIC_VECTOR ( 25 to 25 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000FFFFFFFFFFF7FFFFF90000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_01 => X"FBFFFFFD000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INITP_02 => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFF00000000000000000000000000000FFFFFFFFFFF7FFFFF90",
      INITP_04 => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFFFD000000000007FFFFFFFFFFFF",
      INITP_05 => X"0000000000000FFFFFFFFFFFBFFFFF90000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_06 => X"FBFFFFFA000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INITP_07 => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFF00000000000000000000000000000FFFFFFFFFFFBFFFFF90",
      INITP_09 => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFFFA000000000007FFFFFFFFFFFF",
      INITP_0A => X"0000000000000FFFFFFFFFFFBFFFFF90000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0B => X"FBFFFFFA000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INITP_0C => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFF00000000000000000000000000000FFFFFFFFFFFDFFFFF90",
      INITP_0E => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFFFC000000000007FFFFFFFFFFFF",
      INITP_0F => X"0000000000000FFFFFFFFFFFDFFFFF90000000DFFFFFE6FFFFFF67FFFFFA0000",
      INIT_00 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_01 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_02 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_03 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_04 => X"EF101111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_05 => X"9898989898989898989898989898989898989898989898989898989898989832",
      INIT_06 => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_07 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_08 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_09 => X"1618161616161616161616161616161616161616161616161616161616161616",
      INIT_0A => X"6161616161616161616161616161616161616161616161616161616161618161",
      INIT_0B => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_0C => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_0D => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_0E => X"AB01010101010101010101010101010101010101010101010101010101010101",
      INIT_0F => X"3434347677EE111111111111111111111111111111111111111111111111EF10",
      INIT_10 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_11 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_12 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_13 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_14 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_15 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_16 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_17 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_18 => X"EF101111111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_19 => X"9898989898989898989898989898989898989898989898989898989898769854",
      INIT_1A => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_1B => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_1C => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_1D => X"1618161616161616161616161616161616161616161616161616161616161616",
      INIT_1E => X"6161616161616161616161616161616161616161616161616161616161618161",
      INIT_1F => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_20 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_21 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_22 => X"4501010101010101010101010101010101010101010101010101010101010101",
      INIT_23 => X"3434347677EE111111111111111111111111111111111111111111111111EF10",
      INIT_24 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_25 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_26 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_27 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_28 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_29 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_2A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_2B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_2C => X"10EF1011111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_2D => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_2E => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_2F => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_30 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_31 => X"1618161616161616161616161616161616161616161616161616161616161616",
      INIT_32 => X"6161616161616161616161616161616161616161616161616161616161618161",
      INIT_33 => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_34 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_35 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_36 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_37 => X"3434347677EE1111111111111111111111111111111111111111111111EF10EF",
      INIT_38 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_39 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_3A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_3B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_3C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_3D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_3E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_3F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_40 => X"32EF1011111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_41 => X"9898989898989898989898989898989898989898989898989898989898987698",
      INIT_42 => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_43 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_44 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_45 => X"1618161616161616161616161616161616161616161616161616161616161616",
      INIT_46 => X"6161616161616161616161616161616161616161616161616161616161618161",
      INIT_47 => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_48 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_49 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_4A => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_4B => X"3434347677EE1111111111111111111111111111111111111111111111EF10AB",
      INIT_4C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_4D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_4E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_4F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_50 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_51 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_52 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_53 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_54 => X"54EF1011111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_55 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_56 => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_57 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_58 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_59 => X"1618161616161616161616161616161616161616161616161616161616161616",
      INIT_5A => X"6161616161616161616161616161616161616161616161616161616161618161",
      INIT_5B => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_5C => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_5D => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_5E => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_5F => X"3434347677EE1111111111111111111111111111111111111111111111EF1045",
      INIT_60 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_61 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_62 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_63 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_64 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_65 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_66 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_67 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_68 => X"7610EF11111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_69 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_6A => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_6B => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_6C => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_6D => X"1618161616161616161616161616161616161616161616161616161616161616",
      INIT_6E => X"6161616161616161616161616161616161616161616161616161616161618161",
      INIT_6F => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_70 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_71 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_72 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_73 => X"3434347677EE111111111111111111111111111111111111111111111110EF01",
      INIT_74 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_75 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_76 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_77 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_78 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_79 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_7A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_7B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_7C => X"9832EF10111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_7D => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_7E => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_7F => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(25),
      ENBWREN => enb_array(25),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(25)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(25)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized42\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized42\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized42\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized42\ is
  signal ena_array : STD_LOGIC_VECTOR ( 26 to 26 );
  signal enb_array : STD_LOGIC_VECTOR ( 26 to 26 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FBFFFFF4000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INITP_01 => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFF00000000000000000000000000000FFFFFFFFFFFDFFFFF90",
      INITP_03 => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFFF4000000000007FFFFFFFFFFFF",
      INITP_04 => X"0000000000000FFFFFFFFFFFEFFFFF90000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_05 => X"FBFFFFF8000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INITP_06 => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFF00000000000000000000000000000FFFFFFFFFFFEFFFFF90",
      INITP_08 => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFFE8000000000007FFFFFFFFFFFF",
      INITP_09 => X"0000000000000FFFFFFFFFFFEFFFFF90000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0A => X"FBFFFFE8000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INITP_0B => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFF00000000000000000000000000000FFFFFFFFFFFE7FFFF90",
      INITP_0D => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFFF8000000000007FFFFFFFFFFFF",
      INITP_0E => X"0000000000000FFFFFFFFFFFF7FFFF90000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0F => X"FBFFFFF0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INIT_00 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_01 => X"1618161616161616161616161616161616161616161616161616161616161616",
      INIT_02 => X"6161616161616161616161616161616161616161616161616161616161618161",
      INIT_03 => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_04 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_05 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_06 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_07 => X"3434347677EE11111111111111111111111111111111111111111111EF10AB01",
      INIT_08 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_09 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_0A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_0B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_0C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_0D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_0E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_0F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_10 => X"9854EF10111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_11 => X"9898989898989898989898989898989898989898989898989898989898989876",
      INIT_12 => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_13 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_14 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_15 => X"1618161616161616161616161616161616161616161616161616161616161616",
      INIT_16 => X"6161616161616161616161616161616161616161616161616161616161618161",
      INIT_17 => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_18 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_19 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_1A => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_1B => X"3434347677EE11111111111111111111111111111111111111111111EF106701",
      INIT_1C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_1D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_1E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_1F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_20 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_21 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_22 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_23 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_24 => X"987610EF111111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_25 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_26 => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_27 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_28 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_29 => X"1618161616161616161616161616161616161616161616161616161616161616",
      INIT_2A => X"6161616161616161616161616161616161616161616161616161616161618161",
      INIT_2B => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_2C => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_2D => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_2E => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_2F => X"3434347677EE1111111111111111111111111111111111111111111110EF0101",
      INIT_30 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_31 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_32 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_33 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_34 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_35 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_36 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_37 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_38 => X"769832EF101111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_39 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_3A => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_3B => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_3C => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_3D => X"1618161616161616161616161616161616161616161616161616161616161616",
      INIT_3E => X"6161616161616161616161616161616161616161616161616161616161618161",
      INIT_3F => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_40 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_41 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_42 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_43 => X"3434347677EE111111111111111111111111111111111111111111EF10AD0101",
      INIT_44 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_45 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_46 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_47 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_48 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_49 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_4A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_4B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_4C => X"989854EF101111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_4D => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_4E => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_4F => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_50 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_51 => X"1618161616161616161616161616161616161616161616161616161616161616",
      INIT_52 => X"6161616161616161616161616161616161616161616161616161616161618161",
      INIT_53 => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_54 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_55 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_56 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_57 => X"3434347677EE111111111111111111111111111111111111111111EF10670101",
      INIT_58 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_59 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_5A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_5B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_5C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_5D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_5E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_5F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_60 => X"989876EFEF1111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_61 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_62 => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_63 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_64 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_65 => X"1618161616161616161616161616161616161616161616161616161616161616",
      INIT_66 => X"6161616161616161616161616161616161616161616161616161616161618161",
      INIT_67 => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_68 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_69 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_6A => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_6B => X"3434347677EE1111111111111111111111111111111111111111111010230101",
      INIT_6C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_6D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_6E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_6F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_70 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_71 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_72 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_73 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_74 => X"98989810EF1111111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_75 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_76 => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_77 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_78 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_79 => X"1618161616161616161616161616161616161616161616161616161616161616",
      INIT_7A => X"6161616161616161616161616161616161616161616161616161616161618161",
      INIT_7B => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_7C => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_7D => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_7E => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_7F => X"3434347677EE11111111111111111111111111111111111111111110CD010101",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(26),
      ENBWREN => enb_array(26),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(26)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(26)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized43\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized43\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized43\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized43\ is
  signal ena_array : STD_LOGIC_VECTOR ( 27 to 27 );
  signal enb_array : STD_LOGIC_VECTOR ( 27 to 27 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFF00000000000000000000000000000FFFFFFFFFFFF7FFFF90",
      INITP_02 => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFFD0000000000007FFFFFFFFFFFF",
      INITP_03 => X"0000000000000FFFFFFFFFFFF7FFFF90000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_04 => X"FBFFFFD0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INITP_05 => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFF00000000000000000000000000000FFFFFFFFFFFFBFFFF90",
      INITP_07 => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFFA0000000000007FFFFFFFFFFFF",
      INITP_08 => X"0000000000000FFFFFFFFFFFFBFFFF90000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_09 => X"FBFFFFA0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INITP_0A => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFF00000000000000000000000000000FFFFFFFFFFFFBFFFF90",
      INITP_0C => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFFA0000000000007FFFFFFFFFFFF",
      INITP_0D => X"0000000000000FFFFFFFFFFFF9FFFF90000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0E => X"FBFFFFE0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INITP_0F => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INIT_00 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_01 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_02 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_03 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_04 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_05 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_06 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_07 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_08 => X"98989832EF1011111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_09 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_0A => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_0B => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_0C => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_0D => X"1618161616161616161616161616161616161616161616161616161616161616",
      INIT_0E => X"6161616161616161616161616161616161616161616161616161616161618161",
      INIT_0F => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_10 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_11 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_12 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_13 => X"3434347677EE1111111111111111111111111111111111111111EF1089010101",
      INIT_14 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_15 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_16 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_17 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_18 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_19 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_1A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_1B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_1C => X"98769854EF1011111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_1D => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_1E => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_1F => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_20 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_21 => X"1618161616161616161616161616161616161616161616161616161616161616",
      INIT_22 => X"6161616161616161616161616161616161616161616161616161616161618161",
      INIT_23 => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_24 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_25 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_26 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_27 => X"3434347677EE1111111111111111111111111111111111111111EF1045010101",
      INIT_28 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_29 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_2A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_2B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_2C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_2D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_2E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_2F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_30 => X"9898987610EF10111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_31 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_32 => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_33 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_34 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_35 => X"1618161616161616161616161616161616161616161616161616161616161616",
      INIT_36 => X"6161616161616161616161616161616161616161616161616161616161618161",
      INIT_37 => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_38 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_39 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_3A => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_3B => X"3434347677EE11111111111111111111111111111111111111EF10EF01010101",
      INIT_3C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_3D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_3E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_3F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_40 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_41 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_42 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_43 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_44 => X"9898989832EF10111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_45 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_46 => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_47 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_48 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_49 => X"1618161616161616161616161616161616161616161616161616161616161616",
      INIT_4A => X"6161616161616161616161616161616161616161616161616161616161618161",
      INIT_4B => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_4C => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_4D => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_4E => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_4F => X"3434347677EE11111111111111111111111111111111111111EF10CD01010101",
      INIT_50 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_51 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_52 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_53 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_54 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_55 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_56 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_57 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_58 => X"9898769854EF11111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_59 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_5A => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_5B => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_5C => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_5D => X"1618161616161616161616161616161616161616161616161616161616161616",
      INIT_5E => X"6161616161616161616161616161616161616161616161616161616161618161",
      INIT_5F => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_60 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_61 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_62 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_63 => X"3434347677EE11111111111111111111111111111111111111EF106701010101",
      INIT_64 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_65 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_66 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_67 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_68 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_69 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_6A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_6B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_6C => X"9898989876EFEF111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_6D => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_6E => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_6F => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_70 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_71 => X"1618161616161616161616161616161616161616161616161616161616161616",
      INIT_72 => X"6161616161616161616161616161616161616161616161616161616161618161",
      INIT_73 => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_74 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_75 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_76 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_77 => X"3434347677EE1111111111111111111111111111111111111110102301010101",
      INIT_78 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_79 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_7A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_7B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_7C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_7D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_7E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_7F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(27),
      ENBWREN => enb_array(27),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(27)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(27)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized44\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized44\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized44\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized44\ is
  signal ena_array : STD_LOGIC_VECTOR ( 28 to 28 );
  signal enb_array : STD_LOGIC_VECTOR ( 28 to 28 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFF00000000000000000000000000000FFFFFFFFFFFFDFFFF90",
      INITP_01 => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFFC0000000000007FFFFFFFFFFFF",
      INITP_02 => X"0000000000000FFFFFFFFFFFFDFFFF90000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_03 => X"FBFFFFC0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INITP_04 => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFF00000000000000000000000000000FFFFFFFFFFFFDFFFF90",
      INITP_06 => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFF40000000000007FFFFFFFFFFFF",
      INITP_07 => X"0000000000000FFFFFFFFFFFFDFFFF90000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_08 => X"FBFFFF40000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INITP_09 => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFF00000000000000000000000000000FFFFFFFFFFFFEFFFF90",
      INITP_0B => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFE80000000000007FFFFFFFFFFFF",
      INITP_0C => X"0000000000000FFFFFFFFFFFFEFFFF90000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0D => X"FBFFFE80000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INITP_0E => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFF00000000000000000000000000000FFFFFFFFFFFFEFFFF90",
      INIT_00 => X"989898989810EF111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_01 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_02 => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_03 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_04 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_05 => X"1618161616161616161616161616161616161616161616161616161616161616",
      INIT_06 => X"6161616161616161616161616161616161616161616161616161616161618161",
      INIT_07 => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_08 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_09 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_0A => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_0B => X"3434347677EE1111111111111111111111111111111111111110EF0101010101",
      INIT_0C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_0D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_0E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_0F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_10 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_11 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_12 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_13 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_14 => X"989898989832EF111111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_15 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_16 => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_17 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_18 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_19 => X"1618161616161616161616161616161616161616161616161616161616161616",
      INIT_1A => X"6161616161616161616161616161616161616161616161616161616161618161",
      INIT_1B => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_1C => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_1D => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_1E => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_1F => X"3434347677EE1111111111111111111111111111111111111110AB0101010101",
      INIT_20 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_21 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_22 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_23 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_24 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_25 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_26 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_27 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_28 => X"989898989854EF101111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_29 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_2A => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_2B => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_2C => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_2D => X"1618161616161616161616161616161616161616161616161616161616161616",
      INIT_2E => X"6161616161616161616161616161616161616161616161616161616161618161",
      INIT_2F => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_30 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_31 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_32 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_33 => X"3434347677EE111111111111111111111111111111111111EF10890101010101",
      INIT_34 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_35 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_36 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_37 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_38 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_39 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_3A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_3B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_3C => X"989898769876EF101111111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_3D => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_3E => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_3F => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_40 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_41 => X"1618161616161616161616161616161616161616161616161616161616161616",
      INIT_42 => X"6161616161616161616161616161616161616161616161616161616161618161",
      INIT_43 => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_44 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_45 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_46 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_47 => X"3434347677EE111111111111111111111111111111111111EF10450101010101",
      INIT_48 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_49 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_4A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_4B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_4C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_4D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_4E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_4F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_50 => X"98989898987610EF1011111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_51 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_52 => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_53 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_54 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_55 => X"1618161616161616161616161616161616161616161616161616161616161616",
      INIT_56 => X"6161616161616161616161616161616161616161616161616161616161618161",
      INIT_57 => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_58 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_59 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_5A => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_5B => X"3434347677EE1111111111111111111111111111111111EF10EF010101010101",
      INIT_5C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_5D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_5E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_5F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_60 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_61 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_62 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_63 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_64 => X"98989898989810EF1011111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_65 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_66 => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_67 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_68 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_69 => X"1618161616161616161616161616161616161616161616161616161616161616",
      INIT_6A => X"6161616161616161616161616161616161616161616161616161616161618161",
      INIT_6B => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_6C => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_6D => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_6E => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_6F => X"3434347677EE1111111111111111111111111111111111EF10CD010101010101",
      INIT_70 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_71 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_72 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_73 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_74 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_75 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_76 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_77 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_78 => X"98989898769854EF1011111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_79 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_7A => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_7B => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_7C => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_7D => X"1618161616161616161616161616161616161616161616161616161616161616",
      INIT_7E => X"6161616161616161616161616161616161616161616161616161616161618161",
      INIT_7F => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(28),
      ENBWREN => enb_array(28),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(28)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(28)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized45\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized45\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized45\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized45\ is
  signal ena_array : STD_LOGIC_VECTOR ( 29 to 29 );
  signal enb_array : STD_LOGIC_VECTOR ( 29 to 29 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFE80000000000007FFFFFFFFFFFF",
      INITP_01 => X"0000000000000FFFFFFFFFFFFE000010000000C0000004000000200000020000",
      INITP_02 => X"F8000080000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INITP_03 => X"000000FFFFFFFFFFFFFFFFFFFFFF000000004000000400000060000003FFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFF0",
      INITP_05 => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000FFFFFFFFFFFFF",
      INITP_06 => X"0000000000000FFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFC0000002000000000000",
      INITP_08 => X"000000C000000600000060000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFC00000020000000000000000000000000FFFFFFFFFFFFF000010",
      INITP_0A => X"FFFF8000000400000060000003FFFFFFF8000100000000000007FFFFFFFFFFFF",
      INITP_0B => X"0000000000000FFFFFFFFFFFFF7FFFD0000000DFFFFFF6FFFFFFE7FFFFFBFFFF",
      INITP_0C => X"FBFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFC0000002000000000000",
      INITP_0D => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFFDFFFFFEFFFFFFF6FFFFFFBFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFC00000020000000000000000000000000FFFFFFFFFFFFF7FFF90",
      INITP_0F => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFD00000000000007FFFFFFFFFFFF",
      INIT_00 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_01 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_02 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_03 => X"3434347677EE1111111111111111111111111111111111EF1089010101010101",
      INIT_04 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_05 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_06 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_07 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_08 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEE118800000000000000000000000000000000",
      INIT_09 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEBBEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_0A => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE99EEEEEEEEEEEEEEEEEEEE",
      INIT_0B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B11CEEEEEEEEEEE",
      INIT_0C => X"98989898989854EFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEC35B5B5B5B5",
      INIT_0D => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_0E => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_0F => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_10 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_11 => X"1618161616161616161616161616161616161616161616161616161616161616",
      INIT_12 => X"6161616161616161616161616161616161616161616161616161616161618161",
      INIT_13 => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_14 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_15 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_16 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_17 => X"3434347677CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE1045010101010101",
      INIT_18 => X"EEEEEEEEEEEE1177343434343434343434343434343434343434343434343434",
      INIT_19 => X"EEEEEEEEEEEEEEEEEE1199CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_1A => X"EEEEEEEEEEEEEEEEEEEEEEEEEEBBEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_1B => X"000000000000000000000000000000008811EEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_1C => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBDD11888888888888888888888888888888AA",
      INIT_1D => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBFFBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_1E => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBFFBBBBBBBBBBBBBBBBBBBB",
      INIT_1F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5937BDDBBBBBBBBBBBB",
      INIT_20 => X"98989898987698BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBDB9BB5B5B5B5",
      INIT_21 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_22 => X"19191919191919191919191919191919191919D8B87898989898989898989898",
      INIT_23 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_24 => X"1616161616161616161616161616161616161616161616161638191919191919",
      INIT_25 => X"7D7D7D7D7D7D7D7D7D7D7D7D7D9D1D1616161616161616161616161616161616",
      INIT_26 => X"6161616161616161616161616161616161D1D9D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_27 => X"6060606060608361616161616161616161616161616161616161616161616161",
      INIT_28 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_29 => X"0101010101010101010101010280606060606060606060606060606060606060",
      INIT_2A => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_2B => X"34343476DDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBDD9945010101010101",
      INIT_2C => X"BBBBBBBBBBBBDD79323434343434343434343434343434343434343434343434",
      INIT_2D => X"BBBBBBBBBBBBBBBBBBBBFFBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_2E => X"BBBBBBBBBBBBBBBBBBBBBBBBBBFFBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_2F => X"AA88888888888888888888888888888811DDBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_30 => X"111111111111111111111111111111DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"111111111111111111111111111111111133BB11111111111111111111111111",
      INIT_32 => X"111111111111111111111111111111111111111111BB33111111111111111111",
      INIT_33 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B33111111111111",
      INIT_34 => X"98989898989898321111111111111111111111111111111111111157B5B5B5B5",
      INIT_35 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_36 => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_37 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_38 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_39 => X"EC20202020202020202020202042591816161616161616161616161616161616",
      INIT_3A => X"61616161616161616161616161616161819524020202020202020202020202CE",
      INIT_3B => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_3C => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_3D => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_3E => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_3F => X"343434769911111111111111111111111111111111111133EF01010101010101",
      INIT_40 => X"1111111111113377343434343434343434343434343434343434343434343434",
      INIT_41 => X"11111111111111111133BB111111111111111111111111111111111111111111",
      INIT_42 => X"11111111111111111111111133BB111111111111111111111111111111111111",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD111111111111111111111111111111",
      INIT_44 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE11BBEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_46 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE9911EEEEEEEEEEEEEEEEEE",
      INIT_47 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B11EEEEEEEEEEEE",
      INIT_48 => X"9898989898989832EFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE35B5B5B5B5",
      INIT_49 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_4A => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_4B => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_4C => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_4D => X"CC00000000000000000000000020391816161616161616161616161616161616",
      INIT_4E => X"61616161616161616161616161616161819302000000000000000000000000CC",
      INIT_4F => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_50 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_51 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_52 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_53 => X"3434347677EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE10AB01010101010101",
      INIT_54 => X"EEEEEEEEEEEE1177343434343434343434343434343434343434343434343434",
      INIT_55 => X"EEEEEEEEEEEEEEEEEE11BBEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_56 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEBBEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_58 => X"11111111111111111111111111EE11DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"111111111111111111111111111111111111BBEEEE1111111111111111111111",
      INIT_5A => X"1111111111111111111111111111111111111111EEBB11EE1111111111111111",
      INIT_5B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_5C => X"9898989898769854EF1111111111111111111111111111111111EE35B5B5B5B5",
      INIT_5D => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_5E => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_5F => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_60 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_61 => X"CC00000000000000000000000020391816161616161616161616161616161616",
      INIT_62 => X"61616161616161616161616161616161819302000000000000000000000000CC",
      INIT_63 => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_64 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_65 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_66 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_67 => X"3434347699EE1111111111111111111111111111111111108901010101010101",
      INIT_68 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_69 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_6A => X"1111111111111111111111EE11BB111111111111111111111111111111111111",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD11EE11111111111111111111111111",
      INIT_6C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_6E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_6F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_70 => X"9898989898769876EF10111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_71 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_72 => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_73 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_74 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_75 => X"CC00000000000000000000000020391816161616161616161616161616161616",
      INIT_76 => X"61616161616161616161616161616161819302000000000000000000000000CC",
      INIT_77 => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_78 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_79 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_7A => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_7B => X"3434347677EE11111111111111111111111111111111EF104501010101010101",
      INIT_7C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_7D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_7E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(29),
      ENBWREN => enb_array(29),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(29)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(29)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized46\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized46\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized46\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized46\ is
  signal ena_array : STD_LOGIC_VECTOR ( 30 to 30 );
  signal enb_array : STD_LOGIC_VECTOR ( 30 to 30 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000FFFFFFFFFFFFFBFFF90000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_01 => X"FBFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFC0000002000000000000",
      INITP_02 => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFC00000020000000000000000000000000FFFFFFFFFFFFFBFFF90",
      INITP_04 => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFA00000000000007FFFFFFFFFFFF",
      INITP_05 => X"0000000000000FFFFFFFFFFFFFBFFF90000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_06 => X"FBFFFA00000000000007FFFFFFFFFFFFFFFFFFFFFFFFC0000002000000000000",
      INITP_07 => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFC00000020000000000000000000000000FFFFFFFFFFFFFBFFF90",
      INITP_09 => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFE00000000000007FFFFFFFFFFFF",
      INITP_0A => X"0000000000000FFFFFFFFFFFFF9FFF90000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_0B => X"FBFFFE00000000000007FFFFFFFFFFFFFFFFFFFFFFFFC0000002000000000000",
      INITP_0C => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFC00000020000000000000000000000000FFFFFFFFFFFFF9FFF90",
      INITP_0E => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFE00000000000007FFFFFFFFFFFF",
      INITP_0F => X"0000000000000FFFFFFFFFFFFFDFFF90000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INIT_00 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_02 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_03 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_04 => X"989898989898987611EF111111111111111111111111111111F1EE35B5B5B5B5",
      INIT_05 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_06 => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_07 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_08 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_09 => X"CC00000000000000000000000020391816161616161616161616161616161616",
      INIT_0A => X"61616161616161616161616161616161819302000000000000000000000000CC",
      INIT_0B => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_0C => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_0D => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_0E => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_0F => X"3434347677EE1111111111111111111111111111111110110101010101010101",
      INIT_10 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_11 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_12 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_14 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_16 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_17 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_18 => X"989898989898989810EF101111111111111111111111111111F1EE35B5B5B5B5",
      INIT_19 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_1A => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_1B => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_1C => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_1D => X"CC00000000000000000000000020391816161616161616161616161616161616",
      INIT_1E => X"61616161616161616161616161616161819302000000000000000000000000CC",
      INIT_1F => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_20 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_21 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_22 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_23 => X"3434347677EE111111111111111111111111111111EF10CD0101010101010101",
      INIT_24 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_25 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_26 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_28 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_2A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_2B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_2C => X"989898989898769832EF101111111111111111111111111111F1EE35B5B5B5B5",
      INIT_2D => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_2E => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_2F => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_30 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_31 => X"CC00000000000000000000000020391816161616161616161616161616161616",
      INIT_32 => X"61616161616161616161616161616161819302000000000000000000000000CC",
      INIT_33 => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_34 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_35 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_36 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_37 => X"3434347677EE111111111111111111111111111111EF10AB0101010101010101",
      INIT_38 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_39 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_3A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_3C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_3E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_3F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_40 => X"989898989898989854EF101111111111111111111111111111F1EE35B5B5B5B5",
      INIT_41 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_42 => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_43 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_44 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_45 => X"CC00000000000000000000000020391816161616161616161616161616161616",
      INIT_46 => X"61616161616161616161616161616161819302000000000000000000000000CC",
      INIT_47 => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_48 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_49 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_4A => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_4B => X"3434347677EE1111111111111111111111111111111110670101010101010101",
      INIT_4C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_4D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_4E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_50 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_52 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_53 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_54 => X"989898989898989854EFEF1111111111111111111111111111F1EE35B5B5B5B5",
      INIT_55 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_56 => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_57 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_58 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_59 => X"CC00000000000000000000000020391816161616161616161616161616161616",
      INIT_5A => X"61616161616161616161616161616161819302000000000000000000000000CC",
      INIT_5B => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_5C => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_5D => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_5E => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_5F => X"3434347677EE1111111111111111111111111111111110450101010101010101",
      INIT_60 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_61 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_62 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_64 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_66 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_67 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_68 => X"989898989898989876EFEF1111111111111111111111111111F1EE35B5B5B5B5",
      INIT_69 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_6A => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_6B => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_6C => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_6D => X"CC00000000000000000000000020391816161616161616161616161616161616",
      INIT_6E => X"61616161616161616161616161616161819302000000000000000000000000CC",
      INIT_6F => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_70 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_71 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_72 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_73 => X"3434347677EE1111111111111111111111111111111110230101010101010101",
      INIT_74 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_75 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_76 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_78 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_7A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_7B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_7C => X"98989898989898989810EF1111111111111111111111111111F1EE35B5B5B5B5",
      INIT_7D => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_7E => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_7F => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(30),
      ENBWREN => enb_array(30),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(30)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(30)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized47\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized47\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized47\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized47\ is
  signal ena_array : STD_LOGIC_VECTOR ( 31 to 31 );
  signal enb_array : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FBFFFC00000000000007FFFFFFFFFFFFFFFFFFFFFFFFC0000002000000000000",
      INITP_01 => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFC00000020000000000000000000000000FFFFFFFFFFFFFDFFF90",
      INITP_03 => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFC00000000000007FFFFFFFFFFFF",
      INITP_04 => X"0000000000000FFFFFFFFFFFFFDFFF90000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_05 => X"FBFFFC00000000000007FFFFFFFFFFFFFFFFFFFFFFFFC0000002000000000000",
      INITP_06 => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFC00000020000000000000000000000000FFFFFFFFFFFFFDFFF90",
      INITP_08 => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFF400000000000007FFFFFFFFFFFF",
      INITP_09 => X"0000000000000FFFFFFFFFFFFFDFFF90000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_0A => X"FBFFF400000000000007FFFFFFFFFFFFFFFFFFFFFFFFC0000002000000000000",
      INITP_0B => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFC00000020000000000000000000000000FFFFFFFFFFFFFDFFF90",
      INITP_0D => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFFC00000000000007FFFFFFFFFFFF",
      INITP_0E => X"0000000000000FFFFFFFFFFFFFEFFF90000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_0F => X"FBFFE800000000000007FFFFFFFFFFFFFFFFFFFFFFFFC0000002000000000000",
      INIT_00 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_01 => X"CC00000000000000000000000020391816161616161616161616161616161616",
      INIT_02 => X"61616161616161616161616161616161819302000000000000000000000000CC",
      INIT_03 => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_04 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_05 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_06 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_07 => X"3434347677EE11111111111111111111111111111110EF010101010101010101",
      INIT_08 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_09 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_0A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_0C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_0E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_0F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_10 => X"98989898989898989810EF1111111111111111111111111111F1EE35B5B5B5B5",
      INIT_11 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_12 => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_13 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_14 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_15 => X"CC00000000000000000000000020391816161616161616161616161616161616",
      INIT_16 => X"61616161616161616161616161616161819302000000000000000000000000CC",
      INIT_17 => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_18 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_19 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_1A => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_1B => X"3434347677EE11111111111111111111111111111110CD010101010101010101",
      INIT_1C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_1D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_1E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_20 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_22 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_23 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_24 => X"98989898989898989832EF1011111111111111111111111111F1EE35B5B5B5B5",
      INIT_25 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_26 => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_27 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_28 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_29 => X"CC00000000000000000000000020391816161616161616161616161616161616",
      INIT_2A => X"61616161616161616161616161616161819302000000000000000000000000CC",
      INIT_2B => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_2C => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_2D => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_2E => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_2F => X"3434347677EE11111111111111111111111111111110AB010101010101010101",
      INIT_30 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_31 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_32 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_34 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_36 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_37 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_38 => X"98989898989898989854EF1011111111111111111111111111F1EE35B5B5B5B5",
      INIT_39 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_3A => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_3B => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_3C => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_3D => X"CC00000000000000000000000020391816161616161616161616161616161616",
      INIT_3E => X"61616161616161616161616161616161819302000000000000000000000000CC",
      INIT_3F => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_40 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_41 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_42 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_43 => X"3434347677EE1111111111111111111111111111EF1089010101010101010101",
      INIT_44 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_45 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_46 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_48 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_4A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_4B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_4C => X"98989898989898769854EF1011111111111111111111111111F1EE35B5B5B5B5",
      INIT_4D => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_4E => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_4F => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_50 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_51 => X"CC00000000000000000000000020391816161616161616161616161616161616",
      INIT_52 => X"61616161616161616161616161616161819302000000000000000000000000CC",
      INIT_53 => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_54 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_55 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_56 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_57 => X"3434347677EE1111111111111111111111111111EF1045010101010101010101",
      INIT_58 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_59 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_5A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_5C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_5E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_5F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_60 => X"98989898989898989876EF1111111111111111111111111111F1EE35B5B5B5B5",
      INIT_61 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_62 => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_63 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_64 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_65 => X"CC00000000000000000000000020391816161616161616161616161616161616",
      INIT_66 => X"61616161616161616161616161616161819302000000000000000000000000CC",
      INIT_67 => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_68 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_69 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_6A => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_6B => X"3434347677EE1111111111111111111111111111111023010101010101010101",
      INIT_6C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_6D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_6E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_70 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_72 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_73 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_74 => X"9898989898989898989810EF11111111111111111111111111F1EE35B5B5B5B5",
      INIT_75 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_76 => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_77 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_78 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_79 => X"CC00000000000000000000000020391816161616161616161616161616161616",
      INIT_7A => X"61616161616161616161616161616161819302000000000000000000000000CC",
      INIT_7B => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_7C => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_7D => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_7E => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_7F => X"3434347677EE11111111111111111111111111EF10EF01010101010101010101",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(31),
      ENBWREN => enb_array(31),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(31)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(31)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized48\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized48\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized48\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized48\ is
  signal ena_array : STD_LOGIC_VECTOR ( 32 to 32 );
  signal enb_array : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFC00000020000000000000000000000000FFFFFFFFFFFFFEFFF90",
      INITP_02 => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFE800000000000007FFFFFFFFFFFF",
      INITP_03 => X"0000000000000FFFFFFFFFFFFFEFFF90000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_04 => X"FBFFE800000000000007FFFFFFFFFFFFFFFFFFFFFFFFC0000002000000000000",
      INITP_05 => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFC00000020000000000000000000000000FFFFFFFFFFFFFEFFF90",
      INITP_07 => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFE800000000000007FFFFFFFFFFFF",
      INITP_08 => X"0000000000000FFFFFFFFFFFFFEFFF90000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_09 => X"FBFFE800000000000007FFFFFFFFFFFFFFFFFFFFFFFFC0000002000000000000",
      INITP_0A => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFC00000020000000000000000000000000FFFFFFFFFFFFFEFFF90",
      INITP_0C => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFF800000000000007FFFFFFFFFFFF",
      INITP_0D => X"0000000000000FFFFFFFFFFFFFEFFF90000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_0E => X"FBFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFC0000002000000000000",
      INITP_0F => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INIT_00 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_01 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_02 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_04 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_06 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_07 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_08 => X"9898989898989898989810EF10111111111111111111111111F1EE35B5B5B5B5",
      INIT_09 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_0A => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_0B => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_0C => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_0D => X"CC00000000000000000000000020391816161616161616161616161616161616",
      INIT_0E => X"61616161616161616161616161616161819302000000000000000000000000CC",
      INIT_0F => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_10 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_11 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_12 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_13 => X"3434347677EE11111111111111111111111111EF10EF01010101010101010101",
      INIT_14 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_15 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_16 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_18 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_1A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_1B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_1C => X"9898989898989898769832EF10111111111111111111111111F1EE35B5B5B5B5",
      INIT_1D => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_1E => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_1F => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_20 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_21 => X"CC00000000000000000000000020391816161616161616161616161616161616",
      INIT_22 => X"61616161616161616161616161616161819302000000000000000000000000CC",
      INIT_23 => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_24 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_25 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_26 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_27 => X"3434347677EE11111111111111111111111111EF10CD01010101010101010101",
      INIT_28 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_29 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_2A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_2C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_2E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_2F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_30 => X"9898989898989898769832EF10111111111111111111111111F1EE35B5B5B5B5",
      INIT_31 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_32 => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_33 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_34 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_35 => X"CC00000000000000000000000020391816161616161616161616161616161616",
      INIT_36 => X"61616161616161616161616161616161819302000000000000000000000000CC",
      INIT_37 => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_38 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_39 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_3A => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_3B => X"3434347677EE11111111111111111111111111EF10AB01010101010101010101",
      INIT_3C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_3D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_3E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_40 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_42 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_43 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_44 => X"9898989898989898769854EF10111111111111111111111111F1EE35B5B5B5B5",
      INIT_45 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_46 => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_47 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_48 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_49 => X"CC00000000000000000000000020391816161616161616161616161616161616",
      INIT_4A => X"61616161616161616161616161616161819302000000000000000000000000CC",
      INIT_4B => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_4C => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_4D => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_4E => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_4F => X"3434347677EE11111111111111111111111111EF106701010101010101010101",
      INIT_50 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_51 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_52 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_54 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_56 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_57 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_58 => X"9898989898989898989854EF11111111111111111111111111F1EE35B5B5B5B5",
      INIT_59 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_5A => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_5B => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_5C => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_5D => X"CC00000000000000000000000020391816161616161616161616161616161616",
      INIT_5E => X"61616161616161616161616161616161819302000000000000000000000000CC",
      INIT_5F => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_60 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_61 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_62 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_63 => X"3434347677EE1111111111111111111111111111104501010101010101010101",
      INIT_64 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_65 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_66 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_68 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_6A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_6B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_6C => X"9898989898989898989876EF11111111111111111111111111F1EE35B5B5B5B5",
      INIT_6D => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_6E => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_6F => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_70 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_71 => X"CC00000000000000000000000020391816161616161616161616161616161616",
      INIT_72 => X"61616161616161616161616161616161819302000000000000000000000000CC",
      INIT_73 => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_74 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_75 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_76 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_77 => X"3434347677EE1111111111111111111111111111104501010101010101010101",
      INIT_78 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_79 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_7A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_7C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_7E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_7F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(32),
      ENBWREN => enb_array(32),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(32)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(32)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized49\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized49\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized49\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized49\ is
  signal ena_array : STD_LOGIC_VECTOR ( 33 to 33 );
  signal enb_array : STD_LOGIC_VECTOR ( 33 to 33 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFC00000020000000000000000000000000FFFFFFFFFFFFFE7FF90",
      INITP_01 => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFF800000000000007FFFFFFFFFFFF",
      INITP_02 => X"0000000000000FFFFFFFFFFFFFF7FF90000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_03 => X"FBFFF000000000000007FFFFFFFFFFFFFFFFFFFFFFFFC0000002000000000000",
      INITP_04 => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFC00000020000000000000000000000000FFFFFFFFFFFFFF7FF90",
      INITP_06 => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFF000000000000007FFFFFFFFFFFF",
      INITP_07 => X"0000000000000FFFFFFFFFFFFFF7FF90000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_08 => X"FBFFF000000000000007FFFFFFFFFFFFFFFFFFFFFFFFC0000002000000000000",
      INITP_09 => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFC00000020000000000000000000000000FFFFFFFFFFFFFF7FF90",
      INITP_0B => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFD000000000000007FFFFFFFFFFFF",
      INITP_0C => X"0000000000000FFFFFFFFFFFFFF7FF90000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_0D => X"FBFFD000000000000007FFFFFFFFFFFFFFFFFFFFFFFFC0000002000000000000",
      INITP_0E => X"000000DFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFC00000020000000000000000000000000FFFFFFFFFFFFFF7FF90",
      INIT_00 => X"9898989898989898989876EFEF111111111111111111111111F1EE35B5B5B5B5",
      INIT_01 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_02 => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_03 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_04 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_05 => X"CC00000000000000000000000020391816161616161616161616161616161616",
      INIT_06 => X"61616161616161616161616161616161819302000000000000000000000000CC",
      INIT_07 => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_08 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_09 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_0A => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_0B => X"3434347677EE1111111111111111111111111110102301010101010101010101",
      INIT_0C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_0D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_0E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_10 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_12 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_13 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_14 => X"989898989898989898987610EF111111111111111111111111F1EE35B5B5B5B5",
      INIT_15 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_16 => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_17 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_18 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_19 => X"CC00000000000000000000000020391816161616161616161616161616161616",
      INIT_1A => X"61616161616161616161616161616161819302000000000000000000000000CC",
      INIT_1B => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_1C => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_1D => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_1E => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_1F => X"3434347677EE1111111111111111111111111110EF0101010101010101010101",
      INIT_20 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_21 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_22 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_24 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_26 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_27 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_28 => X"989898989898989898989810EF111111111111111111111111F1EE35B5B5B5B5",
      INIT_29 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_2A => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_2B => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_2C => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_2D => X"CC00000000000000000000000020391816161616161616161616161616161616",
      INIT_2E => X"61616161616161616161616161616161819302000000000000000000000000CC",
      INIT_2F => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_30 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_31 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_32 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_33 => X"3434347677EE1111111111111111111111111110CD0101010101010101010101",
      INIT_34 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_35 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_36 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_38 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_3A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_3B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_3C => X"989898989898989898989810EF111111111111111111111111F1EE35B5B5B5B5",
      INIT_3D => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_3E => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_3F => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_40 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_41 => X"CC00000000000000000000000020391816161616161616161616161616161616",
      INIT_42 => X"61616161616161616161616161616161819302000000000000000000000000CC",
      INIT_43 => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_44 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_45 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_46 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_47 => X"3434347677EE1111111111111111111111111110CD0101010101010101010101",
      INIT_48 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_49 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_4A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_4C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_4E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_4F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_50 => X"989898989898989898989832EF101111111111111111111111F1EE35B5B5B5B5",
      INIT_51 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_52 => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_53 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_54 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_55 => X"CC00000000000000000000000020391816161616161616161616161616161616",
      INIT_56 => X"61616161616161616161616161616161819302000000000000000000000000CC",
      INIT_57 => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_58 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_59 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_5A => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_5B => X"3434347677EE111111111111111111111111EF10AB0101010101010101010101",
      INIT_5C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_5D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_5E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_60 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_62 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_63 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_64 => X"989898989898989898989832EF101111111111111111111111F1EE35B5B5B5B5",
      INIT_65 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_66 => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_67 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_68 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_69 => X"CC00000000000000000000000020391816161616161616161616161616161616",
      INIT_6A => X"61616161616161616161616161616161819302000000000000000000000000CC",
      INIT_6B => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_6C => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_6D => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_6E => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_6F => X"3434347677EE111111111111111111111111EF10AB0101010101010101010101",
      INIT_70 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_71 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_72 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_74 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_76 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_77 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_78 => X"989898989898989898989854EF101111111111111111111111F1EE35B5B5B5B5",
      INIT_79 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_7A => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_7B => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_7C => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_7D => X"CC00000000000000000000000020391816161616161616161616161616161616",
      INIT_7E => X"61616161616161616161616161616161819302000000000000000000000000CC",
      INIT_7F => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(33),
      ENBWREN => enb_array(33),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(33)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(33)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    ENA : out STD_LOGIC;
    ENB : out STD_LOGIC;
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \^ena\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
  ENA <= \^ena\;
  ENB <= \^enb\;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00FFFFFFFC0000003FFFFFFC0000000FFFFFFF80000007FFFFFFE0000001FFFF",
      INIT_01 => X"F80000003FFFFFFC0000003FFFFFFF00000007FFFFFFC0000001FFFFFFE00000",
      INIT_02 => X"FFFFFF80000007FFFFFFE0000001FFFFFFFF80000003FFFFFFE0000001FFFFFF",
      INIT_03 => X"000007FFFFFFC0000001FFFFFFE0000000FFFFFFFC0000003FFFFFFC0000001F",
      INIT_04 => X"FFFF80000003FFFFFFE0000001FFFFFFF00000003FFFFFFC0000003FFFFFFF00",
      INIT_05 => X"00FFFFFFFC0000003FFFFFFC0000001FFFFFFF80000007FFFFFFE0000001FFFF",
      INIT_06 => X"F80000003FFFFFFC0000003FFFFFFF00000007FFFFFFC0000001FFFFFFE00000",
      INIT_07 => X"FFFFFF80000007FFFFFFE0000001FFFFFFFF80000003FFFFFFE0000001FFFFFF",
      INIT_08 => X"000007FFFFFFC0000001FFFFFFE0000000FFFFFFFC0000003FFFFFFC0000001F",
      INIT_09 => X"FFFF80000003FFFFFFE0000001FFFFFFF80000003FFFFFFC0000003FFFFFFF00",
      INIT_0A => X"00FFFFFFFC0000003FFFFFFC0000001FFFFFFF80000007FFFFFFE0000001FFFF",
      INIT_0B => X"F80000003FFFFFFC0000003FFFFFFF00000007FFFFFFC0000001FFFFFFE00000",
      INIT_0C => X"FFFFFF80000007FFFFFFE0000001FFFFFFFF80000003FFFFFFE0000001FFFFFF",
      INIT_0D => X"000007FFFFFFC0000001FFFFFFE0000000FFFFFFFC0000003FFFFFFC0000001F",
      INIT_0E => X"FFFF80000003FFFFFFE0000001FFFFFFF80000003FFFFFFC0000003FFFFFFF00",
      INIT_0F => X"00FFFFFFFC0000003FFFFFFC0000001FFFFFFF80000007FFFFFFE0000001FFFF",
      INIT_10 => X"F80000003FFFFFFC0000003FFFFFFF00000007FFFFFFC0000001FFFFFFE00000",
      INIT_11 => X"FFFFFF80000007FFFFFFE0000001FFFFFFFF80000003FFFFFFE0000001FFFFFF",
      INIT_12 => X"000007FFFFFFC0000001FFFFFFE0000000FFFFFFFC0000003FFFFFFC0000001F",
      INIT_13 => X"FFFF80000003FFFFFFE0000001FFFFFFF80000003FFFFFFC0000003FFFFFFF00",
      INIT_14 => X"00FFFFFFFC0000003FFFFFFC0000001FFFFFFF80000007FFFFFFE0000001FFFF",
      INIT_15 => X"F80000003FFFFFFC0000003FFFFFFF00000007FFFFFFC0000001FFFFFFE00000",
      INIT_16 => X"FFFFFF80000007FFFFFFE0000001FFFFFFFF80000003FFFFFFE0000001FFFFFF",
      INIT_17 => X"000007FFFFFFC0000001FFFFFFE0000000FFFFFFFC0000003FFFFFFC0000001F",
      INIT_18 => X"FFFF80000003FFFFFFE0000001FFFFFFF80000003FFFFFFC0000003FFFFFFF00",
      INIT_19 => X"00FFFFFFFC0000003FFFFFFC0000001FFFFFFF80000007FFFFFFE0000001FFFF",
      INIT_1A => X"F80000003FFFFFFC0000003FFFFFFF00000007FFFFFFC0000001FFFFFFE00000",
      INIT_1B => X"FFFFFF80000007FFFFFFE0000001FFFFFFFF80000003FFFFFFE0000001FFFFFF",
      INIT_1C => X"000007FFFFFFC0000001FFFFFFE0000000FFFFFFFC0000003FFFFFFC0000001F",
      INIT_1D => X"FFFF80000003FFFFFFC0000001FFFFFFF00000003FFFFFFC0000003FFFFFFF00",
      INIT_1E => X"007FFFFFFC0000003FFFFFFC0000001FFFFFFF80000007FFFFFFE0000001FFFF",
      INIT_1F => X"F8000000BFFFFFFC0000001FFFFFFF00000007FFFFFFC0000001FFFFFFE00000",
      INIT_20 => X"00000000000000000000000000010000FFFF80000003FFFFFFE0000001FFFFFF",
      INIT_21 => X"0000000000000000000000000000000000800000040000004000000100000000",
      INIT_22 => X"0000800000000000000000000000000008000000800000020000002000000000",
      INIT_23 => X"017FFFFFFA000000BFFFFFFF00000027FFFFFF00000003FFFFFFC00000020000",
      INIT_24 => X"E4000001FFFFFFFF0000000FFFFFFE80000007FFFFFF80000001FFFFFFC00000",
      INIT_25 => X"0000013FFFFFF90000009FFFFFFC0000000040000003FFFFFFC0000000FFFFFF",
      INIT_26 => X"FFFFF2000001BFFFFFF98000004FFFFFFE4000001FFFFFFFF0000007FFFFFFE4",
      INIT_27 => X"00003FFFFFFA0000009FFFFFFC80000037FFFFFFE000000FFFFFFFD80000027F",
      INIT_28 => X"024000001E000000F00000078000002400000120000019000000980000040000",
      INIT_29 => X"34000001E000000F000000580000024000001200000190000009800000480000",
      INIT_2A => X"0000012000001900000098000004000000002000001200000090000004800000",
      INIT_2B => X"00001200000190000009800000480000024000001E000000F000000780000024",
      INIT_2C => X"0000200000120000009000000480000034000001E000000F0000005800000240",
      INIT_2D => X"024000001E000000F00000078000002400000120000019000000980000040000",
      INIT_2E => X"34000001E000000F000000580000024000001200000190000009800000480000",
      INIT_2F => X"0000012000001900000098000004000000002000001200000090000004800000",
      INIT_30 => X"00001200000190000009800000480000024000001E000000F000000780000024",
      INIT_31 => X"0000200000120000009000000480000034000001E000000F0000005800000240",
      INIT_32 => X"024000001E000000F00000078000002400000120000019000000980000040000",
      INIT_33 => X"34000001E000000F000000580000024000001200000190000009800000480000",
      INIT_34 => X"0000012000001900000098000004000000002000001200000090000004800000",
      INIT_35 => X"00001200000190000009800000480000024000001E000000F000000780000024",
      INIT_36 => X"0000200000120000009000000480000034000001E000000F0000005800000240",
      INIT_37 => X"024000001E000000F00000078000002400000120000019000000980000040000",
      INIT_38 => X"34000001E000000F000000580000024000001200000190000009800000480000",
      INIT_39 => X"0000012000001900000098000004000000002000001200000090000004800000",
      INIT_3A => X"00001200000190000009800000480000024000001E000000F000000780000024",
      INIT_3B => X"0000200000120000009000000480000034000001E000000F0000005800000240",
      INIT_3C => X"024000001E000000F00000078000002400000120000019000000980000040000",
      INIT_3D => X"34000001E000000F000000580000024000001200000190000009800000480000",
      INIT_3E => X"0000012000001900000098000004000000002000001200000090000004800000",
      INIT_3F => X"00001200000190000009800000480000024000001E000000F000000780000024",
      INIT_40 => X"0000200000120000009000000480000034000001E000000F0000005800000240",
      INIT_41 => X"024000001E000000F00000078000002400000120000019000000980000040000",
      INIT_42 => X"34000001E000000F000000580000024000001200000190000009800000480000",
      INIT_43 => X"0000012000001900000098000004000000002000001200000090000004800000",
      INIT_44 => X"00001200000190000009800000480000024000001E000000F000000780000024",
      INIT_45 => X"0000200000120000009000000480000034000001E000000F0000005800000240",
      INIT_46 => X"024000001E000000F00000078000002400000120000019000000980000040000",
      INIT_47 => X"34000001E000000F000000580000024000001200000190000009800000480000",
      INIT_48 => X"0000012000001900000098000004000000002000001200000090000004800000",
      INIT_49 => X"00001200000190000009800000480000024000001E000000F000000780000024",
      INIT_4A => X"0000200000120000009000000480000034000001E000000F0000005800000240",
      INIT_4B => X"024000001E000000F00000078000002400000120000019000000980000040000",
      INIT_4C => X"34000001E000000F000000580000024000001200000190000009800000480000",
      INIT_4D => X"0000012000001900000098000004000000002000001200000090000004800000",
      INIT_4E => X"00001200000197FFFFC9000000480000024000001E000000F000000780000024",
      INIT_4F => X"0000200000120000009000000480000034000001E000000F0000005800000240",
      INIT_50 => X"024000001E000000F00000078000002400000120000019000000980000040000",
      INIT_51 => X"34000001E000000F000000580000024000001200001FBF0000FDF80000480000",
      INIT_52 => X"0000012000001900000098000004000000002000001200000090000004800000",
      INIT_53 => X"0000120003F8E1FFFFC71FC000480000024000001E000000F000000780000024",
      INIT_54 => X"0000200000120000009000000480000034000001E000000F0000005800000240",
      INIT_55 => X"024000001E000000F00000078000002400000120000019000000980000040000",
      INIT_56 => X"34000001E000000F0000005800000240000012007E47FFFFFFFFE27E00480000",
      INIT_57 => X"0000012000001900000098000004000000002000001200000090000004800000",
      INIT_58 => X"0000120FDBFFFFFFFFFFFFDBF0480000024000001E000000F000000780000024",
      INIT_59 => X"0000200000120000009000000480000034000001E000000F0000005800000240",
      INIT_5A => X"024000001E000000F00000078000002400000120000019000000980000040000",
      INIT_5B => X"34000001E000000F0000005800000240000012F97FFFFFFFFFFFFFFE9F480000",
      INIT_5C => X"0000012000001900000098000004000000002000001200000090000004800000",
      INIT_5D => X"00001397FFFFFFFFFFFFFFFFE9C80000024000001E000000F000000780000024",
      INIT_5E => X"0000200000120000009000000480000034000001E000000F0000005800000240",
      INIT_5F => X"024000001E000000F00000078000002400000120000019000000980000040000",
      INIT_60 => X"34000001E000000F00000058000002400000117FFFFFFFFFFFFFFFFFFE880000",
      INIT_61 => X"0000012000001900000098000004000000002000001200000090000004800000",
      INIT_62 => X"0001EFFFFFFFFFFFFFFFFFFFFFF78000024000001E000000F000000780000024",
      INIT_63 => X"0000200000120000009000000480000034000001E000000F0000005800000240",
      INIT_64 => X"024000001E000000F00000078000002400000120000019000000980000040000",
      INIT_65 => X"34000001E000000F0000005800000240000F7FFFFFFFFFFFFFFFFFFFFFFEF000",
      INIT_66 => X"0000012000001900000098000004000000002000001200000090000004800000",
      INIT_67 => X"003AFFFFFFFFFFFFFFFFFFFFFFFF5C00024000001E000000F000000780000024",
      INIT_68 => X"0000200000120000009000000480000034000001E000000F0000005800000240",
      INIT_69 => X"024000001E000000F00000078000002400000120000019000000980000040000",
      INIT_6A => X"34000001E000000F000000580000024000D7FFFFFFFFFFFFFFFFFFFFFFFFEB00",
      INIT_6B => X"0000012000001900000098000004000000002000001200000090000004800000",
      INIT_6C => X"073FFFFFFFFFFFFFFFFFFFFFFFFFFCE0024000001E000000F000000780000024",
      INIT_6D => X"0000200000120000009000000480000034000001E000000F0000005800000240",
      INIT_6E => X"024000001E000000F00000078000002400000120000019000000980000040000",
      INIT_6F => X"34000001E000000F00000058000002401AFFFFFFFFFFFFFFFFFFFFFFFFFFFF78",
      INIT_70 => X"0000012000000800000000000004000000002000001200000090000004800000",
      INIT_71 => X"6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6024000001A000000F000000780000024",
      INIT_72 => X"0000200000000000001000000480000034000001E000000F0000005800000240",
      INIT_73 => X"FE7FFFFFFFFFFFFFFFFFFFFEFFFFFFE7FFFFFF3FFFFFFBFFFFFFDFFFFFFC0000",
      INIT_74 => X"EFFFFFFFFFFFFFFFFFFFFFEFFFFFFE7F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFC000000003FFFFFFBFFFFFFDFFFFFFCFFFFFF",
      INIT_76 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFE7FFFFFF3FFFFFF9FFFFFFCFFFFFFE7",
      INIT_77 => X"00003FFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFF3FFFFFF9FFFFFFCFFFFFFFFF",
      INIT_78 => X"D880000004000000000000000000000000000080000004000000200000010000",
      INIT_79 => X"F000000080000000000000200000011BFC00000000000000000000000000003F",
      INIT_7A => X"FFFFFD7FFFFFFBFFFFFFDFFFFFFFFFFF00008000000400000020000000FFFFFF",
      INIT_7B => X"FE00000000000000000000000000007FF67FFFFFFFFFFFFFFFFFFFFD0000000B",
      INIT_7C => X"FFFFFFFFFFFBFFFFFFDFFFFFFD80000010000000FFFFFFFFFFFFFFEFFFFFFE6F",
      INIT_7D => X"F84000001A000000F0000007FFFFFFE00000002000000800000000000001FFFF",
      INIT_7E => X"07FFFFFF6000000F000000580000021FFE00000000000000000000000000007F",
      INIT_7F => X"0000002000001900000098000007FFFFFFFF8000000000000010000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^ena\,
      ENBWREN => \^enb\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FE00000000000000000000000000007FFEE000001E000000F0000007FFFFFFE0",
      INIT_01 => X"FFFFE00000120000009000000400000007FFFFFF6000000F000000580000067F",
      INIT_02 => X"FFF800001E000000F0000007FFFFFFE00000002000001900000098000007FFFF",
      INIT_03 => X"07FFFFFF6000000F0000005800001FFFFE00000000000000000000000000007F",
      INIT_04 => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_05 => X"FE00000000000000000000000000007FFFFC00001E000000F0000007FFFFFFE0",
      INIT_06 => X"FFFFE00000120000009000000400000007FFFFFF6000000F0000005800003FFF",
      INIT_07 => X"FFF300001E000000F0000007FFFFFFE00000002000001900000098000007FFFF",
      INIT_08 => X"07FFFFFF6000000F000000580000CFFFFE00000000000000000000000000007F",
      INIT_09 => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_0A => X"FE00000000000000000000000000007FFFFF80001E000000F0000007FFFFFFE0",
      INIT_0B => X"FFFFE00000120000009000000400000007FFFFFF6000000F000000580001FFFF",
      INIT_0C => X"FFFF60001E000000F0000007FFFFFFE00000002000001900000098000007FFFF",
      INIT_0D => X"07FFFFFF6000000F000000580006FFFFFE00000000000000000000000000007F",
      INIT_0E => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_0F => X"FE00000000000000000000000000007FFFFF90001E000000F0000007FFFFFFE0",
      INIT_10 => X"FFFFE00000120000009000000400000007FFFFFF6000000F000000580009FFFF",
      INIT_11 => X"FFFFFC001E000000F0000007FFFFFFE00000002000001900000098000007FFFF",
      INIT_12 => X"07FFFFFF6000000F00000058003FFFFFFE00000000000000000000000000007F",
      INIT_13 => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_14 => X"FE00000000000000000000000000007FFFFFF3001E000000F0000007FFFFFFE0",
      INIT_15 => X"FFFFE00000120000009000000400000007FFFFFF6000000F0000005800CFFFFF",
      INIT_16 => X"FFFFFF801E000000F0000007FFFFFFE00000002000001900000098000007FFFF",
      INIT_17 => X"07FFFFFF6000000F0000005801FFFFFFFE00000000000000000000000000007F",
      INIT_18 => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_19 => X"FE00000000000000000000000000007FFFFFFEC01E000000F0000007FFFFFFE0",
      INIT_1A => X"FFFFE00000120000009000000400000007FFFFFF6000000F00000058037FFFFF",
      INIT_1B => X"FFFFFFA01E000000F0000007FFFFFFE00000002000001900000098000007FFFF",
      INIT_1C => X"07FFFFFF6000000F0000005805FFFFFFFE00000000000000000000000000007F",
      INIT_1D => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_1E => X"FE00000000000000000000000000007FFFFFFFF81E000000F0000007FFFFFFE0",
      INIT_1F => X"FFFFE00000120000009000000400000007FFFFFF6000000F000000581FFFFFFF",
      INIT_20 => X"FFFFFFEC1E000000F0000007FFFFFFE00000002000001900000098000007FFFF",
      INIT_21 => X"07FFFFFF6000000F0000005837FFFFFFFE00000000000000000000000000007F",
      INIT_22 => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_23 => X"FE00000000000000000000000000007FFFFFFFFA1E000000F0000007FFFFFFE0",
      INIT_24 => X"FFFFE00000120000009000000400000007FFFFFF6000000F000000585FFFFFFF",
      INIT_25 => X"FFFFFFFF9E000000F0000007FFFFFFE00000002000001900000098000007FFFF",
      INIT_26 => X"07FFFFFF6000000F00000059FFFFFFFFFE00000000000000000000000000007F",
      INIT_27 => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_28 => X"FE00000000000000000000000000007FFFFFFFFEDE000000F0000007FFFFFFE0",
      INIT_29 => X"FFFFE00000120000009000000400000007FFFFFF6000000F0000005BFFFFFFFF",
      INIT_2A => X"FFFFFFFF3E000000F0000007FFFFFFE00000002000001900000098000007FFFF",
      INIT_2B => X"07FFFFFF6000000F0000005CFFFFFFFFFE00000000000000000000000000007F",
      INIT_2C => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_2D => X"FE00000000000000000000000000007FFFFFFFFFDE000000F0000007FFFFFFE0",
      INIT_2E => X"FFFFE00000120000009000000400000007FFFFFF6000000F0000005BFFFFFFFF",
      INIT_2F => X"FFFFFFFFE6000000F0000007FFFFFFE00000002000001900000098000007FFFF",
      INIT_30 => X"07FFFFFF6000000F00000047FFFFFFFFFE00000000000000000000000000007F",
      INIT_31 => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_32 => X"FE00000000000000000000000000007FFFFFFFFFF6000000F0000007FFFFFFE0",
      INIT_33 => X"FFFFE00000120000009000000400000007FFFFFF6000000F0000006FFFFFFFFF",
      INIT_34 => X"FFFFFFFFFB000000F0000007FFFFFFE00000002000001900000098000007FFFF",
      INIT_35 => X"07FFFFFF6000000F000000DFFFFFFFFFFE00000000000000000000000000007F",
      INIT_36 => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_37 => X"FE00000000000000000000000000007FFFFFFFFFFD800000F0000007FFFFFFE0",
      INIT_38 => X"FFFFE00000120000009000000400000007FFFFFF6000000F000001BFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFEC00000F0000007FFFFFFE00000002000001900000098000007FFFF",
      INIT_3A => X"07FFFFFF6000000F0000037FFFFFFFFFFE00000000000000000000000000007F",
      INIT_3B => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_3C => X"FE00000000000000000000000000007FFFFFFFFFFFA00000F0000007FFFFFFE0",
      INIT_3D => X"FFFFE00000120000009000000400000007FFFFFF6000000F000005FFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFD00000F0000007FFFFFFE00000002000001900000098000007FFFF",
      INIT_3F => X"07FFFFFF6000000F00000BFFFFFFFFFFFE00000000000000000000000000007F",
      INIT_40 => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_41 => X"FE00000000000000000000000000007FFFFFFFFFFFE80000F0000007FFFFFFE0",
      INIT_42 => X"FFFFE00000120000009000000400000007FFFFFF6000000F000017FFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFF40000F0000007FFFFFFE00000002000001900000098000007FFFF",
      INIT_44 => X"07FFFFFF6000000F00002FFFFFFFFFFFFE00000000000000000000000000007F",
      INIT_45 => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_46 => X"FE00000000000000000000000000007FFFFFFFFFFFFA0000F0000007FFFFFFE0",
      INIT_47 => X"FFFFE00000120000009000000400000007FFFFFF6000000F00005FFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFD8000F0000007FFFFFFE00000002000000900000018000005FFFF",
      INIT_49 => X"07FFFFFF6000000F0000BFFFFFFFFFFFFE00000000000000000000000000007F",
      INIT_4A => X"0000007FFFFFFBFFFFFFDFFFFFFFFFFFFFFFA000001000000090000004000000",
      INIT_4B => X"FE00000000000000000000000000007FFFFFFFFFFFFEFFFFFFFFFFFDFFFFFFE0",
      INIT_4C => X"FFFFFFFFFFFBFFFFFFDFFFFFFC00000007FFFFFF7FFFFFFFFFFF7FFFFFFFFFFF",
      INIT_4D => X"FF7FFFFFFFFFBFFE97FFFFF5FFFFFFE00000003FFFFFFDFFFFFFFFFFFFFD7FFE",
      INIT_4E => X"07FFFFFE2FFFFFE97FFEFFFFFFFFFFFFFC00000000000000000000000000003F",
      INIT_4F => X"0000002000000C0000003000000500017FFEBFFFFFF7FFFFFFBFFFFFFC000000",
      INIT_50 => X"FEFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF7FFCFFFFFFD00090000005FFFFFFE0",
      INIT_51 => X"8000A0000016000000B000000400000007FFFFFF20000009000BFFFFFF3FFFFF",
      INIT_52 => X"FF7FFC0000003FFFFFFFFFFDFFFFFFE00000003FFFFFFBFFFFFFDFFFFFFC0000",
      INIT_53 => X"07FFFFFF7FFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"0000002000000800000000000004000000003FFFFFFBFFFFFFDFFFFFFC000000",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFC0000000000F0000007FFFFFFE0",
      INIT_56 => X"0000200000000000001000000000000007FFFFFF6000000F00040000003FFFFF",
      INIT_57 => X"FF7FFC0000000200F0000007FFFFFFE000000020000019000000980000040000",
      INIT_58 => X"07FFFFFF6000000F00480000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFC0000000900F0000007FFFFFFE0",
      INIT_5B => X"0000200000120000009000000400000007FFFFFF6000000F00500000003FFFFF",
      INIT_5C => X"FF7FFC0000000180F0000007FFFFFFE000000020000019000000980000040000",
      INIT_5D => X"07FFFFFF6000000F00800000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFC0000000080F0000007FFFFFFE0",
      INIT_60 => X"0000200000120000009000000400000007FFFFFF6000000F01000000003FFFFF",
      INIT_61 => X"FF7FFC0000000140F0000007FFFFFFE000000020000019000000980000040000",
      INIT_62 => X"07FFFFFF6000000F02800000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFC00000000A0F0000007FFFFFFE0",
      INIT_65 => X"0000200000120000009000000400000007FFFFFF6000000F04000000003FFFFF",
      INIT_66 => X"FF7FFC0000000010F0000007FFFFFFE000000020000019000000980000040000",
      INIT_67 => X"07FFFFFF6000000F08000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFC0000000008F0000007FFFFFFE0",
      INIT_6A => X"0000200000120000009000000400000007FFFFFF6000000F12000000003FFFFF",
      INIT_6B => X"FF7FFC0000000028F0000007FFFFFFE000000020000019000000980000040000",
      INIT_6C => X"07FFFFFF6000000F14000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFC0000000004F0000007FFFFFFE0",
      INIT_6F => X"0000200000120000009000000400000007FFFFFF6000000F20000000003FFFFF",
      INIT_70 => X"FF7FFC000000000AF0000007FFFFFFE000000020000019000000980000040000",
      INIT_71 => X"07FFFFFF6000000F50000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFC0000000001F0000007FFFFFFE0",
      INIT_74 => X"0000200000120000009000000400000007FFFFFF6000000F80000000003FFFFF",
      INIT_75 => X"FF7FFC0000000000F0000007FFFFFFE000000020000019000000980000040000",
      INIT_76 => X"07FFFFFF6000000F20000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFC0000000002F0000007FFFFFFE0",
      INIT_79 => X"0000200000120000009000000400000007FFFFFF6000000F80000000003FFFFF",
      INIT_7A => X"FF7FFC000000000070000007FFFFFFE000000020000019000000980000040000",
      INIT_7B => X"07FFFFFF6000000E80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFC0000000000B0000007FFFFFFE0",
      INIT_7E => X"0000200000120000009000000400000007FFFFFF6000000F00000000003FFFFF",
      INIT_7F => X"FF7FFC000000000030000007FFFFFFE000000020000019000000980000040000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^ena\,
      ENBWREN => \^enb\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => addra(18),
      I1 => addra(16),
      I2 => addra(17),
      O => \^ena\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => addrb(18),
      I1 => addrb(16),
      I2 => addrb(17),
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized50\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized50\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized50\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized50\ is
  signal ena_array : STD_LOGIC_VECTOR ( 34 to 34 );
  signal enb_array : STD_LOGIC_VECTOR ( 34 to 34 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFD000000000000007FFFFFFFFFFFF",
      INITP_01 => X"0000000000000FFFFFFFFFFFFFF7FF90000000DFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_02 => X"FBFFD000000000000007FFFFFFFFFFFFFFFFFFFFFFFFC0000002000000000000",
      INITP_03 => X"000000DFFFFFF6FFFFFFE7FFFFFBFFFFFFFF9FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFC00000020000000000000000000000000FFFFFFFFFFFFFF7FFD0",
      INITP_05 => X"FFFFDFFFFFEFFFFFFF6FFFFFFBFFFFFFFBFFD000000000000007FFFFFFFFFFFF",
      INITP_06 => X"0000000000000FFFFFFFFFFFFFF00010000000C000000600000020000001FFFF",
      INITP_07 => X"F8001000000000000007FFFFFFFFFFFFFFFFFFFFFFFFC0000002000000000000",
      INITP_08 => X"000000DFFFFFF6FFFFFF77FFFFFBFFFFFFFF8000000C00000060000003FFFFFF",
      INITP_09 => X"FFFFFFFFFFFFC00000020000000000000000000000000FFFFFFFFFFFFFF7FF90",
      INITP_0A => X"FFFFDFFFFFEFFFFFFF6FFFFFFBFFFFFFFBFFF00000000000000FFFFFFFFFFFFF",
      INITP_0B => X"00000000000008016800000B7FDFFFF0000000FFFFFFFFFFFFFFFFFFFFFF0001",
      INITP_0C => X"FFFFF00000000000000400B00000058001FFEDFFFFFEC0000002000000000000",
      INITP_0D => X"000000FFFFFFFFFFFFFFFFFFFFFE00008000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"00000800000040000002000000100000008000000000000000000000000FFFF0",
      INITP_0F => X"00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000100",
      INIT_00 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_01 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_02 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_03 => X"3434347677EE111111111111111111111111EF10890101010101010101010101",
      INIT_04 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_05 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_06 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_08 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_0A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_0B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_0C => X"989898989898989898769854EF101111111111111111111111F1EE35B5B5B5B5",
      INIT_0D => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_0E => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_0F => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_10 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_11 => X"CC00000000000000000000000020391816161616161616161616161616161616",
      INIT_12 => X"61616161616161616161616161616161819302000000000000000000000000CC",
      INIT_13 => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_14 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_15 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_16 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_17 => X"3434347677EE111111111111111111111111EF10670101010101010101010101",
      INIT_18 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_19 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_1A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_1C => X"11111111111111111111111111EE11DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"111111111111111111111111111111111111BBEEEE1111111111111111111111",
      INIT_1E => X"1111111111111111111111111111111111111111EEBB11EE1111111111111111",
      INIT_1F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_20 => X"989898989898989898769854EF10111111111111111111111111EE35B5B5B5B5",
      INIT_21 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_22 => X"19191919191919191919191919191919191919D6B87898989898989898989898",
      INIT_23 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_24 => X"1616161616161616161616161616161616161616161616161816171919191919",
      INIT_25 => X"CC00000000000000000000000020391816161616161616161616161616161616",
      INIT_26 => X"61616161616161616161616161616161819302000000000000000000000000CC",
      INIT_27 => X"6060606060606181616161616161616161616161616161616161616161616161",
      INIT_28 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_29 => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_2A => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_2B => X"3434347677EE111111111111111111111111EF10470101010101010101010101",
      INIT_2C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_2D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_2E => X"1111111111111111111111EE11BB111111111111111111111111111111111111",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD11EE11111111111111111111111111",
      INIT_30 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEBBEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_32 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE9911EEEEEEEEEEEEEEEEEE",
      INIT_33 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B11EEEEEEEEEEEE",
      INIT_34 => X"767676767676767676769854EFEEEEEEEEEEEEEEEEEEEEEEEEEEEE35B5B5B5B5",
      INIT_35 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_36 => X"17171717171717171717171717171717171717D6967676767676767676767676",
      INIT_37 => X"1717171717171717171717171717171717171717171717171717171717171717",
      INIT_38 => X"1616161616161616161616161616161616161616161616161616171717171717",
      INIT_39 => X"CC00000000000000000000000020391816161616161616161616161616161616",
      INIT_3A => X"61616161616161616161616161616161819302000000000000000000000000CC",
      INIT_3B => X"6060606060606161616161616161616161616161616161616161616161616161",
      INIT_3C => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_3D => X"010101010101010101010101E080606060606060606060606060606060606060",
      INIT_3E => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_3F => X"3434347677CCEEEEEEEEEEEEEEEEEEEEEEEEEE10450101010101010101010101",
      INIT_40 => X"EEEEEEEEEEEE1177343434343434343434343434343434343434343434343434",
      INIT_41 => X"EEEEEEEEEEEEEEEEEE11BBEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_42 => X"EEEEEEEEEEEEEEEEEEEEEEEE11BBEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_44 => X"11111111111111111111111111EE11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"11111111111111111111111111111111EE11BB11EE1111111111111111111111",
      INIT_46 => X"1111111111111111111111111111111111111111EEBB11EE1111111111111111",
      INIT_47 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_48 => X"BABABABABABABABABABABA98EF111111111111111111111111F1EE35B5B5B5B5",
      INIT_49 => X"BA9898BABABABABABABABABABABABABABABABABABABABABABABABABABABA9898",
      INIT_4A => X"1B1B1B1B19191B1B1B1B1B1B1B1B1B1B1B1B1BDADABABABABABABABABABABABA",
      INIT_4B => X"1B1B1B1B1B1B1B1B191B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_4C => X"1A1A1A1A1A1A1A1A1A1A18181A1A1A1A1A1A1A1A1A1A1A1A1A181B1B1B1B1B1B",
      INIT_4D => X"CC000000000000000000000000203B1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_4E => X"A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1B302000000000000000000000000CC",
      INIT_4F => X"A0A0A0A0A0A081A1A1A1A1A1A1A1A1A1A1A1A1A18181A1A1A1A1A1A1A1A1A1A1",
      INIT_50 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A08080A0A0A0A0A0A0A0",
      INIT_51 => X"01010101010101010101010100C0A0A0A0A0A0A0A0A0A0A0A0A08080A0A0A0A0",
      INIT_52 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_53 => X"3434347699EE1111111111111111111111111110230101010101010101010101",
      INIT_54 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_55 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_56 => X"1111111111111111111111EE11BB111111111111111111111111111111111111",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF11EE11111111111111111111111111",
      INIT_58 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBDD77EEEEEEEEEEEEEEEEEEEEEEEEEEEEEE11",
      INIT_59 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBFFBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_5A => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBFFBBBBBBBBBBBBBBBBBBBB",
      INIT_5B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5939BDDBBBBBBBBBBBB",
      INIT_5C => X"EE101010101010101010EE10DDBBBBBBBBBBBBBBBBBBBBBBBBBBDB9BB5B5B5B5",
      INIT_5D => X"EE5454EE10EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE10EE5432",
      INIT_5E => X"3131310E73952E3131313131313131313130318E0EEEEEEEEEEEEEEEEEEEEE10",
      INIT_5F => X"3131313131312E53B70E31313131313131313131313131313131313131313131",
      INIT_60 => X"3030303030303030302E50B62E3030303030303030303030302E313131313131",
      INIT_61 => X"CC0000000000000000000000002059302E303030303030303030303030303030",
      INIT_62 => X"030303030303030303030303030303E2039502000000000000000000000000CC",
      INIT_63 => X"E2E2E2E2E2E2E2030203030303030303030303E26B05E2030303030303030303",
      INIT_64 => X"E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E202E06A04E2E2E2E2E2E2E2",
      INIT_65 => X"232222222222222222222223A202E2E2E2E2E2E2E2E2E2E202E24826E0E2E2E2",
      INIT_66 => X"6789022322222222222222222222222222222222222222222222222300896902",
      INIT_67 => X"34343476DDBBDDBBBBBBBBBBBBBBBBBBBBBBBBBB452223232323232323232322",
      INIT_68 => X"BBBBBBBBBBBBDD79343434343434343434343434343434343434343434343434",
      INIT_69 => X"BBBBBBBBBBBBBBBBBBBBFFBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_6A => X"BBBBBBBBBBBBBBBBBBBBBBBBBBFFBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_6B => X"11EEEEEEEEEEEEEEEEEEEEEEEEEEEEEE77DDBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_6C => X"1111111111111111111111111111558800000000000000000000000000000000",
      INIT_6D => X"111111111111111111111111111111111133BB11111111111111111111111111",
      INIT_6E => X"111111111111111111111111111111111111111111BB33111111111111111111",
      INIT_6F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B33111111111111",
      INIT_70 => X"00000000000000000000002255111111111111111111111111111157B5B5B5B5",
      INIT_71 => X"00AACC000000000000000000000000000000000000000000000000000000CCAA",
      INIT_72 => X"00000000A8EC0000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000064310000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000064510000000000000000000000000000000000000000",
      INIT_75 => X"CC00000000000000000000000022552000000000000000000000000000000000",
      INIT_76 => X"00000000000000000000000000000000025522000000000000000000000000CC",
      INIT_77 => X"0000000000000000000000000000000000000000154600000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000134600000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000CE8A00000000",
      INIT_7A => X"CCEE000000000000000000000000000000000000000000000000000000EECC00",
      INIT_7B => X"3434347699111111111111111111111111111155220000000000000000000000",
      INIT_7C => X"1111111111113377343434343434343434343434343434343434343434343434",
      INIT_7D => X"11111111111111111133BB111111111111111111111111111111111111111111",
      INIT_7E => X"11111111111111111111111133BB111111111111111111111111111111111111",
      INIT_7F => X"0000000000000000000000000000000088551111111111111111111111111111",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(34),
      ENBWREN => enb_array(34),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(34)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(34)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized51\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized51\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized51\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized51\ is
  signal ena_array : STD_LOGIC_VECTOR ( 35 to 35 );
  signal enb_array : STD_LOGIC_VECTOR ( 35 to 35 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00800000000000000000000000080010000000C0000006000000200000020000",
      INITP_01 => X"F800100000000000000000000000010000000800000040000002000000100000",
      INITP_02 => X"000000DFFFFFE6FFFFFF67FFFFFA000000004000000400000060000003FFFFFF",
      INITP_03 => X"00000800000040000002000000100000008000000000000000000000000BFF90",
      INITP_04 => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFD000000000000000000000000100",
      INITP_05 => X"008000000000000000000000000DFF90000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_06 => X"FBFFB00000000000000000000000010000000800000040000002000000100000",
      INITP_07 => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_08 => X"00000800000040000002000000100000008000000000000000000000000DFF90",
      INITP_09 => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFB000000000000000000000000100",
      INITP_0A => X"008000000000000000000000000DFF90000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0B => X"FBFFB00000000000000000000000010000000800000040000002000000100000",
      INITP_0C => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_0D => X"00000800000040000002000000100000008000000000000000000000000DFF90",
      INITP_0E => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFB000000000000000000000000100",
      INITP_0F => X"008000000000000000000000000DFF90000000DFFFFFE6FFFFFF67FFFFFA0000",
      INIT_00 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEE33AA00000000000000000000000000000000",
      INIT_01 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEBBEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_02 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE9911EEEEEEEEEEEEEEEEEE",
      INIT_03 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B11EEEEEEEEEEEE",
      INIT_04 => X"00000000000000000000000033EEEEEEEEEEEEEEEEEEEEEEEEEEEE35B5B5B5B5",
      INIT_05 => X"00CCCC000000000000000000000000000000000000000000000000000000CCAA",
      INIT_06 => X"00000000A8EE0000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000044110000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000064330000000000000000000000000000000000000000",
      INIT_09 => X"CC00000000000000000000000022550000000000000000000000000000000000",
      INIT_0A => X"00000000000000000000000000000000005522000000000000000000000000CC",
      INIT_0B => X"0000000000000000000000000000000000000000334600000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000114400000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000EE8A00000000",
      INIT_0E => X"AACC000000000000000000000000000000000000000000000000000000CCCC00",
      INIT_0F => X"3434347677CCEEEEEEEEEEEEEEEEEEEEEEEEEE33000000000000000000000000",
      INIT_10 => X"EEEEEEEEEEEE1177343434343434343434343434343434343434343434343434",
      INIT_11 => X"EEEEEEEEEEEEEEEEEE11BBEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_12 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEBBEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_13 => X"00000000000000000000000000000000AA33EEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_14 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_15 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_16 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_17 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_18 => X"00000000000000000000000033EE1111111111111111111111F1EE35B5B5B5B5",
      INIT_19 => X"00CCCC000000000000000000000000000000000000000000000000000000CCAA",
      INIT_1A => X"00000000AAEE0000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000044110000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000066330000000000000000000000000000000000000000",
      INIT_1D => X"CC00000000000000000000000022550000000000000000000000000000000000",
      INIT_1E => X"00000000000000000000000000000000005522000000000000000000000000CC",
      INIT_1F => X"0000000000000000000000000000000000000000336600000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000114400000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000EEAA00000000",
      INIT_22 => X"AACC000000000000000000000000000000000000000000000000000000CCCC00",
      INIT_23 => X"3434347677EE111111111111111111111111EE33000000000000000000000000",
      INIT_24 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_25 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_26 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_27 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_28 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_29 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_2A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_2B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_2C => X"0000000000000000000000003311EE11111111111111111111F1EE35B5B5B5B5",
      INIT_2D => X"00CCCC000000000000000000000000000000000000000000000000000000CCAA",
      INIT_2E => X"00000000AAEE0000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000044110000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000066330000000000000000000000000000000000000000",
      INIT_31 => X"CC00000000000000000000000022550000000000000000000000000000000000",
      INIT_32 => X"00000000000000000000000000000000005522000000000000000000000000CC",
      INIT_33 => X"0000000000000000000000000000000000000000336600000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000114400000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000EEAA00000000",
      INIT_36 => X"AACC000000000000000000000000000000000000000000000000000000CCCC00",
      INIT_37 => X"3434347677EE1111111111111111111111EE1133000000000000000000000000",
      INIT_38 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_39 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_3A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_3B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_3C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_3D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_3E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_3F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_40 => X"0000000000000000000000001111EE11111111111111111111F1EE35B5B5B5B5",
      INIT_41 => X"00CCCC000000000000000000000000000000000000000000000000000000CCAA",
      INIT_42 => X"00000000AAEE0000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000044110000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000066330000000000000000000000000000000000000000",
      INIT_45 => X"CC00000000000000000000000022550000000000000000000000000000000000",
      INIT_46 => X"00000000000000000000000000000000005522000000000000000000000000CC",
      INIT_47 => X"0000000000000000000000000000000000000000336600000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000114400000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000EEAA00000000",
      INIT_4A => X"AACC000000000000000000000000000000000000000000000000000000CCCC00",
      INIT_4B => X"3434347677EE1111111111111111111111EE1111000000000000000000000000",
      INIT_4C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_4D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_4E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_4F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_50 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_51 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_52 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_53 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_54 => X"0000000000000000000000001111EE11111111111111111111F1EE35B5B5B5B5",
      INIT_55 => X"00CCCC000000000000000000000000000000000000000000000000000000CCAA",
      INIT_56 => X"00000000AAEE0000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000044110000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000066330000000000000000000000000000000000000000",
      INIT_59 => X"CC00000000000000000000000022550000000000000000000000000000000000",
      INIT_5A => X"00000000000000000000000000000000005522000000000000000000000000CC",
      INIT_5B => X"0000000000000000000000000000000000000000336600000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000114400000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000EEAA00000000",
      INIT_5E => X"AACC000000000000000000000000000000000000000000000000000000CCCC00",
      INIT_5F => X"3434347677EE1111111111111111111111EE1111000000000000000000000000",
      INIT_60 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_61 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_62 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_63 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_64 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_65 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_66 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_67 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_68 => X"0000000000000000000000001111EE11111111111111111111F1EE35B5B5B5B5",
      INIT_69 => X"00CCCC000000000000000000000000000000000000000000000000000000CCAA",
      INIT_6A => X"00000000AAEE0000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000044110000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000066330000000000000000000000000000000000000000",
      INIT_6D => X"CC00000000000000000000000022550000000000000000000000000000000000",
      INIT_6E => X"00000000000000000000000000000000005522000000000000000000000000CC",
      INIT_6F => X"0000000000000000000000000000000000000000336600000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000114400000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000EEAA00000000",
      INIT_72 => X"AACC000000000000000000000000000000000000000000000000000000CCCC00",
      INIT_73 => X"3434347677EE1111111111111111111111EE1111000000000000000000000000",
      INIT_74 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_75 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_76 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_77 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_78 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_79 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_7A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_7B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_7C => X"0000000000000000000000001111EE11111111111111111111F1EE35B5B5B5B5",
      INIT_7D => X"00CCCC000000000000000000000000000000000000000000000000000000CCAA",
      INIT_7E => X"00000000AAEE0000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000044110000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(35),
      ENBWREN => enb_array(35),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(35)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(35)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized52\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized52\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized52\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized52\ is
  signal ena_array : STD_LOGIC_VECTOR ( 36 to 36 );
  signal enb_array : STD_LOGIC_VECTOR ( 36 to 36 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FBFFB00000000000000000000000010000000800000040000002000000100000",
      INITP_01 => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_02 => X"000008000000400000020000001000000080000000000000000000000005FF90",
      INITP_03 => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFA000000000000000000000000100",
      INITP_04 => X"0080000000000000000000000005FF90000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_05 => X"FBFFA00000000000000000000000010000000800000040000002000000100000",
      INITP_06 => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_07 => X"000008000000400000020000001000000080000000000000000000000005FF90",
      INITP_08 => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFA000000000000000000000000100",
      INITP_09 => X"0080000000000000000000000005FF90000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0A => X"FBFFA00000000000000000000000010000000800000040000002000000100000",
      INITP_0B => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_0C => X"000008000000400000020000001000000080000000000000000000000005FF90",
      INITP_0D => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFA000000000000000000000000100",
      INITP_0E => X"0080000000000000000000000005FF90000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0F => X"FBFFA00000000000000000000000010000000800000040000002000000100000",
      INIT_00 => X"0000000000000000000066330000000000000000000000000000000000000000",
      INIT_01 => X"CC00000000000000000000000022550000000000000000000000000000000000",
      INIT_02 => X"00000000000000000000000000000000005522000000000000000000000000CC",
      INIT_03 => X"0000000000000000000000000000000000000000336600000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000114400000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000EEAA00000000",
      INIT_06 => X"AACC000000000000000000000000000000000000000000000000000000CCCC00",
      INIT_07 => X"3434347677EE1111111111111111111111EE1111000000000000000000000000",
      INIT_08 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_09 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_0A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_0B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_0C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_0D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_0E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_0F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_10 => X"000000000000000000000000EE11EE11111111111111111111F1EE35B5B5B5B5",
      INIT_11 => X"00CCCC000000000000000000000000000000000000000000000000000000CCAA",
      INIT_12 => X"00000000AAEE0000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000044110000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000066330000000000000000000000000000000000000000",
      INIT_15 => X"CC00000000000000000000000022550000000000000000000000000000000000",
      INIT_16 => X"00000000000000000000000000000000005522000000000000000000000000CC",
      INIT_17 => X"0000000000000000000000000000000000000000336600000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000114400000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000EEAA00000000",
      INIT_1A => X"AACC000000000000000000000000000000000000000000000000000000CCCC00",
      INIT_1B => X"3434347677EE1111111111111111111111EE11EE000000000000000000000000",
      INIT_1C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_1D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_1E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_1F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_20 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_21 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_22 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_23 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_24 => X"000000000000000000000000EE11EE11111111111111111111F1EE35B5B5B5B5",
      INIT_25 => X"00CCCC000000000000000000000000000000000000000000000000000000CCAA",
      INIT_26 => X"00000000AAEE0000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000044110000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000066330000000000000000000000000000000000000000",
      INIT_29 => X"CC00000000000000000000000022550000000000000000000000000000000000",
      INIT_2A => X"00000000000000000000000000000000005522000000000000000000000000CC",
      INIT_2B => X"0000000000000000000000000000000000000000336600000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000114400000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000EEAA00000000",
      INIT_2E => X"AACC000000000000000000000000000000000000000000000000000000CCCC00",
      INIT_2F => X"3434347677EE1111111111111111111111EE11EE000000000000000000000000",
      INIT_30 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_31 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_32 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_33 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_34 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_35 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_36 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_37 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_38 => X"000000000000000000000000EE11EE11111111111111111111F1EE35B5B5B5B5",
      INIT_39 => X"00CCCC000000000000000000000000000000000000000000000000000000CCAA",
      INIT_3A => X"00000000AAEE0000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000044110000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000066330000000000000000000000000000000000000000",
      INIT_3D => X"CC00000000000000000000000022550000000000000000000000000000000000",
      INIT_3E => X"00000000000000000000000000000000005522000000000000000000000000CC",
      INIT_3F => X"0000000000000000000000000000000000000000336600000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000114400000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000EEAA00000000",
      INIT_42 => X"AACC000000000000000000000000000000000000000000000000000000CCCC00",
      INIT_43 => X"3434347677EE1111111111111111111111EE11EE000000000000000000000000",
      INIT_44 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_45 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_46 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_47 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_48 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_49 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_4A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_4B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_4C => X"000000000000000000000000EE11EE11111111111111111111F1EE35B5B5B5B5",
      INIT_4D => X"00CCCC000000000000000000000000000000000000000000000000000000CCAA",
      INIT_4E => X"00000000AAEE0000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000044110000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000066330000000000000000000000000000000000000000",
      INIT_51 => X"CC00000000000000000000000022550000000000000000000000000000000000",
      INIT_52 => X"00000000000000000000000000000000005522000000000000000000000000CC",
      INIT_53 => X"0000000000000000000000000000000000000000336600000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000114400000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000EEAA00000000",
      INIT_56 => X"AACC000000000000000000000000000000000000000000000000000000CCCC00",
      INIT_57 => X"3434347677EE1111111111111111111111EE11EE000000000000000000000000",
      INIT_58 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_59 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_5A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_5B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_5C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_5D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_5E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_5F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_60 => X"000000000000000000000000CC11EE11111111111111111111F1EE35B5B5B5B5",
      INIT_61 => X"00CCCC000000000000000000000000000000000000000000000000000000CCAA",
      INIT_62 => X"00000000AAEE0000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000044110000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000066330000000000000000000000000000000000000000",
      INIT_65 => X"CC00000000000000000000000022550000000000000000000000000000000000",
      INIT_66 => X"00000000000000000000000000000000005522000000000000000000000000CC",
      INIT_67 => X"0000000000000000000000000000000000000000336600000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000114400000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000EEAA00000000",
      INIT_6A => X"AACC000000000000000000000000000000000000000000000000000000CCCC00",
      INIT_6B => X"3434347677EE1111111111111111111111EE11CC000000000000000000000000",
      INIT_6C => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_6D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_6E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_6F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_70 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_71 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_72 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_73 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_74 => X"000000000000000000000000CC33EE11111111111111111111F1EE35B5B5B5B5",
      INIT_75 => X"00CCCC000000000000000000000000000000000000000000000000000000CCAA",
      INIT_76 => X"00000000AAEE0000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000044110000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000066330000000000000000000000000000000000000000",
      INIT_79 => X"CC00000000000000000000000022550000000000000000000000000000000000",
      INIT_7A => X"00000000000000000000000000000000005522000000000000000000000000CC",
      INIT_7B => X"0000000000000000000000000000000000000000336600000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000114400000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000EEAA00000000",
      INIT_7E => X"AACC000000000000000000000000000000000000000000000000000000CCCC00",
      INIT_7F => X"3434347677EE1111111111111111111111EE33CC000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(36),
      ENBWREN => enb_array(36),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(36)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(36)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized53\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized53\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized53\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized53\ is
  signal ena_array : STD_LOGIC_VECTOR ( 37 to 37 );
  signal enb_array : STD_LOGIC_VECTOR ( 37 to 37 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_01 => X"000008000000400000020000001000000080000000000000000000000005FF90",
      INITP_02 => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFA000000000000000000000000100",
      INITP_03 => X"0080000000000000000000000005FF90000000DFFFFFE6FFFFFF67FFFFFA0000",
      INITP_04 => X"FBFFA00000000000000000000000010000000800000040000002000000100000",
      INITP_05 => X"000000DFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFBFFFFFF",
      INITP_06 => X"00000C00000040018002000000300000018000000C00000060000003000DFF90",
      INITP_07 => X"00005FFFFFEDFFFFFF6FFFFFFBFFFFFFFBFFB000C00000060000003000000180",
      INITP_08 => X"018000000C00000060000003000DFFDFFFFFFEDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_09 => X"1BFFB000C0000006000000300000018000000C00000040018002000000300000",
      INITP_0A => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_0B => X"000008000000400000020000001000000080000000000000000000000005FFDF",
      INITP_0C => X"00005FFFFFEDFFFFFF6FFFFFFB0000001BFFA000000000000000000000000100",
      INITP_0D => X"0080000000000000000000000005FFDFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0E => X"1BFFA00000000000000000000000010000000800000040000002000000100000",
      INITP_0F => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INIT_00 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_01 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_02 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_03 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_04 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_05 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_06 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_07 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_08 => X"000000000000000000000000CC33EE11111111111111111111F1EE35B5B5B5B5",
      INIT_09 => X"00CCCC000000000000000000000000000000000000000000000000000000CCAA",
      INIT_0A => X"00000000AAEE0000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000044330000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000066330000000000000000000000000000000000000000",
      INIT_0D => X"CC00000000000000000000000022550000000000000000000000000000000000",
      INIT_0E => X"00000000000000000000000000000000005522000000000000000000000000CC",
      INIT_0F => X"0000000000000000000000000000000000000000336600000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000334400000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000EEAA00000000",
      INIT_12 => X"AACC000000000000000000000000000000000000000000000000000000CCCC00",
      INIT_13 => X"3434347677EE1111111111111111111111EE33CC000000000000000000000000",
      INIT_14 => X"1111111111EE1177343434343434343434343434343434343434343434343434",
      INIT_15 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_16 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_17 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_18 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_19 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_1A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_1B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5957B31EE1111111111",
      INIT_1C => X"0000000000000000000000008833EE11111111111111111111F1EE35B5B5B5B5",
      INIT_1D => X"00AAAA000000000000000000000000000000000000000000000000000000AAAA",
      INIT_1E => X"0000000088AA0000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000022110000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000044110000000000000000000000000000000000000000",
      INIT_21 => X"AA00000000000000000000000000330000000000000000000000000000000000",
      INIT_22 => X"00000000000000000000000000000000003300000000000000000000000000AA",
      INIT_23 => X"0000000000000000000000000000000000000000114400000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000112200000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000AA8800000000",
      INIT_26 => X"AAAA000000000000000000000000000000000000000000000000000000AAAA00",
      INIT_27 => X"5454347677EE1111111111111111111111EE3388000000000000000000000000",
      INIT_28 => X"1111111111EE1177345454545454545454545454545454545454545454545454",
      INIT_29 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_2A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_2B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_2C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_2D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_2E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_2F => X"9595959595959595959595959595959595959595959595957B31EE1111111111",
      INIT_30 => X"EEEEEEEEEEEEEEEEEEEEEEEE5511EE11111111111111111111F1EE35B7959595",
      INIT_31 => X"EE5577EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE7755",
      INIT_32 => X"EEEEEEEE5577EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_33 => X"EEEEEEEEEEEEEE1199EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_34 => X"EEEEEEEEEEEEEEEEEEEE1199EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_35 => X"55EEEEEEEEEEEEEEEEEEEEEEEEEE99EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_36 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEBBEEEEEEEEEEEEEEEEEEEEEEEEEE55",
      INIT_37 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE9911EEEEEEEEEEEEEEEEEEEE",
      INIT_38 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE9911EEEEEEEEEEEEEE",
      INIT_39 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE7755EEEEEEEE",
      INIT_3A => X"5577EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE7755EE",
      INIT_3B => X"3232125499EE1111111111111111111111EE1155EEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_3C => X"1111111111EE1177123232323232323232323232323232323232323232323232",
      INIT_3D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_3E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_3F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_40 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_41 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_42 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_43 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0CEA9713EE1111111111",
      INIT_44 => X"EEEEEEEEEEEEEEEEEEEEEEEE5511EE1111111111111111111111EE552C0A0C0C",
      INIT_45 => X"EE5577EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE7755",
      INIT_46 => X"EEEEEEEE5577EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_47 => X"EEEEEEEEEEEEEE1199EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_48 => X"EEEEEEEEEEEEEEEEEEEE1199EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_49 => X"55EEEEEEEEEEEEEEEEEEEEEEEEEE99EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_4A => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEBBEEEEEEEEEEEEEEEEEEEEEEEEEE55",
      INIT_4B => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE9911EEEEEEEEEEEEEEEEEEEE",
      INIT_4C => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE9911EEEEEEEEEEEEEE",
      INIT_4D => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE7755EEEEEEEE",
      INIT_4E => X"5577EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE7755EE",
      INIT_4F => X"CBCBA90F79EE1111111111111111111111EE1155EEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_50 => X"1111111111EE3311A9CBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_51 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_52 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_53 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_54 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_55 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_56 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_57 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_58 => X"0000000000000000000000008833EE111111111111111111110FEE536A4A4A4A",
      INIT_59 => X"00AAAA000000000000000000000000000000000000000000000000000000AAAA",
      INIT_5A => X"0000000088AA0000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000022110000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000044110000000000000000000000000000000000000000",
      INIT_5D => X"AA00000000000000000000000000330000000000000000000000000000000000",
      INIT_5E => X"00000000000000000000000000000000003300000000000000000000000000AA",
      INIT_5F => X"0000000000000000000000000000000000000000114400000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000112200000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000AA8800000000",
      INIT_62 => X"AAAA000000000000000000000000000000000000000000000000000000AAAA00",
      INIT_63 => X"CBCBCB0F99EE1111111111111111111111EE3388000000000000000000000000",
      INIT_64 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_65 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_66 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_67 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_68 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_69 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_6A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_6B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A28B713EE1111111111",
      INIT_6C => X"000000000000000000000000CC33EE111111111111111111110FEE534A4A4A4A",
      INIT_6D => X"00CCCC000000000000000000000000000000000000000000000000000000CCAA",
      INIT_6E => X"00000000AAEE0000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000044330000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000066330000000000000000000000000000000000000000",
      INIT_71 => X"CC00000000000000000000000022550000000000000000000000000000000000",
      INIT_72 => X"00000000000000000000000000000000005522000000000000000000000000CC",
      INIT_73 => X"0000000000000000000000000000000000000000336600000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000334400000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000EEAA00000000",
      INIT_76 => X"AACC000000000000000000000000000000000000000000000000000000CCCC00",
      INIT_77 => X"CBCBCB0F99EE1111111111111111111111EE33CC000000000000000000000000",
      INIT_78 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_79 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_7A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_7B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_7C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_7D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_7E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_7F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(37),
      ENBWREN => enb_array(37),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(37)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(37)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized54\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized54\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized54\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized54\ is
  signal ena_array : STD_LOGIC_VECTOR ( 38 to 38 );
  signal enb_array : STD_LOGIC_VECTOR ( 38 to 38 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"000008000000400000020000001000000080000000000000000000000005FFDF",
      INITP_01 => X"00005FFFFFEDFFFFFF6FFFFFFB0000001BFFA000000000000000000000000100",
      INITP_02 => X"0080000000000000000000000005FFDFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_03 => X"1BFFA00000000000000000000000010000000800000040000002000000100000",
      INITP_04 => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_05 => X"000008000000400000020000001000000080000000000000000000000005FFDF",
      INITP_06 => X"00005FFFFFEDFFFFFF6FFFFFFB0000001BFFA000000000000000000000000100",
      INITP_07 => X"0080000000000000000000000005FFDFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_08 => X"1BFFA00000000000000000000000010000000800000040000002000000100000",
      INITP_09 => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_0A => X"000008000000400000020000001000000080000000000000000000000005FFDF",
      INITP_0B => X"00005FFFFFEDFFFFFF6FFFFFFB0000001BFFA000000000000000000000000100",
      INITP_0C => X"0080000000000000000000000005FFDFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0D => X"1BFFA00000000000000000000000010000000800000040000002000000100000",
      INITP_0E => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_0F => X"00000800000040000002000000100000008000000000000000000000000DFFDF",
      INIT_00 => X"000000000000000000000000CC33EE111111111111111111110FEE534A4A4A4A",
      INIT_01 => X"00CCCC000000000000000000000000000000000000000000000000000000CCAA",
      INIT_02 => X"00000000AAEE0000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000044110000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000066330000000000000000000000000000000000000000",
      INIT_05 => X"CC00000000000000000000000022550000000000000000000000000000000000",
      INIT_06 => X"00000000000000000000000000000000005522000000000000000000000000CC",
      INIT_07 => X"0000000000000000000000000000000000000000336600000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000114400000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000EEAA00000000",
      INIT_0A => X"AACC000000000000000000000000000000000000000000000000000000CCCC00",
      INIT_0B => X"CBCBCB0F99EE1111111111111111111111EE33CC000000000000000000000000",
      INIT_0C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_0D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_0E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_0F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_10 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_11 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_12 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_13 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_14 => X"000000000000000000000000CC11EE111111111111111111110FEE534A4A4A4A",
      INIT_15 => X"00CCCC000000000000000000000000000000000000000000000000000000CCAA",
      INIT_16 => X"00000000AAEE0000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000044110000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000066330000000000000000000000000000000000000000",
      INIT_19 => X"CC00000000000000000000000022550000000000000000000000000000000000",
      INIT_1A => X"00000000000000000000000000000000005522000000000000000000000000CC",
      INIT_1B => X"0000000000000000000000000000000000000000336600000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000114400000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000EEAA00000000",
      INIT_1E => X"AACC000000000000000000000000000000000000000000000000000000CCCC00",
      INIT_1F => X"CBCBCB0F99EE1111111111111111111111EE11CC000000000000000000000000",
      INIT_20 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_21 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_22 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_23 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_24 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_25 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_26 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_27 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_28 => X"000000000000000000000000EE11EE111111111111111111110FEE534A4A4A4A",
      INIT_29 => X"00CCCC000000000000000000000000000000000000000000000000000000CCAA",
      INIT_2A => X"00000000AAEE0000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000044110000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000066330000000000000000000000000000000000000000",
      INIT_2D => X"CC00000000000000000000000022550000000000000000000000000000000000",
      INIT_2E => X"00000000000000000000000000000000005522000000000000000000000000CC",
      INIT_2F => X"0000000000000000000000000000000000000000336600000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000114400000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000EEAA00000000",
      INIT_32 => X"AACC000000000000000000000000000000000000000000000000000000CCCC00",
      INIT_33 => X"CBCBCB0F99EE1111111111111111111111EE11EE000000000000000000000000",
      INIT_34 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_35 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_36 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_37 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_38 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_39 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_3A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_3B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_3C => X"000000000000000000000000EE11EE111111111111111111110FEE534A4A4A4A",
      INIT_3D => X"00CCCC000000000000000000000000000000000000000000000000000000CCAA",
      INIT_3E => X"00000000AAEE0000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000044110000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000066330000000000000000000000000000000000000000",
      INIT_41 => X"CC00000000000000000000000022550000000000000000000000000000000000",
      INIT_42 => X"00000000000000000000000000000000005522000000000000000000000000CC",
      INIT_43 => X"0000000000000000000000000000000000000000336600000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000114400000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000EEAA00000000",
      INIT_46 => X"AACC000000000000000000000000000000000000000000000000000000CCCC00",
      INIT_47 => X"CBCBCB0F99EE1111111111111111111111EE11EE000000000000000000000000",
      INIT_48 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_49 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_4A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_4B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_4C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_4D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_4E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_4F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_50 => X"000000000000000000000000EE11EE111111111111111111110FEE534A4A4A4A",
      INIT_51 => X"00CCCC000000000000000000000000000000000000000000000000000000CCAA",
      INIT_52 => X"00000000AAEE0000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000044110000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000066330000000000000000000000000000000000000000",
      INIT_55 => X"CC00000000000000000000000022550000000000000000000000000000000000",
      INIT_56 => X"00000000000000000000000000000000005522000000000000000000000000CC",
      INIT_57 => X"0000000000000000000000000000000000000000336600000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000114400000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000EEAA00000000",
      INIT_5A => X"AACC000000000000000000000000000000000000000000000000000000CCCC00",
      INIT_5B => X"CBCBCB0F99EE1111111111111111111111EE11EE000000000000000000000000",
      INIT_5C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_5D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_5E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_5F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_60 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_61 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_62 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_63 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_64 => X"000000000000000000000000EE11EE111111111111111111110FEE534A4A4A4A",
      INIT_65 => X"00CCCC000000000000000000000000000000000000000000000000000000CCAA",
      INIT_66 => X"00000000AAEE0000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000044110000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000066330000000000000000000000000000000000000000",
      INIT_69 => X"CC00000000000000000000000022550000000000000000000000000000000000",
      INIT_6A => X"00000000000000000000000000000000005522000000000000000000000000CC",
      INIT_6B => X"0000000000000000000000000000000000000000336600000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000114400000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000EEAA00000000",
      INIT_6E => X"AACC000000000000000000000000000000000000000000000000000000CCCC00",
      INIT_6F => X"CBCBCB0F99EE1111111111111111111111EE11EE000000000000000000000000",
      INIT_70 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_71 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_72 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_73 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_74 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_75 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_76 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_77 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_78 => X"0000000000000000000000001111EE111111111111111111110FEE534A4A4A4A",
      INIT_79 => X"00CCCC000000000000000000000000000000000000000000000000000000CCAA",
      INIT_7A => X"00000000AAEE0000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000044110000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000066330000000000000000000000000000000000000000",
      INIT_7D => X"CC00000000000000000000000022550000000000000000000000000000000000",
      INIT_7E => X"00000000000000000000000000000000005522000000000000000000000000CC",
      INIT_7F => X"0000000000000000000000000000000000000000336600000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(38),
      ENBWREN => enb_array(38),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(38)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(38)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized55\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized55\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized55\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized55\ is
  signal ena_array : STD_LOGIC_VECTOR ( 39 to 39 );
  signal enb_array : STD_LOGIC_VECTOR ( 39 to 39 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00005FFFFFEDFFFFFF6FFFFFFB0000001BFFB000000000000000000000000100",
      INITP_01 => X"008000000000000000000000000DFFDFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_02 => X"1BFFB00000000000000000000000010000000800000040000002000000100000",
      INITP_03 => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_04 => X"00000800000040000002000000100000008000000000000000000000000DFFDF",
      INITP_05 => X"00005FFFFFEDFFFFFF6FFFFFFB0000001BFFB000000000000000000000000100",
      INITP_06 => X"008000000000000000000000000DFFDFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_07 => X"1BFFB00000000000000000000000010000000800000040000002000000100000",
      INITP_08 => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_09 => X"00000800000040000002000000100000008000000000000000000000000DFFDF",
      INITP_0A => X"00005FFFFFEDFFFFFF6FFFFFFB0000001BFFB000000000000000000000000100",
      INITP_0B => X"008000000000000000000000000BFFDFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0C => X"1BFFD00000000000000000000000010000000800000040000002000000100000",
      INITP_0D => X"FFFFFFC000000600000060000002000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_0E => X"000008000000400000020000001000000080000000000000000000000008001F",
      INITP_0F => X"00004000000C0000006000000300000018001000000000000000000000000100",
      INIT_00 => X"0000000000000000000000000000000000000000000000114400000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000EEAA00000000",
      INIT_02 => X"AACC000000000000000000000000000000000000000000000000000000CCCC00",
      INIT_03 => X"CBCBCB0F99EE1111111111111111111111EE1111000000000000000000000000",
      INIT_04 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_05 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_06 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_07 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_08 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_09 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_0A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_0B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_0C => X"0000000000000000000000001111EE111111111111111111110FEE534A4A4A4A",
      INIT_0D => X"00CCCC000000000000000000000000000000000000000000000000000000CCAA",
      INIT_0E => X"00000000AAEE0000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000044110000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000066330000000000000000000000000000000000000000",
      INIT_11 => X"CC00000000000000000000000022550000000000000000000000000000000000",
      INIT_12 => X"00000000000000000000000000000000005522000000000000000000000000CC",
      INIT_13 => X"0000000000000000000000000000000000000000336600000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000114400000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000EEAA00000000",
      INIT_16 => X"AACC000000000000000000000000000000000000000000000000000000CCCC00",
      INIT_17 => X"CBCBCB0F99EE1111111111111111111111EE1111000000000000000000000000",
      INIT_18 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_19 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_1A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_1B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_1C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_1D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_1E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_1F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_20 => X"0000000000000000000000001111EE111111111111111111110FEE534A4A4A4A",
      INIT_21 => X"00CCCC000000000000000000000000000000000000000000000000000000CCAA",
      INIT_22 => X"00000000AAEE0000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000044110000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000066330000000000000000000000000000000000000000",
      INIT_25 => X"CC00000000000000000000000022550000000000000000000000000000000000",
      INIT_26 => X"00000000000000000000000000000000005522000000000000000000000000CC",
      INIT_27 => X"0000000000000000000000000000000000000000336600000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000114400000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000EEAA00000000",
      INIT_2A => X"AACC000000000000000000000000000000000000000000000000000000CCCC00",
      INIT_2B => X"CBCBCB0F99EE1111111111111111111111EE1111000000000000000000000000",
      INIT_2C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_2D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_2E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_2F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_30 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_31 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_32 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_33 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_34 => X"0000000000000000000000001111EE111111111111111111110FEE534A4A4A4A",
      INIT_35 => X"00CCCC000000000000000000000000000000000000000000000000000000CCAA",
      INIT_36 => X"00000000AAEE0000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000044110000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000066330000000000000000000000000000000000000000",
      INIT_39 => X"CC00000000000000000000000022550000000000000000000000000000000000",
      INIT_3A => X"00000000000000000000000000000000005522000000000000000000000000CC",
      INIT_3B => X"0000000000000000000000000000000000000000336600000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000114400000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000EEAA00000000",
      INIT_3E => X"AACC000000000000000000000000000000000000000000000000000000CCCC00",
      INIT_3F => X"CBCBCB0F99EE1111111111111111111111EE1111000000000000000000000000",
      INIT_40 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_41 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_42 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_43 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_44 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_45 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_46 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_47 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_48 => X"0000000000000000000000003311EE111111111111111111110FEE534A4A4A4A",
      INIT_49 => X"00CCCC000000000000000000000000000000000000000000000000000000CCAA",
      INIT_4A => X"00000000AAEE0000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000044110000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000066330000000000000000000000000000000000000000",
      INIT_4D => X"CC00000000000000000000000022550000000000000000000000000000000000",
      INIT_4E => X"00000000000000000000000000000000005522000000000000000000000000CC",
      INIT_4F => X"0000000000000000000000000000000000000000336600000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000114400000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000EEAA00000000",
      INIT_52 => X"AACC000000000000000000000000000000000000000000000000000000CCCC00",
      INIT_53 => X"CBCBCB0F99EE1111111111111111111111EE1133000000000000000000000000",
      INIT_54 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_55 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_56 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_57 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_58 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_59 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_5A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_5B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_5C => X"00000000000000000000000033EE11111111111111111111110FEE534A4A4A4A",
      INIT_5D => X"00CCCC000000000000000000000000000000000000000000000000000000CCAA",
      INIT_5E => X"00000000AAEE0000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000044110000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000066330000000000000000000000000000000000000000",
      INIT_61 => X"CC00000000000000000000000022550000000000000000000000000000000000",
      INIT_62 => X"00000000000000000000000000000000005522000000000000000000000000CC",
      INIT_63 => X"0000000000000000000000000000000000000000336600000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000114400000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000EEAA00000000",
      INIT_66 => X"AACC000000000000000000000000000000000000000000000000000000CCCC00",
      INIT_67 => X"CBCBCB0F99EE111111111111111111111111EE33000000000000000000000000",
      INIT_68 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_69 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_6A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_6B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_6C => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEE33AA00000000000000000000000000000000",
      INIT_6D => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE11BBEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_6E => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEBB11EEEEEEEEEEEEEEEEEE",
      INIT_6F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B711EEEEEEEEEEEE",
      INIT_70 => X"00000000000000000000002233EEEEEEEEEEEEEEEEEEEEEEEEEEEE534A4A4A4A",
      INIT_71 => X"00CCCC000000000000000000000000000000000000000000000000000000CCAA",
      INIT_72 => X"00000000AAEE0000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000044110000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000066330000000000000000000000000000000000000000",
      INIT_75 => X"CC00000000000000000000000022550000000000000000000000000000000000",
      INIT_76 => X"00000000000000000000000000000000005522000000000000000000000000CC",
      INIT_77 => X"0000000000000000000000000000000000000000336600000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000114400000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000EEAA00000000",
      INIT_7A => X"AACC000000000000000000000000000000000000000000000000000000CCCC00",
      INIT_7B => X"CBCBCB0F77EEEEEEEEEEEEEEEEEEEEEEEEEEEE33220000000000000000000000",
      INIT_7C => X"EEEEEEEEEEEE1131ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_7D => X"EEEEEEEEEEEEEEEEEE11BBEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_7E => X"EEEEEEEEEEEEEEEEEEEEEEEE11BBEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_7F => X"00000000000000000000000000000000AA33EEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(39),
      ENBWREN => enb_array(39),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(39)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(39)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized56\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized56\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized56\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized56\ is
  signal ena_array : STD_LOGIC_VECTOR ( 40 to 40 );
  signal enb_array : STD_LOGIC_VECTOR ( 40 to 40 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"008000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000",
      INITP_01 => X"1BFFF00000000000000000000000010000000800000040000002000000100000",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFEFFFFFFF000000",
      INITP_03 => X"000000000840C0000002084988891119111088700E00600700600000000FFFFF",
      INITP_04 => X"0000FFFFFFFFFFFFFFFFFFFFFF0000001FFFF000000000000000000000000000",
      INITP_05 => X"911998F81F01F00F80F00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"1BFFF000000000081C3030C0A9203410504000016952C0000003695998891199",
      INITP_07 => X"FFFFFFC000000600000020000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000",
      INITP_08 => X"000000012952C0000003695998891199911998F00F00F00F80F000000008001F",
      INITP_09 => X"FFFF800000040000006000000300000018001000000000000000000080000000",
      INITP_0A => X"911998F80F00F00F80F00000000BFFDFFFFFFFDFFFFFF6FFFFFF67FFFFFBFFFF",
      INITP_0B => X"1BFFD000000000000000200080200000004000016952C0000003695998891199",
      INITP_0C => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFFDFFFFFEDFFFFFF6FFFFFFB000000",
      INITP_0D => X"004000016952C0000003695998891199911998F80F00F00F80F00000000BFFDF",
      INITP_0E => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000001BFFD000000000000000200080200000",
      INITP_0F => X"911998F80F00F00F80F00000000BFFDFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INIT_00 => X"1111111111111111111111111111338800000000000000000000000000000000",
      INIT_01 => X"111111111111111111111111111111111111BB11111111111111111111111111",
      INIT_02 => X"111111111111111111111111111111111111111111BB11111111111111111111",
      INIT_03 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B733111111111111",
      INIT_04 => X"000000000000000000000022551111111111111111111111111111754A4A4A4A",
      INIT_05 => X"00CCEE000000000000000000000000000000000000000000000000000000CC88",
      INIT_06 => X"0000000088CC0000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000044110000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000066330000000000000000000000000000000000000000",
      INIT_09 => X"CC00000000000000000000000022550000000000000000000000000000000000",
      INIT_0A => X"00000000000000000000000000000000005522000000000000000000000000CC",
      INIT_0B => X"0000000000000000000000000000000000000000334400000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000114400000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000CCAA00000000",
      INIT_0E => X"88CC000000000000000000000000000000000000000000000000000000CCCC00",
      INIT_0F => X"CBCBCB0F99EE1111111111111111111111111155220000000000000000000000",
      INIT_10 => X"1111111111113311ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_11 => X"11111111111111111133BBEE1111111111111111111111111111111111111111",
      INIT_12 => X"11111111111111111111111111BB111111111111111111111111111111111111",
      INIT_13 => X"0000000000000000000000000000000088331111111111111111111111111111",
      INIT_14 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDD55CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCEE",
      INIT_15 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFBBDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_16 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBBFFDDDDDDDDDDDDDDDDDDDD",
      INIT_17 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A28D9DDDDDDDDDDDDDD",
      INIT_18 => X"000000000000000000000044DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBB4A4A4A4A",
      INIT_19 => X"AA88440000004488EE3333CC8822000000000000000000000000000000000000",
      INIT_1A => X"00004488119933EE88440000000044AAEE3333EE8844000000002288CC335511",
      INIT_1B => X"EE002233AA004455EE002233CC0000EE110000EE11000066AA115511AA440000",
      INIT_1C => X"110000EE33220088336600EE334422338800663388004433CC00001111000011",
      INIT_1D => X"CC0000000000000000000000002233EE22AACC00112288CC221100EE11000011",
      INIT_1E => X"22AACC00112288CC221100EE4488CC00117700000000000000000000000000CC",
      INIT_1F => X"88AA66AA8888886666AA88888888888866888888EE6688888888AA44888844CC",
      INIT_20 => X"AA66AA66AA8866AA8888AA6688AA66888866AAAA44AA66CCAA6666AA66888888",
      INIT_21 => X"666666AAAA8866666666AAAA886666666688AAAA66666666AA88EEAA66666688",
      INIT_22 => X"0000000000000000000000000000004488666666888888886666668888CCAA66",
      INIT_23 => X"CBCBCB0FFFBBDDDDDDDDDDDDDDDDDDDDDDDDDDDD440000000000000000000000",
      INIT_24 => X"DDDDDDDDDDDDDD31A9CBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_25 => X"DDDDDDDDDDDDDDDDDDDDFFBBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_26 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_27 => X"EECCCCCCCCCCCCCCCCCCCCCCCCCCCCCC55DDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_28 => X"111111111111111111111111111111FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"111111111111111111111111111111111111BB11111111111111111111111111",
      INIT_2A => X"111111111111111111111111111111111111111111BB11111111111111111111",
      INIT_2B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B733111111111111",
      INIT_2C => X"000000000000000000000066551111111111111111111111111111754A4A4A4A",
      INIT_2D => X"33880000000066EE99FFFF55CC44000000000000000000000000000000000000",
      INIT_2E => X"0000881177FFFF77EE6600000000881177FFFF77EE660000000044CC55DDFFBB",
      INIT_2F => X"990066FFEE0088FFEE0066DD55000099BB220099990000AA33BBFFBB11880000",
      INIT_30 => X"BB220077DD4400EEFF8800CCFF6622DDEE00AAFFEE0066FF330022BBBB0000BB",
      INIT_31 => X"CC00000000000000000000000000339944333300BB44EE5544BB2277BB0022BB",
      INIT_32 => X"44113300BB44EE3344BB007788EE5500BB7700000000000000000000000000CC",
      INIT_33 => X"CC118811CCEEEECCAA11EEEEEECCEEEEAAEECCCCEE88EEEECCCCEE88EEEE6677",
      INIT_34 => X"11CC11AA11EEAA11CCCC11AACCEEAAEECCAA11118811CCCCEECCAA11AAEEEECC",
      INIT_35 => X"AAAACC111111AAAAAACC1111EEAAAAAAAAEE1111AAAAAACC1111EECCAAAAAACC",
      INIT_36 => X"00000000000000000000000000000088EEAAAAAAEEEEEEEEAAAAAACC11EECCAA",
      INIT_37 => X"CBCBCB0F99EE1111111111111111111111111155660000000000000000000000",
      INIT_38 => X"1111111111113311ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_39 => X"11111111111111111133BB111111111111111111111111111111111111111111",
      INIT_3A => X"11111111111111111111111111BB111111111111111111111111111111111111",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF111111111111111111111111111111",
      INIT_3C => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEBBEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_3E => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE9911EEEEEEEEEEEEEEEEEE",
      INIT_3F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B711EEEEEEEEEEEE",
      INIT_40 => X"00000000000000000000008833EEEEEEEEEEEEEEEEEEEEEEEEEEEE534A4A4A4A",
      INIT_41 => X"11880000000066EE55DDBB33AA22000000000000000000000000000000000000",
      INIT_42 => X"000066EE55DDDD55CC660000000066EE55DDDD55CC660000000044AA3399FF99",
      INIT_43 => X"770044DDEE0088DDEE0044BB3300007799000077770000881199FF99EE660000",
      INIT_44 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDCC0044DD1100227777000077",
      INIT_45 => X"CC000000000000000000000000003377221111009922CC334499225577000077",
      INIT_46 => X"44EE11009922CC334499005566EE3300777700000000000000000000000000CC",
      INIT_47 => X"CCEE88EECCCCCCAA88EECCCCCCAACCCCAAEECCCCEE88CCCCCCAAEE88EECC6655",
      INIT_48 => X"11AAEE88EECC88EEAACCEE88CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_49 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACCEEEEAAAA88AAEEEEEEAA8888AACC",
      INIT_4A => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_4B => X"CBCBCB0F77CCEEEEEEEEEEEEEEEEEEEEEEEEEE33880000000000000000000000",
      INIT_4C => X"EEEEEEEEEEEE1111ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_4D => X"EEEEEEEEEEEEEEEEEE11BBEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_4E => X"EEEEEEEEEEEEEEEEEEEEEEEEEEBBEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_50 => X"11111111111111111111111111EE11DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_52 => X"1111111111111111111111111111111111111111EEBB11EE1111111111111111",
      INIT_53 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_54 => X"0000000000000000000000AA33EE111111111111111111111111EE554A4A4A4A",
      INIT_55 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_56 => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_57 => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_58 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_59 => X"CC00000000000000000000000000337722111100BB22CC334499225599000099",
      INIT_5A => X"441133009922CC334499005566EE3300997700000000000000000000000000CC",
      INIT_5B => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_5C => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_5D => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_5E => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_5F => X"CBCBCB0F99EE111111111111111111111111EE33880000000000000000000000",
      INIT_60 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_61 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_62 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD11EE11111111111111111111111111",
      INIT_64 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_66 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_67 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_68 => X"0000000000000000000000AA33EE11111111111111111111110FEE534A4A4A4A",
      INIT_69 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_6A => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_6B => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_6C => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_6D => X"CC00000000000000000000000000337722111100BB22CC334499225599000099",
      INIT_6E => X"441133009922CC334499005566EE3300997700000000000000000000000000CC",
      INIT_6F => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_70 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_71 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_72 => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_73 => X"CBCBCB0F99EE111111111111111111111111EE33AA0000000000000000000000",
      INIT_74 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_75 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_76 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_78 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_7A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_7B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_7C => X"0000000000000000000000CC33EE11111111111111111111110FEE534A4A4A4A",
      INIT_7D => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_7E => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_7F => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(40),
      ENBWREN => enb_array(40),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(40)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(40)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized57\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized57\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized57\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized57\ is
  signal ena_array : STD_LOGIC_VECTOR ( 41 to 41 );
  signal enb_array : STD_LOGIC_VECTOR ( 41 to 41 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"1BFFD000000000000000200080200000004000016952C0000003695998891199",
      INITP_01 => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_02 => X"004000016952C0000003695998891199911998F80F00F00F80F00000000FFFDF",
      INITP_03 => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000001BFFF000000000000000200080200000",
      INITP_04 => X"911998F80F00F00F80F00000001FFFDFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_05 => X"1BFFF000000000000000200080200000004000016952C0000003695998891199",
      INITP_06 => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_07 => X"004000016952C0000003695998891199911998F80F00F00F80F00000001FFFDF",
      INITP_08 => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000001BFFF800000000000000200080200000",
      INITP_09 => X"911998F80F00F00F80F00000001FFFDFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_0A => X"1BFFF800000000000000200080200000004000016952C0000003695998891199",
      INITP_0B => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_0C => X"004000016952C0000003695998891199911998F80F00F00F80F000000017FFDF",
      INITP_0D => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000001BFFE800000000000000200080200000",
      INITP_0E => X"911998F80F00F00F80F000000017FFDFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_0F => X"1BFFE800000000000000200080200000004000016952C0000003695998891199",
      INIT_00 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_01 => X"CC00000000000000000000000000337722111100BB22CC334499225599000099",
      INIT_02 => X"441133009922CC334499005566EE3300997700000000000000000000000000CC",
      INIT_03 => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_04 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_05 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_06 => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_07 => X"CBCBCB0F99EE111111111111111111111111EE33CC0000000000000000000000",
      INIT_08 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_09 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_0A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_0C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_0E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_0F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_10 => X"0000000000000000000000EE111111111111111111111111110FEE534A4A4A4A",
      INIT_11 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_12 => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_13 => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_14 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_15 => X"CC00000000000000000000000000337722111100BB22CC334499225599000099",
      INIT_16 => X"441133009922CC334499005566EE3300997700000000000000000000000000CC",
      INIT_17 => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_18 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_19 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_1A => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_1B => X"CBCBCB0F99EE1111111111111111111111111111CC0000000000000000000000",
      INIT_1C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_1D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_1E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_20 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_22 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_23 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_24 => X"000000000000000000000011111111111111111111111111110FEE534A4A4A4A",
      INIT_25 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_26 => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_27 => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_28 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_29 => X"CC00000000000000000000000000337722111100BB22CC334499225599000099",
      INIT_2A => X"441133009922CC334499005566EE3300997700000000000000000000000000CC",
      INIT_2B => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_2C => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_2D => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_2E => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_2F => X"CBCBCB0F99EE1111111111111111111111111111EE0000000000000000000000",
      INIT_30 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_31 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_32 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_34 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_36 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_37 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_38 => X"000000000000000000000011111111111111111111111111110FEE534A4A4A4A",
      INIT_39 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_3A => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_3B => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_3C => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_3D => X"CC00000000000000000000000000337722111100BB22CC334499225599000099",
      INIT_3E => X"441133009922CC334499005566EE3300997700000000000000000000000000CC",
      INIT_3F => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_40 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_41 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_42 => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_43 => X"CBCBCB0F99EE1111111111111111111111111111110000000000000000000000",
      INIT_44 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_45 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_46 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_48 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_4A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_4B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_4C => X"000000000000000000002233111111111111111111111111110FEE534A4A4A4A",
      INIT_4D => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_4E => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_4F => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_50 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_51 => X"CC00000000000000000000000000337722111100BB22CC334499225599000099",
      INIT_52 => X"441133009922CC334499005566EE3300997700000000000000000000000000CC",
      INIT_53 => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_54 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_55 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_56 => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_57 => X"CBCBCB0F99EE1111111111111111111111111111112200000000000000000000",
      INIT_58 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_59 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_5A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_5C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_5E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_5F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_60 => X"000000000000000000004433EE1111111111111111111111110FEE534A4A4A4A",
      INIT_61 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_62 => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_63 => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_64 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_65 => X"CC00000000000000000000000000337722111100BB22CC334499225599000099",
      INIT_66 => X"441133009922CC334499005566EE3300997700000000000000000000000000CC",
      INIT_67 => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_68 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_69 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_6A => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_6B => X"CBCBCB0F99EE11111111111111111111111111EE334400000000000000000000",
      INIT_6C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_6D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_6E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_70 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_72 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_73 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_74 => X"000000000000000000006633EE1111111111111111111111110FEE534A4A4A4A",
      INIT_75 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_76 => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_77 => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_78 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_79 => X"CC00000000000000000000000000337722111100BB22CC334499225599000099",
      INIT_7A => X"441133009922CC334499005566EE3300997700000000000000000000000000CC",
      INIT_7B => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_7C => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_7D => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_7E => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_7F => X"CBCBCB0F99EE11111111111111111111111111EE334400000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(41),
      ENBWREN => enb_array(41),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(41)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(41)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized58\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized58\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized58\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized58\ is
  signal ena_array : STD_LOGIC_VECTOR ( 42 to 42 );
  signal enb_array : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_01 => X"004000016952C0000003695998891199911998F80F00F00F80F000000017FFDF",
      INITP_02 => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000001BFFE800000000000000200080200000",
      INITP_03 => X"911998F80F00F00F80F000000017FFDFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_04 => X"1BFFE800000000000000200080200000004000016952C0000003695998891199",
      INITP_05 => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_06 => X"004000016952C0000003695998891199911998F80F00F00F80F000000017FFDF",
      INITP_07 => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000001BFFE800000000000000200080200000",
      INITP_08 => X"911998F80F00F00F80F000000017FFDFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_09 => X"1BFFE800000000000000200080200000004000016952C0000003695998891199",
      INITP_0A => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_0B => X"004000016952C0000003695998891199911998F80F00F00F80F000000037FFDF",
      INITP_0C => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000001BFFEC00000000000000200080200000",
      INITP_0D => X"911998F80F00F00F80F00000002FFFDFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_0E => X"1BFFEC00000000000000200080200000004000016952C0000003695998891199",
      INITP_0F => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INIT_00 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_01 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_02 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_04 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_06 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_07 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_08 => X"000000000000000000006633EE1111111111111111111111110FEE534A4A4A4A",
      INIT_09 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_0A => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_0B => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_0C => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_0D => X"CC00000000000000000000000000337722111100BB22CC334499225599000099",
      INIT_0E => X"441133009922CC334499005566EE3300997700000000000000000000000000CC",
      INIT_0F => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_10 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_11 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_12 => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_13 => X"CBCBCB0F99EE11111111111111111111111111EE336600000000000000000000",
      INIT_14 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_15 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_16 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_18 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_1A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_1B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_1C => X"000000000000000000008833EE1111111111111111111111110FEE534A4A4A4A",
      INIT_1D => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_1E => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_1F => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_20 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_21 => X"CC00000000000000000000000000337722111100BB22CC334499225599000099",
      INIT_22 => X"441133009922CC334499005566EE3300997700000000000000000000000000CC",
      INIT_23 => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_24 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_25 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_26 => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_27 => X"CBCBCB0F99EE11111111111111111111111111EE338800000000000000000000",
      INIT_28 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_29 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_2A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_2C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_2E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_2F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_30 => X"00000000000000000000AA33EE1111111111111111111111110FEE534A4A4A4A",
      INIT_31 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_32 => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_33 => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_34 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_35 => X"CC00000000000000000000000000337722111100BB22CC334499225599000099",
      INIT_36 => X"441133009922CC334499005566EE3300997700000000000000000000000000CC",
      INIT_37 => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_38 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_39 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_3A => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_3B => X"CBCBCB0F99EE11111111111111111111111111EE33AA00000000000000000000",
      INIT_3C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_3D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_3E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_40 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_42 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_43 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_44 => X"00000000000000000000EE11EE1111111111111111111111110FEE534A4A4A4A",
      INIT_45 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_46 => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_47 => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_48 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_49 => X"CC00000000000000000000000000337722111100BB22CC334499225599000099",
      INIT_4A => X"441133009922CC334499005566EE3300997700000000000000000000000000CC",
      INIT_4B => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_4C => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_4D => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_4E => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_4F => X"CBCBCB0F99EE11111111111111111111111111EE11EE00000000000000000000",
      INIT_50 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_51 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_52 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_54 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_56 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_57 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_58 => X"000000000000000000001111EE1111111111111111111111110FEE534A4A4A4A",
      INIT_59 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_5A => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_5B => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_5C => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_5D => X"CC00000000000000000000000000337722111100BB22CC334499225599000099",
      INIT_5E => X"441133009922CC334499005566EE3300997700000000000000000000000000CC",
      INIT_5F => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_60 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_61 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_62 => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_63 => X"CBCBCB0F99EE11111111111111111111111111EE111100000000000000000000",
      INIT_64 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_65 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_66 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_68 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_6A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_6B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_6C => X"0000000000000000000033EE111111111111111111111111110FEE534A4A4A4A",
      INIT_6D => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_6E => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_6F => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_70 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_71 => X"CC00000000000000000000000000337722111100BB22CC334499225599000099",
      INIT_72 => X"441133009922CC334499005566EE3300997700000000000000000000000000CC",
      INIT_73 => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_74 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_75 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_76 => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_77 => X"CBCBCB0F99EE11111111111111111111111111EE113300000000000000000000",
      INIT_78 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_79 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_7A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_7C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_7E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_7F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(42),
      ENBWREN => enb_array(42),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(42)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(42)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized59\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized59\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized59\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized59\ is
  signal ena_array : STD_LOGIC_VECTOR ( 43 to 43 );
  signal enb_array : STD_LOGIC_VECTOR ( 43 to 43 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"004000016952C0000003695998891199911998F80F00F00F80F00000002FFFDF",
      INITP_01 => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000001BFFF400000000000000200080200000",
      INITP_02 => X"911998F80F00F00F80F00000002FFFDFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_03 => X"1BFFF400000000000000200080200000004000016952C0000003695998891199",
      INITP_04 => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_05 => X"004000016952C0000003695998891199911998F80F00F00F80F00000002FFFDF",
      INITP_06 => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000001BFFF400000000000000200080200000",
      INITP_07 => X"911998F80F00F00F80F00000002FFFDFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_08 => X"1BFFF400000000000000200080200000004000016952C0000003695998891199",
      INITP_09 => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_0A => X"004000016952C0000003695998891199911998F80F00F00F80F00000003FFFDF",
      INITP_0B => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000001BFFFC00000000000000200080200000",
      INITP_0C => X"911998F80F00F00F80F00000007FFFDFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_0D => X"1BFFFE00000000000000200080200000004000016952C0000003695998891199",
      INITP_0E => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_0F => X"004000016952C0000003695998891199911998F80F00F00F80F00000007FFFDF",
      INIT_00 => X"0000000000000000002233EE111111111111111111111111110FEE534A4A4A4A",
      INIT_01 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_02 => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_03 => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_04 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_05 => X"CC00000000000000000000000000337722111100BB22CC334499225599000099",
      INIT_06 => X"441133009922CC334499005566EE3300997700000000000000000000000000CC",
      INIT_07 => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_08 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_09 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_0A => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_0B => X"CBCBCB0F99EE1111111111111111111111111111EE3322000000000000000000",
      INIT_0C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_0D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_0E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_10 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_12 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_13 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_14 => X"0000000000000000006633EE111111111111111111111111110FEE534A4A4A4A",
      INIT_15 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_16 => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_17 => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_18 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_19 => X"CC00000000000000000000000000337722111100BB22CC334499225599000099",
      INIT_1A => X"441133009922CC334499005566EE3300997700000000000000000000000000CC",
      INIT_1B => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_1C => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_1D => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_1E => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_1F => X"CBCBCB0F99EE1111111111111111111111111111EE3366000000000000000000",
      INIT_20 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_21 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_22 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_24 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_26 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_27 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_28 => X"000000000000000000AA33EE111111111111111111111111110FEE534A4A4A4A",
      INIT_29 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_2A => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_2B => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_2C => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_2D => X"CC00000000000000000000000000337722111100BB22CC334499225599000099",
      INIT_2E => X"441133009922CC334499005566EE3300997700000000000000000000000000CC",
      INIT_2F => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_30 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_31 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_32 => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_33 => X"CBCBCB0F99EE1111111111111111111111111111EE33AA000000000000000000",
      INIT_34 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_35 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_36 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_38 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_3A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_3B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_3C => X"000000000000000000CC33EE111111111111111111111111110FEE534A4A4A4A",
      INIT_3D => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_3E => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_3F => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_40 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_41 => X"CC00000000000000000000000000337722111100BB22CC334499225599000099",
      INIT_42 => X"441133009922CC334499005566EE3300997700000000000000000000000000CC",
      INIT_43 => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_44 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_45 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_46 => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_47 => X"CBCBCB0F99EE1111111111111111111111111111EE33CC000000000000000000",
      INIT_48 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_49 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_4A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_4C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_4E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_4F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_50 => X"000000000000000000EE1111111111111111111111111111110FEE534A4A4A4A",
      INIT_51 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_52 => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_53 => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_54 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_55 => X"CC00000000000000000000000000337722111100BB22CC334499225599000099",
      INIT_56 => X"441133009922CC334499005566EE3300997700000000000000000000000000CC",
      INIT_57 => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_58 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_59 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_5A => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_5B => X"CBCBCB0F99EE11111111111111111111111111111111EE000000000000000000",
      INIT_5C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_5D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_5E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_60 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_62 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_63 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_64 => X"000000000000000000111111111111111111111111111111110FEE534A4A4A4A",
      INIT_65 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_66 => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_67 => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_68 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_69 => X"CC00000000000000000000000000337722111100BB22CC334499225599000099",
      INIT_6A => X"441133009922CC334499005566EE3300997700000000000000000000000000CC",
      INIT_6B => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_6C => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_6D => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_6E => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_6F => X"CBCBCB0F99EE1111111111111111111111111111111111000000000000000000",
      INIT_70 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_71 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_72 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_74 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_76 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_77 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_78 => X"000000000000000022331111111111111111111111111111110FEE534A4A4A4A",
      INIT_79 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_7A => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_7B => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_7C => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_7D => X"CC00000000000000000000000000337722111100BB22CC334499225599000099",
      INIT_7E => X"441133009922CC334499005566EE3300997700000000000000000000000000CC",
      INIT_7F => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(43),
      ENBWREN => enb_array(43),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(43)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(43)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    ENA : out STD_LOGIC;
    ENB : out STD_LOGIC;
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \^ena\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
  ENA <= \^ena\;
  ENB <= \^enb\;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"07FFFFFF6000000C00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFC000000000030000007FFFFFFE0",
      INIT_03 => X"0000200000120000009000000400000007FFFFFF6000000C00000000003FFFFF",
      INIT_04 => X"FF7FFC000000000028000007FFFFFFE000000020000019000000980000040000",
      INIT_05 => X"07FFFFFF6000001400000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFC000000000004000007FFFFFFE0",
      INIT_08 => X"0000200000120000009000000400000007FFFFFF6000002000000000003FFFFF",
      INIT_09 => X"FF7FFC000000000014000007FFFFFFE000000020000019000000980000040000",
      INIT_0A => X"07FFFFFF6000003800000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFC000000000002000007FFFFFFE0",
      INIT_0D => X"0000200000120000009000000400000007FFFFFF6000005000000000003FFFFF",
      INIT_0E => X"FF7FFC000000000001000007FFFFFFE000000020000019000000980000040000",
      INIT_0F => X"07FFFFFF6000008000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFC000000000005000007FFFFFFE0",
      INIT_12 => X"0000200000120000009000000400000007FFFFFF600000E000000000003FFFFF",
      INIT_13 => X"FF7FFC000000000000800007FFFFFFE000000020000019000000980000040000",
      INIT_14 => X"07FFFFFF6000014000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFC000000000000400007FFFFFFE0",
      INIT_17 => X"0000200000120000009000000400000007FFFFFF6000020000000000003FFFFF",
      INIT_18 => X"FF7FFC000000000001C00007FFFFFFE000000020000019000000980000040000",
      INIT_19 => X"07FFFFFF6000038000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFC000000000000A00007FFFFFFE0",
      INIT_1C => X"0000200000120000009000000400000007FFFFFF6000050000000000003FFFFF",
      INIT_1D => X"FF7FFC000000000000100007FFFFFFE000000020000019000000980000040000",
      INIT_1E => X"07FFFFFF6000080000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFC000000000000700007FFFFFFE0",
      INIT_21 => X"0000200000120000009000000400000007FFFFFF60000E0000000000003FFFFF",
      INIT_22 => X"FF7FFC0000000000002FFFFDFFFFFFE00000003FFFFFFBFFFFFFDFFFFFFC0000",
      INIT_23 => X"07FFFFFE7FFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"0000000000000400000020000001FFFF00003FFFFFFBFFFFFF9FFFFFFC000000",
      INIT_25 => X"F00000FFFFF00000FFFFF00000FFFFF00002FDFFE00000FFFFF00001FFFFFFF0",
      INIT_26 => X"FFFF80000004000000200000000000000FFFFFFF00000800007FFFF00040FFFF",
      INIT_27 => X"00017D00000001400027FFFD000000100000007FFFFFFFFFFFFFFFFFFFFF7FFF",
      INIT_28 => X"120000003FFFE000008000200000BFFFE80000BFFFC80000BFFFD000017FFFC0",
      INIT_29 => X"0000003FFFFFFBFFFFFFDFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFC000000",
      INIT_2A => X"E80000BFFFE00000FFFFD000017FFFC000007E0000000100000FFFFFFFFFFFF0",
      INIT_2B => X"FFFFFFFFFFFBFFFFFFDFFFFFFC0000001FFFFFFFFFFFE000008000000000BFFF",
      INIT_2C => X"00007FFFC000017FFFDE0007800000300000002000001900000098000005FFFF",
      INIT_2D => X"14000001E000580000BFFFE00000BFFFE80000BFFFC000003FFFD000017FFFC0",
      INIT_2E => X"0000002000001900000098000007FFFFFFFFA000001200000090000004000000",
      INIT_2F => X"E80000BFFFC000003FFFD000017FFFC000007FFFC000017FFFD5000780000030",
      INIT_30 => X"FFFFE00000120000009000000400000014000001E000C80000BFFFE00000BFFF",
      INIT_31 => X"00007FFFC000017FFFD38007800000300000002000001900000098000007FFFF",
      INIT_32 => X"14000001E000C00000BFFFE00000BFFFE80000BFFFC000003FFFD000017FFFC0",
      INIT_33 => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_34 => X"E80000BFFFC000003FFFD000017FFFC000007FFFC000017FFFD0800780000030",
      INIT_35 => X"FFFFE00000120000009000000400000014000001E001200000BFFFE00000BFFF",
      INIT_36 => X"00007FFFC000017FFFD04007800000300000002000001900000098000007FFFF",
      INIT_37 => X"14000001E001A00000BFFFE00000BFFFE80000BFFFC000003FFFD000017FFFC0",
      INIT_38 => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_39 => X"E80000BFFFC000003FFFD000017FFFC000007FFFC000017FFFD0C00780000030",
      INIT_3A => X"FFFFE00000120000009000000400000014000001E002600000BFFFE00000BFFF",
      INIT_3B => X"00007FFFC000017FFFD02007800000300000002000001900000098000007FFFF",
      INIT_3C => X"14000001E002600000BFFFE00000BFFFE80000BFFFC000003FFFD000017FFFC0",
      INIT_3D => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_3E => X"E80000BFFFC000003FFFD000017FFFC000007FFFC000017FFFD0E00780000030",
      INIT_3F => X"FFFFE00000120000009000000400000014000001E004E00000BFFFE00000BFFF",
      INIT_40 => X"00007FFFC000017FFFD01007800000300000002000001900000098000007FFFF",
      INIT_41 => X"14000001E004E00000BFFFE00000BFFFE80000BFFFC000003FFFD000017FFFC0",
      INIT_42 => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_43 => X"E80000BFFFC000003FFFD000017FFFC000007FFFC000017FFFD0700780000030",
      INIT_44 => X"FFFFE00000120000009000000400000014000001E009E00000BFFFE00000BFFF",
      INIT_45 => X"00007FFFC000017FFFD02807800000300000002000001900000098000007FFFF",
      INIT_46 => X"14000001E019E00000BFFFE00000BFFFE80000BFFFC000003FFFD000017FFFC0",
      INIT_47 => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_48 => X"E80000BFFFC000003FFFD000017FFFC000007FFFC000017FFFD0380780000030",
      INIT_49 => X"FFFFE00000120000009000000400000014000001E01BE00000BFFFE00000BFFF",
      INIT_4A => X"00007FFFC000017FFFD01407800000300000002000001900000098000007FFFF",
      INIT_4B => X"14000001E037E00000BFFFE00000BFFFE80000BFFFC000003FFFD000017FFFC0",
      INIT_4C => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_4D => X"E80000BFFFC000003FFFD000017FFFC000007FFFC000017FFFD01C0780000030",
      INIT_4E => X"FFFFE00000120000009000000400000014000001E035E00000BFFFE00000BFFF",
      INIT_4F => X"00007FFFC000017FFFD00A07800000300000002000001900000098000007FFFF",
      INIT_50 => X"14000001E067E00000BFFFE00000BFFFE80000BFFFC000003FFFD000017FFFC0",
      INIT_51 => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_52 => X"E80000BFFFC000003FFFD000017FFFC000007FFFC000017FFFD00E0780000030",
      INIT_53 => X"FFFFE00000120000009000000400000014000001E06FE00000BFFFE00000BFFF",
      INIT_54 => X"00007FFFC000017FFFD00507800000300000002000001900000098000007FFFF",
      INIT_55 => X"14000001E0CFE00000BFFFE00000BFFFE80000BFFFC000003FFFD000017FFFC0",
      INIT_56 => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_57 => X"E80000BFFFC000003FFFD000017FFFC000007FFFC000017FFFD0070780000030",
      INIT_58 => X"FFFFE00000120000009000000400000014000001E09FE00000BFFFE00000BFFF",
      INIT_59 => X"00007FFFC000017FFFD00287800000300000002000001900000098000007FFFF",
      INIT_5A => X"14000001E19FE00000BFFFE00000BFFFE80000BFFFC000003FFFD000017FFFC0",
      INIT_5B => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_5C => X"E80000BFFFC000003FFFD000017FFFC000007FFFC000017FFFD0038780000030",
      INIT_5D => X"FFFFE00000120000009000000400000014000001E13FE00000BFFFE00000BFFF",
      INIT_5E => X"00007FFFC000017FFFD00047800000300000002000001900000098000007FFFF",
      INIT_5F => X"14000001E13FE00000BFFFE00000BFFFE80000BFFFC000003FFFD000017FFFC0",
      INIT_60 => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_61 => X"E80000BFFFC000003FFFD000017FFFC000007FFFC000017FFFD001C780000030",
      INIT_62 => X"FFFFE00000120000009000000400000014000001E27FE00000BFFFE00000BFFF",
      INIT_63 => X"00007FFFC000017FFFD00027800000300000002000001900000098000007FFFF",
      INIT_64 => X"14000001E37FE00000BFFFE00000BFFFE80000BFFFC000003FFFD000017FFFC0",
      INIT_65 => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_66 => X"E80000BFFFC000003FFFD000017FFFC000007FFFC000017FFFD0002780000030",
      INIT_67 => X"FFFFE00000120000009000000400000014000001E4FFE00000BFFFE00000BFFF",
      INIT_68 => X"00007FFFC000017FFFD00027800000300000002000001900000098000007FFFF",
      INIT_69 => X"14000001E6FFE00000BFFFE00000BFFFE80000BFFFC000003FFFD000017FFFC0",
      INIT_6A => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_6B => X"E80000BFFFC000003FFFD000017FFFC000007FFFC000017FFFD0005780000030",
      INIT_6C => X"FFFFE00000120000009000000400000014000001EDFFE00000BFFFE00000BFFF",
      INIT_6D => X"00007FFFC000017FFFD00077800000300000002000001900000098000007FFFF",
      INIT_6E => X"14000001EDFFE00000BFFFE00000BFFFE80000BFFFC000003FFFD000017FFFC0",
      INIT_6F => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_70 => X"E80000BFFFC000003FFFD000017FFFC000007FFFC000017FFFD0000F80000030",
      INIT_71 => X"FFFFE00000120000009000000400000014000001E9FFE00000BFFFE00000BFFF",
      INIT_72 => X"00007FFFC000017FFFD0003F800000300000002000001900000098000007FFFF",
      INIT_73 => X"14000001F3FFE00000BFFFE00000BFFFE80000BFFFC000003FFFD000017FFFC0",
      INIT_74 => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_75 => X"E80000BFFFC000003FFFD000017FFFC000007FFFC000017FFFD0000780000030",
      INIT_76 => X"FFFFE00000120000009000000400000014000001FBFFE00000BFFFE00000BFFF",
      INIT_77 => X"00007FFFC000017FFFD00007800000300000002000000800000000000001FFFF",
      INIT_78 => X"14000001E7FFE00000BFFFE00000BFFFE80000BFFFC00000FFFFD000017FFFC0",
      INIT_79 => X"0000003FFFFFFBFFFFFFDFFFFFFFFFFFFFFF8000000000000010000000000000",
      INIT_7A => X"080000BFFFC00000000010000100000000007FFFC000010000000006FFFFFFF0",
      INIT_7B => X"FFFFFFFFFFFBFFFFFFDFFFFFFC0000001FFFFFFFD7FFE8000030000000000000",
      INIT_7C => X"FFFF40005FFFE1FFC03000070000000000000000000004000000200000000000",
      INIT_7D => X"18000000C00007FFFFAFFFF00000FFFFFBFFFFA0000FFFFFFFFFE00001FFFFCF",
      INIT_7E => X"0000007FFFFFFBFFFFFFFFFFFFFE000000000000000400000020000002000000",
      INIT_7F => X"0200007FFFE0000000000000000000400000FFFFE00030000000000CFFFFFFF0",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^ena\,
      ENBWREN => \^enb\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00007FFFFFFFFFFFFFFFFFFFFE00000017FFFFFE1FFFF0000060000000000000",
      INIT_01 => X"FFFFFFFFFFFFD00000000002FFFFFFF00000007FFFFFFBFFFFFFDFFFFFFC0000",
      INIT_02 => X"1FFFFFFFFFFFFFFFFFE000000000000000FFFFFFFFFFFFFD0000000000000057",
      INIT_03 => X"0000002000000800000000000004000000003FFFFFFBFFFFFFDFFFFFFC000000",
      INIT_04 => X"00FFFFFFFFFFFFFD000000000000005FFFFFFFFFFFFFD0000000000580000030",
      INIT_05 => X"0000200000000000001000000000000014000001CFFFFFFFFFE0000000000000",
      INIT_06 => X"FFFFFFFFFFFFD000000000038000003000000020000019000000980000040000",
      INIT_07 => X"14000001EFFFFFFFFFE000000000000000FFFFFFFFFFFFFD000000000000005F",
      INIT_08 => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_09 => X"00FFFFFFFFFFFFFD000000000000005FFFFFFFFFFFFFD0000000000180000030",
      INIT_0A => X"0000200000120000009000000400000014000001BFFFFFFFFFE0000000000000",
      INIT_0B => X"FFFFFFFFFFFFD000000000018000003000000020000019000000980000040000",
      INIT_0C => X"14000001BFFFFFFFFFE000000000000000FFFFFFFFFFFFFD000000000000005F",
      INIT_0D => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_0E => X"00FFFFFFFFFFFFFD000000000000005FFFFFFFFFFFFFD0000000000000000030",
      INIT_0F => X"00002000001200000090000004000000140000013FFFFFFFFFE0000000000000",
      INIT_10 => X"FFFFFFFFFFFFD000000000004000003000000020000019000000980000040000",
      INIT_11 => X"140000013FFFFFFFFFE000000000000000FFFFFFFFFFFFFD000000000000005F",
      INIT_12 => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_13 => X"00FFFFFFFFFFFFFD000000000000005FFFFFFFFFFFFFD0000000000140000030",
      INIT_14 => X"0000200000120000009000000400000014000001BFFFFFFFFFE0000000000000",
      INIT_15 => X"FFFFFFFFFFFFD00000000000A000003000000020000019000000980000040000",
      INIT_16 => X"14000002FFFFFFFFFFE000000000000000FFFFFFFFFFFFFD000000000000005F",
      INIT_17 => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_18 => X"00FFFFFFFFFFFFFD000000000000005FFFFFFFFFFFFFD0000000000020000030",
      INIT_19 => X"00002000001200000090000004000000140000027FFFFFFFFFE0000000000000",
      INIT_1A => X"FFFFFFFFFFFFD00000000000A000003000000020000019000000980000040000",
      INIT_1B => X"140000037FFFFFFFFFE000000000000000FFFFFFFFFFFFFD000000000000005F",
      INIT_1C => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_1D => X"00FFFFFFFFFFFFFD000000000000005FFFFFFFFFFFFFD0000000000040000030",
      INIT_1E => X"00002000001200000090000004000000140000057FFFFFFFFFE0000000000000",
      INIT_1F => X"FFFFFFFFFFFFD000000000001000003000000020000019000000980000040000",
      INIT_20 => X"14000004FFFFFFFFFFE000000000000000FFFFFFFFFFFFFD000000000000005F",
      INIT_21 => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_22 => X"00FFFFFFFFFFFFFD000000000000005FFFFFFFFFFFFFD0000000000050000030",
      INIT_23 => X"0000200000120000009000000400000014000006FFFFFFFFFFE0000000000000",
      INIT_24 => X"FFFFFFFFFFFFD000000000002000003000000020000019000000980000040000",
      INIT_25 => X"1400000AFFFFFFFFFFE000000000000000FFFFFFFFFFFFFD000000000000005F",
      INIT_26 => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_27 => X"00FFFFFFFFFFFFFD000000000000005FFFFFFFFFFFFFD0000000000008000030",
      INIT_28 => X"0000200000120000009000000400000014000009FFFFFFFFFFE0000000000000",
      INIT_29 => X"FFFFFFFFFFFFD000000000002800003000000020000019000000980000040000",
      INIT_2A => X"1400000DFFFFFFFFFFE000000000000000FFFFFFFFFFFFFD000000000000005F",
      INIT_2B => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_2C => X"00FFFFFFFFFFFFFD000000000000005FFFFFFFFFFFFFD0000000000000000030",
      INIT_2D => X"000020000012000000900000040000001400001DFFFFFFFFFFE0000000000000",
      INIT_2E => X"FFFFFFFFFFFFD000000000001000003000000020000019000000980000040000",
      INIT_2F => X"14000013FFFFFFFFFFE000000000000000FFFFFFFFFFFFFD000000000000005F",
      INIT_30 => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_31 => X"00FFFFFFFFFFFFFD000000000000005FFFFFFFFFFFFFD0000000000004000030",
      INIT_32 => X"0000200000120000009000000400000014000013FFFFFFFFFFE0000000000000",
      INIT_33 => X"FFFFFFFFFFFFD000000000001400003000000020000019000000980000040000",
      INIT_34 => X"1400001BFFFFFFFFFFE000000000000000FFFFFFFFFFFFFD000000000000005F",
      INIT_35 => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_36 => X"00FFFFFFFFFFFFFD000000000000005FFFFFFFFFFFFFD000000000000A000030",
      INIT_37 => X"000020000012000000900000040000001400002FFFFFFFFFFFE0000000000000",
      INIT_38 => X"FFFFFFFFFFFFD000000000000A00003000000020000019000000980000040000",
      INIT_39 => X"14000027FFFFFFFFFFE000000000000000FFFFFFFFFFFFFD000000000000005F",
      INIT_3A => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_3B => X"00FFFFFFFFFFFFFD000000000000005FFFFFFFFFFFFFD0000000000008000030",
      INIT_3C => X"0000200000120000009000000400000014000037FFFFFFFFFFE0000000000000",
      INIT_3D => X"FFFFFFFFFFFFD000000000000000003000000020000019000000980000040000",
      INIT_3E => X"14000077FFFFFFFFFFE000000000000000FFFFFFFFFFFFFD000000000000005F",
      INIT_3F => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_40 => X"00FFFFFFFFFFFFFD000000000000005FFFFFFFFFFFFFD0000000000004000030",
      INIT_41 => X"000020000012000000900000040000001400005FFFFFFFFFFFE0000000000000",
      INIT_42 => X"FFFFFFFFFFFFD000000000000000003000000020000019000000980000040000",
      INIT_43 => X"1400004FFFFFFFFFFFE000000000000000FFFFFFFFFFFFFD000000000000005F",
      INIT_44 => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_45 => X"00FFFFFFFFFFFFFD000000000000005FFFFFFFFFFFFFD0000000000001000030",
      INIT_46 => X"000020000012000000900000040000001400006FFFFFFFFFFFE0000000000000",
      INIT_47 => X"FFFFFFFFFFFFD000000000000100003000000020000019000000980000040000",
      INIT_48 => X"1400006FFFFFFFFFFFE000000000000000FFFFFFFFFFFFFD000000000000005F",
      INIT_49 => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_4A => X"00FFFFFFFFFFFFFD000000000000005FFFFFFFFFFFFFD0000000000002800030",
      INIT_4B => X"00002000001200000090000004000000140000BFFFFFFFFFFFE0000000000000",
      INIT_4C => X"FFFFFFFFFFFFD000000000000280003000000020000019000000980000040000",
      INIT_4D => X"1400009FFFFFFFFFFFE000000000000000FFFFFFFFFFFFFD000000000000005F",
      INIT_4E => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_4F => X"00FFFFFFFFFFFFFD000000000000005FFFFFFFFFFFFFD0000000000002800030",
      INIT_50 => X"000020000012000000900000040000001400009FFFFFFFFFFFE0000000000000",
      INIT_51 => X"FFFFFFFFFFFFD0000000000002FFFFF00000003FFFFFFBFFFFFFDFFFFFFC0000",
      INIT_52 => X"1FFFFFDFFFFFFFFFFFE000000000000000FFFFFFFFFFFFFD000000000000005F",
      INIT_53 => X"0000004000000400000020000002000000003FFFFFFBFFFFFF9FFFFFFC000000",
      INIT_54 => X"00FFFFFFFFFFFFFFFFF800000000005FFFFFFFFFFFFFD0000000000002800000",
      INIT_55 => X"000040000004000000200000020000001800003FFFFFFFFFFFE0000000000000",
      INIT_56 => X"FFFFFFFFFFFFD00000000000010000100000000000000000000000000001FFFF",
      INIT_57 => X"1000003FFFFFFFFFFFE000000000000000FFFFFFFFFF0001800600000000005F",
      INIT_58 => X"0000003FFFFFF9FFFFFF9FFFFFFFFFFFFFFF8000000000000000000000000000",
      INIT_59 => X"00FFFFFFFFFF0001800000000000005FFFFFFFFFFFFFD00000000000007FFFF0",
      INIT_5A => X"FFFFFFFFFFFBFFFFFF9FFFFFFC0000001FFFFF3FFFFFFFFFFFE0000000000000",
      INIT_5B => X"FFFFFFFFFFFFD00000000000010000300000002000000900000018000005FFFF",
      INIT_5C => X"140001BFFFFFFFFFFFE000000000000000FFFFFFFFFF0001800000000000005F",
      INIT_5D => X"0000002000001900000098000007FFFFFFFFA000001000000090000004000000",
      INIT_5E => X"00FFFFFFFFFF0001800000000000005FFFFFFFFFFFFFD0000000000001400030",
      INIT_5F => X"FFFFE000001200000090000004000000140001BFFFFFFFFFFFE0000000000000",
      INIT_60 => X"FFFFFFFFFFFFD00000000000000000300000002000001900000098000007FFFF",
      INIT_61 => X"140002BFFFFFFFFFFFE000000000000000FFFFFFFFFF0001800000000000005F",
      INIT_62 => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_63 => X"00FFFFFFFFFF0001800000000000005FFFFFFFFFFFFFD0000000000000A00030",
      INIT_64 => X"FFFFE0000012000000900000040000001400027FFFFFFFFFFFE0000000000000",
      INIT_65 => X"FFFFFFFFFFFFD00000000000002000300000002000001900000098000007FFFF",
      INIT_66 => X"1400027FFFFFFFFFFFE000000000000000FFFFFFFFFF0001800000000000005F",
      INIT_67 => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_68 => X"00FFFFFFFFFF0001800000000000005FFFFFFFFFFFFFD0000000000000A00030",
      INIT_69 => X"FFFFE0000012000000900000040000001400037FFFFFFFFFFFE0000000000000",
      INIT_6A => X"FFFFFFFFFFFFD00000000000008000300000002000001900000098000007FFFF",
      INIT_6B => X"1400037FFFFFFFFFFFE000000000000000FFFFFFFFFF0001800000000000005F",
      INIT_6C => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_6D => X"00FFFFFFFFFF0001800000000000005FFFFFFFFFFFFFD0000000000000000030",
      INIT_6E => X"FFFFE0000012000000900000040000001400037FFFFFFFFFFFE0000000000000",
      INIT_6F => X"FFFFFFFFFFFFD00000000000004000300000002000001900000098000007FFFF",
      INIT_70 => X"140005FFFFFFFFFFFFE000000000000000FFFFFFFFFF0001800000000000005F",
      INIT_71 => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_72 => X"00FFFFFFFFFF0001800000000000005FFFFFFFFFFFFFD0000000000000400030",
      INIT_73 => X"FFFFE000001200000090000004000000140004FFFFFFFFFFFFE0000000000000",
      INIT_74 => X"FFFFFFFFFFFFD00000000000001000300000002000001900000098000007FFFF",
      INIT_75 => X"140004FFFFFFFFFFFFE000000000000000FFFFFFFFFF0001800000000000005F",
      INIT_76 => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_77 => X"00FFFFFFFFFF0001800000000000005FFFFFFFFFFFFFD0000000000000100030",
      INIT_78 => X"FFFFE000001200000090000004000000140006FFFFFFFFFFFFE0000000000000",
      INIT_79 => X"FFFFFFFFFFFFD00000000000005000300000002000001900000098000007FFFF",
      INIT_7A => X"140006FFFFFFFFFFFFE000000000000000FFFFFFFFFF0001800000000000005F",
      INIT_7B => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_7C => X"00FFFFFFFFFF0001800000000000005FFFFFFFFFFFFFD0000000000000000030",
      INIT_7D => X"FFFFE000001200000090000004000000140006FFFFFFFFFFFFE0000000000000",
      INIT_7E => X"FFFFFFFFFFFFD00000000000002000300000002000001900000098000007FFFF",
      INIT_7F => X"14000BFFFFFFFFFFFFE000000000000000FFFFFFFFFF0001800000000000005F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^ena\,
      ENBWREN => \^enb\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(18),
      I1 => addra(16),
      I2 => addra(17),
      O => \^ena\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addrb(18),
      I1 => addrb(16),
      I2 => addrb(17),
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized60\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized60\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized60\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized60\ is
  signal ena_array : STD_LOGIC_VECTOR ( 44 to 44 );
  signal enb_array : STD_LOGIC_VECTOR ( 44 to 44 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000001BFFFE00000000000000200080200000",
      INITP_01 => X"911998F80F00F00F80F00000005FFFDFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_02 => X"1BFFFA00000000000000200080200000004000016952C0000003695998891199",
      INITP_03 => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_04 => X"004000016952C0000003695998891199911998F80F00F00F80F00000005FFFDF",
      INITP_05 => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000001BFFFA00000000000000200080200000",
      INITP_06 => X"911998F80F00F00F80F00000005FFFDFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_07 => X"1BFFFA00000000000000200080200000004000016952C0000003695998891199",
      INITP_08 => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_09 => X"004000016952C0000003695998891199911998F80F00F00F80F0000000DFFFDF",
      INITP_0A => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000001BFFFB00000000000000200080200000",
      INITP_0B => X"911998F80F00F00F80F00000009FFFDFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_0C => X"1BFFFB00000000000000200080200000004000016952C0000003695998891199",
      INITP_0D => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_0E => X"004000016952C0000003695998891199911998F80F00F00F80F0000000BFFFDF",
      INITP_0F => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000001BFFFD00000000000000200080200000",
      INIT_00 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_01 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_02 => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_03 => X"CBCBCB0F99EE1111111111111111111111111111111133220000000000000000",
      INIT_04 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_05 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_06 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_08 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_0A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_0B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_0C => X"00000000000000006633EE11111111111111111111111111110FEE534A4A4A4A",
      INIT_0D => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_0E => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_0F => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_10 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_11 => X"CC00000000000000000000000000337722111100BB22CC334499225599000099",
      INIT_12 => X"441133009922CC334499005566EE3300997700000000000000000000000000CC",
      INIT_13 => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_14 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_15 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_16 => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_17 => X"CBCBCB0F99EE111111111111111111111111111111EE33440000000000000000",
      INIT_18 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_19 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_1A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_1C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_1E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_1F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_20 => X"00000000000000008833EE11111111111111111111111111110FEE534A4A4A4A",
      INIT_21 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_22 => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_23 => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_24 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_25 => X"CC00000000000000000000000000337722111100BB22CC334499225599000099",
      INIT_26 => X"441133009922CC334499005566EE3300997700000000000000000000000000CC",
      INIT_27 => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_28 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_29 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_2A => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_2B => X"CBCBCB0F99EE111111111111111111111111111111EE33880000000000000000",
      INIT_2C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_2D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_2E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_30 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_32 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_33 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_34 => X"0000000000000000CC33EE11111111111111111111111111110FEE534A4A4A4A",
      INIT_35 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_36 => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_37 => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_38 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_39 => X"CC00000000000000000000000000337722111100BB22CC334499225599000099",
      INIT_3A => X"441133009922CC334499005566EE3300997700000000000000000000000000CC",
      INIT_3B => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_3C => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_3D => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_3E => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_3F => X"CBCBCB0F99EE111111111111111111111111111111EE33CC0000000000000000",
      INIT_40 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_41 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_42 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_44 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_46 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_47 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_48 => X"00000000000000001111EE11111111111111111111111111110FEE534A4A4A4A",
      INIT_49 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_4A => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_4B => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_4C => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_4D => X"CC00000000000000000000000000337722111100BB22CC334499225599000099",
      INIT_4E => X"441133009922CC334499005566EE3300997700000000000000000000000000CC",
      INIT_4F => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_50 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_51 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_52 => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_53 => X"CBCBCB0F99EE111111111111111111111111111111EE11110000000000000000",
      INIT_54 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_55 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_56 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_58 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_5A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_5B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_5C => X"000000000000000033EEEE11111111111111111111111111110FEE534A4A4A4A",
      INIT_5D => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_5E => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_5F => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_60 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_61 => X"CC00000000000000000000000000337722111100BB22CC334499225599000099",
      INIT_62 => X"441133009922CC334499005566EE3300997700000000000000000000000000CC",
      INIT_63 => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_64 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_65 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_66 => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_67 => X"CBCBCB0F99EE111111111111111111111111111111EE11330000000000000000",
      INIT_68 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_69 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_6A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_6C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_6E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_6F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_70 => X"000000000000004433EE1111111111111111111111111111110FEE534A4A4A4A",
      INIT_71 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_72 => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_73 => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_74 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_75 => X"CC00000000000000000000000000337722111100BB22CC334499225599000099",
      INIT_76 => X"441133009922CC334499005566EE3300997700000000000000000000000000CC",
      INIT_77 => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_78 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_79 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_7A => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_7B => X"CBCBCB0F99EE11111111111111111111111111111111EE332200000000000000",
      INIT_7C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_7D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_7E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(44),
      ENBWREN => enb_array(44),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(44)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(44)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized61\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized61\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized61\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized61\ is
  signal ena_array : STD_LOGIC_VECTOR ( 45 to 45 );
  signal enb_array : STD_LOGIC_VECTOR ( 45 to 45 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"911998F80F00F00F80F0000000BFFFDFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_01 => X"1BFFFD00000000000000200080200000004000016952C0000003695998891199",
      INITP_02 => X"FFFFFFDFFFFFF6FFFFFFE7FFFFFBFFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_03 => X"004000016952C0000003695998891199911998F80F00F00F80F0000000BFFFDF",
      INITP_04 => X"FFFFDFFFFFEFFFFFFF6FFFFFFB0000001BFFFD00000000000000200080200000",
      INITP_05 => X"911998F80F00F00F80F000000080001FFFFFFFC000000600000060000001FFFF",
      INITP_06 => X"18000100000000000000200080200000004000016952C0000003695998891199",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000C00000060000003000000",
      INITP_08 => X"004000016952C0000003695998891199911998F80F00F00F80F0000001FFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF0000001BFFFF80000000000000200080200000",
      INITP_0A => X"911998F80F00F00F80F0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INITP_0B => X"1FFFFF80000000000000200080200000004000016952FFFFFFFF695998891199",
      INITP_0C => X"FFFFFFC00000040000002000000200000000FFFFFFFFFFFFFFFFFFFFFF000000",
      INITP_0D => X"00400001695295295295695998891199911998F80F00F00F80F000000100001F",
      INITP_0E => X"0000400000040000006000000300000018000080000000000000200080200000",
      INITP_0F => X"911998F80F00F00F80F000000100001FFFFFFFC0000006000000600000020000",
      INIT_00 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_02 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_03 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_04 => X"000000000000008833EE1111111111111111111111111111110FEE534A4A4A4A",
      INIT_05 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_06 => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_07 => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_08 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_09 => X"CC00000000000000000000000000337722111100BB22CC334499225599000099",
      INIT_0A => X"441133009922CC334499005566EE3300997700000000000000000000000000CC",
      INIT_0B => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_0C => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_0D => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_0E => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_0F => X"CBCBCB0F99EE11111111111111111111111111111111EE338800000000000000",
      INIT_10 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_11 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_12 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_14 => X"11111111111111111111111111EE11DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"111111111111111111111111111111111111BBEEEE1111111111111111111111",
      INIT_16 => X"1111111111111111111111111111111111111111EEBB11EE1111111111111111",
      INIT_17 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_18 => X"00000000000000CC33EE11111111111111111111111111111111EE534A4A4A4A",
      INIT_19 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_1A => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_1B => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_1C => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_1D => X"CC00000000000000000000000000337722111100BB22CC334499225599000099",
      INIT_1E => X"441133009922CC334499005566EE3300997700000000000000000000000000CC",
      INIT_1F => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_20 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_21 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_22 => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_23 => X"CBCBCB0F99EE11111111111111111111111111111111EE33CC00000000000000",
      INIT_24 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_25 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_26 => X"1111111111111111111111EE11BB111111111111111111111111111111111111",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD11EE11111111111111111111111111",
      INIT_28 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE11BBEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_2A => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEBB11EEEEEEEEEEEEEEEEEE",
      INIT_2B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B711EEEEEEEEEEEE",
      INIT_2C => X"00000000000000EE11EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE534A4A4A4A",
      INIT_2D => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_2E => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_2F => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_30 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_31 => X"CC00000000000000000000000000337722111100BB22CC334499225599000099",
      INIT_32 => X"441133009922CC334499005566EE3300997700000000000000000000000000CC",
      INIT_33 => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_34 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_35 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_36 => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_37 => X"CBCBCB0F77EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE11EE00000000000000",
      INIT_38 => X"EEEEEEEEEEEE1111ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_39 => X"EEEEEEEEEEEEEEEEEE11BBEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_3A => X"EEEEEEEEEEEEEEEEEEEEEEEE11BBEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_3C => X"111111111111111111111111111111DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"111111111111111111111111111111111111BB11111111111111111111111111",
      INIT_3E => X"111111111111111111111111111111111111111111BB33111111111111111111",
      INIT_3F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B733111111111111",
      INIT_40 => X"000000000000003311111111111111111111111111111111111111754A4A4A4A",
      INIT_41 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_42 => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_43 => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_44 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_45 => X"EE00220022000022002200002222557722111100BB22CC334499225599000099",
      INIT_46 => X"441133009922CC334499005566EE3300779922002200220022000022002200EE",
      INIT_47 => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_48 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_49 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_4A => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_4B => X"CBCBCB0F99EE1111111111111111111111111111111111113300000000000000",
      INIT_4C => X"1111111111113311ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_4D => X"11111111111111111133BB111111111111111111111111111111111111111111",
      INIT_4E => X"11111111111111111111111111BB111111111111111111111111111111111111",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD111111111111111111111111111111",
      INIT_50 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDD33AAAAAAAAAAAAAAAAAAAAAAAAAAAAAACC",
      INIT_51 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_52 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFDDDDDDDDDDDDDDDDDDDD",
      INIT_53 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A28B7DDDDDDDDDDDDDD",
      INIT_54 => X"00000000000044BBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDB4A4A4A4A",
      INIT_55 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_56 => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_57 => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_58 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_59 => X"99DD99DD99BBBB99DD99BBDD99DD335522111100BB22CC334499225599000099",
      INIT_5A => X"441133009922CC334499005566EE3300775599DD77DD77DD99BBBB99DD99BBDD",
      INIT_5B => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_5C => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_5D => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_5E => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_5F => X"CBCBCB0FFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBB44000000000000",
      INIT_60 => X"DDDDDDDDDDDDDD31A9CBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_61 => X"DDDDDDDDDDDDDDDDDDDDFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_62 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_63 => X"CCAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA33DDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_64 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEE338800000000000000000000000000000000",
      INIT_65 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEBBEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_66 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE99EEEEEEEEEEEEEEEEEEEE",
      INIT_67 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B711EEEEEEEEEEEE",
      INIT_68 => X"0000000000008833EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECE534A4A4A4A",
      INIT_69 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_6A => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_6B => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_6C => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_6D => X"2299005566CC33009922AA552277005544111100BB22CC334499225599000099",
      INIT_6E => X"441133009922CC334499005566EE33009922AA552277005544EE11009922AA11",
      INIT_6F => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_70 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_71 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_72 => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_73 => X"CBCBCB0F77CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE3388000000000000",
      INIT_74 => X"EEEEEEEEEEEE1111ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_75 => X"EEEEEEEEEEEEEEEEEE1199CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_76 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEBBEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_77 => X"000000000000000000000000000000008833EEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_78 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEE33AA00000000000000000000000000000000",
      INIT_79 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE11BBEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_7A => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEBB11EEEEEEEEEEEEEEEEEE",
      INIT_7B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EEEEEEEEEEEE",
      INIT_7C => X"000000000000EE11EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE534A4A4A4A",
      INIT_7D => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_7E => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_7F => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(45),
      ENBWREN => enb_array(45),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(45)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(45)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized62\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized62\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized62\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized62\ is
  signal ena_array : STD_LOGIC_VECTOR ( 46 to 46 );
  signal enb_array : STD_LOGIC_VECTOR ( 46 to 46 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"1A00008000000000000020008020000000400001695295295295695998891199",
      INITP_01 => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000004000000C00000060000003000000",
      INITP_02 => X"00400001695295295295695998891199911998F80F00F00F80F00000037FFFDF",
      INITP_03 => X"00005FFFFFEDFFFFFF6FFFFFFB0000001BFFFEC0000000000000200080200000",
      INITP_04 => X"911998F80F00F00F80F0000002FFFFDFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_05 => X"1BFFFF4000000000000020008020000000400001695295295295695998891199",
      INITP_06 => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_07 => X"00400001695295295295695998891199911998F80F00F00F80F0000002FFFFDF",
      INITP_08 => X"00005FFFFFEDFFFFFF6FFFFFFB0000001BFFFF40000000000000200080200000",
      INITP_09 => X"911998F80F00F00F80F0000002FFFFDFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0A => X"1BFFFF4000000000000020008020000000400001695295295295695998891199",
      INITP_0B => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_0C => X"00400001695295295295695998891199911998F80F00F00F80F0000007FFFFDF",
      INITP_0D => X"00005FFFFFEDFFFFFF6FFFFFFB0000001BFFFFE0000000000000200080200000",
      INITP_0E => X"911998F80F00F00F80F0000005FFFFDFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0F => X"1BFFFFA000000000000020008020000000400001695295295295695998891199",
      INIT_00 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_01 => X"4499005566EE55009944AA552299227744111100BB22CC334499225599000099",
      INIT_02 => X"441133009922CC334499005566EE33009944AA552299225544EE33009944CC33",
      INIT_03 => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_04 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_05 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_06 => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_07 => X"CBCBCB0F99EE11EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE11CC000000000000",
      INIT_08 => X"EEEEEEEEEEEE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_09 => X"EEEEEEEEEEEEEEEEEE11BBEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_0A => X"EEEEEEEEEEEEEEEEEEEEEEEE11BBEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_0B => X"00000000000000000000000000000000AA33EEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_0C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_0D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_0E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_0F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_10 => X"0000000000003311EE111111111111111111111111111111110FEE534A4A4A4A",
      INIT_11 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_12 => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_13 => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_14 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_15 => X"4499005588EE55009944AA552299227744111100BB22CC334499225599000099",
      INIT_16 => X"441133009922CC334499005566EE33009944AA552299225544EE33009944CC33",
      INIT_17 => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_18 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_19 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_1A => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_1B => X"CBCBCB0F99EE1111111111111111111111111111111111EE1111000000000000",
      INIT_1C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_1D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_1E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_1F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_20 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_21 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_22 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_23 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_24 => X"00000000002233EE11111111111111111111111111111111110FEE534A4A4A4A",
      INIT_25 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_26 => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_27 => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_28 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_29 => X"4499005588EE55009944AA552299227744111100BB22CC334499225599000099",
      INIT_2A => X"441133009922CC334499005566EE33009944AA552299225544EE33009944CC33",
      INIT_2B => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_2C => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_2D => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_2E => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_2F => X"CBCBCB0F99EE111111111111111111111111111111111111EE33220000000000",
      INIT_30 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_31 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_32 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_33 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_34 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_35 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_36 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_37 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_38 => X"00000000008833EE11111111111111111111111111111111110FEE534A4A4A4A",
      INIT_39 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_3A => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_3B => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_3C => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_3D => X"4499005588EE55009944AA552299227744111100BB22CC334499225599000099",
      INIT_3E => X"441133009922CC334499005566EE33009944AA552299225544EE33009944CC33",
      INIT_3F => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_40 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_41 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_42 => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_43 => X"CBCBCB0F99EE111111111111111111111111111111111111EE33880000000000",
      INIT_44 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_45 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_46 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_47 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_48 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_49 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_4A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_4B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_4C => X"0000000000CC33EE11111111111111111111111111111111110FEE534A4A4A4A",
      INIT_4D => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_4E => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_4F => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_50 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_51 => X"4499005588EE55009944AA552299227744111100BB22CC334499225599000099",
      INIT_52 => X"441133009922CC334499005566EE33009944AA552299225544EE33009944CC33",
      INIT_53 => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_54 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_55 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_56 => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_57 => X"CBCBCB0F99EE111111111111111111111111111111111111EE33CC0000000000",
      INIT_58 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_59 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_5A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_5B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_5C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_5D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_5E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_5F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_60 => X"000000000011111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_61 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_62 => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_63 => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_64 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_65 => X"4499005588EE55009944AA552299227744111100BB22CC334499225599000099",
      INIT_66 => X"441133009922CC334499005566EE33009944AA552299225544EE33009944CC33",
      INIT_67 => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_68 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_69 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_6A => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_6B => X"CBCBCB0F99EE1111111111111111111111111111111111111111110000000000",
      INIT_6C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_6D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_6E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_6F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_70 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_71 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_72 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_73 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_74 => X"000000002233EE1111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_75 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_76 => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_77 => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_78 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_79 => X"4499005588EE55009944AA552299227744111100BB22CC334499225599000099",
      INIT_7A => X"441133009922CC334499005566EE33009944AA552299225544EE33009944CC33",
      INIT_7B => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_7C => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_7D => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_7E => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_7F => X"CBCBCB0F99EE11111111111111111111111111111111111111EE332200000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(46),
      ENBWREN => enb_array(46),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(46)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(46)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized63\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized63\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized63\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized63\ is
  signal ena_array : STD_LOGIC_VECTOR ( 47 to 47 );
  signal enb_array : STD_LOGIC_VECTOR ( 47 to 47 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_01 => X"00400001695295295295695998891199911998F80F00F00F80F0000005FFFFDF",
      INITP_02 => X"00005FFFFFEDFFFFFF6FFFFFFB0000001BFFFFA0000000000000200080200000",
      INITP_03 => X"911998F80F00F00F80F0000005FFFFDFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_04 => X"1BFFFFA000000000000020008020000000400001695295295295695998891199",
      INITP_05 => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_06 => X"00400001695295295295695998891199911998F80F00F00F80F000000DFFFFDF",
      INITP_07 => X"00005FFFFFEDFFFFFF6FFFFFFB0000001BFFFFB0000000000000200080200000",
      INITP_08 => X"911998F80F00F00F80F000000BFFFFDFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_09 => X"1BFFFFD000000000000020008020000000400001695295295295695998891199",
      INITP_0A => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_0B => X"00400001695295295295695998891199911998F80F00F00F80F000000BFFFFDF",
      INITP_0C => X"00005FFFFFEDFFFFFF6FFFFFFB0000001BFFFFD0000000000000200080200000",
      INITP_0D => X"911998F80F00F00F80F000000BFFFFDFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0E => X"1BFFFFD000000000000020008020000000400001695295295295695998891199",
      INITP_0F => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INIT_00 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_01 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_02 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_03 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_04 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_05 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_06 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_07 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_08 => X"000000006633EE1111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_09 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_0A => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_0B => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_0C => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_0D => X"4499005588EE55009944AA552299227744111100BB22CC334499225599000099",
      INIT_0E => X"441133009922CC334499005566EE33009944AA552299225544EE33009944CC33",
      INIT_0F => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_10 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_11 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_12 => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_13 => X"CBCBCB0F99EE11111111111111111111111111111111111111EE336600000000",
      INIT_14 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_15 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_16 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_17 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_18 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_19 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_1A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_1B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_1C => X"00000000CC33EE1111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_1D => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_1E => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_1F => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_20 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_21 => X"4499005588EE55009944AA552299227744111100BB22CC334499225599000099",
      INIT_22 => X"441133009922CC334499005566EE33009944AA552299225544EE33009944CC33",
      INIT_23 => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_24 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_25 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_26 => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_27 => X"CBCBCB0F99EE11111111111111111111111111111111111111EE33AA00000000",
      INIT_28 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_29 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_2A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_2B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_2C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_2D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_2E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_2F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_30 => X"000000001111EE1111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_31 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_32 => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_33 => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_34 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_35 => X"4499005588EE55009944AA552299227744111100BB22CC334499225599000099",
      INIT_36 => X"441133009922CC334499005566EE33009944AA552299225544EE33009944CC33",
      INIT_37 => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_38 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_39 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_3A => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_3B => X"CBCBCB0F99EE11111111111111111111111111111111111111EE111100000000",
      INIT_3C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_3D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_3E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_3F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_40 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_41 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_42 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_43 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_44 => X"0000002233EE111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_45 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_46 => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_47 => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_48 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_49 => X"4499005588EE55009944AA552299227744111100BB22CC334499225599000099",
      INIT_4A => X"441133009922CC334499005566EE33009944AA552299225544EE33009944CC33",
      INIT_4B => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_4C => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_4D => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_4E => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_4F => X"CBCBCB0F99EE1111111111111111111111111111111111111111EE3322000000",
      INIT_50 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_51 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_52 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_53 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_54 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_55 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_56 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_57 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_58 => X"000000AA33EE111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_59 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_5A => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_5B => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_5C => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_5D => X"4499005588EE55009944AA552299227744111100BB22CC334499225599000099",
      INIT_5E => X"441133009922CC334499005566EE33009944AA552299225544EE33009944CC33",
      INIT_5F => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_60 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_61 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_62 => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_63 => X"CBCBCB0F99EE1111111111111111111111111111111111111111EE3388000000",
      INIT_64 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_65 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_66 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_67 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_68 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_69 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_6A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_6B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_6C => X"000000EE11EE111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_6D => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_6E => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_6F => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_70 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_71 => X"4499005588EE55009944AA552299227744111100BB22CC334499225599000099",
      INIT_72 => X"441133009922CC334499005566EE33009944AA552299225544EE33009944CC33",
      INIT_73 => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_74 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_75 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_76 => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_77 => X"CBCBCB0F99EE1111111111111111111111111111111111111111EE11EE000000",
      INIT_78 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_79 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_7A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_7B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_7C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_7D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_7E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_7F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(47),
      ENBWREN => enb_array(47),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(47)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(47)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized64\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized64\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized64\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized64\ is
  signal ena_array : STD_LOGIC_VECTOR ( 48 to 48 );
  signal enb_array : STD_LOGIC_VECTOR ( 48 to 48 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00400001695295295295695998891199911998F80F00F00F80F000001FFFFFDF",
      INITP_01 => X"00005FFFFFEDFFFFFF6FFFFFFB0000001BFFFFF8000000000000200080200000",
      INITP_02 => X"911998F80F00F00F80F0000017FFFFDFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_03 => X"1BFFFFE800000000000020008020000000400001695295295295695998891199",
      INITP_04 => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_05 => X"00400001695295295295695998891199911998F80F00F00F80F0000017FFFFDF",
      INITP_06 => X"00005FFFFFEDFFFFFF6FFFFFFB0000001BFFFFE8000000000000200080200000",
      INITP_07 => X"911998F80F00F00F80F0000037FFFFDFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_08 => X"1BFFFFEC00000000000020008020000000400001695295295295695998891199",
      INITP_09 => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_0A => X"00400001695295295295695998891199911998F80F00F00F80F000002FFFFFDF",
      INITP_0B => X"00005FFFFFEDFFFFFF6FFFFFFB0000001BFFFFF4000000000000200080200000",
      INITP_0C => X"911998F80F00F00F80F000002FFFFFDFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0D => X"1BFFFFF400000000000020008020000000400001695295295295695998891199",
      INITP_0E => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_0F => X"00400001695295295295695998891199911998F80F00F00F80F000007FFFFFDF",
      INIT_00 => X"000022331111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_01 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_02 => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_03 => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_04 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_05 => X"4499005588EE55009944AA552299227744111100BB22CC334499225599000099",
      INIT_06 => X"441133009922CC334499005566EE33009944AA552299225544EE33009944CC33",
      INIT_07 => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_08 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_09 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_0A => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_0B => X"CBCBCB0F99EE1111111111111111111111111111111111111111111133220000",
      INIT_0C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_0D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_0E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_0F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_10 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_11 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_12 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_13 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_14 => X"00006633EE11111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_15 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_16 => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_17 => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_18 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_19 => X"4499005588EE55009944AA552299227744111100BB22CC334499225599000099",
      INIT_1A => X"441133009922CC334499005566EE33009944AA552299225544EE33009944CC33",
      INIT_1B => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_1C => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_1D => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_1E => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_1F => X"CBCBCB0F99EE111111111111111111111111111111111111111111EE33660000",
      INIT_20 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_21 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_22 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_23 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_24 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_25 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_26 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_27 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_28 => X"0000AA33EE11111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_29 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_2A => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_2B => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_2C => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_2D => X"4499005588EE55009944AA552299227744111100BB22CC334499225599000099",
      INIT_2E => X"441133009922CC334499005566EE33009944AA552299225544EE33009944CC33",
      INIT_2F => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_30 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_31 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_32 => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_33 => X"CBCBCB0F99EE111111111111111111111111111111111111111111EE33AA0000",
      INIT_34 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_35 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_36 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_37 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_38 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_39 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_3A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_3B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_3C => X"00001111EE11111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_3D => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_3E => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_3F => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_40 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_41 => X"4499005588EE55009944AA552299227744111100BB22CC334499225599000099",
      INIT_42 => X"441133009922CC334499005566EE33009944AA552299225544EE33009944CC33",
      INIT_43 => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_44 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_45 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_46 => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_47 => X"CBCBCB0F99EE111111111111111111111111111111111111111111EE11110000",
      INIT_48 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_49 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_4A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_4B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_4C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_4D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_4E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_4F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_50 => X"002233EE1111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_51 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_52 => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_53 => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_54 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_55 => X"4499005588EE55009944AA552299227744111100BB22CC334499225599000099",
      INIT_56 => X"441133009922CC334499005566EE33009944AA552299225544EE33009944CC33",
      INIT_57 => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_58 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_59 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_5A => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_5B => X"CBCBCB0F99EE11111111111111111111111111111111111111111111EE332200",
      INIT_5C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_5D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_5E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_5F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_60 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_61 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_62 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_63 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_64 => X"00AA33EE1111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_65 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_66 => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_67 => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_68 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_69 => X"4499005588EE55009944AA552299227744111100BB22CC334499225599000099",
      INIT_6A => X"441133009922CC334499005566EE33009944AA552299225544EE33009944CC33",
      INIT_6B => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_6C => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_6D => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_6E => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_6F => X"CBCBCB0F99EE11111111111111111111111111111111111111111111EE33AA00",
      INIT_70 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_71 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_72 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_73 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_74 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_75 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_76 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_77 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_78 => X"001111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_79 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_7A => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_7B => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_7C => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_7D => X"4499005588EE55009944AA552299227744111100BB22CC334499225599000099",
      INIT_7E => X"441133009922CC334499005566EE33009944AA552299225544EE33009944CC33",
      INIT_7F => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(48),
      ENBWREN => enb_array(48),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(48)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(48)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized65\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized65\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized65\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized65\ is
  signal ena_array : STD_LOGIC_VECTOR ( 49 to 49 );
  signal enb_array : STD_LOGIC_VECTOR ( 49 to 49 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00005FFFFFEDFFFFFF6FFFFFFB0000001BFFFFFC000000000000200080200000",
      INITP_01 => X"911998F80F00F00F80F000005FFFFFDFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_02 => X"1BFFFFFA00000000000020008020000000400001695295295295695998891199",
      INITP_03 => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_04 => X"00400001695295295295695998891199911998F80F00F00F80F000005FFFFFDF",
      INITP_05 => X"00005FFFFFEDFFFFFF6FFFFFFB0000001BFFFFFA000000000000200080200000",
      INITP_06 => X"911998F80F00F00F80F00000DFFFFFDFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_07 => X"1BFFFFFA00000000000020008020000000400001695295295295695998891199",
      INITP_08 => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_09 => X"00400001695295295295695998891199911998F80F00F00F80F00000BFFFFFDF",
      INITP_0A => X"00005FFFFFEDFFFFFF6FFFFFFB0000001BFFFFFD000000000000200080200000",
      INITP_0B => X"911998F80F00F00F80F00000BFFFFFDFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0C => X"1BFFFFFD00000000000020008020000000400001695295295295695998891199",
      INITP_0D => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_0E => X"00400001695295295295695998891199911998F80F00F00F80F00000BFFFFFDF",
      INITP_0F => X"00005FFFFFEDFFFFFF6FFFFFFB0000001BFFFFFD000000000000200080200000",
      INIT_00 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_01 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_02 => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_03 => X"CBCBCB0F99EE111111111111111111111111111111111111111111111111EE00",
      INIT_04 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_05 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_06 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_07 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_08 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_09 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_0A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_0B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_0C => X"4433EE111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_0D => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_0E => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_0F => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_10 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_11 => X"4499005588EE55009944AA552299227744111100BB22CC334499225599000099",
      INIT_12 => X"441133009922CC334499005566EE33009944AA552299225544EE33009944CC33",
      INIT_13 => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_14 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_15 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_16 => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_17 => X"CBCBCB0F99EE1111111111111111111111111111111111111111111111EE3344",
      INIT_18 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_19 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_1A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_1B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_1C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_1D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_1E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_1F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_20 => X"8833EE111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_21 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_22 => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_23 => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_24 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_25 => X"4499005588EE55009944AA552299227744111100BB22CC334499225599000099",
      INIT_26 => X"441133009922CC334499005566EE33009944AA552299225544EE33009944CC33",
      INIT_27 => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_28 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_29 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_2A => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_2B => X"CBCBCB0F99EE1111111111111111111111111111111111111111111111EE3388",
      INIT_2C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_2D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_2E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_2F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_30 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_31 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_32 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_33 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_34 => X"1111EE111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_35 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000000",
      INIT_36 => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_37 => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_38 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_39 => X"4499005588EE55009944AA552299227744111100BB22CC334499225599000099",
      INIT_3A => X"441133009922CC334499005566EE33009944AA552299225544EE33009944CC33",
      INIT_3B => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_3C => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_3D => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_3E => X"00000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_3F => X"CBCBCB0F99EE1111111111111111111111111111111111111111111111EE11EE",
      INIT_40 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_41 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_42 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_43 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_44 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_45 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_46 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_47 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_48 => X"33EE11111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_49 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000000022",
      INIT_4A => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_4B => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_4C => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_4D => X"4499005588EE55009944AA552299227744111100BB22CC334499225599000099",
      INIT_4E => X"441133009922CC334499005566EE33009944AA552299225544EE33009944CC33",
      INIT_4F => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_50 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_51 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_52 => X"22000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_53 => X"CBCBCB0F99EE111111111111111111111111111111111111111111111111EE33",
      INIT_54 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_55 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_56 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_57 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_58 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_59 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_5A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_5B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_5C => X"33EE11111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_5D => X"11880000000066EE55DDDD33AA220000000000000000000000000000000000AA",
      INIT_5E => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_5F => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_60 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_61 => X"4499005588EE55009944AA552299227744111100BB22CC334499225599000099",
      INIT_62 => X"441133009922CC334499005566EE33009944AA552299225544EE33009944CC33",
      INIT_63 => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_64 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_65 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_66 => X"88000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_67 => X"CBCBCB0F99EE111111111111111111111111111111111111111111111111EE33",
      INIT_68 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_69 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_6A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_6B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_6C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_6D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_6E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_6F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_70 => X"11EE11111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_71 => X"11880000000066EE55DDDD33AA220000000000000000000000000000000000EE",
      INIT_72 => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_73 => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_74 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_75 => X"4499005588EE55009944AA552299227744111100BB22CC334499225599000099",
      INIT_76 => X"441133009922CC334499005566EE33009944AA552299225544EE33009944CC33",
      INIT_77 => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_78 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_79 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_7A => X"EE000000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_7B => X"CBCBCB0F99EE111111111111111111111111111111111111111111111111EE11",
      INIT_7C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_7D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_7E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_7F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(49),
      ENBWREN => enb_array(49),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(49)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(49)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized66\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized66\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized66\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized66\ is
  signal ena_array : STD_LOGIC_VECTOR ( 50 to 50 );
  signal enb_array : STD_LOGIC_VECTOR ( 50 to 50 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"911998F80F00F00F80F000017FFFFFDFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_01 => X"1BFFFFFE80000000000020008020000000400001695295295295695998891199",
      INITP_02 => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_03 => X"00400001695295295295695998891199911998F80F00F00F80F000017FFFFFDF",
      INITP_04 => X"00005FFFFFEDFFFFFF6FFFFFFB0000001BFFFFFE800000000000200080200000",
      INITP_05 => X"911998F80F00F00F80F000037FFFFFDFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_06 => X"1BFFFFFEC0000000000020008020000000400001695295295295695998891199",
      INITP_07 => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_08 => X"00400001695295295295695998891199911998F80F00F00F80F000037FFFFFDF",
      INITP_09 => X"00005FFFFFEDFFFFFF6FFFFFFB0000001BFFFFFEC00000000000200080200000",
      INITP_0A => X"911998F80F00F00F80F000037FFFFFDFFFFFFFDFFFFFF7FFFFFFFFFFFFFA0000",
      INITP_0B => X"1BFFFFFEC0000000000020008020000000400001695295295295695998891199",
      INITP_0C => X"FFFFFF8000000400000020000002000000005FFFFFFFFFFFFFEFFFFFFB000000",
      INITP_0D => X"00400001695295295295695998891199911998F80F00F00F80F000030000001F",
      INITP_0E => X"0000400000040000002000000300000018000000C00000000000200080200000",
      INITP_0F => X"911998F80F00F00F80F00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000",
      INIT_00 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_01 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_02 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_03 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_04 => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_05 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000002233",
      INIT_06 => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_07 => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_08 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_09 => X"4499005588EE55009944AA552299227744111100BB22CC334499225599000099",
      INIT_0A => X"441133009922CC334499005566EE33009944AA552299225544EE33009944CC33",
      INIT_0B => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_0C => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_0D => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_0E => X"33220000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_0F => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_10 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_11 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_12 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_13 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_14 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_15 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_16 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_17 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_18 => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_19 => X"11880000000066EE55DDDD33AA2200000000000000000000000000000000AA55",
      INIT_1A => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_1B => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_1C => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_1D => X"4499005588EE55009944AA552299227744111100BB22CC334499225599000099",
      INIT_1E => X"441133009922CC334499005566EE33009944AA552299225544EE33009944CC33",
      INIT_1F => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_20 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_21 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_22 => X"77AA0000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_23 => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_24 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_25 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_26 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_27 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_28 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_29 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_2A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_2B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_2C => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_2D => X"11880000000066EE55DDDD33AA22000000000000000000000000000000007755",
      INIT_2E => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_2F => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_30 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_31 => X"4499005588EE55009944AA552299227744111100BB22CC334499225599000099",
      INIT_32 => X"441133009922CC334499005566EE33009944AA552299225544EE33009944CC33",
      INIT_33 => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_34 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_35 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_36 => X"55770000000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_37 => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_38 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_39 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_3A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_3B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_3C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_3D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_3E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_3F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_40 => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_41 => X"11880000000066EE55DDDD33AA2200000000000000000000000000000044BB55",
      INIT_42 => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_43 => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_44 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_45 => X"4499005588EE55009944AA552299227744111100BB22CC334499225599000099",
      INIT_46 => X"441133009922CC334499005566EE33009944AA552299225544EE33009944CC33",
      INIT_47 => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_48 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_49 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_4A => X"55BB2200000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_4B => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_4C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_4D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_4E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_4F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_50 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_51 => X"111111111111111111111111111111111111BB11111111111111111111111111",
      INIT_52 => X"1111111111111111111111111111111111111111EEBB11111111111111111111",
      INIT_53 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_54 => X"EE11111111111111111111111111111111111111111111111111F0554A4A4A4A",
      INIT_55 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000CC9955",
      INIT_56 => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_57 => X"770044DDEE0088DDEE0044BB3300007799000077770000881199FF9911880000",
      INIT_58 => X"77000055BB2200EEDD8800CCDD4422DDCC0088DDEE0066DD1100227777000077",
      INIT_59 => X"4499005588EE55009944AA552299227744111100BB22CC334499225599000099",
      INIT_5A => X"441133009922CC334499005566EE33009944AA552299225544EE33009944CC33",
      INIT_5B => X"CCEE88EECCCCCCAA8811CCCCCCAACCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_5C => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_5D => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_5E => X"5599AA00000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_5F => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_60 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_61 => X"11111111111111111111BBEE1111111111111111111111111111111111111111",
      INIT_62 => X"11111111111111111111111111BB111111111111111111111111111111111111",
      INIT_63 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_64 => X"EEEEEEEEEEEEEEEEEEEEEEEEEECC11AA00000000000000000000000000000000",
      INIT_65 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEBBEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_66 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC99EEEEEEEEEEEEEEEEEEEE",
      INIT_67 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B7F1CCEEEEEEEEEE",
      INIT_68 => X"CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC534A4A4A4A",
      INIT_69 => X"11880000000066EE55DDDD33AA22000000000000000000000000000000EE7733",
      INIT_6A => X"000066EE55DDDD55EE660000000066EE55DDDD55EE660000000044CC33BBFF99",
      INIT_6B => X"770044DDEE0088DDEE0044DD3300007799000077770000881199FF9911880000",
      INIT_6C => X"77000055BB2200EEFF8800CCDD4422DDCC0088DDEE0066DD1100227799000077",
      INIT_6D => X"4499005588EE55009944AA552299227744111100BB22EE334499225599000099",
      INIT_6E => X"44113300BB22CC334499005566EE33009944AA552299225544EE33009944CC33",
      INIT_6F => X"CCEE88EECCCCCCAA8811CCCCCCCCCCCCAAEECCCCEE88EECCCCCCEE88EECC6655",
      INIT_70 => X"11AAEE88EECC88EEAACC1188CCEEAACCAAAAEEEE66EEAACCEEAAAAEEAACCCCAA",
      INIT_71 => X"AA88AAEEEEEEAAAAAAAAEEEECCAAAA88AACC11EEAAAA88AAEEEEEEAAAA88AACC",
      INIT_72 => X"5577EE00000000000000000000000066CCAAAA88CCCCCCCCAAAA88AAEECCCCAA",
      INIT_73 => X"CBCBCB0F77CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC",
      INIT_74 => X"EEEEEEEEEECC1011CBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_75 => X"EEEEEEEEEEEEEEEECCEE99CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_76 => X"EEEEEEEEEEEEEEEEEEEEEECCEEBBEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_77 => X"00000000000000000000000000000000AA11CCEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_78 => X"5555555555555555555555555533778800000000000000000000000000000000",
      INIT_79 => X"555555555555555555555555555555555555DD55555555555555555555555555",
      INIT_7A => X"555555555555555555555555555555555555555533BB55555555555555555555",
      INIT_7B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B757335555555555",
      INIT_7C => X"335555555555555555555555555555555555555555555555555535774A4A4A4A",
      INIT_7D => X"11880000000066EE77FFFF55CC44000000000000000000000000000088779977",
      INIT_7E => X"000066EE77FFFF77EE660000000066EE77FFFF77EE660000000044CC55DDFFBB",
      INIT_7F => X"770044DDEE0088FFEE0044DD33000077BB0000999900008811BBFFBB11880000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(50),
      ENBWREN => enb_array(50),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(50)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(50)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized67\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized67\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized67\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized67\ is
  signal ena_array : STD_LOGIC_VECTOR ( 51 to 51 );
  signal enb_array : STD_LOGIC_VECTOR ( 51 to 51 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"1FFFFFFFE0000000000000000000000000000001295295295295695998891199",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFF000000",
      INITP_02 => X"FFFFFFFF6B5EB56B000000000000000000000000000000000000000FFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"00000000000000000000000B0000001FFFFFFF8000000400000020000001FFFF",
      INITP_05 => X"18000000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INITP_06 => X"FFFFFFDFFFFFF7FFFFFFFFFFFFFFFFFFFFFF8000000400000020000003000000",
      INITP_07 => X"FFFFFFFFFFFFFFFF000000000000000000000000000000000000000B7FFFFFDF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFEFFFFFFF0000001BFFFFFEDFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"00000000000000000000001B7FFFFFDFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_0A => X"1BFFFFFECFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INITP_0B => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_0C => X"FFFFFFFFFFFFFFFF00000000000000000000000000000000000000137FFFFFDF",
      INITP_0D => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000001BFFFFFECFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"0000000000000000000000337FFFFFDFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_0F => X"1BFFFFFED7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INIT_00 => X"99000055BB2200EEFF8800CCFF4422DDCC0088FFEE0044DD1100229999000099",
      INIT_01 => X"4499005566EE55009944AA552299227722111100BB22CC332299005599000099",
      INIT_02 => X"44EE11009922CC332299005566CC33009944AA552299005544EE33009922CC33",
      INIT_03 => X"AAEE66EEAAAACCAA88EECCCCCCAACCCC88CCAAAAEE88CCCCCCAACC66CCCC4455",
      INIT_04 => X"EE88CC66CCAA66CCAAAAEE66AACC88AAAA88EECC66EEAAAACCAA88CC88AAAAAA",
      INIT_05 => X"886688CCCCCC88888888CCCCCC88886688CCEECC88888888CCCCCCAA888888AA",
      INIT_06 => X"99997766000000000000000000000044AA668866AAAAAAAA88886688CCAAAA88",
      INIT_07 => X"CBCBAB0FBB335555555555555555555555555555555555555555555555555533",
      INIT_08 => X"5555555555337731A9CBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_09 => X"55555555555555555555BB335555555555555555555555555555555555555555",
      INIT_0A => X"55555555555555555555553355DD555555555555555555555555555555555555",
      INIT_0B => X"0000000000000000000000000000000088773355555555555555555555555555",
      INIT_0C => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB99999999999999999999999999999977",
      INIT_0D => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBFF99BBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_0E => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB99FFBBBBBBBBBBBBBBBBBBBB",
      INIT_0F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A28B9BBB9BBBBBBBBBB",
      INIT_10 => X"99BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB94A4A4A4A",
      INIT_11 => X"2200000000000022444444222200000000000000000000000000000033BBDDBB",
      INIT_12 => X"4444666688AAAA88666644444444666688AAAA44220000000000002222444444",
      INIT_13 => X"884444AA664466AA664444AA8844448888444488884444668888AA8866664444",
      INIT_14 => X"EE8888EEEEAA88CCEEAA88CCEEAAAAEECC88AAEECC88AAEECC88448888444488",
      INIT_15 => X"AAEE88EEAACCCC88EEAACCEE88EE88EEAACCCC88EEAACCCCAAEE88EEEE88AAEE",
      INIT_16 => X"EE3333EE55EE1133EE55EE33111133EE55EE1133EE33EE33EE1133EE55EE1133",
      INIT_17 => X"7777557777551111113311111111111111111111111111111111111111111133",
      INIT_18 => X"7755775577775577777777557777557777557777557755777755557755777755",
      INIT_19 => X"BBBBBBBBDDBBBBBBBBBBDDDD9955555555777777555555557777775555555577",
      INIT_1A => X"DDDD99BB9999999999999999999999BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_1B => X"CBCBAB0FDD99BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB99",
      INIT_1C => X"BBBBBBBBBBBBBB31A9CBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_1D => X"BBBBBBBBBBBBBBBBBBBBDD99BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_1E => X"BBBBBBBBBBBBBBBBBBBBBBBBBBFFBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_1F => X"77999999999999999999999999999999BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_20 => X"EEEEEEEEEEEEEEEEEEEEEEEEEECCEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE99EEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_22 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC99EEEEEEEEEEEEEEEEEEEE",
      INIT_23 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B7F1CCEEEEEEEEEE",
      INIT_24 => X"CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC534A4A4A4A",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000002233CC7733",
      INIT_26 => X"6666664444444444666666666666664444444400000000000000000000000000",
      INIT_27 => X"4466664444666644446666444466664444666644446666664444444444666666",
      INIT_28 => X"CCCCCCCCCCCCCCCCAACCCCCCCCCCCCCCCCCCCCAACCCCCCAACCCC664444666644",
      INIT_29 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_2A => X"5533335533553333553355333333335533553333553355333333335533553333",
      INIT_2B => X"BBBBBBBBBB993333333333333333333333333333333333333333333333333333",
      INIT_2C => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFDD99BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_2E => X"5577AA77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"CBCBCB0F77CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC",
      INIT_30 => X"EEEEEEEEEECC1011CBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_31 => X"EEEEEEEEEEEEEEEECCEE99CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_32 => X"EEEEEEEEEEEEEEEEEEEEEECCEE99EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEECCEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_34 => X"111111111111111111111111111111DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"111111111111111111111111111111111111BB11111111111111111111111111",
      INIT_36 => X"1111111111111111111111111111111111111111EEBB11111111111111111111",
      INIT_37 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_38 => X"EE11111111111111111111111111111111111111111111111111F0554A4A4A4A",
      INIT_39 => X"000000000000000000000000000000000000000000000000000000AA33EE7755",
      INIT_3A => X"6666666666666666666666666666666666666600000000000000000000000000",
      INIT_3B => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_3C => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666",
      INIT_3D => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_3E => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_3F => X"9999999999993333333333333333333333333333333333333333333333333333",
      INIT_40 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD99999999999999999999999999999999999999",
      INIT_42 => X"7777EE11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_44 => X"1111111111103331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_45 => X"11111111111111111111BBEE1111111111111111111111111111111111111111",
      INIT_46 => X"11111111111111111111111111BB111111111111111111111111111111111111",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD111111111111111111111111111111",
      INIT_48 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_4A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_4B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_4C => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000003311EE7755",
      INIT_4E => X"6666666666666666666666666666666666666600000000000000000000000000",
      INIT_4F => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_50 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666",
      INIT_51 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_52 => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_53 => X"9999999999993333333333333333333333333333333333333333333333333333",
      INIT_54 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD99999999999999999999999999999999999999",
      INIT_56 => X"5577EEEE99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_58 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_59 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_5A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_5C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_5E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_5F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_60 => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_61 => X"00000000000000000000000000000000000000000000000000006655EEEE7755",
      INIT_62 => X"6666666666666666666666666666666666666600000000000000000000000000",
      INIT_63 => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_64 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666",
      INIT_65 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_66 => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_67 => X"9999999999993333333333333333333333333333333333333333333333333333",
      INIT_68 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD99999999999999999999999999999999999999",
      INIT_6A => X"5577EEEE33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_6C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_6D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_6E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_70 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_72 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_73 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_74 => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_75 => X"00000000000000000000000000000000000000000000000000001111EEEE7755",
      INIT_76 => X"6666666666666666666666666666666666666600000000000000000000000000",
      INIT_77 => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_78 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666",
      INIT_79 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_7A => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_7B => X"9999999999993333333333333333333333333333333333333333333333333333",
      INIT_7C => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFDD99999999999999999999999999999999999999",
      INIT_7E => X"5577EE11EEBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(51),
      ENBWREN => enb_array(51),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(51)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(51)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized68\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized68\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized68\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized68\ is
  signal ena_array : STD_LOGIC_VECTOR ( 52 to 52 );
  signal enb_array : STD_LOGIC_VECTOR ( 52 to 52 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_01 => X"FFFFFFFFFFFFFFFF000000000000000000000000000000000000002B7FFFFFDF",
      INITP_02 => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000001BFFFFFED7FFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"00000000000000000000002B7FFFFFDFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_04 => X"1BFFFFFED3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INITP_05 => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_06 => X"FFFFFFFFFFFFFFFF000000000000000000000000000000000000005B7FFFFFDF",
      INITP_07 => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000001BFFFFFEDBFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"00000000000000000000005B7FFFFFDFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_09 => X"1BFFFFFEDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INITP_0A => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_0B => X"FFFFFFFFFFFFFFFF00000000000000000000000000000000000000DB7FFFFFDF",
      INITP_0C => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000001BFFFFFEDDFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"0000000000000000000000BB7FFFFFDFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_0E => X"1BFFFFFEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INITP_0F => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INIT_00 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_01 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_02 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_04 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_06 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_07 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_08 => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_09 => X"000000000000000000000000000000000000000000000000004455EE11EE7755",
      INIT_0A => X"6666666666666666666666666666666666666600000000000000000000000000",
      INIT_0B => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_0C => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666",
      INIT_0D => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_0E => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_0F => X"9999999999993333333333333333333333333333333333333333333333333333",
      INIT_10 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD99999999999999999999999999999999999999",
      INIT_12 => X"5577EE11EE55FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_14 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_15 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_16 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_18 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_1A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_1B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_1C => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_1D => X"00000000000000000000000000000000000000000000000000CC33EE11EE7755",
      INIT_1E => X"6666666666666666666666666666666666666600000000000000000000000000",
      INIT_1F => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_20 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666",
      INIT_21 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_22 => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_23 => X"9999999999993333333333333333333333333333333333333333333333333333",
      INIT_24 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD99999999999999999999999999999999999999",
      INIT_26 => X"5577EE11EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_28 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_29 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_2A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_2C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_2E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_2F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_30 => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_31 => X"0000000000000000000000000000000000000000000000002233EE1111EE7755",
      INIT_32 => X"6666666666666666666666666666666666666600000000000000000000000000",
      INIT_33 => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_34 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666",
      INIT_35 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_36 => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_37 => X"9999999999993333333333333333333333333333333333333333333333333333",
      INIT_38 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD99999999999999999999999999999999999999",
      INIT_3A => X"5577EE1111EE77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_3C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_3D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_3E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_40 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_42 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_43 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_44 => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_45 => X"0000000000000000000000000000000000000000000000008833EE1111EE7755",
      INIT_46 => X"6666666666666666666666666666666666666600000000000000000000000000",
      INIT_47 => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_48 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666",
      INIT_49 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_4A => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_4B => X"9999999999993333333333333333333333333333333333333333333333333333",
      INIT_4C => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFDD99999999999999999999999999999999999999",
      INIT_4E => X"5577EE1111EE11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_50 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_51 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_52 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_54 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_56 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_57 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_58 => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_59 => X"0000000000000000000000000000000000000000000000003311EE1111EE7755",
      INIT_5A => X"6666666666666666666666666666666666666600000000000000000000000000",
      INIT_5B => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_5C => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666",
      INIT_5D => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_5E => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_5F => X"9999999999993333333333333333333333333333333333333333333333333333",
      INIT_60 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD99999999999999999999999999999999999999",
      INIT_62 => X"5577EE111111EE99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_64 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_65 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_66 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_68 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_6A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_6B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_6C => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_6D => X"00000000000000000000000000000000000000000000006655EE111111EE7755",
      INIT_6E => X"6666666666666666666666666666666666666600000000000000000000000000",
      INIT_6F => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_70 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666",
      INIT_71 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_72 => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_73 => X"9999999999993333333333333333333333333333333333333333333333333333",
      INIT_74 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD99999999999999999999999999999999999999",
      INIT_76 => X"5577EE111111EE33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_78 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_79 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_7A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_7C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_7E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_7F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(52),
      ENBWREN => enb_array(52),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(52)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(52)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized69\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized69\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized69\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized69\ is
  signal ena_array : STD_LOGIC_VECTOR ( 53 to 53 );
  signal enb_array : STD_LOGIC_VECTOR ( 53 to 53 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFF00000000000000000000000000000000000001BB7FFFFFDF",
      INITP_01 => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000001BFFFFFEDEFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"00000000000000000000017B7FFFFFDFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_03 => X"1BFFFFFEDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INITP_04 => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_05 => X"FFFFFFFFFFFFFFFF000000000000000000000000000000000000017B7FFFFFDF",
      INITP_06 => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000001BFFFFFEDF7FFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000002FB7FFFFFDFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_08 => X"1BFFFFFEDF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INITP_09 => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_0A => X"FFFFFFFFFFFFFFFF00000000000000000000000000000000000002FB7FFFFFDF",
      INITP_0B => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000001BFFFFFEDFBFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"0000000000000000000005FB7FFFFFDFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_0D => X"1BFFFFFEDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INITP_0E => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_0F => X"FFFFFFFFFFFFFFFF00000000000000000000000000000000000005FB7FFFFFDF",
      INIT_00 => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_01 => X"00000000000000000000000000000000000000000000001111EE111111EE7755",
      INIT_02 => X"6666666666666666666666666666666666666600000000000000000000000000",
      INIT_03 => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_04 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666",
      INIT_05 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_06 => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_07 => X"9999999999993333333333333333333333333333333333333333333333333333",
      INIT_08 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD99999999999999999999999999999999999999",
      INIT_0A => X"5577EE11111111EEBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_0C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_0D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_0E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_10 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_12 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_13 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_14 => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_15 => X"000000000000000000000000000000000000000000006655EE11111111EE7755",
      INIT_16 => X"6666666666666666666666666666666666666600000000000000000000000000",
      INIT_17 => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_18 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666",
      INIT_19 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_1A => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_1B => X"9999999999993333333333333333333333333333333333333333333333333333",
      INIT_1C => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFDD99999999999999999999999999999999999999",
      INIT_1E => X"5577EE11111111EE33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_20 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_21 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_22 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_24 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_26 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_27 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_28 => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_29 => X"00000000000000000000000000000000000000000000EE11EE11111111EE7755",
      INIT_2A => X"6666666666666666666666666666666666666600000000000000000000000000",
      INIT_2B => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_2C => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666",
      INIT_2D => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_2E => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_2F => X"9999999999993333333333333333333333333333333333333333333333333333",
      INIT_30 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD99999999999999999999999999999999999999",
      INIT_32 => X"5577EE1111111111EEBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_34 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_35 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_36 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_38 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_3A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_3B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_3C => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_3D => X"0000000000000000000000000000000000000000004455EE1111111111EE7755",
      INIT_3E => X"6666666666666666666666666666666666666600000000000000000000000000",
      INIT_3F => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_40 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666",
      INIT_41 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_42 => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_43 => X"9999999999993333333333333333333333333333333333333333333333333333",
      INIT_44 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD99999999999999999999999999999999999999",
      INIT_46 => X"5577EE1111111111EE33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_48 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_49 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_4A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_4C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_4E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_4F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_50 => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_51 => X"000000000000000000000000000000000000000000EE11EE1111111111EE7755",
      INIT_52 => X"6666666666666666666666666666666666666600000000000000000000000000",
      INIT_53 => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_54 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666",
      INIT_55 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_56 => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_57 => X"9999999999993333333333333333333333333333333333333333333333333333",
      INIT_58 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD99999999999999999999999999999999999999",
      INIT_5A => X"5577EE111111111111EEBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_5C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_5D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_5E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_60 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_62 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_63 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_64 => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_65 => X"00000000000000000000000000000000000000004455EE111111111111EE7755",
      INIT_66 => X"6666666666666666666666666666666666666600000000000000000000000000",
      INIT_67 => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_68 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666",
      INIT_69 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_6A => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_6B => X"9999999999993333333333333333333333333333333333333333333333333333",
      INIT_6C => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFDD99999999999999999999999999999999999999",
      INIT_6E => X"5577EE111111111111EE55FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_70 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_71 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_72 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_74 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_76 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_77 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_78 => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_79 => X"0000000000000000000000000000000000000000EE33EE111111111111EE7755",
      INIT_7A => X"6666666666666666666666666666666666666600000000000000000000000000",
      INIT_7B => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_7C => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666",
      INIT_7D => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_7E => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_7F => X"9999999999993333333333333333333333333333333333333333333333333333",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(53),
      ENBWREN => enb_array(53),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(53)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(53)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    ENA : out STD_LOGIC;
    ENB : out STD_LOGIC;
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \^ena\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
  ENA <= \^ena\;
  ENB <= \^enb\;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_01 => X"00FFFFFFFFFF0001800000000000005FFFFFFFFFFFFFD0000000000000280030",
      INIT_02 => X"FFFFE000001200000090000004000000140009FFFFFFFFFFFFE0000000000000",
      INIT_03 => X"FFFFFFFFFFFFD00000000000002800300000002000001900000098000007FFFF",
      INIT_04 => X"140009FFFFFFFFFFFFE000000000000000FFFFFFFFFF0001800000000000005F",
      INIT_05 => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_06 => X"00FFFFFFFFFF0001800000000000005FFFFFFFFFFFFFD0000000000000080030",
      INIT_07 => X"FFFFE000001200000090000004000000140009FFFFFFFFFFFFE0000000000000",
      INIT_08 => X"FFFFFFFFFFFFD00000000000002800300000002000001900000098000007FFFF",
      INIT_09 => X"14000DFFFFFFFFFFFFE000000000000000FFFFFFFFFF0001800000000000005F",
      INIT_0A => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_0B => X"00FFFFFFFFFF0001800000000000005FFFFFFFFFFFFFD0000000000000200030",
      INIT_0C => X"FFFFE00000120000009000000400000014000DFFFFFFFFFFFFE0000000000000",
      INIT_0D => X"FFFFFFFFFFFFD00000000000002000300000002000001900000098000007FFFF",
      INIT_0E => X"14000DFFFFFFFFFFFFE000000000000000FFFFFFFFFF0001800000000000005F",
      INIT_0F => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_10 => X"00FFFFFFFFFF0001800000000000005FFFFFFFFFFFFFD0000000000000000030",
      INIT_11 => X"FFFFE00000120000009000000400000014001DFFFFFFFFFFFFE0000000000000",
      INIT_12 => X"FFFFFFFFFFFFD00000000000001000300000002000001900000098000007FFFF",
      INIT_13 => X"140015FFFFFFFFFFFFE000000000000000FFFFFFFFFF0001800000000000005F",
      INIT_14 => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_15 => X"00FFFFFFFFFF0001800000000000005FFFFFFFFFFFFFD0000000000000100030",
      INIT_16 => X"FFFFE000001200000090000004000000140013FFFFFFFFFFFFE0000000000000",
      INIT_17 => X"FFFFFFFFFFFFD00000000000001000300000002000001900000098000007FFFF",
      INIT_18 => X"140013FFFFFFFFFFFFE000000000000000FFFFFFFFFF0001800000000000005F",
      INIT_19 => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_1A => X"00FFFFFFFFFF0001800000000000005FFFFFFFFFFFFFD0000000000000040030",
      INIT_1B => X"FFFFE000001200000090000004000000140013FFFFFFFFFFFFE0000000000000",
      INIT_1C => X"FFFFFFFFFFFFD00000000000000400300000002000001900000098000007FFFF",
      INIT_1D => X"140013FFFFFFFFFFFFE000000000000000FFFFFFFFFF0001800000000000005F",
      INIT_1E => X"0000002000001900000098000007FFFFFFFFE000001200000090000004000000",
      INIT_1F => X"00FFFFFFFFFF0001800000000000005FFFFFFFFFFFFFD0000000000000040030",
      INIT_20 => X"FFFFE000001200000090000004000000140013FFFFFFFFFFFFE0000000000000",
      INIT_21 => X"FFFFFFFFFFFFD00000000000001400300000002000001900000098000007FFFF",
      INIT_22 => X"14001BFFFFFFFFFFFFE000000000000000FFFFFFFFFF0001800000000000005F",
      INIT_23 => X"0000002000000900000018000005FFFFFFFFE000001200000090000004000000",
      INIT_24 => X"00FFFFFFFFFF0001800000000000005FFFFFFFFFFFFFD0000000000000140030",
      INIT_25 => X"FFFFA00000100000009000000400000014001BFFFFFFFFFFFFE0000000000000",
      INIT_26 => X"FFFFFFFFFFFFD000000000000017FFF00000003FFFFFF9FFFFFFDFFFFFFFFFFF",
      INIT_27 => X"1FFFFBFFFFFFFFFFFFE000000000000000FFFFFFFFFF0001800000000000005F",
      INIT_28 => X"0000002000000900000088000005FFFFFFFFFFFFFFF3FFFFFF9FFFFFFC000000",
      INIT_29 => X"0300000000000001800000000000004000000000000030000000000000000030",
      INIT_2A => X"FFFFA00000100000009000000400000014001000000000000010000000000000",
      INIT_2B => X"02C000001600400000000001001000000000004000000400000020000003FFFE",
      INIT_2C => X"1A0014016FFFFFEF7FE000100000008002801A00000100018002000000200040",
      INIT_2D => X"000000000000000000000000000200007FFFC000000400000020000002000000",
      INIT_2E => X"0000040000004001800200000030000001000000040000006000000300080010",
      INIT_2F => X"0000400000000000000000000000000010001000400000040000002000000080",
      INIT_30 => X"0100000004000000600000020007FFF00000003FFFFFF9FFFFFFDFFFFFFC0000",
      INIT_31 => X"1FFFE00040000006000000200000008000000400000040018002000000200000",
      INIT_32 => X"0000002000001900000098000004000000003FFFFFFBFFFFFF9FFFFFFC000000",
      INIT_33 => X"0000040000004001800200000020000001000000040000006000000200040030",
      INIT_34 => X"0000200000120000009000000400000014002000400000060000002000000080",
      INIT_35 => X"0100000004000000600000020002003000000020000019000000980000040000",
      INIT_36 => X"1400400040000006000000200000008000000400000040018002000000200000",
      INIT_37 => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_38 => X"0000040000004001800200000020000001000000040000006000000200020030",
      INIT_39 => X"0000200000120000009000000400000014004000400000060000002000000080",
      INIT_3A => X"0100000004000000600000020002003000000020000019000000980000040000",
      INIT_3B => X"1400400040000006000000200000008000000400000040018002000000200000",
      INIT_3C => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_3D => X"0000040000004001800200000020000001000000040000006000000200020030",
      INIT_3E => X"0000200000120000009000000400000014004000400000060000002000000080",
      INIT_3F => X"0100000004000000600000020002003000000020000019000000980000040000",
      INIT_40 => X"1400400040000006000000200000008000000400000040018002000000200000",
      INIT_41 => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_42 => X"00000400000040018002000000200000010000000400000060000002000A0030",
      INIT_43 => X"0000200000120000009000000400000014005000400000060000002000000080",
      INIT_44 => X"010000000400000060000002000A003000000020000019000000980000040000",
      INIT_45 => X"1400500040000006000000200000008000000400000040018002000000200000",
      INIT_46 => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_47 => X"00000400000040018002000000200000010000000400000060000002000A0030",
      INIT_48 => X"0000200000120000009000000400000014005000400000060000002000000080",
      INIT_49 => X"010000000400000060000002000A003000000020000019000000980000040000",
      INIT_4A => X"1400500040000006000000200000008000000400000040018002000000200000",
      INIT_4B => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_4C => X"00000400000040018002000000200000010000000400000060000002000A0030",
      INIT_4D => X"0000200000120000009000000400000014005000400000060000002000000080",
      INIT_4E => X"010000000400000060000002000A003000000020000019000000980000040000",
      INIT_4F => X"1400500040000006000000200000008000000400000040018002000000200000",
      INIT_50 => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_51 => X"00000400000040018002000000200000010000000400000060000002000A0030",
      INIT_52 => X"0000200000120000009000000400000014005000400000060000002000000080",
      INIT_53 => X"0000000000000000000000000002003000000020000019000000980000040000",
      INIT_54 => X"1400400000000000000000000000000000000400000000000000000000200000",
      INIT_55 => X"0000002000001900000098000004000000002000001200000090000004000000",
      INIT_56 => X"FFFFF3FFFFFFBFFFFFFDFFFFFFCFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFA0030",
      INIT_57 => X"0000200000120000009000000400000014005FFFFFFFFFFFFFFFFFFFFFFFFE7F",
      INIT_58 => X"FE7FFFFFFFFFFFFFFFFFFFFFFFFA003FFFFFFF20000019000000980000040000",
      INIT_59 => X"F4005FFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFF3FFFFFFBFFFFFFDFFFFFFCFFFFF",
      INIT_5A => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_5B => X"000004000000000000000000002000000000000000000000000000000002003F",
      INIT_5C => X"00002000001200000090000005FFFFFFFC004000000000000000000000000000",
      INIT_5D => X"010000000400000060000002000A003FFFFFFF20000019000000980000040000",
      INIT_5E => X"FC00500040000006000000200000008000000400000040018002000000200000",
      INIT_5F => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_60 => X"00000400000040018002000000200000010000000400000060000002000A003F",
      INIT_61 => X"00002000001200000090000005FFFFFFFC005000400000060000002000000080",
      INIT_62 => X"010000000400000060000002000A003FFFFFFF20000019000000980000040000",
      INIT_63 => X"FC00500040000006000000200000008000000400000040018002000000200000",
      INIT_64 => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_65 => X"00000400000040018002000000200000010000000400000060000002000A003F",
      INIT_66 => X"00002000001200000090000005FFFFFFFC005000400000060000002000000080",
      INIT_67 => X"010000000400000060000002000A003FFFFFFF20000019000000980000040000",
      INIT_68 => X"FC00500040000006000000200000008000000400000040018002000000200000",
      INIT_69 => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_6A => X"00000400000040018002000000200000010000000400000060000002000A003F",
      INIT_6B => X"00002000001200000090000005FFFFFFFC005000400000060000002000000080",
      INIT_6C => X"010000000400000060000002000A003FFFFFFF20000019000000980000040000",
      INIT_6D => X"FC00500040000006000000200000008000000400000040018002000000200000",
      INIT_6E => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_6F => X"000004000000400180020000002000000100000004000000600000020002003F",
      INIT_70 => X"00002000001200000090000005FFFFFFFC004000400000060000002000000080",
      INIT_71 => X"0100000004000000600000020002003FFFFFFF20000019000000980000040000",
      INIT_72 => X"FC00400040000006000000200000008000000400000040018002000000200000",
      INIT_73 => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_74 => X"000004000000400180020000002000000100000004000000600000020002003F",
      INIT_75 => X"00002000001200000090000005FFFFFFFC004000400000060000002000000080",
      INIT_76 => X"0100000004000000600000020002003FFFFFFF20000019000000980000040000",
      INIT_77 => X"FC00400040000006000000200000008000000400000040018002000000200000",
      INIT_78 => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_79 => X"000004000000400180020000002000000100000004000000600000020002003F",
      INIT_7A => X"00002000001200000090000005FFFFFFFC004000400000060000002000000080",
      INIT_7B => X"0100000004000000600000020004003FFFFFFF20000019000000980000040000",
      INIT_7C => X"FC00200040000006000000200000008000000400000040018002000000200000",
      INIT_7D => X"FFFFFF3FFFFFF9FFFFFF9FFFFFFC000000002000001200000090000005FFFFFF",
      INIT_7E => X"000004000000400180020000002000000100000004000000600000020007FFFF",
      INIT_7F => X"00003FFFFFF3FFFFFF9FFFFFFDFFFFFFFFFFE000400000060000002000000080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^ena\,
      ENBWREN => \^enb\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0100000004000000600000020008001FFFFFFF00000000000000000000000000",
      INIT_01 => X"F400100040000006000000200000008000000400000040018002000000200000",
      INIT_02 => X"FFFFFF7FFFFFF7FFFFFFEFFFFFFFFFFF00000000000000000010000001FFFFFF",
      INIT_03 => X"21808C13211A40018001211010542280838911242142940A22900000001FFFEF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFEFFFFFFEFFFFFFFBFFF800000170E5E3C78F2E52124B68",
      INIT_05 => X"39B800200FC0FC3E037C00000018001FFFFFFF0000000000000000000001FFFF",
      INIT_06 => X"F400180000008F162048413144CD83C78F3F7BEF86964001800087901D9D9B00",
      INIT_07 => X"FFFFFF3FFFFFF9FFFFFFDFFFFFFFFFFFFFFF8000000000000000000001FFFFFF",
      INIT_08 => X"DE7B7BAFC29CC00180010299919D9B19B9A1182C3FC3FC2203C000000007FFFF",
      INIT_09 => X"FFFFFFFFFFFBFFFFFF9FFFFFFDFFFFFFFFFFE00000018F0E1C3870E12D6D3D96",
      INIT_0A => X"B9B118203FC3FC3203E000000004003FFFFFFF2000000900000098000005FFFF",
      INIT_0B => X"F400200000018F0E1C3850E12D4D3D96DE3B7BEF829C400180010290919D9B19",
      INIT_0C => X"FFFFFF2000001900000098000007FFFFFFFFA000001200000090000005FFFFFF",
      INIT_0D => X"DE3B7BEF829C400180010290919D9B19B9B118203FC3FC3203E000000004003F",
      INIT_0E => X"FFFFE000001200000090000005FFFFFFFC00200000018F0E1C3850E12D4D3D96",
      INIT_0F => X"B9B118203FC3FC3203E000000014003FFFFFFF2000001900000098000007FFFF",
      INIT_10 => X"FC00280000018F0E1C3850E12D4D3D96DE3B7BEF829C400180010290919D9B19",
      INIT_11 => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_12 => X"DE3B7BEF829C400180010290919D9B19B9B118203FC3FC3203E000000010003F",
      INIT_13 => X"FFFFE000001200000090000005FFFFFFFC00080000018F0E1C3850E12D4D3D96",
      INIT_14 => X"B9B118203FC3FC3203E000000000003FFFFFFF2000001900000098000007FFFF",
      INIT_15 => X"FC00080000018F0E1C3850E12D4D3D96DE3B7BEF829C400180010290919D9B19",
      INIT_16 => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_17 => X"DE3B7BEF829C400180010290919D9B19B9B118203FC3FC3203E000000000003F",
      INIT_18 => X"FFFFE000001200000090000005FFFFFFFC00000000018F0E1C3850E12D4D3D96",
      INIT_19 => X"B9B118203FC3FC3203E000000000003FFFFFFF2000001900000098000007FFFF",
      INIT_1A => X"FC00000000018F0E1C3850E12D4D3D96DE3B7BEF829C400180010290919D9B19",
      INIT_1B => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_1C => X"DE3B7BEF829C400180010290919D9B19B9B118203FC3FC3203E000000028003F",
      INIT_1D => X"FFFFE000001200000090000005FFFFFFFC00140000018F0E1C3850E12D4D3D96",
      INIT_1E => X"B9B118203FC3FC3203E000000028003FFFFFFF2000001900000098000007FFFF",
      INIT_1F => X"FC00140000018F0E1C3850E12D4D3D96DE3B7BEF829C400180010290919D9B19",
      INIT_20 => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_21 => X"DE3B7BEF829C400180010290919D9B19B9B118203FC3FC3203E000000028003F",
      INIT_22 => X"FFFFE000001200000090000005FFFFFFFC00140000018F0E1C3850E12D4D3D96",
      INIT_23 => X"B9B118203FC3FC3203E000000008003FFFFFFF2000001900000098000007FFFF",
      INIT_24 => X"FC00100000018F0E1C3850E12D4D3D96DE3B7BEF829C400180010290919D9B19",
      INIT_25 => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_26 => X"DE3B7BEF829C400180010290919D9B19B9B118203FC3FC3203E000000008003F",
      INIT_27 => X"FFFFE000001200000090000005FFFFFFFC00100000018F0E1C3850E12D4D3D96",
      INIT_28 => X"B9B118203FC3FC3203E000000028003FFFFFFF2000001900000098000007FFFF",
      INIT_29 => X"FC00140000018F0E1C3850E12D4D3D96DE3B7BEF829C400180010290919D9B19",
      INIT_2A => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_2B => X"DE3B7BEF829C400180010290919D9B19B9B118203FC3FC3203E000000008003F",
      INIT_2C => X"FFFFE000001200000090000005FFFFFFFC00100000018F0E1C3850E12D4D3D96",
      INIT_2D => X"B9B118203FC3FC3203E000000010003FFFFFFF2000001900000098000007FFFF",
      INIT_2E => X"FC00100000018F0E1C3850E12D4D3D96DE3B7BEF829C400180010290919D9B19",
      INIT_2F => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_30 => X"DE3B7BEF829C400180010290919D9B19B9B118203FC3FC3203E000000010003F",
      INIT_31 => X"FFFFE000001200000090000005FFFFFFFC00080000018F0E1C3850E12D4D3D96",
      INIT_32 => X"B9B118203FC3FC3203E000000050003FFFFFFF2000001900000098000007FFFF",
      INIT_33 => X"FC000A0000018F0E1C3850E12D4D3D96DE3B7BEF829C400180010290919D9B19",
      INIT_34 => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_35 => X"DE3B7BEF829C400180010290919D9B19B9B118203FC3FC3203E000000010003F",
      INIT_36 => X"FFFFE000001200000090000005FFFFFFFC00080000018F0E1C3850E12D4D3D96",
      INIT_37 => X"B9B118203FC3FC3203E000000050003FFFFFFF2000001900000098000007FFFF",
      INIT_38 => X"FC000A0000018F0E1C3850E12D4D3D96DE3B7BEF829C400180010290919D9B19",
      INIT_39 => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_3A => X"DE3B7BEF829C400180010290919D9B19B9B118203FC3FC3203E000000040003F",
      INIT_3B => X"FFFFE000001200000090000005FFFFFFFC00020000018F0E1C3850E12D4D3D96",
      INIT_3C => X"B9B118203FC3FC3203E000000000003FFFFFFF2000001900000098000007FFFF",
      INIT_3D => X"FC00000000018F0E1C3850E12D4D3D96DE3B7BEF829C400180010290919D9B19",
      INIT_3E => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_3F => X"DE3B7BEF829C400180010290919D9B19B9B118203FC3FC3203E000000000003F",
      INIT_40 => X"FFFFE000001200000090000005FFFFFFFC00000000018F0E1C3850E12D4D3D96",
      INIT_41 => X"B9B118203FC3FC3203E0000000A0003FFFFFFF2000001900000098000007FFFF",
      INIT_42 => X"FC00050000018F0E1C3850E12D4D3D96DE3B7BEF829C400180010290919D9B19",
      INIT_43 => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_44 => X"DE3B7BEF829C400180010290919D9B19B9B118203FC3FC3203E000000020003F",
      INIT_45 => X"FFFFE000001200000090000005FFFFFFFC00040000018F0E1C3850E12D4D3D96",
      INIT_46 => X"B9B118203FC3FC3203E0000000A0003FFFFFFF2000001900000098000007FFFF",
      INIT_47 => X"FC00050000018F0E1C3850E12D4D3D96DE3B7BEF829C400180010290919D9B19",
      INIT_48 => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_49 => X"DE3B7BEF829C400180010290919D9B19B9B118203FC3FC3203E000000020003F",
      INIT_4A => X"FFFFE000001200000090000005FFFFFFFC00040000018F0E1C3850E12D4D3D96",
      INIT_4B => X"B9B118203FC3FC3203E000000060003FFFFFFF2000001900000098000007FFFF",
      INIT_4C => X"FC00040000018F0E1C3850E12D4D3D96DE3B7BEF829C400180010290919D9B19",
      INIT_4D => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_4E => X"DE3B7BEF829C400180010290919D9B19B9B118203FC3FC3203E000000140003F",
      INIT_4F => X"FFFFE000001200000090000005FFFFFFFC00020000018F0E1C3850E12D4D3D96",
      INIT_50 => X"B9B118203FC3FC3203E000000040003FFFFFFF2000001900000098000007FFFF",
      INIT_51 => X"FC00020000018F0E1C3850E12D4D3D96DE3B7BEF829C400180010290919D9B19",
      INIT_52 => X"FFFFFF2000000900000018000005FFFFFFFFE000001200000090000005FFFFFF",
      INIT_53 => X"DE3B7BEF829C400180010290919D9B19B9B118203FC3FC3203E000000140003F",
      INIT_54 => X"FFFFA000001000000090000005FFFFFFFC00028000018F0E1C3850E12D4D3D96",
      INIT_55 => X"B9B118203FC3FC3203E00000017FFFFFFFFFFF3FFFFFF9FFFFFF9FFFFFFFFFFF",
      INIT_56 => X"FFFFFE8000018F0E1C3850E12D4D3D96DE3B7BEF829C400180010290919D9B19",
      INIT_57 => X"FFFFFF0000000000000000000001FFFFFFFFFFFFFFF3FFFFFF9FFFFFFDFFFFFF",
      INIT_58 => X"DE3B7BEF829C800180030290919D9B19B9B118203FC3FC3203E000000000001F",
      INIT_59 => X"FFFF8000000000000000000001FFFFFFF400000000018F0E1C3850E12D4D3D96",
      INIT_5A => X"B9B118203FC3FC3203E0000002FFFFEFFFFFFF7FFFFFFFFFFFFFFFFFFFFE0001",
      INIT_5B => X"FFFFFF4000018F0E1C3850E12D4D3D96DE3B7BEF829CDF0950950290919D9B19",
      INIT_5C => X"FFFFFF3FFFFFFBFFFFFFDFFFFFFC000080007FFFFFFFFFFFFFFFFFFFFEFFFFFF",
      INIT_5D => X"DE3B7BEF829C15C01C158290919D9B19B9B118203FC3FC3203E0000000FFFFEF",
      INIT_5E => X"00003FFFFFFBFFFFFF9FFFFFFDFFFFFFFFFFFF0000018F0E1C3850E12D4D3D96",
      INIT_5F => X"B9B118203FC3FC3203E0000002FFFFFFFFFFFF3FFFFFF9FFFFFF9FFFFFFC0000",
      INIT_60 => X"FDFFFF4000018F0E1C3850E12D4D3D96DE3B7BEF829C51C69E518290919D9B19",
      INIT_61 => X"FFFFFF2000001900000098000004000000003FFFFFF3FFFFFF9FFFFFFDFFFFFF",
      INIT_62 => X"DE3B7BEF829C51C696518290919D9B19B9B118203FC3FC3203E000000080003F",
      INIT_63 => X"00002000001200000090000005FFFFFFFC00010000018F0E1C3850E12D4D3D96",
      INIT_64 => X"B9B118203FC3FC3203E000000100003FFFFFFF20000019000000980000040000",
      INIT_65 => X"FC00008000018F0E1C3850E12D4D3D96DE3B7BEF829C51C696518290919D9B19",
      INIT_66 => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_67 => X"DE3B7BEF829C51C696518290919D9B19B9B118203FC3FC3203E000000100003F",
      INIT_68 => X"00002000001200000090000005FFFFFFFC00008000018F0E1C3850E12D4D3D96",
      INIT_69 => X"B9B118203FC3FC3203E000000500003FFFFFFF20000019000000980000040000",
      INIT_6A => X"FC0000A000018F0E1C3850E12D4D3D96DE3B7BEF829C51C696518290919D9B19",
      INIT_6B => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_6C => X"DE3B7BEF829C51C696518290919D9B19B9B118203FC3FC3203E000000000003F",
      INIT_6D => X"00002000001200000090000005FFFFFFFC00000000018F0E1C3850E12D4D3D96",
      INIT_6E => X"B9B118203FC3FC3203E000000200003FFFFFFF20000019000000980000040000",
      INIT_6F => X"FC00004000018F0E1C3850E12D4D3D96DE3B7BEF829C51C696518290919D9B19",
      INIT_70 => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_71 => X"DE3B7BEF829C51C696518290919D9B19B9B118203FC3FC3203E000000A00003F",
      INIT_72 => X"00002000001200000090000005FFFFFFFC00005000018F0E1C3850E12D4D3D96",
      INIT_73 => X"B9B118203FC3FC3203E000000A00003FFFFFFF20000019000000980000040000",
      INIT_74 => X"FC00004000018F0E1C3850E12D4D3D96DE3B7BEF829C51C696518290919D9B19",
      INIT_75 => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_76 => X"DE3B7BEF829C51C696518290919D9B19B9B118203FC3FC3203E000000200003F",
      INIT_77 => X"00002000001200000090000005FFFFFFFC00004000018F0E1C3850E12D4D3D96",
      INIT_78 => X"B9B118203FC3FC3203E000000400003FFFFFFF20000019000000980000040000",
      INIT_79 => X"FC00002000018F0E1C3850E12D4D3D96DE3B7BEF829C51C696518290919D9B19",
      INIT_7A => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_7B => X"DE3B7BEF829C51C696518290919D9B19B9B118203FC3FC3203E000000400003F",
      INIT_7C => X"00002000001200000090000005FFFFFFFC00002000018F0E1C3850E12D4D3D96",
      INIT_7D => X"B9B118203FC3FC3203E000001400003FFFFFFF20000019000000980000040000",
      INIT_7E => X"FC00002800018F0E1C3850E12D4D3D96DE3B7BEF829C51C696518290919D9B19",
      INIT_7F => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^ena\,
      ENBWREN => \^enb\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => addra(18),
      I1 => addra(16),
      I2 => addra(17),
      O => \^ena\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => addrb(18),
      I1 => addrb(16),
      I2 => addrb(17),
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized70\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized70\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized70\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized70\ is
  signal ena_array : STD_LOGIC_VECTOR ( 54 to 54 );
  signal enb_array : STD_LOGIC_VECTOR ( 54 to 54 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000001BFFFFFEDF9FFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"000000000000000000000BFB7FFFFFDFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_02 => X"1BFFFFFEDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INITP_03 => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_04 => X"FFFFFFFFFFFFFFFF0000000000000000000000000000000000000BFB7FFFFFDF",
      INITP_05 => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000001BFFFFFEDFCFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"0000000000000000000017FB7FFFFFDFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_07 => X"1BFFFFFEDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INITP_08 => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_09 => X"FFFFFFFFFFFFFFFF00000000000000000000000000000000000017FB7FFFFFDF",
      INITP_0A => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000001BFFFFFEDFE7FFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"000000000000000000002FFB7FFFFFDFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_0C => X"1BFFFFFEDFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INITP_0D => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_0E => X"FFFFFFFFFFFFFFFF0000000000000000000000000000000000006FFB7FFFFFDF",
      INITP_0F => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000001BFFFFFEDFFBFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD99999999999999999999999999999999999999",
      INIT_02 => X"5577EE111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_04 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_05 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_06 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_08 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_0A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_0B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_0C => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_0D => X"000000000000000000000000000000000000004455EE11111111111111EE7755",
      INIT_0E => X"6666666666666666666666666666666666666600000000000000000000000000",
      INIT_0F => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_10 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666",
      INIT_11 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_12 => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_13 => X"9999999999993333333333333333333333333333333333333333333333333333",
      INIT_14 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD99999999999999999999999999999999999999",
      INIT_16 => X"5577EE11111111111111EE55FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_18 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_19 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_1A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_1C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_1E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_1F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_20 => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_21 => X"00000000000000000000000000000000000000EE33EE11111111111111EE7755",
      INIT_22 => X"6666666666666666666666666666666666666600000000000000000000000000",
      INIT_23 => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_24 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666",
      INIT_25 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_26 => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_27 => X"9999999999993333333333333333333333333333333333333333333333333333",
      INIT_28 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD99999999999999999999999999999999999999",
      INIT_2A => X"5577EE11111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_2C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_2D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_2E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_30 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_32 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_33 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_34 => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_35 => X"0000000000000000000000000000000000004455EE1111111111111111EE7755",
      INIT_36 => X"6666666666666666666666666666666666666600000000000000000000000000",
      INIT_37 => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_38 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666",
      INIT_39 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_3A => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_3B => X"9999999999993333333333333333333333333333333333333333333333333333",
      INIT_3C => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFDD99999999999999999999999999999999999999",
      INIT_3E => X"5577EE1111111111111111EE55FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_40 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_41 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_42 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_44 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_46 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_47 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_48 => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_49 => X"000000000000000000000000000000000000EE33EE1111111111111111EE7755",
      INIT_4A => X"6666666666666666666666666666666666666600000000000000000000000000",
      INIT_4B => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_4C => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666",
      INIT_4D => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_4E => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_4F => X"9999999999993333333333333333333333333333333333333333333333333333",
      INIT_50 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD99999999999999999999999999999999999999",
      INIT_52 => X"5577EE1111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_54 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_55 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_56 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_58 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_5A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_5B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_5C => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_5D => X"00000000000000000000000000000000006655EE111111111111111111EE7755",
      INIT_5E => X"6666666666666666666666666666666666666600000000000000000000000000",
      INIT_5F => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_60 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666",
      INIT_61 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_62 => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_63 => X"9999999999993333333333333333333333333333333333333333333333333333",
      INIT_64 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD99999999999999999999999999999999999999",
      INIT_66 => X"5577EE111111111111111111EE33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_68 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_69 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_6A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_6C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_6E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_6F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_70 => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_71 => X"00000000000000000000000000000000001111EE111111111111111111EE7755",
      INIT_72 => X"6666666666666666666666666666666666666600000000000000000000000000",
      INIT_73 => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_74 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666",
      INIT_75 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_76 => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_77 => X"9999999999993333333333333333333333333333333333333333333333333333",
      INIT_78 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD99999999999999999999999999999999999999",
      INIT_7A => X"5577EE11111111111111111111EEBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_7C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_7D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_7E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(54),
      ENBWREN => enb_array(54),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(54)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(54)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized71\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized71\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized71\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized71\ is
  signal ena_array : STD_LOGIC_VECTOR ( 55 to 55 );
  signal enb_array : STD_LOGIC_VECTOR ( 55 to 55 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"000000000000000000005FFB7FFFFFDFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_01 => X"1BFFFFFEDFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INITP_02 => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_03 => X"FFFFFFFFFFFFFFFF000000000000000000000000000000000000DFFB7FFFFFDF",
      INITP_04 => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000001BFFFFFEDFFDFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"00000000000000000000BFFB7FFFFFDFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_06 => X"1BFFFFFEDFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INITP_07 => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_08 => X"FFFFFFFFFFFFFFFF000000000000000000000000000000000001BFFB7FFFFFDF",
      INITP_09 => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000001BFFFFFEDFFEFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"000000000000000000017FFB7FFFFFDFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_0B => X"1BFFFFFEDFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INITP_0C => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_0D => X"FFFFFFFFFFFFFFFF0000000000000000000000000000000000027FFB7FFFFFDF",
      INITP_0E => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000001BFFFFFEDFFF7FFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"00000000000000000002FFFB7FFFFFDFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INIT_00 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_02 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_03 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_04 => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_05 => X"000000000000000000000000000000006655EE11111111111111111111EE7755",
      INIT_06 => X"6666666666666666666666666666666666666600000000000000000000000000",
      INIT_07 => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_08 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666",
      INIT_09 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_0A => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_0B => X"9999999999993333333333333333333333333333333333333333333333333333",
      INIT_0C => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFDD99999999999999999999999999999999999999",
      INIT_0E => X"5577EE11111111111111111111EE33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_10 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_11 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_12 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_14 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_16 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_17 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_18 => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_19 => X"000000000000000000000000000000001111EE11111111111111111111EE7755",
      INIT_1A => X"6666666666666666666666666666666666666600000000000000000000000000",
      INIT_1B => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_1C => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666",
      INIT_1D => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_1E => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_1F => X"9999999999993333333333333333333333333333333333333333333333333333",
      INIT_20 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD99999999999999999999999999999999999999",
      INIT_22 => X"5577EE1111111111111111111111EEBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_24 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_25 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_26 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_28 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_2A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_2B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_2C => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_2D => X"0000000000000000000000000000008855EE1111111111111111111111EE7755",
      INIT_2E => X"6666666666666666666666666666666666666600000000000000000000000000",
      INIT_2F => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_30 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666",
      INIT_31 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_32 => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_33 => X"9999999999993333333333333333333333333333333333333333333333333333",
      INIT_34 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD99999999999999999999999999999999999999",
      INIT_36 => X"5577EE1111111111111111111111EE33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_38 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_39 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_3A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_3C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_3E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_3F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_40 => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_41 => X"0000000000000000000000000000003311EE1111111111111111111111EE7755",
      INIT_42 => X"6666666666666666666666666666666666666600000000000000000000000000",
      INIT_43 => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_44 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666",
      INIT_45 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_46 => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_47 => X"9999999999993333333333333333333333333333333333333333333333333333",
      INIT_48 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD99999999999999999999999999999999999999",
      INIT_4A => X"5577EE111111111111111111111111EE99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_4C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_4D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_4E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_50 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_52 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_53 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_54 => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_55 => X"0000000000000000000000000000AA33EE111111111111111111111111EE7755",
      INIT_56 => X"6666666666666666666666666666666666666600000000000000000000000000",
      INIT_57 => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_58 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666",
      INIT_59 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_5A => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_5B => X"9999999999993333333333333333333333333333333333333333333333333333",
      INIT_5C => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFDD99999999999999999999999999999999999999",
      INIT_5E => X"5577EE111111111111111111111111EE11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_60 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_61 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_62 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_64 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_66 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_67 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_68 => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_69 => X"000000000000000000000000002255EEEE111111111111111111111111EE7755",
      INIT_6A => X"6666666666666666666666666666666666666600000000000000000000000000",
      INIT_6B => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_6C => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666",
      INIT_6D => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_6E => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_6F => X"9999999999993333333333333333333333333333333333333333333333333333",
      INIT_70 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD99999999999999999999999999999999999999",
      INIT_72 => X"5577EE11111111111111111111111111EE77FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_74 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_75 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_76 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_78 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_7A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_7B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_7C => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_7D => X"00000000000000000000000000EE33EE11111111111111111111111111EE7755",
      INIT_7E => X"6666666666666666666666666666666666666600000000000000000000000000",
      INIT_7F => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(55),
      ENBWREN => enb_array(55),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(55)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(55)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized72\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized72\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized72\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized72\ is
  signal ena_array : STD_LOGIC_VECTOR ( 56 to 56 );
  signal enb_array : STD_LOGIC_VECTOR ( 56 to 56 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"1BFFFFFEDFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INITP_01 => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_02 => X"FFFFFFFFFFFFFFFF000000000000000000000000000000000005FFFB7FFFFFDF",
      INITP_03 => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000001BFFFFFEDFFFBFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"0000000000000000000800030000001FFFFFFFC000000400000020000001FFFF",
      INITP_05 => X"18000000C0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000400000060000003000000",
      INITP_07 => X"FFFFFFFFFFFFFFFF00000000000000000000000000000000000FFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000",
      INITP_0A => X"0FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000",
      INITP_0B => X"FFFFFFC000000400000020000002000000007FFFFFFFFFFFFFFFFFFFFF000000",
      INITP_0C => X"00000000000000000000000000000000000003FFFFFFFFFFFFE00003FFFFFFFF",
      INITP_0D => X"000040000004000000600000030000000FFFFFFFC00007FFFFFFFFFFFF800000",
      INITP_0E => X"000001FFFFFFFFFFFFEFFFFBFFFFFFFFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0F => X"0FFFFFFFDFFFF7FFFFFFFFFFFF80000000000000000000000000000000000000",
      INIT_00 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666",
      INIT_01 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_02 => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_03 => X"9999999999993333333333333333333333333333333333333333333333333333",
      INIT_04 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD99999999999999999999999999999999999999",
      INIT_06 => X"5577EE11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_08 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_09 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_0A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_0C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_0E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_0F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_10 => X"EE1111111111111111111111111111111111111111111111110FEE534A4A4A4A",
      INIT_11 => X"0000000000000000000000006655EE1111111111111111111111111111EE7755",
      INIT_12 => X"6666666666666666666666666666666666666600000000000000000000000000",
      INIT_13 => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_14 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666",
      INIT_15 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_16 => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_17 => X"9999999999993333333333333333333333333333333333333333333333333333",
      INIT_18 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD99999999999999999999999999999999999999",
      INIT_1A => X"5577EE1111111111111111111111111111EE33FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"CBCBCB0F99EE11111111111111111111111111111111111111111111111111EE",
      INIT_1C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_1D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_1E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_20 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEBBEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_22 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC99EEEEEEEEEEEEEEEEEEEE",
      INIT_23 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B711CCEEEEEEEEEE",
      INIT_24 => X"CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECE534A4A4A4A",
      INIT_25 => X"00000000000000000000000011EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC7733",
      INIT_26 => X"4444444444444444444444444444444444444400000000000000000000000000",
      INIT_27 => X"6666666666666666666666666666666666666666666666444444444444444444",
      INIT_28 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666",
      INIT_29 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_2A => X"3333333333333333333333333333333333333333333333333333333333335533",
      INIT_2B => X"BBBBBBBBBBBB3333333333333333333333333333333333333333333333333333",
      INIT_2C => X"999999999999999999BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFDD99999999999999999999999999999999999999",
      INIT_2E => X"5577CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC99FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"CBCBCB0F77CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC",
      INIT_30 => X"EEEEEEEEEEEE1111ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_31 => X"EEEEEEEEEEEEEEEEEE1199CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_32 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEBBEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_34 => X"555555555555555555555555555555DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_35 => X"555555555555555555555555555555555555DD55555555555555555555555555",
      INIT_36 => X"555555555555555555555555555555555555555555BB55555555555555555555",
      INIT_37 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A28B777555555555555",
      INIT_38 => X"555555555555555555555555555555555555555555555555555557974A4A4A4A",
      INIT_39 => X"0000000000000000000000CC995555555555555555555555555555555555BB99",
      INIT_3A => X"6666666666666666666666666666666666664400000000000000000000000000",
      INIT_3B => X"6666666666666666666666666666666666666666664466666666666666666666",
      INIT_3C => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666",
      INIT_3D => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_3E => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_3F => X"9999999999993333333333333333333333333333333333333333333333333333",
      INIT_40 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFBB99999999999999999999999999999999999999",
      INIT_42 => X"9999555555555555555555555555555555555577FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"CBCBCB0FBB555755555555555555555555555555555555555555555555555555",
      INIT_44 => X"5555555555557731A9CBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_45 => X"55555555555555555577DD555555555555555555555555555555555555555555",
      INIT_46 => X"55555555555555555555555555DD555555555555555555555555555555555555",
      INIT_47 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD555555555555555555555555555555",
      INIT_48 => X"9999999999999999999999999999BBEE66666666666666666666666666666688",
      INIT_49 => X"999999999999999999999999999999999999DD99999999999999999999999999",
      INIT_4A => X"999999999999999999999999999999999999999999DD99999999999999999999",
      INIT_4B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A28B7BB999999999999",
      INIT_4C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7954A4A4A4A",
      INIT_4D => X"777777777777777777777799999999999999999999999999999999999999BBB7",
      INIT_4E => X"9999999999999999999999999999999999999977777777777777777777777777",
      INIT_4F => X"00000000000000000000000000000000000000000000CCBB9999999999999999",
      INIT_50 => X"2222222222222222222222222222222222222222222222222222000000000000",
      INIT_51 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_52 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_53 => X"4444444444442222222222222222222222222222222222222222222222222222",
      INIT_54 => X"DDDDDDDDDDDDDDDDDDCC22444444444444444444444444444444444444444444",
      INIT_55 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_56 => X"D9BB999999999999999999999999999999999999BBFFDDDDDDDDDDDDDDDDDDDD",
      INIT_57 => X"CBCBCBCB97B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_58 => X"999999999999BB31A9CBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_59 => X"99999999999999999999DD999999999999999999999999999999999999999999",
      INIT_5A => X"99999999999999999999999999DD999999999999999999999999999999999999",
      INIT_5B => X"88666666666666666666666666666666EEBB9999999999999999999999999999",
      INIT_5C => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEE338800000000000000000000000000000000",
      INIT_5D => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEBBEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_5E => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE99EEEEEEEEEEEEEEEEEEEE",
      INIT_5F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B711EEEEEEEEEEEE",
      INIT_60 => X"2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C4C2A4A4A4A4A",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE334E",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"0000000000000000000000000000000000000000000011FFFFFFFFFFFFFFFFFF",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"FFFFFFFFFFFFFFFFFF8800000000000000000000000000000000000000000000",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"7257CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEDDFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"CBCBCBAB0A4C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2A",
      INIT_6C => X"EEEEEEEEEEEE1111CBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_6D => X"EEEEEEEEEEEEEEEEEE11BBCCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_6E => X"EEEEEEEEEEEEEEEEEEEEEEEEEEBBEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_6F => X"000000000000000000000000000000008833EEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_70 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_71 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_72 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_73 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_74 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFF33EE1111111111111111111111111111111111EE556E",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"00000000000000000000000000000000000000000000EEFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFAA00000000000000000000000000000000000000000000",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"9377EE1111111111111111111111111111111111EE33FFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(56),
      ENBWREN => enb_array(56),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(56)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(56)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized73\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : out STD_LOGIC;
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized73\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized73\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized73\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 57 to 57 );
  signal enb_array : STD_LOGIC_VECTOR ( 57 to 57 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sp_1 <= addra_13_sn_1;
  addrb_13_sp_1 <= addrb_13_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_01 => X"00000000000000000000000000000000000001FFFFFFFFFFFFDFFFFBFFFFFFFF",
      INITP_02 => X"00005FFFFFEDFFFFFF6FFFFFFB0000000FFFFFFFDFFFFBFFFFFFFFFFFF800000",
      INITP_03 => X"000001FFFFFFFFFFFFDFFFFBFFFFFFFFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_04 => X"0FFFFFFFDFFFFBFFFFFFFFFFFF80000000000000000000000000000000000000",
      INITP_05 => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_06 => X"00000000000000000000000000000000000001FFFFFFFFFFFFBFFFFBFFFFFFFF",
      INITP_07 => X"00005FFFFFEDFFFFFF6FFFFFFB0000000FFFFFFFDFFFFDFFFFFFFFFFFF800000",
      INITP_08 => X"000001FFFFFFFFFFFF7FFFFBFFFFFFFFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_09 => X"0FFFFFFFDFFFFEFFFFFFFFFFFF80000000000000000000000000000000000000",
      INITP_0A => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_0B => X"00000000000000000000000000000000000001FFFFFFFFFFFF7FFFFBFFFFFFFF",
      INITP_0C => X"00005FFFFFEDFFFFFF6FFFFFFB0000000FFFFFFFDFFFFEFFFFFFFFFFFF800000",
      INITP_0D => X"000001FFFFFFFFFFFEFFFFFBFFFFFFFFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0E => X"0FFFFFFFDFFFFF7FFFFFFFFFFF80000000000000000000000000000000000000",
      INITP_0F => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INIT_00 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_01 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_02 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_03 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_04 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_05 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_06 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_07 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_08 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_09 => X"FFFFFFFFFFFFFFFFFF99EE111111111111111111111111111111111111EE556E",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"00000000000000000000000000000000000000000000EEFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFAA00000000000000000000000000000000000000000000",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"9377EE111111111111111111111111111111111111EE99FFFFFFFFFFFFFFFFFF",
      INIT_13 => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_14 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_15 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_16 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_17 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_18 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_19 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_1A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_1B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_1C => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_1D => X"FFFFFFFFFFFFFFFFDD11EE111111111111111111111111111111111111EE556E",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"00000000000000000000000000000000000000000000EEFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFAA00000000000000000000000000000000000000000000",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"9377EE111111111111111111111111111111111111EE11DDFFFFFFFFFFFFFFFF",
      INIT_27 => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_28 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_29 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_2A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_2B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_2C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_2D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_2E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_2F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_30 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_31 => X"FFFFFFFFFFFFFFFF55EE11111111111111111111111111111111111111EE556E",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"00000000000000000000000000000000000000000000EEFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFAA00000000000000000000000000000000000000000000",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"9377EE11111111111111111111111111111111111111EE55FFFFFFFFFFFFFFFF",
      INIT_3B => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_3C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_3D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_3E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_3F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_40 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_41 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_42 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_43 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_44 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_45 => X"FFFFFFFFFFFFFF99EE1111111111111111111111111111111111111111EE556E",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"00000000000000000000000000000000000000000000EEFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFAA00000000000000000000000000000000000000000000",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"9377EE1111111111111111111111111111111111111111EE99FFFFFFFFFFFFFF",
      INIT_4F => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_50 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_51 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_52 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_53 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_54 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_55 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_56 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_57 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_58 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_59 => X"FFFFFFFFFFFFFF11EE1111111111111111111111111111111111111111EE556E",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"00000000000000000000000000000000000000000000EEFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFAA00000000000000000000000000000000000000000000",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"9377EE1111111111111111111111111111111111111111EE11FFFFFFFFFFFFFF",
      INIT_63 => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_64 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_65 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_66 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_67 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_68 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_69 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_6A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_6B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_6C => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_6D => X"FFFFFFFFFFFF55EE111111111111111111111111111111111111111111EE556E",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"00000000000000000000000000000000000000000000EEFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFAA00000000000000000000000000000000000000000000",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"9377EE111111111111111111111111111111111111111111EE55FFFFFFFFFFFF",
      INIT_77 => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_78 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_79 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_7A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_7B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_7C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_7D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_7E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_7F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(57),
      ENBWREN => enb_array(57),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(15),
      I1 => addra(18),
      I2 => addra(16),
      I3 => addra(17),
      I4 => addra_13_sn_1,
      O => ena_array(57)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(18),
      I2 => addrb(16),
      I3 => addrb(17),
      I4 => addrb_13_sn_1,
      O => enb_array(57)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      O => addra_13_sn_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      O => addrb_13_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized74\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized74\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized74\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized74\ is
  signal ena_array : STD_LOGIC_VECTOR ( 58 to 58 );
  signal enb_array : STD_LOGIC_VECTOR ( 58 to 58 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000000000000000000000000000001FFFFFFFFFFFDFFFFFBFFFFFFFF",
      INITP_01 => X"00005FFFFFEDFFFFFF6FFFFFFB0000000FFFFFFFDFFFFFBFFFFFFFFFFF800000",
      INITP_02 => X"000001FFFFFFFFFFFDFFFFFBFFFFFFFFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_03 => X"0FFFFFFFDFFFFFBFFFFFFFFFFF80000000000000000000000000000000000000",
      INITP_04 => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_05 => X"00000000000000000000000000000000000001FFFFFFFFFFFBFFFFFBFFFFFFFF",
      INITP_06 => X"00005FFFFFEDFFFFFF6FFFFFFB0000000FFFFFFFDFFFFFDFFFFFFFFFFF800000",
      INITP_07 => X"000001FFFFFFFFFFF7FFFFFBFFFFFFFFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_08 => X"0FFFFFFFDFFFFFEFFFFFFFFFFF80000000000000000000000000000000000000",
      INITP_09 => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_0A => X"00000000000000000000000000000000000001FFFFFFFFFFE7FFFFFBFFFFFFFF",
      INITP_0B => X"00005FFFFFEDFFFFFF6FFFFFFB0000000FFFFFFFDFFFFFE7FFFFFFFFFF800000",
      INITP_0C => X"000001FFFFFFFFFFEFFFFFFBFFFFFFFFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0D => X"0FFFFFFFDFFFFFF7FFFFFFFFFF80000000000000000000000000000000000000",
      INITP_0E => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_0F => X"00000000000000000000000000000000000001FFFFFFFFFFEFFFFFFBFFFFFFFF",
      INIT_00 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_01 => X"FFFFFFFFFFBBEE11111111111111111111111111111111111111111111EE556E",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"00000000000000000000000000000000000000000000EEFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFAA00000000000000000000000000000000000000000000",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"9377EE11111111111111111111111111111111111111111111EEBBFFFFFFFFFF",
      INIT_0B => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_0C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_0D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_0E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_0F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_10 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_11 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_12 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_13 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_14 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_15 => X"FFFFFFFFDD11EE11111111111111111111111111111111111111111111EE556E",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"00000000000000000000000000000000000000000000EEFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFAA00000000000000000000000000000000000000000000",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"9377EE11111111111111111111111111111111111111111111EE11DDFFFFFFFF",
      INIT_1F => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_20 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_21 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_22 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_23 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_24 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_25 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_26 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_27 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_28 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_29 => X"FFFFFFFF33EE1111111111111111111111111111111111111111111111EE556E",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"00000000000000000000000000000000000000000000EEFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFAA00000000000000000000000000000000000000000000",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"9377EE1111111111111111111111111111111111111111111111EE33FFFFFFFF",
      INIT_33 => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_34 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_35 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_36 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_37 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_38 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_39 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_3A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_3B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_3C => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_3D => X"FFFFFF99EE111111111111111111111111111111111111111111111111EE556E",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"00000000000000000000000000000000000000000000EEFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFAA00000000000000000000000000000000000000000000",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"9377EE111111111111111111111111111111111111111111111111EE99FFFFFF",
      INIT_47 => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_48 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_49 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_4A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_4B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_4C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_4D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_4E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_4F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_50 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_51 => X"FFFFBBEEEE111111111111111111111111111111111111111111111111EE556E",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"00000000000000000000000000000000000000000000EEFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFAA00000000000000000000000000000000000000000000",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"9377EE111111111111111111111111111111111111111111111111EEEEBBFFFF",
      INIT_5B => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_5C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_5D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_5E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_5F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_60 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_61 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_62 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_63 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_64 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_65 => X"FFFF55EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"00000000000000000000000000000000000000000000EEFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFAA00000000000000000000000000000000000000000000",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"9377EE11111111111111111111111111111111111111111111111111EE55FFFF",
      INIT_6F => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_70 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_71 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_72 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_73 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_74 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_75 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_76 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_77 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_78 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_79 => X"FFDD55EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"00000000000000000000000000000000000000000000EEFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(58),
      ENBWREN => enb_array(58),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(58)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(58)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized75\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : out STD_LOGIC;
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized75\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized75\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized75\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 59 to 59 );
  signal enb_array : STD_LOGIC_VECTOR ( 59 to 59 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sp_1 <= addra_13_sn_1;
  addrb_13_sp_1 <= addrb_13_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00005FFFFFEDFFFFFF6FFFFFFB0000000FFFFFFFDFFFFFF7FFFFFFFFFF800000",
      INITP_01 => X"000001FFFFFFFFFFEFFFFFFBFFFFFFFFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_02 => X"0FFFFFFFDFFFFFF7FFFFFFFFFF80000000000000000000000000000000000000",
      INITP_03 => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_04 => X"00000000000000000000000000000000000001FFFFFFFFFF6FFFFFFBFFFFFFFF",
      INITP_05 => X"00005FFFFFEDFFFFFF6FFFFFFB0000000FFFFFFFDFFFFFF6FFFFFFFFFF800000",
      INITP_06 => X"000001FFFFFFFFFF6FFFFFFBFFFFFFFFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_07 => X"0FFFFFFFDFFFFFF6FFFFFFFFFF80000000000000000000000000000000000000",
      INITP_08 => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_09 => X"00000000000000000000000000000000000001FFFFFFFFFE6FFFFFFBFFFFFFFF",
      INITP_0A => X"00005FFFFFEDFFFFFF6FFFFFFB0000000FFFFFFFDFFFFFF67FFFFFFFFF800000",
      INITP_0B => X"000001FFFFFFFFFD6FFFFFFBFFFFFFFFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0C => X"0FFFFFFFDFFFFFF6BFFFFFFFFF80000000000000000000000000000000000000",
      INITP_0D => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_0E => X"00000000000000000000000000000000000001FFFFFFFFF96FFFFFFBFFFFFFFF",
      INITP_0F => X"00005FFFFFEDFFFFFF6FFFFFFB0000000FFFFFFFDFFFFFF69FFFFFFFFF800000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFAA00000000000000000000000000000000000000000000",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"9377EE11111111111111111111111111111111111111111111111111EE55DDFF",
      INIT_03 => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_04 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_05 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_06 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_07 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_08 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_09 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_0A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_0B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_0C => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_0D => X"775577EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"00000000000000000000000000000000000000000000EEFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFAA00000000000000000000000000000000000000000000",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"9377EE11111111111111111111111111111111111111111111111111EE775599",
      INIT_17 => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_18 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_19 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_1A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_1B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_1C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_1D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_1E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_1F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_20 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_21 => X"EE5577EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD",
      INIT_23 => X"00000000000000000000000000000000000000000000EEFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFAA00000000000000000000000000000000000000000000",
      INIT_29 => X"DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_2B => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_2C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_2D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_2E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_2F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_30 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_31 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_32 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_33 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_34 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_35 => X"CC7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF33",
      INIT_37 => X"00000000000000000000000000000000000000000000EEFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFAA00000000000000000000000000000000000000000000",
      INIT_3D => X"33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"9377EE11111111111111111111111111111111111111111111111111EE7755CC",
      INIT_3F => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_40 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_41 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_42 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_43 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_44 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_45 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_46 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_47 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_48 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_49 => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55EE",
      INIT_4B => X"00000000000000000000000000000000000000000000EEFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFAA00000000000000000000000000000000000000000000",
      INIT_51 => X"EE55FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_53 => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_54 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_55 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_56 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_57 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_58 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_59 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_5A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_5B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_5C => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_5D => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99EE11",
      INIT_5F => X"00000000000000000000000000000000000000000000EEFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFAA00000000000000000000000000000000000000000000",
      INIT_65 => X"11EE99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_67 => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_68 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_69 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_6A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_6B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_6C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_6D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_6E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_6F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_70 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_71 => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBEEEE11",
      INIT_73 => X"00000000000000000000000000000000000000000000EEFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFAA00000000000000000000000000000000000000000000",
      INIT_79 => X"11EEEEBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_7B => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_7C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_7D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_7E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_7F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(59),
      ENBWREN => enb_array(59),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(15),
      I1 => addra(18),
      I2 => addra(16),
      I3 => addra(17),
      I4 => addra_13_sn_1,
      O => ena_array(59)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(18),
      I2 => addrb(16),
      I3 => addrb(17),
      I4 => addrb_13_sn_1,
      O => enb_array(59)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      O => addra_13_sn_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      O => addrb_13_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized76\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_12_sp_1 : out STD_LOGIC;
    addrb_12_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized76\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized76\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized76\ is
  signal addra_12_sn_1 : STD_LOGIC;
  signal addrb_12_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 60 to 60 );
  signal enb_array : STD_LOGIC_VECTOR ( 60 to 60 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_12_sp_1 <= addra_12_sn_1;
  addrb_12_sp_1 <= addrb_12_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"000001FFFFFFFFFB6FFFFFFBFFFFFFFFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_01 => X"0FFFFFFFDFFFFFF6DFFFFFFFFF80000000000000000000000000000000000000",
      INITP_02 => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_03 => X"00000000000000000000000000000000000001FFFFFFFFF76FFFFFFBFFFFFFFF",
      INITP_04 => X"00005FFFFFEDFFFFFF6FFFFFFB0000000FFFFFFFDFFFFFF6EFFFFFFFFF800000",
      INITP_05 => X"000001FFFFFFFFEF6FFFFFFBFFFFFFFFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_06 => X"0FFFFFFFDFFFFFF6F7FFFFFFFF80000000000000000000000000000000000000",
      INITP_07 => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_08 => X"00000000000000000000000000000000000001FFFFFFFFDF6FFFFFFBFFFFFFFF",
      INITP_09 => X"00005FFFFFEDFFFFFF6FFFFFFB0000000FFFFFFFDFFFFFF6FBFFFFFFFF800000",
      INITP_0A => X"000001FFFFFFFF9F6FFFFFFBFFFFFFFFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0B => X"0FFFFFFFDFFFFFF6F9FFFFFFFF80000000000000000000000000000000000000",
      INITP_0C => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_0D => X"00000000000000000000000000000000000001FFFFFFFF3F6FFFFFFBFFFFFFFF",
      INITP_0E => X"00005FFFFFEDFFFFFF6FFFFFFB0000000FFFFFFFDFFFFFF6FCFFFFFFFF800000",
      INITP_0F => X"000001FFFFFFFE7F6FFFFFFBFFFFFFFFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INIT_00 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_01 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_02 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_03 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_04 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_05 => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF11EE1111",
      INIT_07 => X"00000000000000000000000000000000000000000000EEFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFAA00000000000000000000000000000000000000000000",
      INIT_0D => X"1111EE11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_0F => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_10 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_11 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_12 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_13 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_14 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_15 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_16 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_17 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_18 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_19 => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF33EE111111",
      INIT_1B => X"00000000000000000000000000000000000000000000EEFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFAA00000000000000000000000000000000000000000000",
      INIT_21 => X"111111EE33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_23 => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_24 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_25 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_26 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_27 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_28 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_29 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_2A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_2B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_2C => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_2D => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55EE11111111",
      INIT_2F => X"00000000000000000000000000000000000000000000EEFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFAA00000000000000000000000000000000000000000000",
      INIT_35 => X"11111111EE55FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_37 => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_38 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_39 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_3A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_3B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_3C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_3D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_3E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_3F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_40 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_41 => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77EE1111111111",
      INIT_43 => X"00000000000000000000000000000000000000000000EEFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFAA00000000000000000000000000000000000000000000",
      INIT_49 => X"1111111111EE77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_4B => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_4C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_4D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_4E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_4F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_50 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_51 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_52 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_53 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_54 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_55 => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99EEEE1111111111",
      INIT_57 => X"00000000000000000000000000000000000000000000EEFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFAA00000000000000000000000000000000000000000000",
      INIT_5D => X"1111111111EEEE99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_5F => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_60 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_61 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_62 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_63 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_64 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_65 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_66 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_67 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_68 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_69 => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBEEEE111111111111",
      INIT_6B => X"00000000000000000000000000000000000000000000EEFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFAA00000000000000000000000000000000000000000000",
      INIT_71 => X"111111111111EEEEBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_73 => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_74 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_75 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_76 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_77 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_78 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_79 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_7A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_7B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_7C => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_7D => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111",
      INIT_7F => X"00000000000000000000000000000000000000000000EEFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(60),
      ENBWREN => enb_array(60),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(15),
      I1 => addra(18),
      I2 => addra(16),
      I3 => addra(17),
      I4 => addra_12_sn_1,
      O => ena_array(60)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(18),
      I2 => addrb(16),
      I3 => addrb(17),
      I4 => addrb_12_sn_1,
      O => enb_array(60)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      O => addra_12_sn_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      O => addrb_12_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized77\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : out STD_LOGIC;
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized77\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized77\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized77\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 61 to 61 );
  signal enb_array : STD_LOGIC_VECTOR ( 61 to 61 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sp_1 <= addra_13_sn_1;
  addrb_13_sp_1 <= addrb_13_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0FFFFFFFDFFFFFF6FE7FFFFFFF80000000000000000000000000000000000000",
      INITP_01 => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_02 => X"00000000000000000000000000000000000001FFFFFFFEFF6FFFFFFBFFFFFFFF",
      INITP_03 => X"00005FFFFFEDFFFFFF6FFFFFFB0000000FFFFFFFDFFFFFF6FF7FFFFFFF800000",
      INITP_04 => X"000001FFFFFFFDFF6FFFFFFBFFFFFFFFFFFFFFDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_05 => X"0FFFFFFFDFFFFFF6FFBFFFFFFF80000000000000000000000000000000000000",
      INITP_06 => X"FFFFFFDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_07 => X"00000000000000000000000000000000000001FFFFFFFBFF6FFFFFFBFFFFFFFF",
      INITP_08 => X"00005FFFFFEDFFFFFF6FFFFFFB0000000FFFFFFFDFFFFFF6FFDFFFFFFF800000",
      INITP_09 => X"000001FFFFFFF7FF6FFFFFFBFFFFFFFFFFFFFFDFFFFFF7FFFFFFFFFFFFFA0000",
      INITP_0A => X"0FFFFFFFDFFFFFF6FFEFFFFFFF80000000000000000000000000000000000000",
      INITP_0B => X"FFFFFFC000000400000020000002000000005FFFFFEFFFFFFFEFFFFFFB000000",
      INITP_0C => X"00000000000000000000000000000000000001FFFFFFE00060000003FFFFFFFF",
      INITP_0D => X"000040000004000000600000030000000FFFFFFFC00000060007FFFFFF800000",
      INITP_0E => X"000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000",
      INITP_0F => X"0FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFAA00000000000000000000000000000000000000000000",
      INIT_05 => X"11111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_07 => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_08 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_09 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_0A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_0B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_0C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_0D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_0E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_0F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_10 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_11 => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD11EE1111111111111111",
      INIT_13 => X"00000000000000000000000000000000000000000000EEFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFAA00000000000000000000000000000000000000000000",
      INIT_19 => X"1111111111111111EE11DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_1B => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_1C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_1D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_1E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_1F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_20 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_21 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_22 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_23 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_24 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_25 => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF33EE111111111111111111",
      INIT_27 => X"00000000000000000000000000000000000000000000EEFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFAA00000000000000000000000000000000000000000000",
      INIT_2D => X"111111111111111111EE33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_2F => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_30 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_31 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_32 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_33 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_34 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_35 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_36 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_37 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_38 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_39 => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55EE11111111111111111111",
      INIT_3B => X"00000000000000000000000000000000000000000000EEFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFAA00000000000000000000000000000000000000000000",
      INIT_41 => X"11111111111111111111EE55FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_43 => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_44 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_45 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_46 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_47 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_48 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_49 => X"111111111111111111111111111111111111BB11111111111111111111111111",
      INIT_4A => X"1111111111111111111111111111111111111111EEBB11111111111111111111",
      INIT_4B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_4C => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_4D => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55EE1111111111111111111111",
      INIT_4F => X"00000000000000000000000000000000000000000000EEFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFAA00000000000000000000000000000000000000000000",
      INIT_55 => X"1111111111111111111111EE55FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_57 => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_58 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_59 => X"11111111111111111111BBEE1111111111111111111111111111111111111111",
      INIT_5A => X"1111111111111111111111EE11BB111111111111111111111111111111111111",
      INIT_5B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_5C => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEE118800000000000000000000000000000000",
      INIT_5D => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEBBEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_5E => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC99EEEEEEEEEEEEEEEEEEEE",
      INIT_5F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B711ECEEEEEEEEEE",
      INIT_60 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_61 => X"CC5555CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECE336E",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF33CCEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_63 => X"00000000000000000000000000000000000000000000EFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"FFFFFFFFFFFFFFFFFF8800000000000000000000000000000000000000000000",
      INIT_69 => X"EEEEEEEEEEEEEEEEEEEEEEEECC33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"9355CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC5555CC",
      INIT_6B => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_6C => X"EEEEEEEEEEEE1111CBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_6D => X"EEEEEEEEEEEEEEEEEE1199CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_6E => X"EEEEEEEEEEEEEEEEEEEEEEEEEEBBEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_6F => X"000000000000000000000000000000008811EEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_70 => X"777777777777777777777777777799AA22222222222222222222222222222222",
      INIT_71 => X"777777777777777777777777777777777777DD77777777777777777777777777",
      INIT_72 => X"777777777777777777777777777777777777777777DD77777777777777777777",
      INIT_73 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A28B779777777777777",
      INIT_74 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_75 => X"55BBBB557777777777777777777777777777777777777777777777777777994E",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD5577777777777777777777777777",
      INIT_77 => X"2222222222222222222222222222222222222222222210FFFFFFFFFFFFFFFFFF",
      INIT_78 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_79 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_7A => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_7B => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFAA22222222222222222222222222222222222222222222",
      INIT_7D => X"7777777777777777777777777755BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"93BB557777777777777777777777777777777777777777777777777755BB9955",
      INIT_7F => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(61),
      ENBWREN => enb_array(61),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(15),
      I1 => addra(18),
      I2 => addra(16),
      I3 => addra(17),
      I4 => addra_13_sn_1,
      O => ena_array(61)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(18),
      I2 => addrb(16),
      I3 => addrb(17),
      I4 => addrb_13_sn_1,
      O => enb_array(61)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      O => addra_13_sn_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      O => addrb_13_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized78\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_12_sp_1 : out STD_LOGIC;
    addrb_12_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized78\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized78\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized78\ is
  signal addra_12_sn_1 : STD_LOGIC;
  signal addrb_12_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 62 to 62 );
  signal enb_array : STD_LOGIC_VECTOR ( 62 to 62 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_12_sp_1 <= addra_12_sn_1;
  addrb_12_sp_1 <= addrb_12_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFF000000",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFF000060000003FFFFFFFFFFFFFF8000000400000020000001FFFF",
      INITP_04 => X"0FFFFFFFC00000060000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFDFFFFFE6FFFFFF67FFFFFBFFFFFFFF8000000400000020000003000000",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF6FFFFFFBFFFFFFFF",
      INITP_07 => X"FFFFDFFFFFEDFFFFFF6FFFFFFB0000000FFFFFFFDFFFFFF6FFFF7FFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFDFFFF6FFFFFFBFFFFFFFFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_09 => X"0FFFFFFFDFFFFFF6FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFF6FFFFFFBFFFFFFFF",
      INITP_0C => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000000FFFFFFFDFFFFFF6FFFFDFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFF7FFFF6FFFFFFBFFFFFFFFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_0E => X"0FFFFFFFDFFFFFF6FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INIT_00 => X"7777777777779931A9CBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_01 => X"77777777777777777777DD557777777777777777777777777777777777777777",
      INIT_02 => X"77777777777777777777777777DD777777777777777777777777777777777777",
      INIT_03 => X"22222222222222222222222222222222AA997777777777777777777777777777",
      INIT_04 => X"999999999999999999999999999999BB99999999999999999999999999999999",
      INIT_05 => X"999999999999999999999999999999999999DD99999999999999999999999999",
      INIT_06 => X"999999999999999999999999999999999999999999DD99999999999999999999",
      INIT_07 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A28B7BB999999999999",
      INIT_08 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_09 => X"99BBBB999999999999999999999999999999999999999999999999999999B94E",
      INIT_0A => X"9898989898989898989898989898987677999999999999999999999999999999",
      INIT_0B => X"7676767676767676767676767676767676767676765476989898989898989898",
      INIT_0C => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_0D => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_0E => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_0F => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_10 => X"9898989898989898987654767676767676767676767676767676767676767676",
      INIT_11 => X"9999999999999999999999999999997776989898989898989898989898989898",
      INIT_12 => X"93DD999999999999999999999999999999999999999999999999999999BBBB99",
      INIT_13 => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_14 => X"999999999999BB31A9CBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_15 => X"99999999999999999999DD999999999999999999999999999999999999999999",
      INIT_16 => X"99999999999999999999999999DD999999999999999999999999999999999999",
      INIT_17 => X"99999999999999999999999999999999BB999999999999999999999999999999",
      INIT_18 => X"EEEEEEEEEEEEEEEEEEEEEEEEEECCEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECCEE99CCCCEEEEEEEEEEEEEEEEEEEEEE",
      INIT_1A => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECCCC99EECCEEEEEEEEEEEEEEEE",
      INIT_1B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B7F1CCEEEEEEEEEE",
      INIT_1C => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_1D => X"CC5555CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC336E",
      INIT_1E => X"76767676767676767676767676987610EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_1F => X"9898989898989898989898989898989898989898989898767676767676767676",
      INIT_20 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_21 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_22 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_23 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_24 => X"7676767676767676769898989898989898989898989898989898989898989898",
      INIT_25 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC10769876767676767676767676767676",
      INIT_26 => X"9355CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC5555CC",
      INIT_27 => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_28 => X"EEEEEEEEEECC1011ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_29 => X"EEEEEEEEEEEEEEEECCEE99CCCCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_2A => X"EEEEEEEEEEEEEEEEEEEEEECCEE99CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEECCEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_2C => X"11111111111111111111111111EE11DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_2E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_2F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_30 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_31 => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_32 => X"989898989898989898989898987610EF11111111111111111111111111111111",
      INIT_33 => X"7676767676767676767676767676767676767676767676989898989898989898",
      INIT_34 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_35 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_36 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_37 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_38 => X"9898989898989898987676767676767676767676767676767676767676767676",
      INIT_39 => X"11111111111111111111111111111111EF107698989898989898989898989898",
      INIT_3A => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_3B => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_3C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_3D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_3E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD11EE11111111111111111111111111",
      INIT_40 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_42 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_43 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_44 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_45 => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_46 => X"9898989898989898989876987610EF1011111111111111111111111111111111",
      INIT_47 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_48 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_49 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_4A => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_4B => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_4C => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_4D => X"1111111111111111111111111111111110EF1076987698989898989898989898",
      INIT_4E => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_4F => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_50 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_51 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_52 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_54 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_56 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_57 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_58 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_59 => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_5A => X"98989898989898989876987610EF101111111111111111111111111111111111",
      INIT_5B => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_5C => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_5D => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_5E => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_5F => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_60 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_61 => X"111111111111111111111111111111111110EF10769876989898989898989898",
      INIT_62 => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_63 => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_64 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_65 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_66 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_68 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_6A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_6B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_6C => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_6D => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_6E => X"989898989898989898987610EF10111111111111111111111111111111111111",
      INIT_6F => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_70 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_71 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_72 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_73 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_74 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_75 => X"11111111111111111111111111111111111110EF107698769898989898989898",
      INIT_76 => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_77 => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_78 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_79 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_7A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_7C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_7E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_7F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(62),
      ENBWREN => enb_array(62),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(15),
      I1 => addra(18),
      I2 => addra(16),
      I3 => addra(17),
      I4 => addra_12_sn_1,
      O => ena_array(62)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(18),
      I2 => addrb(16),
      I3 => addrb(17),
      I4 => addrb_12_sn_1,
      O => enb_array(62)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      O => addra_12_sn_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      O => addrb_12_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized79\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : out STD_LOGIC;
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized79\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized79\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized79\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 63 to 63 );
  signal enb_array : STD_LOGIC_VECTOR ( 63 to 63 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sp_1 <= addra_13_sn_1;
  addrb_13_sp_1 <= addrb_13_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF6FFFFFFBFFFFFFFF",
      INITP_01 => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000000FFFFFFFDFFFFFF6FFFFF7FFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFF9FFFFF6FFFFFFBFFFFFFFFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_03 => X"0FFFFFFFDFFFFFF6FFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFF6FFFFFFBFFFFFFFF",
      INITP_06 => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000000FFFFFFFDFFFFFF6FFFFFCFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFE7FFFFF6FFFFFFBFFFFFFFFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_08 => X"0FFFFFFFDFFFFFF6FFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFF6FFFFFFBFFFFFFFF",
      INITP_0B => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000000FFFFFFFDFFFFFF6FFFFFF3FFFFFFFFF",
      INITP_0C => X"FFFFFFFFFDFFFFFF6FFFFFFBFFFFFFFFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_0D => X"0FFFFFFFDFFFFFF6FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF6FFFFFFBFFFFFFFF",
      INIT_00 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_01 => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_02 => X"9898989898989898987610EF1011111111111111111111111111111111111111",
      INIT_03 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_04 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_05 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_06 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_07 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_08 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_09 => X"1111111111111111111111111111111111111110EF1076989898989898989898",
      INIT_0A => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_0B => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_0C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_0D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_0E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_10 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_12 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_13 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_14 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_15 => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_16 => X"989898989898989854EFEF101111111111111111111111111111111111111111",
      INIT_17 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_18 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_19 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_1A => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_1B => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_1C => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_1D => X"111111111111111111111111111111111111111110EFEF549898769898989898",
      INIT_1E => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_1F => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_20 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_21 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_22 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_24 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_26 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_27 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_28 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_29 => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_2A => X"9898989898989854EFEF10111111111111111111111111111111111111111111",
      INIT_2B => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_2C => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_2D => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_2E => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_2F => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_30 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_31 => X"11111111111111111111111111111111111111111110EFEF5498989898989898",
      INIT_32 => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_33 => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_34 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_35 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_36 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_38 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_3A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_3B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_3C => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_3D => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_3E => X"98989898769854EFEF1011111111111111111111111111111111111111111111",
      INIT_3F => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_40 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_41 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_42 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_43 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_44 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_45 => X"1111111111111111111111111111111111111111111110EFEF54987698989898",
      INIT_46 => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_47 => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_48 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_49 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_4A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_4C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_4E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_4F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_50 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_51 => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_52 => X"989898989854EFEF101111111111111111111111111111111111111111111111",
      INIT_53 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_54 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_55 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_56 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_57 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_58 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_59 => X"111111111111111111111111111111111111111111111110EFEF769898989898",
      INIT_5A => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_5B => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_5C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_5D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_5E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_60 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_62 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_63 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_64 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_65 => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_66 => X"987698767777EE11111111111111111111111111111111111111111111111111",
      INIT_67 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_68 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_69 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_6A => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_6B => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_6C => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_6D => X"11111111111111111111111111111111111111111111111111EE997676987698",
      INIT_6E => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_6F => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_70 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_71 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_72 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_74 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_76 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_77 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_78 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_79 => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_7A => X"989876105577EE11111111111111111111111111111111111111111111111111",
      INIT_7B => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_7C => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_7D => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_7E => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_7F => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(63),
      ENBWREN => enb_array(63),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(15),
      I1 => addra(18),
      I2 => addra(16),
      I3 => addra(17),
      I4 => addra_13_sn_1,
      O => ena_array(63)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(18),
      I2 => addrb(16),
      I3 => addrb(17),
      I4 => addrb_13_sn_1,
      O => enb_array(63)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      O => addra_13_sn_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      O => addrb_13_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    ENA : out STD_LOGIC;
    ENB : out STD_LOGIC;
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \^ena\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
  ENA <= \^ena\;
  ENB <= \^enb\;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DE3B7BEF829C51C696518290919D9B19B9B118203FC3FC3203E000000000003F",
      INIT_01 => X"00002000001200000090000005FFFFFFFC00000000018F0E1C3850E12D4D3D96",
      INIT_02 => X"B9B118203FC3FC3203E000002800003FFFFFFF20000019000000980000040000",
      INIT_03 => X"FC00001400018F0E1C3850E12D4D3D96DE3B7BEF829C51C696518290919D9B19",
      INIT_04 => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_05 => X"DE3B7BEF829C51C696518290919D9B19B9B118203FC3FC3203E000000800003F",
      INIT_06 => X"00002000001200000090000005FFFFFFFC00001000018F0E1C3850E12D4D3D96",
      INIT_07 => X"B9B118203FC3FC3203E000000800003FFFFFFF20000019000000980000040000",
      INIT_08 => X"FC00001000018F0E1C3850E12D4D3D96DE3B7BEF829C51C696518290919D9B19",
      INIT_09 => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_0A => X"DE3B7BEF829C51C696518290919D9B19B9B118203FC3FC3203E000001000003F",
      INIT_0B => X"00002000001200000090000005FFFFFFFC00000800018F0E1C3850E12D4D3D96",
      INIT_0C => X"B9B118203FC3FC3203E000001000003FFFFFFF20000019000000980000040000",
      INIT_0D => X"FC00000800018F0E1C3850E12D4D3D96DE3B7BEF829C51C696518290919D9B19",
      INIT_0E => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_0F => X"DE3B7BEF829C51C696518290919D9B19B9B118203FC3FC3203E000000000003F",
      INIT_10 => X"00002000001200000090000005FFFFFFFC00000200018F0E1C3850E12D4D3D96",
      INIT_11 => X"B9B118203FC3FC3203E00000A000003FFFFFFF20000019000000980000040000",
      INIT_12 => X"FC00000500018F0E1C3850E12D4D3D96DE3B7BEF829C51C696518290919D9B19",
      INIT_13 => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_14 => X"DE3B7BEF829C51C696518290919D9B19B9B118203FC3FC3203E000002000003F",
      INIT_15 => X"00002000001200000090000005FFFFFFFC00000400018F0E1C3850E12D4D3D96",
      INIT_16 => X"B9B118203FC3FC3203E000002000003FFFFFFF20000019000000980000040000",
      INIT_17 => X"FC00000500018F0E1C3850E12D4D3D96DE3B7BEF829C51C696518290919D9B19",
      INIT_18 => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_19 => X"DE3B7BEF829C51C696518290919D9B19B9B118203FC3FC3203E000004000003F",
      INIT_1A => X"00002000001200000090000005FFFFFFFC00000200018F0E1C3850E12D4D3D96",
      INIT_1B => X"B9B118203FC3FC3203E000004000003FFFFFFF20000019000000980000040000",
      INIT_1C => X"FC00000200018F0E1C3850E12D4D3D96DE3B7BEF829C51C696518290919D9B19",
      INIT_1D => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_1E => X"DE3B7BEF829C51C696518290919D9B19B9B118203FC3FC3203E000014000003F",
      INIT_1F => X"00002000001200000090000005FFFFFFFC00000280018F0E1C3850E12D4D3D96",
      INIT_20 => X"B9B118203FC3FC3203E000008000003FFFFFFF20000019000000980000040000",
      INIT_21 => X"FC00000100018F0E1C3850E12D4D3D96DE3B7BEF829C51C696518290919D9B19",
      INIT_22 => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_23 => X"DE3B7BEF829C51C696518290919D9B19B9B118203FC3FC3203E000018000003F",
      INIT_24 => X"00002000001200000090000005FFFFFFFC00000180018F0E1C3850E12D4D3D96",
      INIT_25 => X"B9B118203FC3FC3203E000038000003FFFFFFF20000019000000980000040000",
      INIT_26 => X"FC000001C0018F0E1C3850E12D4D3D96DE3B7BEF829C51C696518290919D9B19",
      INIT_27 => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_28 => X"DE3B7BEF829C51C696518290919D9B19B9B118203FC3FC3203E000058000003F",
      INIT_29 => X"00002000001200000090000005FFFFFFFC00000180018F0E1C3850E12D4D3D96",
      INIT_2A => X"B9A118203FC3FC3203E000058000003FFFFFFF20000008000000000000040000",
      INIT_2B => X"F400000180018F0E1C3850E12D4D3D96DE3B7BEF829C51C696518290919D9B19",
      INIT_2C => X"FFFFFF3FFFFFFBFFFFFFDFFFFFFC000000002000000000000010000005FFFFFF",
      INIT_2D => X"DE3F7BEF829C51C696518290919D9B11B9B118203FC3FC3203E00006FFFFFFEF",
      INIT_2E => X"00003FFFFFFBFFFFFFDFFFFFFFFFFFFFFFFFFFFFE0018F0E1C3850E12D4D3D96",
      INIT_2F => X"B9B100203FC3FC3E03FC00057FFFFFFFFFFFFF5FFFFFF3FFFFFFFFFFFFFA0000",
      INIT_30 => X"F3FFFFFE300150285C3970E0BB343C90727B4BBFC21C51C29E510210119D9B00",
      INIT_31 => X"FFFFFF0000000400000020000000000100005FFFFFEFFFFFFFCFFFFFFBFFFFFF",
      INIT_32 => X"FC0000009CE1CA9C56B56B59999999A66EE6670FF0FF100700E000020000000F",
      INIT_33 => X"80000000000400000020000000FFFFFFF8000000C00000000837FFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFE00000000006FFFFFFEFFFFFFF3FFFFFFBFFFFFFDFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFDFFFFFFFFFF80000000000000000000094A14A14FFFFFFFFFF7FEEFF",
      INIT_36 => X"FFFFFF2000000800000000000001FFFFFFFFFFFFFFFBFFFFFFDFFFFFFFFFFFFF",
      INIT_37 => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000078000003F",
      INIT_38 => X"FFFF8000000000000010000005FFFFFFF4000001EFFFFFFFFFF8000000000000",
      INIT_39 => X"FFFFFFFFFFFFE000000000078000003FFFFFFF2000001900000098000007FFFF",
      INIT_3A => X"FC000001F7FFFFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_3C => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000003F8000003F",
      INIT_3D => X"FFFFE000001200000090000005FFFFFFFC000001F7FFFFFFFFF8000000000000",
      INIT_3E => X"FFFFFFFFFFFFE0000000000F8000003FFFFFFF2000001900000098000007FFFF",
      INIT_3F => X"FC000001EBFFFFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_41 => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000778000003F",
      INIT_42 => X"FFFFE000001200000090000005FFFFFFFC000001EFFFFFFFFFF8000000000000",
      INIT_43 => X"FFFFFFFFFFFFE000000000578000003FFFFFFF2000001900000098000007FFFF",
      INIT_44 => X"FC000001EFFFFFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_46 => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000278000003F",
      INIT_47 => X"FFFFE000001200000090000005FFFFFFFC000001E7FFFFFFFFF8000000000000",
      INIT_48 => X"FFFFFFFFFFFFE000000000278000003FFFFFFF2000001900000098000007FFFF",
      INIT_49 => X"FC000001E5FFFFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_4B => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000278000003F",
      INIT_4C => X"FFFFE000001200000090000005FFFFFFFC000001E2FFFFFFFFF8000000000000",
      INIT_4D => X"FFFFFFFFFFFFE000000001C78000003FFFFFFF2000001900000098000007FFFF",
      INIT_4E => X"FC000001E2FFFFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_50 => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000478000003F",
      INIT_51 => X"FFFFE000001200000090000005FFFFFFFC000001E17FFFFFFFF8000000000000",
      INIT_52 => X"FFFFFFFFFFFFE000000003878000003FFFFFFF2000001900000098000007FFFF",
      INIT_53 => X"FC000001E17FFFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_55 => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000002878000003F",
      INIT_56 => X"FFFFE000001200000090000005FFFFFFFC000001E0BFFFFFFFF8000000000000",
      INIT_57 => X"FFFFFFFFFFFFE000000007078000003FFFFFFF2000001900000098000007FFFF",
      INIT_58 => X"FC000001E0BFFFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_5A => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000005078000003F",
      INIT_5B => X"FFFFE000001200000090000005FFFFFFFC000001E05FFFFFFFF8000000000000",
      INIT_5C => X"FFFFFFFFFFFFE00000000E078000003FFFFFFF2000001900000098000007FFFF",
      INIT_5D => X"FC000001E07FFFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_5F => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000A078000003F",
      INIT_60 => X"FFFFE000001200000090000005FFFFFFFC000001E07FFFFFFFF8000000000000",
      INIT_61 => X"FFFFFFFFFFFFE00000001C078000003FFFFFFF2000001900000098000007FFFF",
      INIT_62 => X"FC000001E03FFFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_64 => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000014078000003F",
      INIT_65 => X"FFFFE000001200000090000005FFFFFFFC000001E03FFFFFFFF8000000000000",
      INIT_66 => X"FFFFFFFFFFFFE000000038078000003FFFFFFF2000001900000098000007FFFF",
      INIT_67 => X"FC000001E01FFFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_69 => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000028078000003F",
      INIT_6A => X"FFFFE000001200000090000005FFFFFFFC000001E01FFFFFFFF8000000000000",
      INIT_6B => X"FFFFFFFFFFFFE000000070078000003FFFFFFF2000001900000098000007FFFF",
      INIT_6C => X"FC000001E00BFFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_6E => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000010078000003F",
      INIT_6F => X"FFFFE000001200000090000005FFFFFFFC000001E005FFFFFFF8000000000000",
      INIT_70 => X"FFFFFFFFFFFFE0000000E0078000003FFFFFFF2000001900000098000007FFFF",
      INIT_71 => X"FC000001E005FFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_73 => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000020078000003F",
      INIT_74 => X"FFFFE000001200000090000005FFFFFFFC000001E002FFFFFFF8000000000000",
      INIT_75 => X"FFFFFFFFFFFFE0000000C0078000003FFFFFFF2000001900000098000007FFFF",
      INIT_76 => X"FC000001E002FFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_78 => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000040078000003F",
      INIT_79 => X"FFFFE000001200000090000005FFFFFFFC000001E0017FFFFFF8000000000000",
      INIT_7A => X"FFFFFFFFFFFFE000000080078000003FFFFFFF2000001900000098000007FFFF",
      INIT_7B => X"FC000001E0017FFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_7D => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000380078000003F",
      INIT_7E => X"FFFFE000001200000090000005FFFFFFFC000001E000FFFFFFF8000000000000",
      INIT_7F => X"FFFFFFFFFFFFE000000500078000003FFFFFFF2000001900000098000007FFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^ena\,
      ENBWREN => \^enb\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FC000001E000FFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_02 => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000E00078000003F",
      INIT_03 => X"FFFFE000001200000090000005FFFFFFFC000001E0005FFFFFF8000000000000",
      INIT_04 => X"FFFFFFFFFFFFE0000007FFFEFFFFFFEFFFFFFF3FFFFFFBFFFFFFDFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFEFFFFFF80000000000000000000000000002FFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFF7FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFF9FFFFFFDFFFFFF",
      INIT_07 => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000017FFFCFFFFFFEF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF3FFFFFFFFFF0000000000000",
      INIT_09 => X"0000020000001FFFFFE00001FFFFFFEFFFFFFF0000000400000020000001FFFE",
      INIT_0A => X"FFFFFFFF400007FFFFFFFFFFFFDFFFFFFC000000000000000000000000000000",
      INIT_0B => X"FFFFFF3FFFFFFBFFFFFFDFFFFFFC00007FFF8000000400000020000000FFFFFF",
      INIT_0C => X"00000000000000000000000000000000000001FFFFFFFFFFFFFFFFFC0000000F",
      INIT_0D => X"00003FFFFFFBFFFFFF9FFFFFFDFFFFFFF0000001FFFFFFFFFFFFFFFFFF800000",
      INIT_0E => X"000003FFFFFFFFFFFFD000050000000FFFFFFF20000019000000980000040000",
      INIT_0F => X"F000000060000BFFFFFFFFFFFF80000000000000000000000000000000000000",
      INIT_10 => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_11 => X"00000000000000000000000000000000000003FFFFFFFFFFFFA000050000000F",
      INIT_12 => X"00002000001200000090000005FFFFFFF0000000600005FFFFFFFFFFFF800000",
      INIT_13 => X"000003FFFFFFFFFFFFA000050000000FFFFFFF20000019000000980000040000",
      INIT_14 => X"F0000000600005FFFFFFFFFFFF80000000000000000000000000000000000000",
      INIT_15 => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_16 => X"00000000000000000000000000000000000003FFFFFFFFFFFFC000050000000F",
      INIT_17 => X"00002000001200000090000005FFFFFFF0000000600003FFFFFFFFFFFF800000",
      INIT_18 => X"000003FFFFFFFFFFFE8000050000000FFFFFFF20000019000000980000040000",
      INIT_19 => X"F00000006000017FFFFFFFFFFF80000000000000000000000000000000000000",
      INIT_1A => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_1B => X"00000000000000000000000000000000000003FFFFFFFFFFFE8000050000000F",
      INIT_1C => X"00002000001200000090000005FFFFFFF00000006000017FFFFFFFFFFF800000",
      INIT_1D => X"000003FFFFFFFFFFFF0000050000000FFFFFFF20000019000000980000040000",
      INIT_1E => X"F0000000600000FFFFFFFFFFFF80000000000000000000000000000000000000",
      INIT_1F => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_20 => X"00000000000000000000000000000000000003FFFFFFFFFFFA0000050000000F",
      INIT_21 => X"00002000001200000090000005FFFFFFF00000006000005FFFFFFFFFFF800000",
      INIT_22 => X"000003FFFFFFFFFFFA0000050000000FFFFFFF20000019000000980000040000",
      INIT_23 => X"F00000006000005FFFFFFFFFFF80000000000000000000000000000000000000",
      INIT_24 => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_25 => X"00000000000000000000000000000000000003FFFFFFFFFFF40000050000000F",
      INIT_26 => X"00002000001200000090000005FFFFFFF00000006000002FFFFFFFFFFF800000",
      INIT_27 => X"000003FFFFFFFFFFE80000050000000FFFFFFF20000019000000980000040000",
      INIT_28 => X"F000000060000017FFFFFFFFFF80000000000000000000000000000000000000",
      INIT_29 => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_2A => X"00000000000000000000000000000000000003FFFFFFFFFFD80000050000000F",
      INIT_2B => X"00002000001200000090000005FFFFFFF00000006000001BFFFFFFFFFF800000",
      INIT_2C => X"000003FFFFFFFFFFF00000050000000FFFFFFF20000019000000980000040000",
      INIT_2D => X"F00000006000000FFFFFFFFFFF80000000000000000000000000000000000000",
      INIT_2E => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_2F => X"00000000000000000000000000000000000003FFFFFFFFFFF00000050000000F",
      INIT_30 => X"00002000001200000090000005FFFFFFF00000006000000FFFFFFFFFFF800000",
      INIT_31 => X"000003FFFFFFFFFFF00000050000000FFFFFFF20000019000000980000040000",
      INIT_32 => X"F00000006000000EFFFFFFFFFF80000000000000000000000000000000000000",
      INIT_33 => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_34 => X"00000000000000000000000000000000000003FFFFFFFFFFF00000050000000F",
      INIT_35 => X"00002000001200000090000005FFFFFFF00000006000000FFFFFFFFFFF800000",
      INIT_36 => X"000003FFFFFFFFFEF00000050000000FFFFFFF20000019000000980000040000",
      INIT_37 => X"F00000006000000F7FFFFFFFFF80000000000000000000000000000000000000",
      INIT_38 => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_39 => X"00000000000000000000000000000000000003FFFFFFFFFFF00000050000000F",
      INIT_3A => X"00002000001200000090000005FFFFFFF00000006000000FFFFFFFFFFF800000",
      INIT_3B => X"000003FFFFFFFFFAF00000050000000FFFFFFF20000019000000980000040000",
      INIT_3C => X"F00000006000000F5FFFFFFFFF80000000000000000000000000000000000000",
      INIT_3D => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_3E => X"00000000000000000000000000000000000003FFFFFFFFF6F00000050000000F",
      INIT_3F => X"00002000001200000090000005FFFFFFF00000006000000F6FFFFFFFFF800000",
      INIT_40 => X"000003FFFFFFFFF4F00000050000000FFFFFFF20000019000000980000040000",
      INIT_41 => X"F00000006000000F2FFFFFFFFF80000000000000000000000000000000000000",
      INIT_42 => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_43 => X"00000000000000000000000000000000000003FFFFFFFFE8F00000050000000F",
      INIT_44 => X"00002000001200000090000005FFFFFFF00000006000000F17FFFFFFFF800000",
      INIT_45 => X"000003FFFFFFFFF0F00000050000000FFFFFFF20000019000000980000040000",
      INIT_46 => X"F00000006000000F0FFFFFFFFF80000000000000000000000000000000000000",
      INIT_47 => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_48 => X"00000000000000000000000000000000000003FFFFFFFFE0F00000050000000F",
      INIT_49 => X"00002000001200000090000005FFFFFFF00000006000000F07FFFFFFFF800000",
      INIT_4A => X"000003FFFFFFFF60F00000050000000FFFFFFF20000019000000980000040000",
      INIT_4B => X"F00000006000000F06FFFFFFFF80000000000000000000000000000000000000",
      INIT_4C => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_4D => X"00000000000000000000000000000000000003FFFFFFFEC0F00000050000000F",
      INIT_4E => X"00002000001200000090000005FFFFFFF00000006000000F037FFFFFFF800000",
      INIT_4F => X"000003FFFFFFFF80F00000050000000FFFFFFF20000019000000980000040000",
      INIT_50 => X"F00000006000000F01FFFFFFFF80000000000000000000000000000000000000",
      INIT_51 => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_52 => X"00000000000000000000000000000000000003FFFFFFFD00F00000050000000F",
      INIT_53 => X"00002000001200000090000005FFFFFFF00000006000000F00BFFFFFFF800000",
      INIT_54 => X"000003FFFFFFFA00F00000050000000FFFFFFF20000019000000980000040000",
      INIT_55 => X"F00000006000000F005FFFFFFF80000000000000000000000000000000000000",
      INIT_56 => X"FFFFFF2000001900000098000004000000002000001200000090000005FFFFFF",
      INIT_57 => X"00000000000000000000000000000000000003FFFFFFFC00F00000050000000F",
      INIT_58 => X"00002000001200000090000005FFFFFFF00000006000000F003FFFFFFF800000",
      INIT_59 => X"000003FFFFFFF800F00000050000000FFFFFFF20000008000000000000040000",
      INIT_5A => X"F00000006000000F001FFFFFFF80000000000000000000000000000000000000",
      INIT_5B => X"FFFFFF3FFFFFFBFFFFFFDFFFFFFC000000002000001000000010000005FFFFFF",
      INIT_5C => X"00000000000000000000000000000000000001FFFFFFDFFFFFFFFFFD0000000F",
      INIT_5D => X"00003FFFFFFBFFFFFF9FFFFFFDFFFFFFF00000007FFFFFFFFFFBFFFFFF800000",
      INIT_5E => X"0000037FFFFCFFFF9FFFFFFF0000000FFFFFFF3FFFFFFFFFFFFFFFFFFFFC0000",
      INIT_5F => X"F00000003FFFFFF9FFFF3FFFFF80000000000000000000000000000000000000",
      INIT_60 => X"FFFFFF0000000400000020000000000000003FFFFFFFFFFFFFFFFFFFFEFFFFFF",
      INIT_61 => X"000000000000000000000000000000000000010000018000000000000000000F",
      INIT_62 => X"00000000000400000020000000FFFFFFF0000000400000000001000000800000",
      INIT_63 => X"000000000001FFFFFFFFFFFD0000000FFFFFFF3FFFFFFBFFFFFFDFFFFFFFFFFF",
      INIT_64 => X"F00000007FFFFFFFFFFF80000000000000000000000000000000000000000000",
      INIT_65 => X"FFFFFF2000001900000098000005FFFFFFFFFFFFFFFBFFFFFFDFFFFFFFFFFFFF",
      INIT_66 => X"000000000000000000000000000000000000000000020000F00000050000000F",
      INIT_67 => X"FFFFA000001200000090000005FFFFFFF00000006000000F0000400000000000",
      INIT_68 => X"0000000000050000F00000050000000FFFFFFF2000001900000098000007FFFF",
      INIT_69 => X"F00000006000000F0000A0000000000000000000000000000000000000000000",
      INIT_6A => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_6B => X"0000000000000000000000000000000000000000000A0000F00000050000000F",
      INIT_6C => X"FFFFE000001200000090000005FFFFFFF00000006000000F0000500000000000",
      INIT_6D => X"0000000000140000F00000050000000FFFFFFF2000001900000098000007FFFF",
      INIT_6E => X"F00000006000000F000028000000000000000000000000000000000000000000",
      INIT_6F => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_70 => X"000000000000000000000000000000000000000000680000F00000050000000F",
      INIT_71 => X"FFFFE000001200000090000005FFFFFFF00000006000000F0000160000000000",
      INIT_72 => X"0000000000900000F00000050000000FFFFFFF2000001900000098000007FFFF",
      INIT_73 => X"F00000006000000F000009000000000000000000000000000000000000000000",
      INIT_74 => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_75 => X"000000000000000000000000000000000000000001200000F00000050000000F",
      INIT_76 => X"FFFFE000001200000090000005FFFFFFF00000006000000F0000048000000000",
      INIT_77 => X"0000000000400000F00000050000000FFFFFFF2000001900000098000007FFFF",
      INIT_78 => X"F00000006000000F000002000000000000000000000000000000000000000000",
      INIT_79 => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_7A => X"000000000000000000000000000000000000000000800000F00000050000000F",
      INIT_7B => X"FFFFE000001200000090000005FFFFFFF00000006000000F0000012000000000",
      INIT_7C => X"0000000002000000F00000050000000FFFFFFF2000001900000098000007FFFF",
      INIT_7D => X"F00000006000000F000000500000000000000000000000000000000000000000",
      INIT_7E => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_7F => X"00000000000000000000000000000000000000000E000000F00000050000000F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^ena\,
      ENBWREN => \^enb\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(18),
      I1 => addra(16),
      I2 => addra(17),
      O => \^ena\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addrb(18),
      I1 => addrb(16),
      I2 => addrb(17),
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized80\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized80\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized80\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized80\ is
  signal ena_array : STD_LOGIC_VECTOR ( 64 to 64 );
  signal enb_array : STD_LOGIC_VECTOR ( 64 to 64 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000000FFFFFFFDFFFFFF6FFFFFFBFFFFFFFFF",
      INITP_01 => X"FFFFFFFFEDFFFFFF6FFFFFFBFFFFFFFFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_02 => X"0FFFFFFFDFFFFFF6FFFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8DFFFFFF6FFFFFFBFFFFFFFF",
      INITP_05 => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000000FFFFFFFDFFFFFF6FFFFFFB1FFFFFFFF",
      INITP_06 => X"FFFFFFFF2DFFFFFF6FFFFFFBFFFFFFFFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_07 => X"0FFFFFFFDFFFFFF6FFFFFFB4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEDFFFFFF6FFFFFFBFFFFFFFF",
      INITP_0A => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000000FFFFFFFDFFFFFF6FFFFFFB77FFFFFFF",
      INITP_0B => X"FFFFFFFDEDFFFFFF6FFFFFFBFFFFFFFFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_0C => X"0FFFFFFFDFFFFFF6FFFFFFB7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3EDFFFFFF6FFFFFFBFFFFFFFF",
      INITP_0F => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000000FFFFFFFDFFFFFF6FFFFFFB7CFFFFFFF",
      INIT_00 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_01 => X"11111111111111111111111111111111111111111111111111EE993310769898",
      INIT_02 => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_03 => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_04 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_05 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_06 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_08 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_0A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_0B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_0C => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_0D => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_0E => X"987610CD5577EE11111111111111111111111111111111111111111111111111",
      INIT_0F => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_10 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_11 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_12 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_13 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_14 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_15 => X"11111111111111111111111111111111111111111111111111EE9955EF107698",
      INIT_16 => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_17 => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_18 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_19 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_1A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_1C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_1E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_1F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_20 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_21 => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_22 => X"54EFEFEE5577EE11111111111111111111111111111111111111111111111111",
      INIT_23 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_24 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_25 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_26 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_27 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_28 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_29 => X"11111111111111111111111111111111111111111111111111EE9955EEEFEF54",
      INIT_2A => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_2B => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_2C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_2D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_2E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_30 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_32 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_33 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_34 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_35 => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_36 => X"EFEF10EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_37 => X"9898989898989898989898989898989898989898989898989898989876989832",
      INIT_38 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_39 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_3A => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_3B => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_3C => X"3298987698989898989898989898989898989898989898989898989898989898",
      INIT_3D => X"11111111111111111111111111111111111111111111111111EE9955EE10EFEF",
      INIT_3E => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_3F => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_40 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_41 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_42 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_44 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_46 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_47 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_48 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_49 => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_4A => X"111011EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_4B => X"98989898989898989898989898989898989898989898989898987698989832EF",
      INIT_4C => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_4D => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_4E => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_4F => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_50 => X"EF32989898769898989898989898989898989898989898989898989898989898",
      INIT_51 => X"11111111111111111111111111111111111111111111111111EE9955EE111011",
      INIT_52 => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_53 => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_54 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_55 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_56 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_58 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_5A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_5B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_5C => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_5D => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_5E => X"101111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_5F => X"989898989898989898989898989898989898989898989898989898987610EF10",
      INIT_60 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_61 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_62 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_63 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_64 => X"10EF107698989898989898989898989898989898989898989898989898989898",
      INIT_65 => X"11111111111111111111111111111111111111111111111111EE9955EE111110",
      INIT_66 => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_67 => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_68 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_69 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_6A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_6C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_6E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_6F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_70 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_71 => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_72 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_73 => X"98989898989898989898989898989898989898989898989876989854EFEF1011",
      INIT_74 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_75 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_76 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_77 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_78 => X"1110EFEF54989876989898989898989898989898989898989898989898989898",
      INIT_79 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_7A => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_7B => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_7C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_7D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_7E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(64),
      ENBWREN => enb_array(64),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      I1 => addra(13),
      I2 => addra(12),
      I3 => addra(14),
      O => ena_array(64)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      I1 => addrb(13),
      I2 => addrb(12),
      I3 => addrb(14),
      O => enb_array(64)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized81\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_16_sp_1 : out STD_LOGIC;
    addrb_16_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized81\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized81\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized81\ is
  signal addra_16_sn_1 : STD_LOGIC;
  signal addrb_16_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 65 to 65 );
  signal enb_array : STD_LOGIC_VECTOR ( 65 to 65 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_16_sp_1 <= addra_16_sn_1;
  addrb_16_sp_1 <= addrb_16_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFE7EDFFFFFF6FFFFFFBFFFFFFFFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_01 => X"0FFFFFFFDFFFFFF6FFFFFFB7E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFEDFFFFFF6FFFFFFBFFFFFFFF",
      INITP_04 => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000000FFFFFFFDFFFFFF6FFFFFFB7FBFFFFFF",
      INITP_05 => X"FFFFFF3FEDFFFFFF6FFFFFFBFFFFFFFFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_06 => X"0FFFFFFFDFFFFFF6FFFFFFB7FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FEDFFFFFF6FFFFFFBFFFFFFFF",
      INITP_09 => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000000FFFFFFFDFFFFFF6FFFFFFB7FE7FFFFF",
      INITP_0A => X"FFFFF9FFEDFFFFFF6FFFFFFBFFFFFFFFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_0B => X"0FFFFFFFDFFFFFF6FFFFFFB7FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFEDFFFFFF6FFFFFFBFFFFFFFF",
      INITP_0E => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000000FFFFFFFDFFFFFF6FFFFFFB7FFEFFFFF",
      INITP_0F => X"FFFFCFFFEDFFFFFF6FFFFFFBFFFFFFFFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INIT_00 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_02 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_03 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_04 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_05 => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_06 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_07 => X"989898989898989898989898989898989898989898987698987632EFEF101111",
      INIT_08 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_09 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_0A => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_0B => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_0C => X"111110EFEF327698987698989898989898989898989898989898989898989898",
      INIT_0D => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_0E => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_0F => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_10 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_11 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_12 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_14 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_16 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_17 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_18 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_19 => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_1A => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_1B => X"9898989898989898989898989898989898989898987698987610EF1010111111",
      INIT_1C => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_1D => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_1E => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_1F => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_20 => X"1111111010EF1076989876989898989898989898989898989898989898989898",
      INIT_21 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_22 => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_23 => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_24 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_25 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_26 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_28 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_2A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_2B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_2C => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_2D => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_2E => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_2F => X"989898989898989898989898989898989898989876989832EFEF101111111111",
      INIT_30 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_31 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_32 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_33 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_34 => X"111111111110EFEF549898769898989898989898989898989898989898989898",
      INIT_35 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_36 => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_37 => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_38 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_39 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_3A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_3C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_3E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_3F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_40 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_41 => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_42 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_43 => X"9898989898989898989898989898989898989898987610EFEF10111111111111",
      INIT_44 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_45 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_46 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_47 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_48 => X"11111111111110EFEF1076989898989898989898989898989898989898989898",
      INIT_49 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_4A => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_4B => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_4C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_4D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_4E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_50 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_52 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_53 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_54 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_55 => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_56 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_57 => X"989898989898989898989898989898987698989854EFEF101011111111111111",
      INIT_58 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_59 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_5A => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_5B => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_5C => X"111111111111111010EFEF549898987698989898989898989898989898989898",
      INIT_5D => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_5E => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_5F => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_60 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_61 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_62 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_64 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_66 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_67 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_68 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_69 => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_6A => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_6B => X"9898989898989898989898989898987698987610EF1110111111111111111111",
      INIT_6C => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_6D => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_6E => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_6F => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_70 => X"1111111111111111111011EF1076989876989898989898989898989898989898",
      INIT_71 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_72 => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_73 => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_74 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_75 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_76 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_78 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_7A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_7B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_7C => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_7D => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_7E => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_7F => X"989898989898989898989898989898989854EFEF101011111111111111111111",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(65),
      ENBWREN => enb_array(65),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => addra_16_sn_1,
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(13),
      O => ena_array(65)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => addra(16),
      I1 => addra(18),
      I2 => addra(17),
      I3 => addra(15),
      O => addra_16_sn_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => addrb_16_sn_1,
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(13),
      O => enb_array(65)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => addrb(16),
      I1 => addrb(18),
      I2 => addrb(17),
      I3 => addrb(15),
      O => addrb_16_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized82\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized82\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized82\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized82\ is
  signal ena_array : STD_LOGIC_VECTOR ( 66 to 66 );
  signal enb_array : STD_LOGIC_VECTOR ( 66 to 66 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0FFFFFFFDFFFFFF6FFFFFFB7FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFEDFFFFFF6FFFFFFBFFFFFFFF",
      INITP_03 => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000000FFFFFFFDFFFFFF6FFFFFFB7FFF9FFFF",
      INITP_04 => X"FFFE7FFFEDFFFFFF6FFFFFFBFFFFFFFFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_05 => X"0FFFFFFFDFFFFFF6FFFFFFB7FFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFEDFFFFFF6FFFFFFBFFFFFFFF",
      INITP_08 => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000000FFFFFFFDFFFFFF6FFFFFFB7FFFF3FFF",
      INITP_09 => X"FFF3FFFFEDFFFFFF6FFFFFFBFFFFFFFFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_0A => X"0FFFFFFFDFFFFFF6FFFFFFB7FFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFDFFFFFE6FFFFFF67FFFFF9FFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFEDFFFFFF6FFFFFFBFFFFFFFF",
      INITP_0D => X"FFFF9FFFFFEDFFFFFF6FFFFFFB0000000FFFFFFFDFFFFFF6FFFFFFB7FFFFE3FF",
      INITP_0E => X"FF9FFFFFEDFFFFFF6FFFFFFBFFFFFFFFFFFFFFDFFFFFE6FFFFFF67FFFFF9FFFF",
      INITP_0F => X"0FFFFFFFDFFFFFF6FFFFFFB7FFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_01 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_02 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_03 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_04 => X"111111111111111111111010EFEF549898989898989898989898989898989898",
      INIT_05 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_06 => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_07 => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_08 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_09 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_0A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_0C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_0E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_0F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_10 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_11 => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_12 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_13 => X"9898989898989898989898989898987610EFEF10111111111111111111111111",
      INIT_14 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_15 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_16 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_17 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_18 => X"11111111111111111111111110EFEF1076989898989898989898989898989898",
      INIT_19 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_1A => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_1B => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_1C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_1D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_1E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_20 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_22 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_23 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_24 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_25 => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_26 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_27 => X"989898989898989898987698987632EFEF101011111111111111111111111111",
      INIT_28 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_29 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_2A => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_2B => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_2C => X"111111111111111111111111111010EFEF327698987698989898989898989898",
      INIT_2D => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_2E => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_2F => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_30 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_31 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_32 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_34 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_36 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_37 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_38 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_39 => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_3A => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_3B => X"9898989898989898769898985410EFEF10111111111111111111111111111111",
      INIT_3C => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_3D => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_3E => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_3F => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_40 => X"11111111111111111111111111111110EFEF1054989898769898989898989898",
      INIT_41 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_42 => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_43 => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_44 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_45 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_46 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_48 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_4A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_4B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_4C => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_4D => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_4E => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_4F => X"989898989898987698987610EFEF101011111111111111111111111111111111",
      INIT_50 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_51 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_52 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_53 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_54 => X"111111111111111111111111111111111010EFEF107698987698989898989898",
      INIT_55 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_56 => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_57 => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_58 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_59 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_5A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_5C => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_5E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_5F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_60 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_61 => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_62 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_63 => X"98989898987698987632EFEFEF10111111111111111111111111111111111111",
      INIT_64 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_65 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_66 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_67 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_68 => X"11111111111111111111111111111111111110EFEFEF32769898769898989898",
      INIT_69 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_6A => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_6B => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_6C => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_6D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_6E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_70 => X"11111111111111111111111111EEEEDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_72 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_73 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_74 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_75 => X"EE7777EE11111111111111111111111111111111111111111111111111EE556E",
      INIT_76 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_77 => X"989876989898767699CDEF101011111111111111111111111111111111111111",
      INIT_78 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_79 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_7A => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_7B => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_7C => X"111111111111111111111111111111111111111010EFCD995476989898769898",
      INIT_7D => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_7E => X"9377EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_7F => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(66),
      ENBWREN => enb_array(66),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      I1 => addra(13),
      I2 => addra(12),
      I3 => addra(14),
      O => ena_array(66)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      I1 => addrb(13),
      I2 => addrb(12),
      I3 => addrb(14),
      O => enb_array(66)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized83\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized83\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized83\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized83\ is
  signal ena_array : STD_LOGIC_VECTOR ( 67 to 67 );
  signal enb_array : STD_LOGIC_VECTOR ( 67 to 67 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFDFFFFFF7FFFFFFFFFFFFFFFFFFFFFF9FFFFFEDFFFFFF6FFFFFFB000000",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFEDFFFFFF6FFFFFFBFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFEFFFFFFF0000000FFFFFFFDFFFFFF6FFFFFFB7FFFFFDFF",
      INITP_03 => X"F18000000C00000060000003FFFFFFFFFFFFFF8000000400000020000001FFFF",
      INITP_04 => X"0FFFFFFFC0000006000000300000018FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000400000020000003000000",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"0000008000000400000020000002000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE018000000C0000006000000300000018",
      INITP_0C => X"0000400000040000002000000100000018000000C00000060000003000000180",
      INITP_0D => X"FDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFF7FFFFFFFFFFFFFE0000",
      INITP_0E => X"DBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1",
      INITP_0F => X"FFFFFEDFFFFFE6FFFFFF67FFFFFA000000007FFFFFFFFFFFFFEFFFFFFB7FFFFF",
      INIT_00 => X"1111111111EE3331ABCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_01 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_02 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEEEE11111111111111111111111111",
      INIT_04 => X"111111111111111111111111111111DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"111111111111111111111111111111111111BB11111111111111111111111111",
      INIT_06 => X"1111111111111111111111111111111111111111EEBB11111111111111111111",
      INIT_07 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A48B713EE1111111111",
      INIT_08 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4A4A4A4A",
      INIT_09 => X"EE7777EE11111111111111111111111111111111111111111111111111EF556E",
      INIT_0A => X"111111EE5599EE11111111111111111111111111111111111111111111111111",
      INIT_0B => X"989898989854EE3399EE11111111111111111111111111111111111111111111",
      INIT_0C => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_0D => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_0E => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_0F => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_10 => X"11111111111111111111111111111111111111111111EEBB1110549898989898",
      INIT_11 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_12 => X"9377EE11111111111111111111111111111111111111111111111111EE7777EE",
      INIT_13 => X"CBCBCBCB2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4C",
      INIT_14 => X"1111111111113331CBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_15 => X"11111111111111111111BBEE1111111111111111111111111111111111111111",
      INIT_16 => X"11111111111111111111111111BB111111111111111111111111111111111111",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD111111111111111111111111111111",
      INIT_18 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCEE99CCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_1A => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC99EECCCCCCCCCCCCCCCCCC",
      INIT_1B => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A28B7F0CCCCCCCCCCCC",
      INIT_1C => X"2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C4C2A284A4A4A",
      INIT_1D => X"CC5555CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC334E",
      INIT_1E => X"CCCCCCCC3377CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_1F => X"76765432EECCCC1177CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_20 => X"9898989898989898989898989898989898989898989898989898989898989876",
      INIT_21 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_22 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_23 => X"7698989898989898989898989898989898989898989898989898989898989898",
      INIT_24 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC9911CCCCEE32767676",
      INIT_25 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC7733CCCCCCCC",
      INIT_26 => X"9355CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC5555CC",
      INIT_27 => X"CBCBCBA90A4C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C4C2C",
      INIT_28 => X"CCCCCCCCCCCC100FA9CBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_29 => X"CCCCCCCCCCCCCCCCCCEE99CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_2A => X"CCCCCCCCCCCCCCCCCCCCCCCCEE99CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_2C => X"999999999999999999999999999999DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBB",
      INIT_2D => X"999999999999999999999999999999999999DD99999999999999999999999999",
      INIT_2E => X"999999999999999999999999999999999999999999DD99999999999999999999",
      INIT_2F => X"6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6DD99B999999999999",
      INIT_30 => X"707070707070707070707070707070707070707070707070707070716D6F6F6F",
      INIT_31 => X"77BBBB779999999999999999999999999999999999999999999999999999B970",
      INIT_32 => X"99999999BBDD7799999999999999999999999999999999999999999999999999",
      INIT_33 => X"BADC9977999999BBDD7799999999999999999999999999999999999999999999",
      INIT_34 => X"9898989898989898989898989898989898989898989898989898989898769898",
      INIT_35 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_36 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_37 => X"9898769898989898989898989898989898989898989898989898989898989898",
      INIT_38 => X"9999999999999999999999999999999999999999999977DD999999997799DCBA",
      INIT_39 => X"9999999999999999999999999999999999999999999999999999DDBB99999999",
      INIT_3A => X"95BD999999999999999999999999999999999999999999999999999977BBBB99",
      INIT_3B => X"EFEFEFEF7070707070707070707070707070707070707070707070707070706E",
      INIT_3C => X"999999999999BB53EDEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_3D => X"99999999999999999999DD999999999999999999999999999999999999999999",
      INIT_3E => X"99999999999999999999999999DD999999999999999999999999999999999999",
      INIT_3F => X"BBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD999999999999999999999999999999",
      INIT_40 => X"7777777777777777777777777777BBAA00000000000000000000000000000022",
      INIT_41 => X"777777777777777777777777777777777777DD77777777777777777777777777",
      INIT_42 => X"777777777777777777777777777777777777777777DD77777777777777777777",
      INIT_43 => X"555555555555555555555555555555555555555555555533DD99777777777777",
      INIT_44 => X"355555555555555555555555555555555555555555555555555533BB77555555",
      INIT_45 => X"77BBBB777777777777777777777777777777777777777777777777777777BB77",
      INIT_46 => X"77777777BBBB7777777777777777777777777777777777777777777777777777",
      INIT_47 => X"5577777777777799DD7777777777777777777777777777777777777777777777",
      INIT_48 => X"9898989898989898989898989898989898989898989898989898769898987654",
      INIT_49 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_4A => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_4B => X"5476989898769898989898989898989898989898989898989898989898989898",
      INIT_4C => X"7777777777777777777777777777777777777777777777DD9977777777777755",
      INIT_4D => X"7777777777777777777777777777777777777777777777777777DD9977777777",
      INIT_4E => X"99BB777777777777777777777777777777777777777777777777777777BBBB77",
      INIT_4F => X"55553399BB335555555555555555555555555555555555555555555555555533",
      INIT_50 => X"77777777777799BB335555555555555555555555555555555555555555555555",
      INIT_51 => X"77777777777777777777DD777777777777777777777777777777777777777777",
      INIT_52 => X"77777777777777777777777777DD777777777777777777777777777777777777",
      INIT_53 => X"22000000000000000000000000000000AABB7777777777777777777777777777",
      INIT_54 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCC118800000000000000000000000000000000",
      INIT_55 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCEE99CCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_56 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC99EECCCCCCCCCCCCCCCCCC",
      INIT_57 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC99EECCCCCCCCCCCC",
      INIT_58 => X"CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC9933CEEEEE",
      INIT_59 => X"CC5555CCEECCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC7735",
      INIT_5A => X"CCCCCCCC3377CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCEE",
      INIT_5B => X"EEEECCCCCCEECC1177CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_5C => X"98989898989898989898989898989898989898989898989876989898763210EF",
      INIT_5D => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_5E => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_5F => X"EF10327698989876989898989898989898989898989898989898989898989898",
      INIT_60 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC9911CCEECCCCCCEEEE",
      INIT_61 => X"EECCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCEECC7733CCCCCCCC",
      INIT_62 => X"5555CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCEECC5555CC",
      INIT_63 => X"EEEECC3377CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC",
      INIT_64 => X"CCCCCCCCCCCCEF99CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_65 => X"CCCCCCCCCCCCCCCCCCEE99CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_66 => X"CCCCCCCCCCCCCCCCCCCCCCCCEE99CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_67 => X"000000000000000000000000000000008811CCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_68 => X"111111111111111111111111111133AA00000000000000000000000000000000",
      INIT_69 => X"111111111111111111111111111111111111BB11111111111111111111111111",
      INIT_6A => X"1111111111111111111111111111111111111111EEBB11111111111111111111",
      INIT_6B => X"1111111111111111111111111111111111111111111111EEBB33EE1111111111",
      INIT_6C => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_6D => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_6E => X"111111EE5599EE11111111111111111111111111111111111111111111111111",
      INIT_6F => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_70 => X"98989898989898989898989898989898989898989898769898987632EEEFEF10",
      INIT_71 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_72 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_73 => X"10EFEFEE32769898987698989898989898989898989898989898989898989898",
      INIT_74 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_75 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_76 => X"5577EE11111111111111111111111111111111111111111111111111EE7777EE",
      INIT_77 => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_78 => X"1111111111EE3399EE1111111111111111111111111111111111111111111111",
      INIT_79 => X"11111111111111111111BBEE1111111111111111111111111111111111111111",
      INIT_7A => X"11111111111111111111111111BB111111111111111111111111111111111111",
      INIT_7B => X"00000000000000000000000000000000AA331111111111111111111111111111",
      INIT_7C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_7D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_7E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_7F => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(67),
      ENBWREN => enb_array(67),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(12),
      I2 => addra(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(67)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(67)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized84\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized84\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized84\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized84\ is
  signal ena_array : STD_LOGIC_VECTOR ( 68 to 68 );
  signal enb_array : STD_LOGIC_VECTOR ( 68 to 68 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDB",
      INITP_01 => X"00005FFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBF",
      INITP_02 => X"FDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_03 => X"DBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFF3F",
      INITP_04 => X"FFFFFEDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB7FFFFF",
      INITP_05 => X"FF1FFFFFFFFFFFFFFFFFFFFFFFFFF8FFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDB",
      INITP_06 => X"00005FFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBF",
      INITP_07 => X"FDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_08 => X"DBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFC7FFFFFFFFFFFFFFFFFFFFFFFFE3FF",
      INITP_09 => X"FFFFFEDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB7FFFFF",
      INITP_0A => X"FFF8FFFFFFFFFFFFFFFFFFFFFFFF1FFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDB",
      INITP_0B => X"00005FFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBF",
      INITP_0C => X"FDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0D => X"DBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFF1FFFFFFFFFFFFFFFFFFFFFF0FFFF",
      INITP_0E => X"FFFFFEDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB7FFFFF",
      INITP_0F => X"FFFFEDFFFFFFFFFFFFFFFFFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDB",
      INIT_00 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_01 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_02 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_03 => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_04 => X"9898989898989898989898989898989898987698989898985410EFEFEF101011",
      INIT_05 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_06 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_07 => X"111010EFEFEF1054989898989876989898989898989898989898989898989898",
      INIT_08 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_09 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_0A => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_0B => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_0C => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_0D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_0E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_0F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_10 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_11 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_12 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_13 => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_14 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_15 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_16 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_17 => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_18 => X"989898989898989898989898989898767698989898763210EFEF111110111111",
      INIT_19 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_1A => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_1B => X"1111111011EFEFEF103276989898987676989898989898989898989898989898",
      INIT_1C => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_1D => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_1E => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_1F => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_20 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_21 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_22 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_23 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_24 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_25 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_26 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_27 => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_28 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_29 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_2A => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_2B => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_2C => X"989898989898989898989898987676989898765432EFEFEF1010111111111111",
      INIT_2D => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_2E => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_2F => X"1111111111111010EFEFEF325476989898767698989898989898989898989898",
      INIT_30 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_31 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_32 => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_33 => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_34 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_35 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_36 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_37 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_38 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_39 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_3A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_3B => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_3C => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_3D => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_3E => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_3F => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_40 => X"98989898989898989898769898989898543210EFEFEF10101111111111111111",
      INIT_41 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_42 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_43 => X"11111111111111111010EFEFEF10325498989898987698989898989898989898",
      INIT_44 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_45 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_46 => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_47 => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_48 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_49 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_4A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_4B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_4C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_4D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_4E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_4F => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_50 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_51 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_52 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_53 => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_54 => X"98989898989898989898989898763210EFEFEF11101011111111111111111111",
      INIT_55 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_56 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_57 => X"11111111111111111111101011EFEFEF10327698989898989898989898989898",
      INIT_58 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_59 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_5A => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_5B => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_5C => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_5D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_5E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_5F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_60 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_61 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_62 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_63 => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_64 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_65 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_66 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_67 => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_68 => X"987676769898989898767699EEEFEFEF11101011111111111111111111111111",
      INIT_69 => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_6A => X"9898989898989898989898989898989898989898989898989898989898989898",
      INIT_6B => X"11111111111111111111111111101011EFEFEF10997676989898989876767698",
      INIT_6C => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_6D => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_6E => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_6F => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_70 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_71 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_72 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_73 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_74 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_75 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_76 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_77 => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_78 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_79 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_7A => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_7B => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_7C => X"769898989898765432EE11BBEE11101011111111111111111111111111111111",
      INIT_7D => X"9898989898989898989898989898989898989898989898989898989898987676",
      INIT_7E => X"7676989898989898989898989898989898989898989898989898989898989898",
      INIT_7F => X"11111111111111111111111111111111101011EE9911EE325476989898989876",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(68),
      ENBWREN => enb_array(68),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(13),
      I1 => addra(14),
      I2 => addra(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(68)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(68)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized85\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized85\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized85\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized85\ is
  signal ena_array : STD_LOGIC_VECTOR ( 69 to 69 );
  signal enb_array : STD_LOGIC_VECTOR ( 69 to 69 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00005FFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBF",
      INITP_01 => X"FDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_02 => X"DBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEC3FFFFFFFFFFFFFFFFFFC37FFFF",
      INITP_03 => X"FFFFFEDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB7FFFFF",
      INITP_04 => X"FFFFED83FFFFFFFFFFFFFFFFC1B7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDB",
      INITP_05 => X"00005FFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBF",
      INITP_06 => X"FDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_07 => X"DBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFC3FFFFFFFFFFFFFFC3FB7FFFF",
      INITP_08 => X"FFFFFEDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB7FFFFF",
      INITP_09 => X"FFFFEDFFC0FFFFFFFFFFFF03FFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDB",
      INITP_0A => X"00005FFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBF",
      INITP_0B => X"FDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0C => X"DBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFC03FFFFFFFFC03FFFB7FFFF",
      INITP_0D => X"FFFFFEDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB7FFFFF",
      INITP_0E => X"FFFFEDFFFFF0401FFC060FFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDB",
      INITP_0F => X"00005FFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBF",
      INIT_00 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_01 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_02 => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_03 => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_04 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_05 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_06 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_07 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_08 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_09 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_0A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_0B => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_0C => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_0D => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_0E => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_0F => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_10 => X"989876543210EFEFEFEF11BBEE11111111111111111111111111111111111111",
      INIT_11 => X"9898989898989898989898989898989898989898989898989898767698989898",
      INIT_12 => X"9898989876769898989898989898989898989898989898989898989898989898",
      INIT_13 => X"11111111111111111111111111111111111111EE9911EFEFEFEF103254769898",
      INIT_14 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_15 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_16 => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_17 => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_18 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_19 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_1A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_1B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_1C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_1D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_1E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_1F => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_20 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_21 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_22 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_23 => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_24 => X"3210EFEFEFEFEF1110EE11BBEE11111111111111111111111111111111111111",
      INIT_25 => X"9898989898989898989898989898989898989898989898989898989898987654",
      INIT_26 => X"5476989898989898989898989898989898989898989898989898989898989898",
      INIT_27 => X"11111111111111111111111111111111111111EE9911EE1010EFEFEFEFEF1032",
      INIT_28 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_29 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_2A => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_2B => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_2C => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_2D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_2E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_2F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_30 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_31 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_32 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_33 => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_34 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_35 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_36 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_37 => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_38 => X"EFEF11111010101111EE11BBEE11111111111111111111111111111111111111",
      INIT_39 => X"767676767676767676767698989898989898989898989898767654321010EFEF",
      INIT_3A => X"EFEF101032547676989898989898989898989898987676767676767676767676",
      INIT_3B => X"11111111111111111111111111111111111111EE9911EE11111010101111EFEF",
      INIT_3C => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_3D => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_3E => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_3F => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_40 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_41 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_42 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_43 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_44 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_45 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_46 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_47 => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_48 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_49 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_4A => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_4B => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_4C => X"101011111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_4D => X"989898989898989898989898989898989876765454323210EFEFEFEFEFEF1010",
      INIT_4E => X"1010EFEFEFEFEFEF103232545476769898989898989898989898989898989898",
      INIT_4F => X"11111111111111111111111111111111111111EE9911EE111111111111111010",
      INIT_50 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_51 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_52 => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_53 => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_54 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_55 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_56 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_57 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_58 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_59 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_5A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_5B => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_5C => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_5D => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_5E => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_5F => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_60 => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_61 => X"987676767676767676545454323299101010EFEFEFEFEFEFEFEF101010101111",
      INIT_62 => X"111110101010EFEFEFEFEFEFEFEF101010993232545454767676767676767698",
      INIT_63 => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_64 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_65 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_66 => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_67 => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_68 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_69 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_6A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_6B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_6C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_6D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_6E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_6F => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_70 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_71 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_72 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_73 => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_74 => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_75 => X"101010101010EFEFEFEFEFEFEF11BBEFEFEFEFEF111010101011111111111111",
      INIT_76 => X"111111111111111010101011EFEFEFEFEFBBEFEFEFEFEFEFEFEFEF1010101010",
      INIT_77 => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_78 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_79 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_7A => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_7B => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_7C => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_7D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_7E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_7F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(69),
      ENBWREN => enb_array(69),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addra(14),
      I1 => addra(12),
      I2 => addra(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(69)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(69)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized86\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized86\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized86\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized86\ is
  signal ena_array : STD_LOGIC_VECTOR ( 70 to 70 );
  signal enb_array : STD_LOGIC_VECTOR ( 70 to 70 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_01 => X"DBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6F0000F67FFFFFB7FFFF",
      INITP_02 => X"FFFFFEDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB7FFFFF",
      INITP_03 => X"FFFFEDFFFFFE6FFFFFF67FFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDB",
      INITP_04 => X"00005FFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBF",
      INITP_05 => X"FDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_06 => X"DBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFB7FFFF",
      INITP_07 => X"FFFFFEDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB7FFFFF",
      INITP_08 => X"FFFFEDFFFFFE6FFFFFF67FFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDB",
      INITP_09 => X"00005FFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBF",
      INITP_0A => X"FDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0B => X"DBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFB7FFFF",
      INITP_0C => X"FFFFFEDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB7FFFFF",
      INITP_0D => X"FFFFEDFFFFFE6FFFFFF67FFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDB",
      INITP_0E => X"00005FFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBF",
      INITP_0F => X"FDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFA0000",
      INIT_00 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_01 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_02 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_03 => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_04 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_05 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_06 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_07 => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_08 => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_09 => X"EFEFEFEFEFEFEFEF11111111EE11BBEEEE101011111111111111111111111111",
      INIT_0A => X"111111111111111111111111111010EEEEBB11EE11111111EFEFEFEFEFEFEFEF",
      INIT_0B => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_0C => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_0D => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_0E => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_0F => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_10 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_11 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_12 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_13 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_14 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_15 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_16 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_17 => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_18 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_19 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_1A => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_1B => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_1C => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_1D => X"111111111111111111111111EE11BBEEEE111111111111111111111111111111",
      INIT_1E => X"111111111111111111111111111111EEEEBB11EE111111111111111111111111",
      INIT_1F => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_20 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_21 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_22 => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_23 => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_24 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_25 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_26 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_27 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_28 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_29 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_2A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_2B => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_2C => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_2D => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_2E => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_2F => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_30 => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_31 => X"111111111111111111111111EE11BBEEEE111111111111111111111111111111",
      INIT_32 => X"111111111111111111111111111111EEEEBB11EE111111111111111111111111",
      INIT_33 => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_34 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_35 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_36 => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_37 => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_38 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_39 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_3A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_3B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_3C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_3D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_3E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_3F => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_40 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_41 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_42 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_43 => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_44 => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_45 => X"111111111111111111111111EE11BBEEEE111111111111111111111111111111",
      INIT_46 => X"111111111111111111111111111111EEEEBB11EE111111111111111111111111",
      INIT_47 => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_48 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_49 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_4A => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_4B => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_4C => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_4D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_4E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_4F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_50 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_51 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_52 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_53 => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_54 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_55 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_56 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_57 => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_58 => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_59 => X"111111111111111111111111EE11BBEEEE111111111111111111111111111111",
      INIT_5A => X"111111111111111111111111111111EEEEBB11EE111111111111111111111111",
      INIT_5B => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_5C => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_5D => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_5E => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_5F => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_60 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_61 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_62 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_63 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_64 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_65 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_66 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_67 => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_68 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_69 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_6A => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_6B => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_6C => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_6D => X"111111111111111111111111EE11BBEEEE111111111111111111111111111111",
      INIT_6E => X"111111111111111111111111111111EEEEBB11EE111111111111111111111111",
      INIT_6F => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_70 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_71 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_72 => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_73 => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_74 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_75 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_76 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_77 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_78 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_79 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_7A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_7B => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_7C => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_7D => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_7E => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_7F => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(70),
      ENBWREN => enb_array(70),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addra(13),
      I1 => addra(14),
      I2 => addra(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(70)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(70)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized87\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized87\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized87\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized87\ is
  signal ena_array : STD_LOGIC_VECTOR ( 71 to 71 );
  signal enb_array : STD_LOGIC_VECTOR ( 71 to 71 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"DBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFB7FFFF",
      INITP_01 => X"FFFFFEDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB7FFFFF",
      INITP_02 => X"FFFFEDFFFFFE6FFFFFF67FFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDB",
      INITP_03 => X"00005FFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBF",
      INITP_04 => X"FDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_05 => X"DBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFB7FFFF",
      INITP_06 => X"FFFFFEDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB7FFFFF",
      INITP_07 => X"FFFFEDFFFFFE6FFFFFF67FFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDB",
      INITP_08 => X"00005FFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBF",
      INITP_09 => X"FDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0A => X"DBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFB7FFFF",
      INITP_0B => X"FFFFFEDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB7FFFFF",
      INITP_0C => X"FFFFEDFFFFFE6FFFFFF67FFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDB",
      INITP_0D => X"00005FFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBF",
      INITP_0E => X"FDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_0F => X"DBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFB7FFFF",
      INIT_00 => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_01 => X"111111111111111111111111EE11BBEEEE111111111111111111111111111111",
      INIT_02 => X"111111111111111111111111111111EEEEBB11EE111111111111111111111111",
      INIT_03 => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_04 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_05 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_06 => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_07 => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_08 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_09 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_0A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_0B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_0C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_0D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_0E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_0F => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_10 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_11 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_12 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_13 => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_14 => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_15 => X"111111111111111111111111EE11BBEEEE111111111111111111111111111111",
      INIT_16 => X"111111111111111111111111111111EEEEBB11EE111111111111111111111111",
      INIT_17 => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_18 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_19 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_1A => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_1B => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_1C => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_1D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_1E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_1F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_20 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_21 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_22 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_23 => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_24 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_25 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_26 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_27 => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_28 => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_29 => X"111111111111111111111111EE11BBEEEE111111111111111111111111111111",
      INIT_2A => X"111111111111111111111111111111EEEEBB11EE111111111111111111111111",
      INIT_2B => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_2C => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_2D => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_2E => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_2F => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_30 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_31 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_32 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_33 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_34 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_35 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_36 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_37 => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_38 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_39 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_3A => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_3B => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_3C => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_3D => X"111111111111111111111111EE11BBEEEE111111111111111111111111111111",
      INIT_3E => X"111111111111111111111111111111EEEEBB11EE111111111111111111111111",
      INIT_3F => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_40 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_41 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_42 => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_43 => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_44 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_45 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_46 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_47 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_48 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_49 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_4A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_4B => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_4C => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_4D => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_4E => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_4F => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_50 => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_51 => X"111111111111111111111111EE11BBEEEE111111111111111111111111111111",
      INIT_52 => X"111111111111111111111111111111EEEEBB11EE111111111111111111111111",
      INIT_53 => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_54 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_55 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_56 => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_57 => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_58 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_59 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_5A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_5B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_5C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_5D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_5E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_5F => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_60 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_61 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_62 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_63 => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_64 => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_65 => X"111111111111111111111111EE11BBEEEE111111111111111111111111111111",
      INIT_66 => X"111111111111111111111111111111EEEEBB11EE111111111111111111111111",
      INIT_67 => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_68 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_69 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_6A => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_6B => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_6C => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_6D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_6E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_6F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_70 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_71 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_72 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_73 => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_74 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_75 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_76 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_77 => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_78 => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_79 => X"111111111111111111111111EE11BBEEEE111111111111111111111111111111",
      INIT_7A => X"111111111111111111111111111111EEEEBB11EE111111111111111111111111",
      INIT_7B => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_7C => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_7D => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_7E => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_7F => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(71),
      ENBWREN => enb_array(71),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(12),
      I2 => addra(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(71)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(71)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized88\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : out STD_LOGIC;
    addrb_14_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized88\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized88\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized88\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 72 to 72 );
  signal enb_array : STD_LOGIC_VECTOR ( 72 to 72 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sp_1 <= addra_14_sn_1;
  addrb_14_sp_1 <= addrb_14_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFEDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB7FFFFF",
      INITP_01 => X"FFFFEDFFFFFE6FFFFFF67FFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDB",
      INITP_02 => X"00005FFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBF",
      INITP_03 => X"FDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFA0000",
      INITP_04 => X"DBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFE6FFFFFF67FFFFFB7FFFF",
      INITP_05 => X"FFFFFEDFFFFFE6FFFFFF67FFFFFA000000005FFFFFEDFFFFFF6FFFFFFB7FFFFF",
      INITP_06 => X"FFFFEDFFFFFE6FFFFFF67FFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDB",
      INITP_07 => X"00005FFFFFEDFFFFFF6FFFFFFB7FFFFFDBFFFFFEDFFFFFF6FFFFFFB7FFFFFDBF",
      INITP_08 => X"01BFFFFFEC0000006FFFFFFB0000001BFFFFFEC0000006FFFFFF600000020000",
      INITP_09 => X"D8000000DFFFFFF600000037FFFFFD8000000DFFFFFE400000067FFFFFB00000",
      INITP_0A => X"000000FFFFFFFC0000003FFFFFFE0000000040000005FFFFFF600000037FFFFF",
      INITP_0B => X"FFFFF80000007FFFFFFE0000003FFFFFFF8000000DFFFFFF60000003FFFFFFD8",
      INITP_0C => X"00007FFFFFFC0000003FFFFFFF0000001BFFFFFEC0000006FFFFFFF0000001FF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFF80000003FFFFFFC0000001FFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_01 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_02 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_03 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_04 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_05 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_06 => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_07 => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_08 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_09 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_0A => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_0B => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_0C => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_0D => X"111111111111111111111111EE11BBEEEE111111111111111111111111111111",
      INIT_0E => X"111111111111111111111111111111EEEEBB11EE111111111111111111111111",
      INIT_0F => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_10 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_11 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_12 => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_13 => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_14 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_15 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_16 => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_17 => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_18 => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_19 => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_1A => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_1B => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_1C => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_1D => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_1E => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_1F => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_20 => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_21 => X"111111111111111111111111EE11BBEEEE111111111111111111111111111111",
      INIT_22 => X"111111111111111111111111111111EEEEBB11EE111111111111111111111111",
      INIT_23 => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_24 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_25 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_26 => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_27 => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_28 => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_29 => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_2A => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_2B => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_2C => X"11111111111111111111111111EE33AA00000000000000000000000000000000",
      INIT_2D => X"11111111111111111111111111111111EE11BBEEEE1111111111111111111111",
      INIT_2E => X"11111111111111111111111111111111111111EEEEBB11EE1111111111111111",
      INIT_2F => X"1111111111111111111111111111111111111111111111EEBB11EE1111111111",
      INIT_30 => X"EE11111111111111111111111111111111111111111111111111EE9933EE1111",
      INIT_31 => X"EE7777EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_32 => X"111111EE5577EE11111111111111111111111111111111111111111111111111",
      INIT_33 => X"111111111111EE3399EE11111111111111111111111111111111111111111111",
      INIT_34 => X"111111111111111111EE11BBEE11111111111111111111111111111111111111",
      INIT_35 => X"111111111111111111111111EE11BBEEEE111111111111111111111111111111",
      INIT_36 => X"111111111111111111111111111111EEEEBB11EE111111111111111111111111",
      INIT_37 => X"11111111111111111111111111111111111111EE9911EE111111111111111111",
      INIT_38 => X"11111111111111111111111111111111111111111111EEBB33EE111111111111",
      INIT_39 => X"11111111111111111111111111111111111111111111111111EE9955EE111111",
      INIT_3A => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_3B => X"1111EE5599EE11111111111111111111111111111111111111111111111111EE",
      INIT_3C => X"1111111111EE1199EE1111111111111111111111111111111111111111111111",
      INIT_3D => X"1111111111111111EE11BBEE1111111111111111111111111111111111111111",
      INIT_3E => X"1111111111111111111111EE11BBEE1111111111111111111111111111111111",
      INIT_3F => X"00000000000000000000000000000000AA33EE11111111111111111111111111",
      INIT_40 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEE33AA00000000000000000000000000000000",
      INIT_41 => X"11111111111111111111111111111111EE11BBEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_42 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE9911EE1111111111111111",
      INIT_43 => X"1111111111111111111111111111111111111111111111EEBB11EEEEEEEEEEEE",
      INIT_44 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE9933EE1111",
      INIT_45 => X"CC5577EE11111111111111111111111111111111111111111111111111EE7755",
      INIT_46 => X"111111EE5577EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_47 => X"EEEEEEEEEEEEEE3399EE11111111111111111111111111111111111111111111",
      INIT_48 => X"111111111111111111EE1199EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_49 => X"EEEEEEEEEEEEEEEEEEEEEEEEEE11BBEEEE111111111111111111111111111111",
      INIT_4A => X"111111111111111111111111111111EEEEBBEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_4B => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE9911EE111111111111111111",
      INIT_4C => X"11111111111111111111111111111111111111111111EE9911EEEEEEEEEEEEEE",
      INIT_4D => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE9955EE111111",
      INIT_4E => X"5577EE11111111111111111111111111111111111111111111111111EE7755EE",
      INIT_4F => X"1111EE5599CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_50 => X"EEEEEEEEEEEE1199EE1111111111111111111111111111111111111111111111",
      INIT_51 => X"1111111111111111EE11BBEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_52 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEBBEE1111111111111111111111111111111111",
      INIT_53 => X"00000000000000000000000000000000AA33EEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_54 => X"1111111111111111111111111111558800000000000000000000000000000000",
      INIT_55 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECCEEBB11111111111111111111111111",
      INIT_56 => X"111111111111111111111111111111111111111111BBEECCEEEEEEEEEEEEEEEE",
      INIT_57 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECCBB33111111111111",
      INIT_58 => X"1111111111111111111111111111111111111111111111111111EEBB11CCEEEE",
      INIT_59 => X"EE9955CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC7777",
      INIT_5A => X"EEEEEECC5599EE11111111111111111111111111111111111111111111111111",
      INIT_5B => X"111111111111115599CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_5C => X"EEEEEEEEEEEEEEEEEECC11BB1111111111111111111111111111111111111111",
      INIT_5D => X"1111111111111111111111111133BBCCCCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_5E => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEECCCCBB1111111111111111111111111111",
      INIT_5F => X"1111111111111111111111111111111111111111BBEECCEEEEEEEEEEEEEEEEEE",
      INIT_60 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC995511111111111111",
      INIT_61 => X"11111111111111111111111111111111111111111111111111119933CCEEEEEE",
      INIT_62 => X"7777CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECC5577EE",
      INIT_63 => X"EEEECC3399EE11111111111111111111111111111111111111111111111111EE",
      INIT_64 => X"1111111111113399CCEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_65 => X"EEEEEEEEEEEEEEEECCEEBB111111111111111111111111111111111111111111",
      INIT_66 => X"11111111111111111111111133BBEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_67 => X"0000000000000000000000000000000088551111111111111111111111111111",
      INIT_68 => X"333333333333333333333333333333CC88888888888888888888888888888888",
      INIT_69 => X"999999999999999999999999999999999999BB11333333333333333333333333",
      INIT_6A => X"3333333333333333333333333333333333333333119999999999999999999999",
      INIT_6B => X"999999999999999999999999999999999999999999999999BB33333333333333",
      INIT_6C => X"33333333333333333333333333333333333333333333333333331199BB999999",
      INIT_6D => X"1155BB999999999999999999999999999999999999999999999999999999BB55",
      INIT_6E => X"99999999BB771133333333333333333333333333333333333333333333333333",
      INIT_6F => X"3333333333333333DD9999999999999999999999999999999999999999999999",
      INIT_70 => X"99999999999999999999BB991133333333333333333333333333333333333333",
      INIT_71 => X"3333333333333333333333333333BB9999999999999999999999999999999999",
      INIT_72 => X"9999999999999999999999999999999999BB3333333333333333333333333333",
      INIT_73 => X"333333333333333333333333333333333333331199BB99999999999999999999",
      INIT_74 => X"9999999999999999999999999999999999999999999999BB3333333333333333",
      INIT_75 => X"333333333333333333333333333333333333333333333333331177BB99999999",
      INIT_76 => X"55BB999999999999999999999999999999999999999999999999999999BB5511",
      INIT_77 => X"999999BB77113333333333333333333333333333333333333333333333333311",
      INIT_78 => X"33333333333333BB999999999999999999999999999999999999999999999999",
      INIT_79 => X"9999999999999999999999113333333333333333333333333333333333333333",
      INIT_7A => X"33333333333333333333333311BB999999999999999999999999999999999999",
      INIT_7B => X"88888888888888888888888888888888CC333333333333333333333333333333",
      INIT_7C => X"22222222222222222222222222222255FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE22222222222222222222222222",
      INIT_7E => X"222222222222222222222222222222222222222222EEFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7722222222222222",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => DOPBDOP(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(72),
      ENBWREN => enb_array(72),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(15),
      I1 => addra(17),
      I2 => addra(18),
      I3 => addra(16),
      I4 => addra_14_sn_1,
      O => ena_array(72)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(17),
      I2 => addrb(18),
      I3 => addrb(16),
      I4 => addrb_14_sn_1,
      O => enb_array(72)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => addra(14),
      I1 => addra(12),
      I2 => addra(13),
      O => addra_14_sn_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      O => addrb_14_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized89\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized89\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized89\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized89\ is
  signal ena_array : STD_LOGIC_VECTOR ( 73 to 73 );
  signal enb_array : STD_LOGIC_VECTOR ( 73 to 73 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"000007FFFFFF80000003FFFFFFE0000000FFFFFFF80000003FFFFFFE0000000F",
      INITP_01 => X"FFFF80000007FFFFFFC0000001FFFFFFF00000007FFFFFFC0000001FFFFFFF00",
      INITP_02 => X"00FFFFFFF80000003FFFFFFE0000000FFFFFFF80000003FFFFFFC0000001FFFF",
      INITP_03 => X"F00000007FFFFFFC0000001FFFFFFF00000007FFFFFF80000003FFFFFFE00000",
      INITP_04 => X"FFFFFF80000003FFFFFFC0000001FFFFFFFF80000007FFFFFFC0000001FFFFFF",
      INITP_05 => X"000007FFFFFF80000003FFFFFFE0000000FFFFFFF80000003FFFFFFE0000000F",
      INITP_06 => X"FFFF80000007FFFFFFC0000001FFFFFFF00000007FFFFFFC0000001FFFFFFF00",
      INITP_07 => X"00FFFFFFF80000003FFFFFFE0000000FFFFFFF80000003FFFFFFC0000001FFFF",
      INITP_08 => X"F00000007FFFFFFC0000001FFFFFFF00000007FFFFFF80000003FFFFFFE00000",
      INITP_09 => X"FFFFFF80000003FFFFFFC0000001FFFFFFFF80000007FFFFFFC0000001FFFFFF",
      INITP_0A => X"000007FFFFFF80000003FFFFFFE0000000FFFFFFF80000003FFFFFFE0000000F",
      INITP_0B => X"FFFF80000007FFFFFFC0000001FFFFFFF00000007FFFFFFC0000001FFFFFFF00",
      INITP_0C => X"00FFFFFFF80000003FFFFFFE0000000FFFFFFF80000003FFFFFFC0000001FFFF",
      INITP_0D => X"F00000007FFFFFFC0000001FFFFFFF00000007FFFFFF80000003FFFFFFE00000",
      INITP_0E => X"FFFFFF80000003FFFFFFC0000001FFFFFFFF80000007FFFFFFC0000001FFFFFF",
      INITP_0F => X"000007FFFFFF80000003FFFFFFE0000000FFFFFFF80000003FFFFFFE0000000F",
      INIT_00 => X"22222222222222222222222222222222222222222222222222222266FFFFFFFF",
      INIT_01 => X"2222FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9922",
      INIT_02 => X"FFFFFFFFDD662222222222222222222222222222222222222222222222222222",
      INIT_03 => X"222222222222222299FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFAA2222222222222222222222222222222222222222",
      INIT_05 => X"222222222222222222222222222211FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE2222222222222222222222222222",
      INIT_07 => X"2222222222222222222222222222222222222222AAFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF772222222222222222",
      INIT_09 => X"222222222222222222222222222222222222222222222222222288FFFFFFFFFF",
      INIT_0A => X"44BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2222",
      INIT_0B => X"FFFFFFFF44222222222222222222222222222222222222222222222222222222",
      INIT_0C => X"2222222222222277FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFCC222222222222222222222222222222222222222222",
      INIT_0E => X"2222222222222222222222222211FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55222222222222222222222222222222",
      INIT_10 => X"00000000000000000000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC00000000000000000000000000",
      INIT_12 => X"000000000000000000000000000000000000000000CCFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5500000000000000",
      INIT_14 => X"00000000000000000000000000000000000000000000000000000066FFFFFFFF",
      INIT_15 => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9900",
      INIT_16 => X"FFFFFFFFDD440000000000000000000000000000000000000000000000000000",
      INIT_17 => X"000000000000000077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFAA0000000000000000000000000000000000000000",
      INIT_19 => X"000000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000AAFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF550000000000000000",
      INIT_1D => X"000000000000000000000000000000000000000000000000000066FFFFFFFFFF",
      INIT_1E => X"2299FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_1F => X"FFFFFFFF22000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFAA000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55000000000000000000000000000000",
      INIT_24 => X"00000000000000000000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE00000000000000000000000000",
      INIT_26 => X"000000000000000000000000000000000000000000CCFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5500000000000000",
      INIT_28 => X"00000000000000000000000000000000000000000000000000000066FFFFFFFF",
      INIT_29 => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9900",
      INIT_2A => X"FFFFFFFFDD440000000000000000000000000000000000000000000000000000",
      INIT_2B => X"000000000000000077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFAA0000000000000000000000000000000000000000",
      INIT_2D => X"000000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000AAFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF550000000000000000",
      INIT_31 => X"000000000000000000000000000000000000000000000000000066FFFFFFFFFF",
      INIT_32 => X"2299FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_33 => X"FFFFFFFF44000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFCC000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55000000000000000000000000000000",
      INIT_38 => X"00000000000000000000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE00000000000000000000000000",
      INIT_3A => X"000000000000000000000000000000000000000000CCFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5500000000000000",
      INIT_3C => X"00000000000000000000000000000000000000000000000000000066FFFFFFFF",
      INIT_3D => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9900",
      INIT_3E => X"FFFFFFFFDD440000000000000000000000000000000000000000000000000000",
      INIT_3F => X"000000000000000077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFAA0000000000000000000000000000000000000000",
      INIT_41 => X"000000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000AAFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF550000000000000000",
      INIT_45 => X"000000000000000000000000000000000000000000000000000066FFFFFFFFFF",
      INIT_46 => X"2299FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_47 => X"FFFFFFFF44000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFCC000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55000000000000000000000000000000",
      INIT_4C => X"00000000000000000000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE00000000000000000000000000",
      INIT_4E => X"000000000000000000000000000000000000000000CCFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5500000000000000",
      INIT_50 => X"00000000000000000000000000000000000000000000000000000066FFFFFFFF",
      INIT_51 => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9900",
      INIT_52 => X"FFFFFFFFDD440000000000000000000000000000000000000000000000000000",
      INIT_53 => X"000000000000000077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFAA0000000000000000000000000000000000000000",
      INIT_55 => X"000000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000AAFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF550000000000000000",
      INIT_59 => X"000000000000000000000000000000000000000000000000000066FFFFFFFFFF",
      INIT_5A => X"2299FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_5B => X"FFFFFFFF44000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFCC000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55000000000000000000000000000000",
      INIT_60 => X"00000000000000000000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE00000000000000000000000000",
      INIT_62 => X"000000000000000000000000000000000000000000CCFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5500000000000000",
      INIT_64 => X"00000000000000000000000000000000000000000000000000000066FFFFFFFF",
      INIT_65 => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9900",
      INIT_66 => X"FFFFFFFFDD440000000000000000000000000000000000000000000000000000",
      INIT_67 => X"000000000000000077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFAA0000000000000000000000000000000000000000",
      INIT_69 => X"000000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000AAFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF550000000000000000",
      INIT_6D => X"000000000000000000000000000000000000000000000000000066FFFFFFFFFF",
      INIT_6E => X"2299FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_6F => X"FFFFFFFF44000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFCC000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55000000000000000000000000000000",
      INIT_74 => X"00000000000000000000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE00000000000000000000000000",
      INIT_76 => X"000000000000000000000000000000000000000000CCFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5500000000000000",
      INIT_78 => X"00000000000000000000000000000000000000000000000000000066FFFFFFFF",
      INIT_79 => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9900",
      INIT_7A => X"FFFFFFFFDD440000000000000000000000000000000000000000000000000000",
      INIT_7B => X"000000000000000077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFAA0000000000000000000000000000000000000000",
      INIT_7D => X"000000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000AAFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(73),
      ENBWREN => enb_array(73),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(13),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      O => ena_array(73)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(13),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\,
      O => enb_array(73)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized9\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized9\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFE000001200000090000005FFFFFFF00000006000000F0000005000000000",
      INIT_01 => X"000000006E000000F00000050000000FFFFFFF2000001900000098000007FFFF",
      INIT_02 => X"F00000006000000F000000560000000000000000000000000000000000000000",
      INIT_03 => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_04 => X"00000000000000000000000000000000000000009E000000F00000050000000F",
      INIT_05 => X"FFFFE000001200000090000005FFFFFFF00000006000000F0000005900000000",
      INIT_06 => X"000000003E000000F00000050000000FFFFFFF2000001900000098000007FFFF",
      INIT_07 => X"F00000006000000F0000005C0000000000000000000000000000000000000000",
      INIT_08 => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_09 => X"00000000000000000000000000000000000000025E000000F00000050000000F",
      INIT_0A => X"FFFFE000001200000090000005FFFFFFF00000006000000F0000005A40000000",
      INIT_0B => X"0000000D9E000000F00000050000000FFFFFFF2000001900000098000007FFFF",
      INIT_0C => X"F00000006000000F00000059B000000000000000000000000000000000000000",
      INIT_0D => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_0E => X"00000000000000000000000000000000000000021E000000F00000050000000F",
      INIT_0F => X"FFFFE000001200000090000005FFFFFFF00000006000000F0000005840000000",
      INIT_10 => X"000000241E000000F00000050000000FFFFFFF2000001900000098000007FFFF",
      INIT_11 => X"F00000006000000F000000582400000000000000000000000000000000000000",
      INIT_12 => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_13 => X"00000000000000000000000000000000000000D81E000000F00000050000000F",
      INIT_14 => X"FFFFE000001200000090000005FFFFFFF00000006000000F000000581B000000",
      INIT_15 => X"000000201E000000F00000050000000FFFFFFF2000001900000098000007FFFF",
      INIT_16 => X"F00000006000000F000000580400000000000000000000000000000000000000",
      INIT_17 => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_18 => X"00000000000000000000000000000000000002401E000000F00000050000000F",
      INIT_19 => X"FFFFE000001200000090000005FFFFFFF00000006000000F0000005802400000",
      INIT_1A => X"000001801E000000F00000050000000FFFFFFF2000001900000098000007FFFF",
      INIT_1B => X"F00000006000000F000000580180000000000000000000000000000000000000",
      INIT_1C => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_1D => X"00000000000000000000000000000000000012001E000000F00000050000000F",
      INIT_1E => X"FFFFE000001200000090000005FFFFFFF00000006000000F0000005800480000",
      INIT_1F => X"00000C001E000000F00000050000000FFFFFFF2000001900000098000007FFFF",
      INIT_20 => X"F00000006000000F000000580030000000000000000000000000000000000000",
      INIT_21 => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_22 => X"00000000000000000000000000000000000190001E000000F00000050000000F",
      INIT_23 => X"FFFFE000001200000090000005FFFFFFF00000006000000F0000005800098000",
      INIT_24 => X"000060001E000000F00000050000000FFFFFFF2000001900000098000007FFFF",
      INIT_25 => X"F00000006000000F000000580006000000000000000000000000000000000000",
      INIT_26 => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_27 => X"00000000000000000000000000000000000C80001E000000F00000050000000F",
      INIT_28 => X"FFFFE000001200000090000005FFFFFFF00000006000000F0000005800013000",
      INIT_29 => X"003300001E000000F00000050000000FFFFFFF2000001900000098000007FFFF",
      INIT_2A => X"F00000006000000F000000580000CC0000000000000000000000000000000000",
      INIT_2B => X"FFFFFF2000001900000098000007FFFFFFFFE000001200000090000005FFFFFF",
      INIT_2C => X"00000000000000000000000000000000000400001E000000F00000050000000F",
      INIT_2D => X"FFFFE000001200000090000005FFFFFFF00000006000000F0000005800002000",
      INIT_2E => X"001800001E000000F00000050000000FFFFFFF2000001900000098000007FFFF",
      INIT_2F => X"F00000006000000F000000580000180000000000000000000000000000000000",
      INIT_30 => X"FFFFFF2000000800000000000001FFFFFFFFE000001200000090000005FFFFFF",
      INIT_31 => X"00000000000000000000000000000000034000001A000000F00000030000000F",
      INIT_32 => X"FFFF8000000000000010000001FFFFFFF00000006000000F00000058000002C0",
      INIT_33 => X"1EFFFFFFF7FFFFFFFFFFFFFC0000000FFFFFFF7FFFFFFBFFFFFFDFFFFFFFFFFF",
      INIT_34 => X"F00000007FFFFFFFFFFFFFEFFFFFFE7800000000000000000000000000000000",
      INIT_35 => X"0000000000000400000020000001FFFEFFFFFFFFFFFBFFFFFFDFFFFFFFFFFFFF",
      INIT_36 => X"0000000000000000000000000000000060C000000600000090000001FFFFFFE0",
      INIT_37 => X"7FFF8000000400000020000000FFFFFFFFFFFFFF400000080000002000000306",
      INIT_38 => X"1EFFFFFFF3FFFFFF9FFFFFFDFFFFFFCFFFFFFEBFFFFFFFFFFFFFFFFFFFFC0000",
      INIT_39 => X"D3FFFFFE3FFFFFF9FFFFFFEFFFFFFF7880000000000000000000000000000001",
      INIT_3A => X"FFFFFF7FFFFFFBFFFFFFDFFFFFFC000000003FFFFFFFFFFFFFFFFFFFFC7FFFFF",
      INIT_3B => X"40000000000000000000000000000002FEFFFFFFF7FFFFFFFFFFFFFFFFFFFFE7",
      INIT_3C => X"00003FFFFFFBFFFFFFDFFFFFFCFFFFFFEFFFFFFFFFFFFFFFFFFFFFEFFFFFFE7F",
      INIT_3D => X"024000001A000000F00000078000002400000120000008000000000000000000",
      INIT_3E => X"34000001E000000F000000580000024094000000000000000000000000000029",
      INIT_3F => X"0000012000001900000098000004000000000000000000000010000004800000",
      INIT_40 => X"630000000000000000000000000000C6024000001E000000F000000780000024",
      INIT_41 => X"0000200000120000009000000480000034000001E000000F0000005800000240",
      INIT_42 => X"024000001E000000F00000078000002400000120000019000000980000040000",
      INIT_43 => X"34000001E000000F000000580000024010800000000000000000000000000108",
      INIT_44 => X"0000012000001900000098000004000000002000001200000090000004800000",
      INIT_45 => X"030800000000000000000000000010C0024000001E000000F000000780000024",
      INIT_46 => X"0000200000120000009000000480000034000001E000000F0000005800000240",
      INIT_47 => X"024000001E000000F00000078000002400000120000019000000980000040000",
      INIT_48 => X"34000001E000000F000000580000024000C5000000000000000000000000A300",
      INIT_49 => X"0000012000001900000098000004000000002000001200000090000004800000",
      INIT_4A => X"0030A000000000000000000000050C00024000001E000000F000000780000024",
      INIT_4B => X"0000200000120000009000000480000034000001E000000F0000005800000240",
      INIT_4C => X"024000001E000000F00000078000002400000120000019000000980000040000",
      INIT_4D => X"34000001E000000F000000580000024000061400000000000000000000286000",
      INIT_4E => X"0000012000001900000098000004000000002000001200000090000004800000",
      INIT_4F => X"0000DBC00000000000000000035B0000024000001E000000F000000780000024",
      INIT_50 => X"0000200000120000009000000480000034000001E000000F0000005800000240",
      INIT_51 => X"024000001E000000F00000078000002400000120000019000000980000040000",
      INIT_52 => X"34000001E000000F000000580000024000001028000000000000000014080000",
      INIT_53 => X"0000012000001900000098000004000000002000001200000090000004800000",
      INIT_54 => X"00001382800000000000000140C80000024000001E000000F000000780000024",
      INIT_55 => X"0000200000120000009000000480000034000001E000000F0000005800000240",
      INIT_56 => X"024000001E000000F00000078000002400000120000019000000980000040000",
      INIT_57 => X"34000001E000000F000000580000024000001270340000000000002C0E480000",
      INIT_58 => X"0000012000001900000098000004000000002000001200000090000004800000",
      INIT_59 => X"00001203C09C000000003903C0480000024000001E000000F000000780000024",
      INIT_5A => X"0000200000120000009000000480000034000001E000000F0000005800000240",
      INIT_5B => X"024000001E000000F00000078000002400000120000019000000980000040000",
      INIT_5C => X"34000001E000000F0000005800000240000012003C038F0000F0C03C00480000",
      INIT_5D => X"0000012000001900000098000004000000002000001200000090000004800000",
      INIT_5E => X"0000120001E0401FFC02078000480000024000001E000000F000000780000024",
      INIT_5F => X"0000200000120000009000000480000034000001E000000F0000005800000240",
      INIT_60 => X"024000001E000000F00000078000002400000120000019000000980000040000",
      INIT_61 => X"34000001E000000F000000580000024000001200000790000009E00000480000",
      INIT_62 => X"0000012000001900000098000004000000002000001200000090000004800000",
      INIT_63 => X"00001200000190000009800000480000024000001E000000F000000780000024",
      INIT_64 => X"0000200000120000009000000480000034000001E000000F0000005800000240",
      INIT_65 => X"024000001E000000F00000078000002400000120000019000000980000040000",
      INIT_66 => X"34000001E000000F000000580000024000001200000190000009800000480000",
      INIT_67 => X"0000012000001900000098000004000000002000001200000090000004800000",
      INIT_68 => X"00001200000190000009800000480000024000001E000000F000000780000024",
      INIT_69 => X"0000200000120000009000000480000034000001E000000F0000005800000240",
      INIT_6A => X"024000001E000000F00000078000002400000120000019000000980000040000",
      INIT_6B => X"34000001E000000F000000580000024000001200000190000009800000480000",
      INIT_6C => X"0000012000001900000098000004000000002000001200000090000004800000",
      INIT_6D => X"00001200000190000009800000480000024000001E000000F000000780000024",
      INIT_6E => X"0000200000120000009000000480000034000001E000000F0000005800000240",
      INIT_6F => X"024000001E000000F00000078000002400000120000019000000980000040000",
      INIT_70 => X"34000001E000000F000000580000024000001200000190000009800000480000",
      INIT_71 => X"0000012000001900000098000004000000002000001200000090000004800000",
      INIT_72 => X"00001200000190000009800000480000024000001E000000F000000780000024",
      INIT_73 => X"0000200000120000009000000480000034000001E000000F0000005800000240",
      INIT_74 => X"024000001E000000F00000078000002400000120000019000000980000040000",
      INIT_75 => X"34000001E000000F000000580000024000001200000190000009800000480000",
      INIT_76 => X"0000012000001900000098000004000000002000001200000090000004800000",
      INIT_77 => X"00001200000190000009800000480000024000001E000000F000000780000024",
      INIT_78 => X"0000200000120000009000000480000034000001E000000F0000005800000240",
      INIT_79 => X"024000001E000000F00000078000002400000120000019000000980000040000",
      INIT_7A => X"34000001E000000F000000580000024000001200000190000009800000480000",
      INIT_7B => X"0000012000001900000098000004000000002000001200000090000004800000",
      INIT_7C => X"00001200000190000009800000480000024000001E000000F000000780000024",
      INIT_7D => X"0000200000120000009000000480000034000001E000000F0000005800000240",
      INIT_7E => X"024000001E000000F00000078000002400000120000019000000980000040000",
      INIT_7F => X"34000001E000000F000000580000024000001200000190000009800000480000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized90\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : out STD_LOGIC;
    addrb_14_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized90\ : entity is "blk_mem_gen_prim_wrapper_init";
end \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized90\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_wrapper_init__parameterized90\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 74 to 74 );
  signal enb_array : STD_LOGIC_VECTOR ( 74 to 74 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sp_1 <= addra_14_sn_1;
  addrb_14_sp_1 <= addrb_14_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFF80000007FFFFFFC0000001FFFFFFF00000007FFFFFFC0000001FFFFFFF00",
      INITP_01 => X"00FFFFFFF80000003FFFFFFE0000000FFFFFFF80000003FFFFFFC0000001FFFF",
      INITP_02 => X"F00000007FFFFFFC0000001FFFFFFF00000007FFFFFF80000003FFFFFFE00000",
      INITP_03 => X"FFFFFF80000003FFFFFFC0000001FFFFFFFF80000007FFFFFFC0000001FFFFFF",
      INITP_04 => X"000007FFFFFF80000003FFFFFFE0000000FFFFFFF80000003FFFFFFE0000000F",
      INITP_05 => X"FFFF80000007FFFFFFC0000001FFFFFFF00000007FFFFFFC0000001FFFFFFF00",
      INITP_06 => X"00FFFFFFF80000003FFFFFFE0000000FFFFFFF80000003FFFFFFC0000001FFFF",
      INITP_07 => X"F00000007FFFFFFC0000001FFFFFFF00000007FFFFFF80000003FFFFFFE00000",
      INITP_08 => X"FFFFFF80000003FFFFFFC0000001FFFFFFFF80000007FFFFFFC0000001FFFFFF",
      INITP_09 => X"000007FFFFFF80000003FFFFFFE0000000FFFFFFF80000003FFFFFFE0000000F",
      INITP_0A => X"FFFF80000007FFFFFFC0000001FFFFFFF00000007FFFFFFC0000001FFFFFFF00",
      INITP_0B => X"00FFFFFFF80000003FFFFFFE0000000FFFFFFF80000003FFFFFFC0000001FFFF",
      INITP_0C => X"F00000007FFFFFFC0000001FFFFFFF00000007FFFFFF80000003FFFFFFE00000",
      INITP_0D => X"FFFFFF80000003FFFFFFC0000001FFFFFFFF80000007FFFFFFC0000001FFFFFF",
      INITP_0E => X"000007FFFFFF80000003FFFFFFE0000000FFFFFFF80000003FFFFFFE0000000F",
      INITP_0F => X"FFFF80000007FFFFFFC0000001FFFFFFF00000007FFFFFFC0000001FFFFFFF00",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF550000000000000000",
      INIT_01 => X"000000000000000000000000000000000000000000000000000066FFFFFFFFFF",
      INIT_02 => X"2299FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_03 => X"FFFFFFFF44000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFCC000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55000000000000000000000000000000",
      INIT_08 => X"00000000000000000000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE00000000000000000000000000",
      INIT_0A => X"000000000000000000000000000000000000000000CCFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5500000000000000",
      INIT_0C => X"00000000000000000000000000000000000000000000000000000066FFFFFFFF",
      INIT_0D => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9900",
      INIT_0E => X"FFFFFFFFDD440000000000000000000000000000000000000000000000000000",
      INIT_0F => X"000000000000000077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFAA0000000000000000000000000000000000000000",
      INIT_11 => X"000000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000AAFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF550000000000000000",
      INIT_15 => X"000000000000000000000000000000000000000000000000000066FFFFFFFFFF",
      INIT_16 => X"2299FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_17 => X"FFFFFFFF44000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFCC000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55000000000000000000000000000000",
      INIT_1C => X"00000000000000000000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE00000000000000000000000000",
      INIT_1E => X"000000000000000000000000000000000000000000CCFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5500000000000000",
      INIT_20 => X"00000000000000000000000000000000000000000000000000000066FFFFFFFF",
      INIT_21 => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9900",
      INIT_22 => X"FFFFFFFFDD440000000000000000000000000000000000000000000000000000",
      INIT_23 => X"000000000000000077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFAA0000000000000000000000000000000000000000",
      INIT_25 => X"000000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000AAFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF550000000000000000",
      INIT_29 => X"000000000000000000000000000000000000000000000000000066FFFFFFFFFF",
      INIT_2A => X"2299FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_2B => X"FFFFFFFF44000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFCC000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55000000000000000000000000000000",
      INIT_30 => X"00000000000000000000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE00000000000000000000000000",
      INIT_32 => X"000000000000000000000000000000000000000000CCFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5500000000000000",
      INIT_34 => X"00000000000000000000000000000000000000000000000000000066FFFFFFFF",
      INIT_35 => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9900",
      INIT_36 => X"FFFFFFFFDD440000000000000000000000000000000000000000000000000000",
      INIT_37 => X"000000000000000077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFAA0000000000000000000000000000000000000000",
      INIT_39 => X"000000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000AAFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF550000000000000000",
      INIT_3D => X"000000000000000000000000000000000000000000000000000066FFFFFFFFFF",
      INIT_3E => X"2299FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_3F => X"FFFFFFFF44000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFCC000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55000000000000000000000000000000",
      INIT_44 => X"00000000000000000000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE00000000000000000000000000",
      INIT_46 => X"000000000000000000000000000000000000000000CCFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5500000000000000",
      INIT_48 => X"00000000000000000000000000000000000000000000000000000066FFFFFFFF",
      INIT_49 => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9900",
      INIT_4A => X"FFFFFFFFDD440000000000000000000000000000000000000000000000000000",
      INIT_4B => X"000000000000000077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFAA0000000000000000000000000000000000000000",
      INIT_4D => X"000000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000AAFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF550000000000000000",
      INIT_51 => X"000000000000000000000000000000000000000000000000000066FFFFFFFFFF",
      INIT_52 => X"2299FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_53 => X"FFFFFFFF44000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFCC000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55000000000000000000000000000000",
      INIT_58 => X"00000000000000000000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE00000000000000000000000000",
      INIT_5A => X"000000000000000000000000000000000000000000CCFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5500000000000000",
      INIT_5C => X"00000000000000000000000000000000000000000000000000000066FFFFFFFF",
      INIT_5D => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9900",
      INIT_5E => X"FFFFFFFFDD440000000000000000000000000000000000000000000000000000",
      INIT_5F => X"000000000000000077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFAA0000000000000000000000000000000000000000",
      INIT_61 => X"000000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000AAFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF550000000000000000",
      INIT_65 => X"000000000000000000000000000000000000000000000000000066FFFFFFFFFF",
      INIT_66 => X"2299FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_67 => X"FFFFFFFF22000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFCC000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55000000000000000000000000000000",
      INIT_6C => X"00000000000000000000000000000055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE00000000000000000000000000",
      INIT_6E => X"000000000000000000000000000000000000000000CCFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5500000000000000",
      INIT_70 => X"00000000000000000000000000000000000000000000000000000088FFFFFFFF",
      INIT_71 => X"0022DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9922",
      INIT_72 => X"FFFFFFFFDD440000000000000000000000000000000000000000000000000000",
      INIT_73 => X"000000000000000077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFAA0000000000000000000000000000000000000000",
      INIT_75 => X"000000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000AAFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF550000000000000000",
      INIT_79 => X"000000000000000000000000000000000000000000000000000066FFFFFFFFFF",
      INIT_7A => X"22BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD2200",
      INIT_7B => X"FFFFFFFF44000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFCC000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(74),
      ENBWREN => enb_array(74),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(15),
      I1 => addra(17),
      I2 => addra(18),
      I3 => addra(16),
      I4 => addra_14_sn_1,
      O => ena_array(74)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(17),
      I2 => addrb(18),
      I3 => addrb(16),
      I4 => addrb_14_sn_1,
      O => enb_array(74)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => addra(14),
      I1 => addra(12),
      I2 => addra(13),
      O => addra_14_sn_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      O => addrb_14_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity full_buffer_blk_mem_gen_prim_width is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of full_buffer_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end full_buffer_blk_mem_gen_prim_width;

architecture STRUCTURE of full_buffer_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.full_buffer_blk_mem_gen_prim_wrapper_init
     port map (
      DOUTA(0) => DOUTA(0),
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOUTA(0) => DOUTA(0),
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOUTA(0) => DOUTA(0),
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized10\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_ena : out STD_LOGIC;
    ram_enb : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized10\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized10\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1 downto 0),
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(1 downto 0),
      dinb(1 downto 0) => dinb(1 downto 0),
      ram_ena => ram_ena,
      ram_enb => ram_enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized11\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized11\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized11\
     port map (
      DOUTA(0) => DOUTA(0),
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized12\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized12\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized12\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized12\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized12\
     port map (
      DOUTA(0) => DOUTA(0),
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized13\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized13\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized13\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized13\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized13\
     port map (
      DOUTA(0) => DOUTA(0),
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized14\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized14\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized14\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized14\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized14\
     port map (
      DOUTA(0) => DOUTA(0),
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized15\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized15\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized15\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized15\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized15\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized16\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized16\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized16\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized16\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized16\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized17\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized17\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized17\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized17\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized17\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized18\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized18\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized18\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized18\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized18\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized19\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized19\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized19\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized19\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized19\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized2\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      DOUTA(0) => DOUTA(0),
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized20\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized20\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized20\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized20\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized20\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized21\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized21\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized21\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized21\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized21\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized22\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized22\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized22\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized22\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized22\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized23\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized23\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized23\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized23\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized23\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized24\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized24\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized24\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized24\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized24\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized25\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized25\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized25\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized25\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized25\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized26\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized26\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized26\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized26\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized26\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized27\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized27\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized27\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized27\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized27\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized28\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized28\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized28\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized28\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized28\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized29\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized29\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized29\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized29\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized29\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized30\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized30\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized30\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized30\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized30\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized31\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized31\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized31\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized31\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized31\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized32\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized32\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized32\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized32\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized32\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized33\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized33\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized33\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized33\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized33\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized34\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized34\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized34\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized34\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized34\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized35\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized35\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized35\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized35\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized35\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized36\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized36\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized36\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized36\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized36\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized37\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized37\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized37\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized37\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized37\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized38\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized38\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized38\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized38\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized38\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized39\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized39\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized39\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized39\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized39\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized4\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ram_ena : in STD_LOGIC;
    ram_enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      DOADO(0) => DOADO(0),
      DOBDO(0) => DOBDO(0),
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      ram_ena => ram_ena,
      ram_enb => ram_enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized40\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized40\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized40\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized40\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized40\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized41\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized41\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized41\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized41\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized41\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized42\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized42\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized42\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized42\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized42\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized43\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized43\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized43\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized43\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized43\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized44\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized44\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized44\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized44\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized44\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized45\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized45\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized45\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized45\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized45\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized46\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized46\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized46\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized46\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized46\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized47\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized47\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized47\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized47\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized47\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized48\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized48\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized48\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized48\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized48\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized49\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized49\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized49\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized49\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized49\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized5\ is
  port (
    ENA : out STD_LOGIC;
    ENB : out STD_LOGIC;
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      DOUTA(0) => DOUTA(0),
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized50\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized50\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized50\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized50\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized50\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized51\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized51\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized51\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized51\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized51\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized52\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized52\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized52\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized52\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized52\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized53\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized53\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized53\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized53\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized53\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized54\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized54\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized54\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized54\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized54\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized55\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized55\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized55\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized55\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized55\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized56\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized56\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized56\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized56\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized56\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized57\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized57\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized57\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized57\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized57\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized58\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized58\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized58\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized58\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized58\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized59\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized59\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized59\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized59\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized59\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized6\ is
  port (
    ENA : out STD_LOGIC;
    ENB : out STD_LOGIC;
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      DOUTA(0) => DOUTA(0),
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized60\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized60\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized60\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized60\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized60\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized61\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized61\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized61\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized61\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized61\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized62\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized62\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized62\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized62\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized62\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized63\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized63\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized63\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized63\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized63\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized64\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized64\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized64\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized64\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized64\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized65\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized65\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized65\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized65\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized65\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized66\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized66\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized66\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized66\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized66\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized67\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized67\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized67\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized67\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized67\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized68\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized68\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized68\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized68\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized68\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized69\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized69\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized69\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized69\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized69\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized7\ is
  port (
    ENA : out STD_LOGIC;
    ENB : out STD_LOGIC;
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      DOUTA(0) => DOUTA(0),
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized70\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized70\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized70\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized70\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized70\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized71\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized71\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized71\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized71\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized71\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized72\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized72\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized72\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized72\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized72\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized73\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : out STD_LOGIC;
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized73\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized73\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized73\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sp_1 <= addra_13_sn_1;
  addrb_13_sp_1 <= addrb_13_sn_1;
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized73\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      addra(18 downto 0) => addra(18 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized74\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized74\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized74\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized74\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized74\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized75\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : out STD_LOGIC;
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized75\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized75\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized75\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sp_1 <= addra_13_sn_1;
  addrb_13_sp_1 <= addrb_13_sn_1;
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized75\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      addra(18 downto 0) => addra(18 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized76\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_12_sp_1 : out STD_LOGIC;
    addrb_12_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized76\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized76\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized76\ is
  signal addra_12_sn_1 : STD_LOGIC;
  signal addrb_12_sn_1 : STD_LOGIC;
begin
  addra_12_sp_1 <= addra_12_sn_1;
  addrb_12_sp_1 <= addrb_12_sn_1;
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized76\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      addra(18 downto 0) => addra(18 downto 0),
      addra_12_sp_1 => addra_12_sn_1,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_12_sp_1 => addrb_12_sn_1,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized77\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : out STD_LOGIC;
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized77\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized77\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized77\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sp_1 <= addra_13_sn_1;
  addrb_13_sp_1 <= addrb_13_sn_1;
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized77\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      addra(18 downto 0) => addra(18 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized78\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_12_sp_1 : out STD_LOGIC;
    addrb_12_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized78\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized78\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized78\ is
  signal addra_12_sn_1 : STD_LOGIC;
  signal addrb_12_sn_1 : STD_LOGIC;
begin
  addra_12_sp_1 <= addra_12_sn_1;
  addrb_12_sp_1 <= addrb_12_sn_1;
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized78\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      addra(18 downto 0) => addra(18 downto 0),
      addra_12_sp_1 => addra_12_sn_1,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_12_sp_1 => addrb_12_sn_1,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized79\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : out STD_LOGIC;
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized79\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized79\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized79\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sp_1 <= addra_13_sn_1;
  addrb_13_sp_1 <= addrb_13_sn_1;
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized79\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      addra(18 downto 0) => addra(18 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized8\ is
  port (
    ENA : out STD_LOGIC;
    ENB : out STD_LOGIC;
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      DOUTA(0) => DOUTA(0),
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized80\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized80\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized80\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized80\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized80\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized81\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_16_sp_1 : out STD_LOGIC;
    addrb_16_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized81\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized81\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized81\ is
  signal addra_16_sn_1 : STD_LOGIC;
  signal addrb_16_sn_1 : STD_LOGIC;
begin
  addra_16_sp_1 <= addra_16_sn_1;
  addrb_16_sp_1 <= addrb_16_sn_1;
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized81\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      addra(18 downto 0) => addra(18 downto 0),
      addra_16_sp_1 => addra_16_sn_1,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_16_sp_1 => addrb_16_sn_1,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized82\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized82\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized82\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized82\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized82\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized83\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized83\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized83\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized83\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized83\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized84\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized84\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized84\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized84\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized84\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized85\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized85\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized85\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized85\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized85\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized86\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized86\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized86\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized86\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized86\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized87\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized87\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized87\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized87\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized87\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized88\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : out STD_LOGIC;
    addrb_14_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized88\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized88\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized88\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
begin
  addra_14_sp_1 <= addra_14_sn_1;
  addrb_14_sp_1 <= addrb_14_sn_1;
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized88\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(0) => DOPBDOP(0),
      addra(18 downto 0) => addra(18 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_14_sp_1 => addrb_14_sn_1,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized89\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized89\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized89\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized89\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized89\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized9\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized9\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \full_buffer_blk_mem_gen_prim_width__parameterized90\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : out STD_LOGIC;
    addrb_14_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \full_buffer_blk_mem_gen_prim_width__parameterized90\ : entity is "blk_mem_gen_prim_width";
end \full_buffer_blk_mem_gen_prim_width__parameterized90\;

architecture STRUCTURE of \full_buffer_blk_mem_gen_prim_width__parameterized90\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
begin
  addra_14_sp_1 <= addra_14_sn_1;
  addrb_14_sp_1 <= addrb_14_sn_1;
\prim_init.ram\: entity work.\full_buffer_blk_mem_gen_prim_wrapper_init__parameterized90\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      addra(18 downto 0) => addra(18 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_14_sp_1 => addrb_14_sn_1,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity full_buffer_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of full_buffer_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end full_buffer_blk_mem_gen_generic_cstr;

architecture STRUCTURE of full_buffer_blk_mem_gen_generic_cstr is
  signal ram_douta : STD_LOGIC;
  signal ram_doutb : STD_LOGIC;
  signal ram_ena : STD_LOGIC;
  signal ram_enb : STD_LOGIC;
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_3\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.full_buffer_blk_mem_gen_mux
     port map (
      DOADO(0) => \ramloop[5].ram.r_n_0\,
      DOPADOP(0) => \ramloop[89].ram.r_n_16\,
      DOUTA(0) => \ramloop[3].ram.r_n_0\,
      addra(6 downto 0) => addra(18 downto 12),
      clka => clka,
      \^douta\(11 downto 0) => douta(11 downto 0),
      \douta[0]\(0) => \ramloop[4].ram.r_n_0\,
      \douta[0]_0\(0) => \ramloop[2].ram.r_n_0\,
      \douta[0]_1\(0) => \ramloop[1].ram.r_n_0\,
      \douta[0]_2\(0) => ram_douta,
      \douta[10]_INST_0_i_10_0\(7) => \ramloop[76].ram.r_n_0\,
      \douta[10]_INST_0_i_10_0\(6) => \ramloop[76].ram.r_n_1\,
      \douta[10]_INST_0_i_10_0\(5) => \ramloop[76].ram.r_n_2\,
      \douta[10]_INST_0_i_10_0\(4) => \ramloop[76].ram.r_n_3\,
      \douta[10]_INST_0_i_10_0\(3) => \ramloop[76].ram.r_n_4\,
      \douta[10]_INST_0_i_10_0\(2) => \ramloop[76].ram.r_n_5\,
      \douta[10]_INST_0_i_10_0\(1) => \ramloop[76].ram.r_n_6\,
      \douta[10]_INST_0_i_10_0\(0) => \ramloop[76].ram.r_n_7\,
      \douta[10]_INST_0_i_10_1\(7) => \ramloop[75].ram.r_n_0\,
      \douta[10]_INST_0_i_10_1\(6) => \ramloop[75].ram.r_n_1\,
      \douta[10]_INST_0_i_10_1\(5) => \ramloop[75].ram.r_n_2\,
      \douta[10]_INST_0_i_10_1\(4) => \ramloop[75].ram.r_n_3\,
      \douta[10]_INST_0_i_10_1\(3) => \ramloop[75].ram.r_n_4\,
      \douta[10]_INST_0_i_10_1\(2) => \ramloop[75].ram.r_n_5\,
      \douta[10]_INST_0_i_10_1\(1) => \ramloop[75].ram.r_n_6\,
      \douta[10]_INST_0_i_10_1\(0) => \ramloop[75].ram.r_n_7\,
      \douta[10]_INST_0_i_10_2\(7) => \ramloop[74].ram.r_n_0\,
      \douta[10]_INST_0_i_10_2\(6) => \ramloop[74].ram.r_n_1\,
      \douta[10]_INST_0_i_10_2\(5) => \ramloop[74].ram.r_n_2\,
      \douta[10]_INST_0_i_10_2\(4) => \ramloop[74].ram.r_n_3\,
      \douta[10]_INST_0_i_10_2\(3) => \ramloop[74].ram.r_n_4\,
      \douta[10]_INST_0_i_10_2\(2) => \ramloop[74].ram.r_n_5\,
      \douta[10]_INST_0_i_10_2\(1) => \ramloop[74].ram.r_n_6\,
      \douta[10]_INST_0_i_10_2\(0) => \ramloop[74].ram.r_n_7\,
      \douta[10]_INST_0_i_10_3\(7) => \ramloop[73].ram.r_n_0\,
      \douta[10]_INST_0_i_10_3\(6) => \ramloop[73].ram.r_n_1\,
      \douta[10]_INST_0_i_10_3\(5) => \ramloop[73].ram.r_n_2\,
      \douta[10]_INST_0_i_10_3\(4) => \ramloop[73].ram.r_n_3\,
      \douta[10]_INST_0_i_10_3\(3) => \ramloop[73].ram.r_n_4\,
      \douta[10]_INST_0_i_10_3\(2) => \ramloop[73].ram.r_n_5\,
      \douta[10]_INST_0_i_10_3\(1) => \ramloop[73].ram.r_n_6\,
      \douta[10]_INST_0_i_10_3\(0) => \ramloop[73].ram.r_n_7\,
      \douta[10]_INST_0_i_10_4\(7) => \ramloop[80].ram.r_n_0\,
      \douta[10]_INST_0_i_10_4\(6) => \ramloop[80].ram.r_n_1\,
      \douta[10]_INST_0_i_10_4\(5) => \ramloop[80].ram.r_n_2\,
      \douta[10]_INST_0_i_10_4\(4) => \ramloop[80].ram.r_n_3\,
      \douta[10]_INST_0_i_10_4\(3) => \ramloop[80].ram.r_n_4\,
      \douta[10]_INST_0_i_10_4\(2) => \ramloop[80].ram.r_n_5\,
      \douta[10]_INST_0_i_10_4\(1) => \ramloop[80].ram.r_n_6\,
      \douta[10]_INST_0_i_10_4\(0) => \ramloop[80].ram.r_n_7\,
      \douta[10]_INST_0_i_10_5\(7) => \ramloop[79].ram.r_n_0\,
      \douta[10]_INST_0_i_10_5\(6) => \ramloop[79].ram.r_n_1\,
      \douta[10]_INST_0_i_10_5\(5) => \ramloop[79].ram.r_n_2\,
      \douta[10]_INST_0_i_10_5\(4) => \ramloop[79].ram.r_n_3\,
      \douta[10]_INST_0_i_10_5\(3) => \ramloop[79].ram.r_n_4\,
      \douta[10]_INST_0_i_10_5\(2) => \ramloop[79].ram.r_n_5\,
      \douta[10]_INST_0_i_10_5\(1) => \ramloop[79].ram.r_n_6\,
      \douta[10]_INST_0_i_10_5\(0) => \ramloop[79].ram.r_n_7\,
      \douta[10]_INST_0_i_10_6\(7) => \ramloop[78].ram.r_n_0\,
      \douta[10]_INST_0_i_10_6\(6) => \ramloop[78].ram.r_n_1\,
      \douta[10]_INST_0_i_10_6\(5) => \ramloop[78].ram.r_n_2\,
      \douta[10]_INST_0_i_10_6\(4) => \ramloop[78].ram.r_n_3\,
      \douta[10]_INST_0_i_10_6\(3) => \ramloop[78].ram.r_n_4\,
      \douta[10]_INST_0_i_10_6\(2) => \ramloop[78].ram.r_n_5\,
      \douta[10]_INST_0_i_10_6\(1) => \ramloop[78].ram.r_n_6\,
      \douta[10]_INST_0_i_10_6\(0) => \ramloop[78].ram.r_n_7\,
      \douta[10]_INST_0_i_10_7\(7) => \ramloop[77].ram.r_n_0\,
      \douta[10]_INST_0_i_10_7\(6) => \ramloop[77].ram.r_n_1\,
      \douta[10]_INST_0_i_10_7\(5) => \ramloop[77].ram.r_n_2\,
      \douta[10]_INST_0_i_10_7\(4) => \ramloop[77].ram.r_n_3\,
      \douta[10]_INST_0_i_10_7\(3) => \ramloop[77].ram.r_n_4\,
      \douta[10]_INST_0_i_10_7\(2) => \ramloop[77].ram.r_n_5\,
      \douta[10]_INST_0_i_10_7\(1) => \ramloop[77].ram.r_n_6\,
      \douta[10]_INST_0_i_10_7\(0) => \ramloop[77].ram.r_n_7\,
      \douta[10]_INST_0_i_11_0\(7) => \ramloop[52].ram.r_n_0\,
      \douta[10]_INST_0_i_11_0\(6) => \ramloop[52].ram.r_n_1\,
      \douta[10]_INST_0_i_11_0\(5) => \ramloop[52].ram.r_n_2\,
      \douta[10]_INST_0_i_11_0\(4) => \ramloop[52].ram.r_n_3\,
      \douta[10]_INST_0_i_11_0\(3) => \ramloop[52].ram.r_n_4\,
      \douta[10]_INST_0_i_11_0\(2) => \ramloop[52].ram.r_n_5\,
      \douta[10]_INST_0_i_11_0\(1) => \ramloop[52].ram.r_n_6\,
      \douta[10]_INST_0_i_11_0\(0) => \ramloop[52].ram.r_n_7\,
      \douta[10]_INST_0_i_11_1\(7) => \ramloop[51].ram.r_n_0\,
      \douta[10]_INST_0_i_11_1\(6) => \ramloop[51].ram.r_n_1\,
      \douta[10]_INST_0_i_11_1\(5) => \ramloop[51].ram.r_n_2\,
      \douta[10]_INST_0_i_11_1\(4) => \ramloop[51].ram.r_n_3\,
      \douta[10]_INST_0_i_11_1\(3) => \ramloop[51].ram.r_n_4\,
      \douta[10]_INST_0_i_11_1\(2) => \ramloop[51].ram.r_n_5\,
      \douta[10]_INST_0_i_11_1\(1) => \ramloop[51].ram.r_n_6\,
      \douta[10]_INST_0_i_11_1\(0) => \ramloop[51].ram.r_n_7\,
      \douta[10]_INST_0_i_11_2\(7) => \ramloop[50].ram.r_n_0\,
      \douta[10]_INST_0_i_11_2\(6) => \ramloop[50].ram.r_n_1\,
      \douta[10]_INST_0_i_11_2\(5) => \ramloop[50].ram.r_n_2\,
      \douta[10]_INST_0_i_11_2\(4) => \ramloop[50].ram.r_n_3\,
      \douta[10]_INST_0_i_11_2\(3) => \ramloop[50].ram.r_n_4\,
      \douta[10]_INST_0_i_11_2\(2) => \ramloop[50].ram.r_n_5\,
      \douta[10]_INST_0_i_11_2\(1) => \ramloop[50].ram.r_n_6\,
      \douta[10]_INST_0_i_11_2\(0) => \ramloop[50].ram.r_n_7\,
      \douta[10]_INST_0_i_11_3\(7) => \ramloop[49].ram.r_n_0\,
      \douta[10]_INST_0_i_11_3\(6) => \ramloop[49].ram.r_n_1\,
      \douta[10]_INST_0_i_11_3\(5) => \ramloop[49].ram.r_n_2\,
      \douta[10]_INST_0_i_11_3\(4) => \ramloop[49].ram.r_n_3\,
      \douta[10]_INST_0_i_11_3\(3) => \ramloop[49].ram.r_n_4\,
      \douta[10]_INST_0_i_11_3\(2) => \ramloop[49].ram.r_n_5\,
      \douta[10]_INST_0_i_11_3\(1) => \ramloop[49].ram.r_n_6\,
      \douta[10]_INST_0_i_11_3\(0) => \ramloop[49].ram.r_n_7\,
      \douta[10]_INST_0_i_11_4\(7) => \ramloop[56].ram.r_n_0\,
      \douta[10]_INST_0_i_11_4\(6) => \ramloop[56].ram.r_n_1\,
      \douta[10]_INST_0_i_11_4\(5) => \ramloop[56].ram.r_n_2\,
      \douta[10]_INST_0_i_11_4\(4) => \ramloop[56].ram.r_n_3\,
      \douta[10]_INST_0_i_11_4\(3) => \ramloop[56].ram.r_n_4\,
      \douta[10]_INST_0_i_11_4\(2) => \ramloop[56].ram.r_n_5\,
      \douta[10]_INST_0_i_11_4\(1) => \ramloop[56].ram.r_n_6\,
      \douta[10]_INST_0_i_11_4\(0) => \ramloop[56].ram.r_n_7\,
      \douta[10]_INST_0_i_11_5\(7) => \ramloop[55].ram.r_n_0\,
      \douta[10]_INST_0_i_11_5\(6) => \ramloop[55].ram.r_n_1\,
      \douta[10]_INST_0_i_11_5\(5) => \ramloop[55].ram.r_n_2\,
      \douta[10]_INST_0_i_11_5\(4) => \ramloop[55].ram.r_n_3\,
      \douta[10]_INST_0_i_11_5\(3) => \ramloop[55].ram.r_n_4\,
      \douta[10]_INST_0_i_11_5\(2) => \ramloop[55].ram.r_n_5\,
      \douta[10]_INST_0_i_11_5\(1) => \ramloop[55].ram.r_n_6\,
      \douta[10]_INST_0_i_11_5\(0) => \ramloop[55].ram.r_n_7\,
      \douta[10]_INST_0_i_11_6\(7) => \ramloop[54].ram.r_n_0\,
      \douta[10]_INST_0_i_11_6\(6) => \ramloop[54].ram.r_n_1\,
      \douta[10]_INST_0_i_11_6\(5) => \ramloop[54].ram.r_n_2\,
      \douta[10]_INST_0_i_11_6\(4) => \ramloop[54].ram.r_n_3\,
      \douta[10]_INST_0_i_11_6\(3) => \ramloop[54].ram.r_n_4\,
      \douta[10]_INST_0_i_11_6\(2) => \ramloop[54].ram.r_n_5\,
      \douta[10]_INST_0_i_11_6\(1) => \ramloop[54].ram.r_n_6\,
      \douta[10]_INST_0_i_11_6\(0) => \ramloop[54].ram.r_n_7\,
      \douta[10]_INST_0_i_11_7\(7) => \ramloop[53].ram.r_n_0\,
      \douta[10]_INST_0_i_11_7\(6) => \ramloop[53].ram.r_n_1\,
      \douta[10]_INST_0_i_11_7\(5) => \ramloop[53].ram.r_n_2\,
      \douta[10]_INST_0_i_11_7\(4) => \ramloop[53].ram.r_n_3\,
      \douta[10]_INST_0_i_11_7\(3) => \ramloop[53].ram.r_n_4\,
      \douta[10]_INST_0_i_11_7\(2) => \ramloop[53].ram.r_n_5\,
      \douta[10]_INST_0_i_11_7\(1) => \ramloop[53].ram.r_n_6\,
      \douta[10]_INST_0_i_11_7\(0) => \ramloop[53].ram.r_n_7\,
      \douta[10]_INST_0_i_12_0\(7) => \ramloop[60].ram.r_n_0\,
      \douta[10]_INST_0_i_12_0\(6) => \ramloop[60].ram.r_n_1\,
      \douta[10]_INST_0_i_12_0\(5) => \ramloop[60].ram.r_n_2\,
      \douta[10]_INST_0_i_12_0\(4) => \ramloop[60].ram.r_n_3\,
      \douta[10]_INST_0_i_12_0\(3) => \ramloop[60].ram.r_n_4\,
      \douta[10]_INST_0_i_12_0\(2) => \ramloop[60].ram.r_n_5\,
      \douta[10]_INST_0_i_12_0\(1) => \ramloop[60].ram.r_n_6\,
      \douta[10]_INST_0_i_12_0\(0) => \ramloop[60].ram.r_n_7\,
      \douta[10]_INST_0_i_12_1\(7) => \ramloop[59].ram.r_n_0\,
      \douta[10]_INST_0_i_12_1\(6) => \ramloop[59].ram.r_n_1\,
      \douta[10]_INST_0_i_12_1\(5) => \ramloop[59].ram.r_n_2\,
      \douta[10]_INST_0_i_12_1\(4) => \ramloop[59].ram.r_n_3\,
      \douta[10]_INST_0_i_12_1\(3) => \ramloop[59].ram.r_n_4\,
      \douta[10]_INST_0_i_12_1\(2) => \ramloop[59].ram.r_n_5\,
      \douta[10]_INST_0_i_12_1\(1) => \ramloop[59].ram.r_n_6\,
      \douta[10]_INST_0_i_12_1\(0) => \ramloop[59].ram.r_n_7\,
      \douta[10]_INST_0_i_12_2\(7) => \ramloop[58].ram.r_n_0\,
      \douta[10]_INST_0_i_12_2\(6) => \ramloop[58].ram.r_n_1\,
      \douta[10]_INST_0_i_12_2\(5) => \ramloop[58].ram.r_n_2\,
      \douta[10]_INST_0_i_12_2\(4) => \ramloop[58].ram.r_n_3\,
      \douta[10]_INST_0_i_12_2\(3) => \ramloop[58].ram.r_n_4\,
      \douta[10]_INST_0_i_12_2\(2) => \ramloop[58].ram.r_n_5\,
      \douta[10]_INST_0_i_12_2\(1) => \ramloop[58].ram.r_n_6\,
      \douta[10]_INST_0_i_12_2\(0) => \ramloop[58].ram.r_n_7\,
      \douta[10]_INST_0_i_12_3\(7) => \ramloop[57].ram.r_n_0\,
      \douta[10]_INST_0_i_12_3\(6) => \ramloop[57].ram.r_n_1\,
      \douta[10]_INST_0_i_12_3\(5) => \ramloop[57].ram.r_n_2\,
      \douta[10]_INST_0_i_12_3\(4) => \ramloop[57].ram.r_n_3\,
      \douta[10]_INST_0_i_12_3\(3) => \ramloop[57].ram.r_n_4\,
      \douta[10]_INST_0_i_12_3\(2) => \ramloop[57].ram.r_n_5\,
      \douta[10]_INST_0_i_12_3\(1) => \ramloop[57].ram.r_n_6\,
      \douta[10]_INST_0_i_12_3\(0) => \ramloop[57].ram.r_n_7\,
      \douta[10]_INST_0_i_12_4\(7) => \ramloop[64].ram.r_n_0\,
      \douta[10]_INST_0_i_12_4\(6) => \ramloop[64].ram.r_n_1\,
      \douta[10]_INST_0_i_12_4\(5) => \ramloop[64].ram.r_n_2\,
      \douta[10]_INST_0_i_12_4\(4) => \ramloop[64].ram.r_n_3\,
      \douta[10]_INST_0_i_12_4\(3) => \ramloop[64].ram.r_n_4\,
      \douta[10]_INST_0_i_12_4\(2) => \ramloop[64].ram.r_n_5\,
      \douta[10]_INST_0_i_12_4\(1) => \ramloop[64].ram.r_n_6\,
      \douta[10]_INST_0_i_12_4\(0) => \ramloop[64].ram.r_n_7\,
      \douta[10]_INST_0_i_12_5\(7) => \ramloop[63].ram.r_n_0\,
      \douta[10]_INST_0_i_12_5\(6) => \ramloop[63].ram.r_n_1\,
      \douta[10]_INST_0_i_12_5\(5) => \ramloop[63].ram.r_n_2\,
      \douta[10]_INST_0_i_12_5\(4) => \ramloop[63].ram.r_n_3\,
      \douta[10]_INST_0_i_12_5\(3) => \ramloop[63].ram.r_n_4\,
      \douta[10]_INST_0_i_12_5\(2) => \ramloop[63].ram.r_n_5\,
      \douta[10]_INST_0_i_12_5\(1) => \ramloop[63].ram.r_n_6\,
      \douta[10]_INST_0_i_12_5\(0) => \ramloop[63].ram.r_n_7\,
      \douta[10]_INST_0_i_12_6\(7) => \ramloop[62].ram.r_n_0\,
      \douta[10]_INST_0_i_12_6\(6) => \ramloop[62].ram.r_n_1\,
      \douta[10]_INST_0_i_12_6\(5) => \ramloop[62].ram.r_n_2\,
      \douta[10]_INST_0_i_12_6\(4) => \ramloop[62].ram.r_n_3\,
      \douta[10]_INST_0_i_12_6\(3) => \ramloop[62].ram.r_n_4\,
      \douta[10]_INST_0_i_12_6\(2) => \ramloop[62].ram.r_n_5\,
      \douta[10]_INST_0_i_12_6\(1) => \ramloop[62].ram.r_n_6\,
      \douta[10]_INST_0_i_12_6\(0) => \ramloop[62].ram.r_n_7\,
      \douta[10]_INST_0_i_12_7\(7) => \ramloop[61].ram.r_n_0\,
      \douta[10]_INST_0_i_12_7\(6) => \ramloop[61].ram.r_n_1\,
      \douta[10]_INST_0_i_12_7\(5) => \ramloop[61].ram.r_n_2\,
      \douta[10]_INST_0_i_12_7\(4) => \ramloop[61].ram.r_n_3\,
      \douta[10]_INST_0_i_12_7\(3) => \ramloop[61].ram.r_n_4\,
      \douta[10]_INST_0_i_12_7\(2) => \ramloop[61].ram.r_n_5\,
      \douta[10]_INST_0_i_12_7\(1) => \ramloop[61].ram.r_n_6\,
      \douta[10]_INST_0_i_12_7\(0) => \ramloop[61].ram.r_n_7\,
      \douta[10]_INST_0_i_13_0\(7) => \ramloop[36].ram.r_n_0\,
      \douta[10]_INST_0_i_13_0\(6) => \ramloop[36].ram.r_n_1\,
      \douta[10]_INST_0_i_13_0\(5) => \ramloop[36].ram.r_n_2\,
      \douta[10]_INST_0_i_13_0\(4) => \ramloop[36].ram.r_n_3\,
      \douta[10]_INST_0_i_13_0\(3) => \ramloop[36].ram.r_n_4\,
      \douta[10]_INST_0_i_13_0\(2) => \ramloop[36].ram.r_n_5\,
      \douta[10]_INST_0_i_13_0\(1) => \ramloop[36].ram.r_n_6\,
      \douta[10]_INST_0_i_13_0\(0) => \ramloop[36].ram.r_n_7\,
      \douta[10]_INST_0_i_13_1\(7) => \ramloop[35].ram.r_n_0\,
      \douta[10]_INST_0_i_13_1\(6) => \ramloop[35].ram.r_n_1\,
      \douta[10]_INST_0_i_13_1\(5) => \ramloop[35].ram.r_n_2\,
      \douta[10]_INST_0_i_13_1\(4) => \ramloop[35].ram.r_n_3\,
      \douta[10]_INST_0_i_13_1\(3) => \ramloop[35].ram.r_n_4\,
      \douta[10]_INST_0_i_13_1\(2) => \ramloop[35].ram.r_n_5\,
      \douta[10]_INST_0_i_13_1\(1) => \ramloop[35].ram.r_n_6\,
      \douta[10]_INST_0_i_13_1\(0) => \ramloop[35].ram.r_n_7\,
      \douta[10]_INST_0_i_13_2\(7) => \ramloop[34].ram.r_n_0\,
      \douta[10]_INST_0_i_13_2\(6) => \ramloop[34].ram.r_n_1\,
      \douta[10]_INST_0_i_13_2\(5) => \ramloop[34].ram.r_n_2\,
      \douta[10]_INST_0_i_13_2\(4) => \ramloop[34].ram.r_n_3\,
      \douta[10]_INST_0_i_13_2\(3) => \ramloop[34].ram.r_n_4\,
      \douta[10]_INST_0_i_13_2\(2) => \ramloop[34].ram.r_n_5\,
      \douta[10]_INST_0_i_13_2\(1) => \ramloop[34].ram.r_n_6\,
      \douta[10]_INST_0_i_13_2\(0) => \ramloop[34].ram.r_n_7\,
      \douta[10]_INST_0_i_13_3\(7) => \ramloop[33].ram.r_n_0\,
      \douta[10]_INST_0_i_13_3\(6) => \ramloop[33].ram.r_n_1\,
      \douta[10]_INST_0_i_13_3\(5) => \ramloop[33].ram.r_n_2\,
      \douta[10]_INST_0_i_13_3\(4) => \ramloop[33].ram.r_n_3\,
      \douta[10]_INST_0_i_13_3\(3) => \ramloop[33].ram.r_n_4\,
      \douta[10]_INST_0_i_13_3\(2) => \ramloop[33].ram.r_n_5\,
      \douta[10]_INST_0_i_13_3\(1) => \ramloop[33].ram.r_n_6\,
      \douta[10]_INST_0_i_13_3\(0) => \ramloop[33].ram.r_n_7\,
      \douta[10]_INST_0_i_13_4\(7) => \ramloop[40].ram.r_n_0\,
      \douta[10]_INST_0_i_13_4\(6) => \ramloop[40].ram.r_n_1\,
      \douta[10]_INST_0_i_13_4\(5) => \ramloop[40].ram.r_n_2\,
      \douta[10]_INST_0_i_13_4\(4) => \ramloop[40].ram.r_n_3\,
      \douta[10]_INST_0_i_13_4\(3) => \ramloop[40].ram.r_n_4\,
      \douta[10]_INST_0_i_13_4\(2) => \ramloop[40].ram.r_n_5\,
      \douta[10]_INST_0_i_13_4\(1) => \ramloop[40].ram.r_n_6\,
      \douta[10]_INST_0_i_13_4\(0) => \ramloop[40].ram.r_n_7\,
      \douta[10]_INST_0_i_13_5\(7) => \ramloop[39].ram.r_n_0\,
      \douta[10]_INST_0_i_13_5\(6) => \ramloop[39].ram.r_n_1\,
      \douta[10]_INST_0_i_13_5\(5) => \ramloop[39].ram.r_n_2\,
      \douta[10]_INST_0_i_13_5\(4) => \ramloop[39].ram.r_n_3\,
      \douta[10]_INST_0_i_13_5\(3) => \ramloop[39].ram.r_n_4\,
      \douta[10]_INST_0_i_13_5\(2) => \ramloop[39].ram.r_n_5\,
      \douta[10]_INST_0_i_13_5\(1) => \ramloop[39].ram.r_n_6\,
      \douta[10]_INST_0_i_13_5\(0) => \ramloop[39].ram.r_n_7\,
      \douta[10]_INST_0_i_13_6\(7) => \ramloop[38].ram.r_n_0\,
      \douta[10]_INST_0_i_13_6\(6) => \ramloop[38].ram.r_n_1\,
      \douta[10]_INST_0_i_13_6\(5) => \ramloop[38].ram.r_n_2\,
      \douta[10]_INST_0_i_13_6\(4) => \ramloop[38].ram.r_n_3\,
      \douta[10]_INST_0_i_13_6\(3) => \ramloop[38].ram.r_n_4\,
      \douta[10]_INST_0_i_13_6\(2) => \ramloop[38].ram.r_n_5\,
      \douta[10]_INST_0_i_13_6\(1) => \ramloop[38].ram.r_n_6\,
      \douta[10]_INST_0_i_13_6\(0) => \ramloop[38].ram.r_n_7\,
      \douta[10]_INST_0_i_13_7\(7) => \ramloop[37].ram.r_n_0\,
      \douta[10]_INST_0_i_13_7\(6) => \ramloop[37].ram.r_n_1\,
      \douta[10]_INST_0_i_13_7\(5) => \ramloop[37].ram.r_n_2\,
      \douta[10]_INST_0_i_13_7\(4) => \ramloop[37].ram.r_n_3\,
      \douta[10]_INST_0_i_13_7\(3) => \ramloop[37].ram.r_n_4\,
      \douta[10]_INST_0_i_13_7\(2) => \ramloop[37].ram.r_n_5\,
      \douta[10]_INST_0_i_13_7\(1) => \ramloop[37].ram.r_n_6\,
      \douta[10]_INST_0_i_13_7\(0) => \ramloop[37].ram.r_n_7\,
      \douta[10]_INST_0_i_14_0\(7) => \ramloop[44].ram.r_n_0\,
      \douta[10]_INST_0_i_14_0\(6) => \ramloop[44].ram.r_n_1\,
      \douta[10]_INST_0_i_14_0\(5) => \ramloop[44].ram.r_n_2\,
      \douta[10]_INST_0_i_14_0\(4) => \ramloop[44].ram.r_n_3\,
      \douta[10]_INST_0_i_14_0\(3) => \ramloop[44].ram.r_n_4\,
      \douta[10]_INST_0_i_14_0\(2) => \ramloop[44].ram.r_n_5\,
      \douta[10]_INST_0_i_14_0\(1) => \ramloop[44].ram.r_n_6\,
      \douta[10]_INST_0_i_14_0\(0) => \ramloop[44].ram.r_n_7\,
      \douta[10]_INST_0_i_14_1\(7) => \ramloop[43].ram.r_n_0\,
      \douta[10]_INST_0_i_14_1\(6) => \ramloop[43].ram.r_n_1\,
      \douta[10]_INST_0_i_14_1\(5) => \ramloop[43].ram.r_n_2\,
      \douta[10]_INST_0_i_14_1\(4) => \ramloop[43].ram.r_n_3\,
      \douta[10]_INST_0_i_14_1\(3) => \ramloop[43].ram.r_n_4\,
      \douta[10]_INST_0_i_14_1\(2) => \ramloop[43].ram.r_n_5\,
      \douta[10]_INST_0_i_14_1\(1) => \ramloop[43].ram.r_n_6\,
      \douta[10]_INST_0_i_14_1\(0) => \ramloop[43].ram.r_n_7\,
      \douta[10]_INST_0_i_14_2\(7) => \ramloop[42].ram.r_n_0\,
      \douta[10]_INST_0_i_14_2\(6) => \ramloop[42].ram.r_n_1\,
      \douta[10]_INST_0_i_14_2\(5) => \ramloop[42].ram.r_n_2\,
      \douta[10]_INST_0_i_14_2\(4) => \ramloop[42].ram.r_n_3\,
      \douta[10]_INST_0_i_14_2\(3) => \ramloop[42].ram.r_n_4\,
      \douta[10]_INST_0_i_14_2\(2) => \ramloop[42].ram.r_n_5\,
      \douta[10]_INST_0_i_14_2\(1) => \ramloop[42].ram.r_n_6\,
      \douta[10]_INST_0_i_14_2\(0) => \ramloop[42].ram.r_n_7\,
      \douta[10]_INST_0_i_14_3\(7) => \ramloop[41].ram.r_n_0\,
      \douta[10]_INST_0_i_14_3\(6) => \ramloop[41].ram.r_n_1\,
      \douta[10]_INST_0_i_14_3\(5) => \ramloop[41].ram.r_n_2\,
      \douta[10]_INST_0_i_14_3\(4) => \ramloop[41].ram.r_n_3\,
      \douta[10]_INST_0_i_14_3\(3) => \ramloop[41].ram.r_n_4\,
      \douta[10]_INST_0_i_14_3\(2) => \ramloop[41].ram.r_n_5\,
      \douta[10]_INST_0_i_14_3\(1) => \ramloop[41].ram.r_n_6\,
      \douta[10]_INST_0_i_14_3\(0) => \ramloop[41].ram.r_n_7\,
      \douta[10]_INST_0_i_14_4\(7) => \ramloop[48].ram.r_n_0\,
      \douta[10]_INST_0_i_14_4\(6) => \ramloop[48].ram.r_n_1\,
      \douta[10]_INST_0_i_14_4\(5) => \ramloop[48].ram.r_n_2\,
      \douta[10]_INST_0_i_14_4\(4) => \ramloop[48].ram.r_n_3\,
      \douta[10]_INST_0_i_14_4\(3) => \ramloop[48].ram.r_n_4\,
      \douta[10]_INST_0_i_14_4\(2) => \ramloop[48].ram.r_n_5\,
      \douta[10]_INST_0_i_14_4\(1) => \ramloop[48].ram.r_n_6\,
      \douta[10]_INST_0_i_14_4\(0) => \ramloop[48].ram.r_n_7\,
      \douta[10]_INST_0_i_14_5\(7) => \ramloop[47].ram.r_n_0\,
      \douta[10]_INST_0_i_14_5\(6) => \ramloop[47].ram.r_n_1\,
      \douta[10]_INST_0_i_14_5\(5) => \ramloop[47].ram.r_n_2\,
      \douta[10]_INST_0_i_14_5\(4) => \ramloop[47].ram.r_n_3\,
      \douta[10]_INST_0_i_14_5\(3) => \ramloop[47].ram.r_n_4\,
      \douta[10]_INST_0_i_14_5\(2) => \ramloop[47].ram.r_n_5\,
      \douta[10]_INST_0_i_14_5\(1) => \ramloop[47].ram.r_n_6\,
      \douta[10]_INST_0_i_14_5\(0) => \ramloop[47].ram.r_n_7\,
      \douta[10]_INST_0_i_14_6\(7) => \ramloop[46].ram.r_n_0\,
      \douta[10]_INST_0_i_14_6\(6) => \ramloop[46].ram.r_n_1\,
      \douta[10]_INST_0_i_14_6\(5) => \ramloop[46].ram.r_n_2\,
      \douta[10]_INST_0_i_14_6\(4) => \ramloop[46].ram.r_n_3\,
      \douta[10]_INST_0_i_14_6\(3) => \ramloop[46].ram.r_n_4\,
      \douta[10]_INST_0_i_14_6\(2) => \ramloop[46].ram.r_n_5\,
      \douta[10]_INST_0_i_14_6\(1) => \ramloop[46].ram.r_n_6\,
      \douta[10]_INST_0_i_14_6\(0) => \ramloop[46].ram.r_n_7\,
      \douta[10]_INST_0_i_14_7\(7) => \ramloop[45].ram.r_n_0\,
      \douta[10]_INST_0_i_14_7\(6) => \ramloop[45].ram.r_n_1\,
      \douta[10]_INST_0_i_14_7\(5) => \ramloop[45].ram.r_n_2\,
      \douta[10]_INST_0_i_14_7\(4) => \ramloop[45].ram.r_n_3\,
      \douta[10]_INST_0_i_14_7\(3) => \ramloop[45].ram.r_n_4\,
      \douta[10]_INST_0_i_14_7\(2) => \ramloop[45].ram.r_n_5\,
      \douta[10]_INST_0_i_14_7\(1) => \ramloop[45].ram.r_n_6\,
      \douta[10]_INST_0_i_14_7\(0) => \ramloop[45].ram.r_n_7\,
      \douta[10]_INST_0_i_15_0\(7) => \ramloop[20].ram.r_n_0\,
      \douta[10]_INST_0_i_15_0\(6) => \ramloop[20].ram.r_n_1\,
      \douta[10]_INST_0_i_15_0\(5) => \ramloop[20].ram.r_n_2\,
      \douta[10]_INST_0_i_15_0\(4) => \ramloop[20].ram.r_n_3\,
      \douta[10]_INST_0_i_15_0\(3) => \ramloop[20].ram.r_n_4\,
      \douta[10]_INST_0_i_15_0\(2) => \ramloop[20].ram.r_n_5\,
      \douta[10]_INST_0_i_15_0\(1) => \ramloop[20].ram.r_n_6\,
      \douta[10]_INST_0_i_15_0\(0) => \ramloop[20].ram.r_n_7\,
      \douta[10]_INST_0_i_15_1\(7) => \ramloop[19].ram.r_n_0\,
      \douta[10]_INST_0_i_15_1\(6) => \ramloop[19].ram.r_n_1\,
      \douta[10]_INST_0_i_15_1\(5) => \ramloop[19].ram.r_n_2\,
      \douta[10]_INST_0_i_15_1\(4) => \ramloop[19].ram.r_n_3\,
      \douta[10]_INST_0_i_15_1\(3) => \ramloop[19].ram.r_n_4\,
      \douta[10]_INST_0_i_15_1\(2) => \ramloop[19].ram.r_n_5\,
      \douta[10]_INST_0_i_15_1\(1) => \ramloop[19].ram.r_n_6\,
      \douta[10]_INST_0_i_15_1\(0) => \ramloop[19].ram.r_n_7\,
      \douta[10]_INST_0_i_15_2\(7) => \ramloop[18].ram.r_n_0\,
      \douta[10]_INST_0_i_15_2\(6) => \ramloop[18].ram.r_n_1\,
      \douta[10]_INST_0_i_15_2\(5) => \ramloop[18].ram.r_n_2\,
      \douta[10]_INST_0_i_15_2\(4) => \ramloop[18].ram.r_n_3\,
      \douta[10]_INST_0_i_15_2\(3) => \ramloop[18].ram.r_n_4\,
      \douta[10]_INST_0_i_15_2\(2) => \ramloop[18].ram.r_n_5\,
      \douta[10]_INST_0_i_15_2\(1) => \ramloop[18].ram.r_n_6\,
      \douta[10]_INST_0_i_15_2\(0) => \ramloop[18].ram.r_n_7\,
      \douta[10]_INST_0_i_15_3\(7) => \ramloop[17].ram.r_n_0\,
      \douta[10]_INST_0_i_15_3\(6) => \ramloop[17].ram.r_n_1\,
      \douta[10]_INST_0_i_15_3\(5) => \ramloop[17].ram.r_n_2\,
      \douta[10]_INST_0_i_15_3\(4) => \ramloop[17].ram.r_n_3\,
      \douta[10]_INST_0_i_15_3\(3) => \ramloop[17].ram.r_n_4\,
      \douta[10]_INST_0_i_15_3\(2) => \ramloop[17].ram.r_n_5\,
      \douta[10]_INST_0_i_15_3\(1) => \ramloop[17].ram.r_n_6\,
      \douta[10]_INST_0_i_15_3\(0) => \ramloop[17].ram.r_n_7\,
      \douta[10]_INST_0_i_15_4\(7) => \ramloop[24].ram.r_n_0\,
      \douta[10]_INST_0_i_15_4\(6) => \ramloop[24].ram.r_n_1\,
      \douta[10]_INST_0_i_15_4\(5) => \ramloop[24].ram.r_n_2\,
      \douta[10]_INST_0_i_15_4\(4) => \ramloop[24].ram.r_n_3\,
      \douta[10]_INST_0_i_15_4\(3) => \ramloop[24].ram.r_n_4\,
      \douta[10]_INST_0_i_15_4\(2) => \ramloop[24].ram.r_n_5\,
      \douta[10]_INST_0_i_15_4\(1) => \ramloop[24].ram.r_n_6\,
      \douta[10]_INST_0_i_15_4\(0) => \ramloop[24].ram.r_n_7\,
      \douta[10]_INST_0_i_15_5\(7) => \ramloop[23].ram.r_n_0\,
      \douta[10]_INST_0_i_15_5\(6) => \ramloop[23].ram.r_n_1\,
      \douta[10]_INST_0_i_15_5\(5) => \ramloop[23].ram.r_n_2\,
      \douta[10]_INST_0_i_15_5\(4) => \ramloop[23].ram.r_n_3\,
      \douta[10]_INST_0_i_15_5\(3) => \ramloop[23].ram.r_n_4\,
      \douta[10]_INST_0_i_15_5\(2) => \ramloop[23].ram.r_n_5\,
      \douta[10]_INST_0_i_15_5\(1) => \ramloop[23].ram.r_n_6\,
      \douta[10]_INST_0_i_15_5\(0) => \ramloop[23].ram.r_n_7\,
      \douta[10]_INST_0_i_15_6\(7) => \ramloop[22].ram.r_n_0\,
      \douta[10]_INST_0_i_15_6\(6) => \ramloop[22].ram.r_n_1\,
      \douta[10]_INST_0_i_15_6\(5) => \ramloop[22].ram.r_n_2\,
      \douta[10]_INST_0_i_15_6\(4) => \ramloop[22].ram.r_n_3\,
      \douta[10]_INST_0_i_15_6\(3) => \ramloop[22].ram.r_n_4\,
      \douta[10]_INST_0_i_15_6\(2) => \ramloop[22].ram.r_n_5\,
      \douta[10]_INST_0_i_15_6\(1) => \ramloop[22].ram.r_n_6\,
      \douta[10]_INST_0_i_15_6\(0) => \ramloop[22].ram.r_n_7\,
      \douta[10]_INST_0_i_15_7\(7) => \ramloop[21].ram.r_n_0\,
      \douta[10]_INST_0_i_15_7\(6) => \ramloop[21].ram.r_n_1\,
      \douta[10]_INST_0_i_15_7\(5) => \ramloop[21].ram.r_n_2\,
      \douta[10]_INST_0_i_15_7\(4) => \ramloop[21].ram.r_n_3\,
      \douta[10]_INST_0_i_15_7\(3) => \ramloop[21].ram.r_n_4\,
      \douta[10]_INST_0_i_15_7\(2) => \ramloop[21].ram.r_n_5\,
      \douta[10]_INST_0_i_15_7\(1) => \ramloop[21].ram.r_n_6\,
      \douta[10]_INST_0_i_15_7\(0) => \ramloop[21].ram.r_n_7\,
      \douta[10]_INST_0_i_16_0\(7) => \ramloop[28].ram.r_n_0\,
      \douta[10]_INST_0_i_16_0\(6) => \ramloop[28].ram.r_n_1\,
      \douta[10]_INST_0_i_16_0\(5) => \ramloop[28].ram.r_n_2\,
      \douta[10]_INST_0_i_16_0\(4) => \ramloop[28].ram.r_n_3\,
      \douta[10]_INST_0_i_16_0\(3) => \ramloop[28].ram.r_n_4\,
      \douta[10]_INST_0_i_16_0\(2) => \ramloop[28].ram.r_n_5\,
      \douta[10]_INST_0_i_16_0\(1) => \ramloop[28].ram.r_n_6\,
      \douta[10]_INST_0_i_16_0\(0) => \ramloop[28].ram.r_n_7\,
      \douta[10]_INST_0_i_16_1\(7) => \ramloop[27].ram.r_n_0\,
      \douta[10]_INST_0_i_16_1\(6) => \ramloop[27].ram.r_n_1\,
      \douta[10]_INST_0_i_16_1\(5) => \ramloop[27].ram.r_n_2\,
      \douta[10]_INST_0_i_16_1\(4) => \ramloop[27].ram.r_n_3\,
      \douta[10]_INST_0_i_16_1\(3) => \ramloop[27].ram.r_n_4\,
      \douta[10]_INST_0_i_16_1\(2) => \ramloop[27].ram.r_n_5\,
      \douta[10]_INST_0_i_16_1\(1) => \ramloop[27].ram.r_n_6\,
      \douta[10]_INST_0_i_16_1\(0) => \ramloop[27].ram.r_n_7\,
      \douta[10]_INST_0_i_16_2\(7) => \ramloop[26].ram.r_n_0\,
      \douta[10]_INST_0_i_16_2\(6) => \ramloop[26].ram.r_n_1\,
      \douta[10]_INST_0_i_16_2\(5) => \ramloop[26].ram.r_n_2\,
      \douta[10]_INST_0_i_16_2\(4) => \ramloop[26].ram.r_n_3\,
      \douta[10]_INST_0_i_16_2\(3) => \ramloop[26].ram.r_n_4\,
      \douta[10]_INST_0_i_16_2\(2) => \ramloop[26].ram.r_n_5\,
      \douta[10]_INST_0_i_16_2\(1) => \ramloop[26].ram.r_n_6\,
      \douta[10]_INST_0_i_16_2\(0) => \ramloop[26].ram.r_n_7\,
      \douta[10]_INST_0_i_16_3\(7) => \ramloop[25].ram.r_n_0\,
      \douta[10]_INST_0_i_16_3\(6) => \ramloop[25].ram.r_n_1\,
      \douta[10]_INST_0_i_16_3\(5) => \ramloop[25].ram.r_n_2\,
      \douta[10]_INST_0_i_16_3\(4) => \ramloop[25].ram.r_n_3\,
      \douta[10]_INST_0_i_16_3\(3) => \ramloop[25].ram.r_n_4\,
      \douta[10]_INST_0_i_16_3\(2) => \ramloop[25].ram.r_n_5\,
      \douta[10]_INST_0_i_16_3\(1) => \ramloop[25].ram.r_n_6\,
      \douta[10]_INST_0_i_16_3\(0) => \ramloop[25].ram.r_n_7\,
      \douta[10]_INST_0_i_16_4\(7) => \ramloop[32].ram.r_n_0\,
      \douta[10]_INST_0_i_16_4\(6) => \ramloop[32].ram.r_n_1\,
      \douta[10]_INST_0_i_16_4\(5) => \ramloop[32].ram.r_n_2\,
      \douta[10]_INST_0_i_16_4\(4) => \ramloop[32].ram.r_n_3\,
      \douta[10]_INST_0_i_16_4\(3) => \ramloop[32].ram.r_n_4\,
      \douta[10]_INST_0_i_16_4\(2) => \ramloop[32].ram.r_n_5\,
      \douta[10]_INST_0_i_16_4\(1) => \ramloop[32].ram.r_n_6\,
      \douta[10]_INST_0_i_16_4\(0) => \ramloop[32].ram.r_n_7\,
      \douta[10]_INST_0_i_16_5\(7) => \ramloop[31].ram.r_n_0\,
      \douta[10]_INST_0_i_16_5\(6) => \ramloop[31].ram.r_n_1\,
      \douta[10]_INST_0_i_16_5\(5) => \ramloop[31].ram.r_n_2\,
      \douta[10]_INST_0_i_16_5\(4) => \ramloop[31].ram.r_n_3\,
      \douta[10]_INST_0_i_16_5\(3) => \ramloop[31].ram.r_n_4\,
      \douta[10]_INST_0_i_16_5\(2) => \ramloop[31].ram.r_n_5\,
      \douta[10]_INST_0_i_16_5\(1) => \ramloop[31].ram.r_n_6\,
      \douta[10]_INST_0_i_16_5\(0) => \ramloop[31].ram.r_n_7\,
      \douta[10]_INST_0_i_16_6\(7) => \ramloop[30].ram.r_n_0\,
      \douta[10]_INST_0_i_16_6\(6) => \ramloop[30].ram.r_n_1\,
      \douta[10]_INST_0_i_16_6\(5) => \ramloop[30].ram.r_n_2\,
      \douta[10]_INST_0_i_16_6\(4) => \ramloop[30].ram.r_n_3\,
      \douta[10]_INST_0_i_16_6\(3) => \ramloop[30].ram.r_n_4\,
      \douta[10]_INST_0_i_16_6\(2) => \ramloop[30].ram.r_n_5\,
      \douta[10]_INST_0_i_16_6\(1) => \ramloop[30].ram.r_n_6\,
      \douta[10]_INST_0_i_16_6\(0) => \ramloop[30].ram.r_n_7\,
      \douta[10]_INST_0_i_16_7\(7) => \ramloop[29].ram.r_n_0\,
      \douta[10]_INST_0_i_16_7\(6) => \ramloop[29].ram.r_n_1\,
      \douta[10]_INST_0_i_16_7\(5) => \ramloop[29].ram.r_n_2\,
      \douta[10]_INST_0_i_16_7\(4) => \ramloop[29].ram.r_n_3\,
      \douta[10]_INST_0_i_16_7\(3) => \ramloop[29].ram.r_n_4\,
      \douta[10]_INST_0_i_16_7\(2) => \ramloop[29].ram.r_n_5\,
      \douta[10]_INST_0_i_16_7\(1) => \ramloop[29].ram.r_n_6\,
      \douta[10]_INST_0_i_16_7\(0) => \ramloop[29].ram.r_n_7\,
      \douta[10]_INST_0_i_2_0\(7) => \ramloop[89].ram.r_n_0\,
      \douta[10]_INST_0_i_2_0\(6) => \ramloop[89].ram.r_n_1\,
      \douta[10]_INST_0_i_2_0\(5) => \ramloop[89].ram.r_n_2\,
      \douta[10]_INST_0_i_2_0\(4) => \ramloop[89].ram.r_n_3\,
      \douta[10]_INST_0_i_2_0\(3) => \ramloop[89].ram.r_n_4\,
      \douta[10]_INST_0_i_2_0\(2) => \ramloop[89].ram.r_n_5\,
      \douta[10]_INST_0_i_2_0\(1) => \ramloop[89].ram.r_n_6\,
      \douta[10]_INST_0_i_2_0\(0) => \ramloop[89].ram.r_n_7\,
      \douta[10]_INST_0_i_2_1\(7) => \ramloop[90].ram.r_n_0\,
      \douta[10]_INST_0_i_2_1\(6) => \ramloop[90].ram.r_n_1\,
      \douta[10]_INST_0_i_2_1\(5) => \ramloop[90].ram.r_n_2\,
      \douta[10]_INST_0_i_2_1\(4) => \ramloop[90].ram.r_n_3\,
      \douta[10]_INST_0_i_2_1\(3) => \ramloop[90].ram.r_n_4\,
      \douta[10]_INST_0_i_2_1\(2) => \ramloop[90].ram.r_n_5\,
      \douta[10]_INST_0_i_2_1\(1) => \ramloop[90].ram.r_n_6\,
      \douta[10]_INST_0_i_2_1\(0) => \ramloop[90].ram.r_n_7\,
      \douta[10]_INST_0_i_2_2\(7) => \ramloop[91].ram.r_n_0\,
      \douta[10]_INST_0_i_2_2\(6) => \ramloop[91].ram.r_n_1\,
      \douta[10]_INST_0_i_2_2\(5) => \ramloop[91].ram.r_n_2\,
      \douta[10]_INST_0_i_2_2\(4) => \ramloop[91].ram.r_n_3\,
      \douta[10]_INST_0_i_2_2\(3) => \ramloop[91].ram.r_n_4\,
      \douta[10]_INST_0_i_2_2\(2) => \ramloop[91].ram.r_n_5\,
      \douta[10]_INST_0_i_2_2\(1) => \ramloop[91].ram.r_n_6\,
      \douta[10]_INST_0_i_2_2\(0) => \ramloop[91].ram.r_n_7\,
      \douta[10]_INST_0_i_8_0\(7) => \ramloop[84].ram.r_n_0\,
      \douta[10]_INST_0_i_8_0\(6) => \ramloop[84].ram.r_n_1\,
      \douta[10]_INST_0_i_8_0\(5) => \ramloop[84].ram.r_n_2\,
      \douta[10]_INST_0_i_8_0\(4) => \ramloop[84].ram.r_n_3\,
      \douta[10]_INST_0_i_8_0\(3) => \ramloop[84].ram.r_n_4\,
      \douta[10]_INST_0_i_8_0\(2) => \ramloop[84].ram.r_n_5\,
      \douta[10]_INST_0_i_8_0\(1) => \ramloop[84].ram.r_n_6\,
      \douta[10]_INST_0_i_8_0\(0) => \ramloop[84].ram.r_n_7\,
      \douta[10]_INST_0_i_8_1\(7) => \ramloop[83].ram.r_n_0\,
      \douta[10]_INST_0_i_8_1\(6) => \ramloop[83].ram.r_n_1\,
      \douta[10]_INST_0_i_8_1\(5) => \ramloop[83].ram.r_n_2\,
      \douta[10]_INST_0_i_8_1\(4) => \ramloop[83].ram.r_n_3\,
      \douta[10]_INST_0_i_8_1\(3) => \ramloop[83].ram.r_n_4\,
      \douta[10]_INST_0_i_8_1\(2) => \ramloop[83].ram.r_n_5\,
      \douta[10]_INST_0_i_8_1\(1) => \ramloop[83].ram.r_n_6\,
      \douta[10]_INST_0_i_8_1\(0) => \ramloop[83].ram.r_n_7\,
      \douta[10]_INST_0_i_8_2\(7) => \ramloop[82].ram.r_n_0\,
      \douta[10]_INST_0_i_8_2\(6) => \ramloop[82].ram.r_n_1\,
      \douta[10]_INST_0_i_8_2\(5) => \ramloop[82].ram.r_n_2\,
      \douta[10]_INST_0_i_8_2\(4) => \ramloop[82].ram.r_n_3\,
      \douta[10]_INST_0_i_8_2\(3) => \ramloop[82].ram.r_n_4\,
      \douta[10]_INST_0_i_8_2\(2) => \ramloop[82].ram.r_n_5\,
      \douta[10]_INST_0_i_8_2\(1) => \ramloop[82].ram.r_n_6\,
      \douta[10]_INST_0_i_8_2\(0) => \ramloop[82].ram.r_n_7\,
      \douta[10]_INST_0_i_8_3\(7) => \ramloop[81].ram.r_n_0\,
      \douta[10]_INST_0_i_8_3\(6) => \ramloop[81].ram.r_n_1\,
      \douta[10]_INST_0_i_8_3\(5) => \ramloop[81].ram.r_n_2\,
      \douta[10]_INST_0_i_8_3\(4) => \ramloop[81].ram.r_n_3\,
      \douta[10]_INST_0_i_8_3\(3) => \ramloop[81].ram.r_n_4\,
      \douta[10]_INST_0_i_8_3\(2) => \ramloop[81].ram.r_n_5\,
      \douta[10]_INST_0_i_8_3\(1) => \ramloop[81].ram.r_n_6\,
      \douta[10]_INST_0_i_8_3\(0) => \ramloop[81].ram.r_n_7\,
      \douta[10]_INST_0_i_8_4\(7) => \ramloop[88].ram.r_n_0\,
      \douta[10]_INST_0_i_8_4\(6) => \ramloop[88].ram.r_n_1\,
      \douta[10]_INST_0_i_8_4\(5) => \ramloop[88].ram.r_n_2\,
      \douta[10]_INST_0_i_8_4\(4) => \ramloop[88].ram.r_n_3\,
      \douta[10]_INST_0_i_8_4\(3) => \ramloop[88].ram.r_n_4\,
      \douta[10]_INST_0_i_8_4\(2) => \ramloop[88].ram.r_n_5\,
      \douta[10]_INST_0_i_8_4\(1) => \ramloop[88].ram.r_n_6\,
      \douta[10]_INST_0_i_8_4\(0) => \ramloop[88].ram.r_n_7\,
      \douta[10]_INST_0_i_8_5\(7) => \ramloop[87].ram.r_n_0\,
      \douta[10]_INST_0_i_8_5\(6) => \ramloop[87].ram.r_n_1\,
      \douta[10]_INST_0_i_8_5\(5) => \ramloop[87].ram.r_n_2\,
      \douta[10]_INST_0_i_8_5\(4) => \ramloop[87].ram.r_n_3\,
      \douta[10]_INST_0_i_8_5\(3) => \ramloop[87].ram.r_n_4\,
      \douta[10]_INST_0_i_8_5\(2) => \ramloop[87].ram.r_n_5\,
      \douta[10]_INST_0_i_8_5\(1) => \ramloop[87].ram.r_n_6\,
      \douta[10]_INST_0_i_8_5\(0) => \ramloop[87].ram.r_n_7\,
      \douta[10]_INST_0_i_8_6\(7) => \ramloop[86].ram.r_n_0\,
      \douta[10]_INST_0_i_8_6\(6) => \ramloop[86].ram.r_n_1\,
      \douta[10]_INST_0_i_8_6\(5) => \ramloop[86].ram.r_n_2\,
      \douta[10]_INST_0_i_8_6\(4) => \ramloop[86].ram.r_n_3\,
      \douta[10]_INST_0_i_8_6\(3) => \ramloop[86].ram.r_n_4\,
      \douta[10]_INST_0_i_8_6\(2) => \ramloop[86].ram.r_n_5\,
      \douta[10]_INST_0_i_8_6\(1) => \ramloop[86].ram.r_n_6\,
      \douta[10]_INST_0_i_8_6\(0) => \ramloop[86].ram.r_n_7\,
      \douta[10]_INST_0_i_8_7\(7) => \ramloop[85].ram.r_n_0\,
      \douta[10]_INST_0_i_8_7\(6) => \ramloop[85].ram.r_n_1\,
      \douta[10]_INST_0_i_8_7\(5) => \ramloop[85].ram.r_n_2\,
      \douta[10]_INST_0_i_8_7\(4) => \ramloop[85].ram.r_n_3\,
      \douta[10]_INST_0_i_8_7\(3) => \ramloop[85].ram.r_n_4\,
      \douta[10]_INST_0_i_8_7\(2) => \ramloop[85].ram.r_n_5\,
      \douta[10]_INST_0_i_8_7\(1) => \ramloop[85].ram.r_n_6\,
      \douta[10]_INST_0_i_8_7\(0) => \ramloop[85].ram.r_n_7\,
      \douta[10]_INST_0_i_9_0\(7) => \ramloop[68].ram.r_n_0\,
      \douta[10]_INST_0_i_9_0\(6) => \ramloop[68].ram.r_n_1\,
      \douta[10]_INST_0_i_9_0\(5) => \ramloop[68].ram.r_n_2\,
      \douta[10]_INST_0_i_9_0\(4) => \ramloop[68].ram.r_n_3\,
      \douta[10]_INST_0_i_9_0\(3) => \ramloop[68].ram.r_n_4\,
      \douta[10]_INST_0_i_9_0\(2) => \ramloop[68].ram.r_n_5\,
      \douta[10]_INST_0_i_9_0\(1) => \ramloop[68].ram.r_n_6\,
      \douta[10]_INST_0_i_9_0\(0) => \ramloop[68].ram.r_n_7\,
      \douta[10]_INST_0_i_9_1\(7) => \ramloop[67].ram.r_n_0\,
      \douta[10]_INST_0_i_9_1\(6) => \ramloop[67].ram.r_n_1\,
      \douta[10]_INST_0_i_9_1\(5) => \ramloop[67].ram.r_n_2\,
      \douta[10]_INST_0_i_9_1\(4) => \ramloop[67].ram.r_n_3\,
      \douta[10]_INST_0_i_9_1\(3) => \ramloop[67].ram.r_n_4\,
      \douta[10]_INST_0_i_9_1\(2) => \ramloop[67].ram.r_n_5\,
      \douta[10]_INST_0_i_9_1\(1) => \ramloop[67].ram.r_n_6\,
      \douta[10]_INST_0_i_9_1\(0) => \ramloop[67].ram.r_n_7\,
      \douta[10]_INST_0_i_9_2\(7) => \ramloop[66].ram.r_n_0\,
      \douta[10]_INST_0_i_9_2\(6) => \ramloop[66].ram.r_n_1\,
      \douta[10]_INST_0_i_9_2\(5) => \ramloop[66].ram.r_n_2\,
      \douta[10]_INST_0_i_9_2\(4) => \ramloop[66].ram.r_n_3\,
      \douta[10]_INST_0_i_9_2\(3) => \ramloop[66].ram.r_n_4\,
      \douta[10]_INST_0_i_9_2\(2) => \ramloop[66].ram.r_n_5\,
      \douta[10]_INST_0_i_9_2\(1) => \ramloop[66].ram.r_n_6\,
      \douta[10]_INST_0_i_9_2\(0) => \ramloop[66].ram.r_n_7\,
      \douta[10]_INST_0_i_9_3\(7) => \ramloop[65].ram.r_n_0\,
      \douta[10]_INST_0_i_9_3\(6) => \ramloop[65].ram.r_n_1\,
      \douta[10]_INST_0_i_9_3\(5) => \ramloop[65].ram.r_n_2\,
      \douta[10]_INST_0_i_9_3\(4) => \ramloop[65].ram.r_n_3\,
      \douta[10]_INST_0_i_9_3\(3) => \ramloop[65].ram.r_n_4\,
      \douta[10]_INST_0_i_9_3\(2) => \ramloop[65].ram.r_n_5\,
      \douta[10]_INST_0_i_9_3\(1) => \ramloop[65].ram.r_n_6\,
      \douta[10]_INST_0_i_9_3\(0) => \ramloop[65].ram.r_n_7\,
      \douta[10]_INST_0_i_9_4\(7) => \ramloop[72].ram.r_n_0\,
      \douta[10]_INST_0_i_9_4\(6) => \ramloop[72].ram.r_n_1\,
      \douta[10]_INST_0_i_9_4\(5) => \ramloop[72].ram.r_n_2\,
      \douta[10]_INST_0_i_9_4\(4) => \ramloop[72].ram.r_n_3\,
      \douta[10]_INST_0_i_9_4\(3) => \ramloop[72].ram.r_n_4\,
      \douta[10]_INST_0_i_9_4\(2) => \ramloop[72].ram.r_n_5\,
      \douta[10]_INST_0_i_9_4\(1) => \ramloop[72].ram.r_n_6\,
      \douta[10]_INST_0_i_9_4\(0) => \ramloop[72].ram.r_n_7\,
      \douta[10]_INST_0_i_9_5\(7) => \ramloop[71].ram.r_n_0\,
      \douta[10]_INST_0_i_9_5\(6) => \ramloop[71].ram.r_n_1\,
      \douta[10]_INST_0_i_9_5\(5) => \ramloop[71].ram.r_n_2\,
      \douta[10]_INST_0_i_9_5\(4) => \ramloop[71].ram.r_n_3\,
      \douta[10]_INST_0_i_9_5\(3) => \ramloop[71].ram.r_n_4\,
      \douta[10]_INST_0_i_9_5\(2) => \ramloop[71].ram.r_n_5\,
      \douta[10]_INST_0_i_9_5\(1) => \ramloop[71].ram.r_n_6\,
      \douta[10]_INST_0_i_9_5\(0) => \ramloop[71].ram.r_n_7\,
      \douta[10]_INST_0_i_9_6\(7) => \ramloop[70].ram.r_n_0\,
      \douta[10]_INST_0_i_9_6\(6) => \ramloop[70].ram.r_n_1\,
      \douta[10]_INST_0_i_9_6\(5) => \ramloop[70].ram.r_n_2\,
      \douta[10]_INST_0_i_9_6\(4) => \ramloop[70].ram.r_n_3\,
      \douta[10]_INST_0_i_9_6\(3) => \ramloop[70].ram.r_n_4\,
      \douta[10]_INST_0_i_9_6\(2) => \ramloop[70].ram.r_n_5\,
      \douta[10]_INST_0_i_9_6\(1) => \ramloop[70].ram.r_n_6\,
      \douta[10]_INST_0_i_9_6\(0) => \ramloop[70].ram.r_n_7\,
      \douta[10]_INST_0_i_9_7\(7) => \ramloop[69].ram.r_n_0\,
      \douta[10]_INST_0_i_9_7\(6) => \ramloop[69].ram.r_n_1\,
      \douta[10]_INST_0_i_9_7\(5) => \ramloop[69].ram.r_n_2\,
      \douta[10]_INST_0_i_9_7\(4) => \ramloop[69].ram.r_n_3\,
      \douta[10]_INST_0_i_9_7\(3) => \ramloop[69].ram.r_n_4\,
      \douta[10]_INST_0_i_9_7\(2) => \ramloop[69].ram.r_n_5\,
      \douta[10]_INST_0_i_9_7\(1) => \ramloop[69].ram.r_n_6\,
      \douta[10]_INST_0_i_9_7\(0) => \ramloop[69].ram.r_n_7\,
      \douta[11]_INST_0_i_10_0\(0) => \ramloop[76].ram.r_n_16\,
      \douta[11]_INST_0_i_10_1\(0) => \ramloop[75].ram.r_n_16\,
      \douta[11]_INST_0_i_10_2\(0) => \ramloop[74].ram.r_n_16\,
      \douta[11]_INST_0_i_10_3\(0) => \ramloop[73].ram.r_n_16\,
      \douta[11]_INST_0_i_10_4\(0) => \ramloop[80].ram.r_n_16\,
      \douta[11]_INST_0_i_10_5\(0) => \ramloop[79].ram.r_n_16\,
      \douta[11]_INST_0_i_10_6\(0) => \ramloop[78].ram.r_n_16\,
      \douta[11]_INST_0_i_10_7\(0) => \ramloop[77].ram.r_n_16\,
      \douta[11]_INST_0_i_11_0\(0) => \ramloop[52].ram.r_n_16\,
      \douta[11]_INST_0_i_11_1\(0) => \ramloop[51].ram.r_n_16\,
      \douta[11]_INST_0_i_11_2\(0) => \ramloop[50].ram.r_n_16\,
      \douta[11]_INST_0_i_11_3\(0) => \ramloop[49].ram.r_n_16\,
      \douta[11]_INST_0_i_11_4\(0) => \ramloop[56].ram.r_n_16\,
      \douta[11]_INST_0_i_11_5\(0) => \ramloop[55].ram.r_n_16\,
      \douta[11]_INST_0_i_11_6\(0) => \ramloop[54].ram.r_n_16\,
      \douta[11]_INST_0_i_11_7\(0) => \ramloop[53].ram.r_n_16\,
      \douta[11]_INST_0_i_12_0\(0) => \ramloop[60].ram.r_n_16\,
      \douta[11]_INST_0_i_12_1\(0) => \ramloop[59].ram.r_n_16\,
      \douta[11]_INST_0_i_12_2\(0) => \ramloop[58].ram.r_n_16\,
      \douta[11]_INST_0_i_12_3\(0) => \ramloop[57].ram.r_n_16\,
      \douta[11]_INST_0_i_12_4\(0) => \ramloop[64].ram.r_n_16\,
      \douta[11]_INST_0_i_12_5\(0) => \ramloop[63].ram.r_n_16\,
      \douta[11]_INST_0_i_12_6\(0) => \ramloop[62].ram.r_n_16\,
      \douta[11]_INST_0_i_12_7\(0) => \ramloop[61].ram.r_n_16\,
      \douta[11]_INST_0_i_13_0\(0) => \ramloop[36].ram.r_n_16\,
      \douta[11]_INST_0_i_13_1\(0) => \ramloop[35].ram.r_n_16\,
      \douta[11]_INST_0_i_13_2\(0) => \ramloop[34].ram.r_n_16\,
      \douta[11]_INST_0_i_13_3\(0) => \ramloop[33].ram.r_n_16\,
      \douta[11]_INST_0_i_13_4\(0) => \ramloop[40].ram.r_n_16\,
      \douta[11]_INST_0_i_13_5\(0) => \ramloop[39].ram.r_n_16\,
      \douta[11]_INST_0_i_13_6\(0) => \ramloop[38].ram.r_n_16\,
      \douta[11]_INST_0_i_13_7\(0) => \ramloop[37].ram.r_n_16\,
      \douta[11]_INST_0_i_14_0\(0) => \ramloop[44].ram.r_n_16\,
      \douta[11]_INST_0_i_14_1\(0) => \ramloop[43].ram.r_n_16\,
      \douta[11]_INST_0_i_14_2\(0) => \ramloop[42].ram.r_n_16\,
      \douta[11]_INST_0_i_14_3\(0) => \ramloop[41].ram.r_n_16\,
      \douta[11]_INST_0_i_14_4\(0) => \ramloop[48].ram.r_n_16\,
      \douta[11]_INST_0_i_14_5\(0) => \ramloop[47].ram.r_n_16\,
      \douta[11]_INST_0_i_14_6\(0) => \ramloop[46].ram.r_n_16\,
      \douta[11]_INST_0_i_14_7\(0) => \ramloop[45].ram.r_n_16\,
      \douta[11]_INST_0_i_15_0\(0) => \ramloop[20].ram.r_n_16\,
      \douta[11]_INST_0_i_15_1\(0) => \ramloop[19].ram.r_n_16\,
      \douta[11]_INST_0_i_15_2\(0) => \ramloop[18].ram.r_n_16\,
      \douta[11]_INST_0_i_15_3\(0) => \ramloop[17].ram.r_n_16\,
      \douta[11]_INST_0_i_15_4\(0) => \ramloop[24].ram.r_n_16\,
      \douta[11]_INST_0_i_15_5\(0) => \ramloop[23].ram.r_n_16\,
      \douta[11]_INST_0_i_15_6\(0) => \ramloop[22].ram.r_n_16\,
      \douta[11]_INST_0_i_15_7\(0) => \ramloop[21].ram.r_n_16\,
      \douta[11]_INST_0_i_16_0\(0) => \ramloop[28].ram.r_n_16\,
      \douta[11]_INST_0_i_16_1\(0) => \ramloop[27].ram.r_n_16\,
      \douta[11]_INST_0_i_16_2\(0) => \ramloop[26].ram.r_n_16\,
      \douta[11]_INST_0_i_16_3\(0) => \ramloop[25].ram.r_n_16\,
      \douta[11]_INST_0_i_16_4\(0) => \ramloop[32].ram.r_n_16\,
      \douta[11]_INST_0_i_16_5\(0) => \ramloop[31].ram.r_n_16\,
      \douta[11]_INST_0_i_16_6\(0) => \ramloop[30].ram.r_n_16\,
      \douta[11]_INST_0_i_16_7\(0) => \ramloop[29].ram.r_n_16\,
      \douta[11]_INST_0_i_2_0\(0) => \ramloop[90].ram.r_n_16\,
      \douta[11]_INST_0_i_2_1\(0) => \ramloop[91].ram.r_n_16\,
      \douta[11]_INST_0_i_8_0\(0) => \ramloop[84].ram.r_n_16\,
      \douta[11]_INST_0_i_8_1\(0) => \ramloop[83].ram.r_n_16\,
      \douta[11]_INST_0_i_8_2\(0) => \ramloop[82].ram.r_n_16\,
      \douta[11]_INST_0_i_8_3\(0) => \ramloop[81].ram.r_n_16\,
      \douta[11]_INST_0_i_8_4\(0) => \ramloop[88].ram.r_n_16\,
      \douta[11]_INST_0_i_8_5\(0) => \ramloop[87].ram.r_n_16\,
      \douta[11]_INST_0_i_8_6\(0) => \ramloop[86].ram.r_n_16\,
      \douta[11]_INST_0_i_8_7\(0) => \ramloop[85].ram.r_n_16\,
      \douta[11]_INST_0_i_9_0\(0) => \ramloop[68].ram.r_n_16\,
      \douta[11]_INST_0_i_9_1\(0) => \ramloop[67].ram.r_n_16\,
      \douta[11]_INST_0_i_9_2\(0) => \ramloop[66].ram.r_n_16\,
      \douta[11]_INST_0_i_9_3\(0) => \ramloop[65].ram.r_n_16\,
      \douta[11]_INST_0_i_9_4\(0) => \ramloop[72].ram.r_n_16\,
      \douta[11]_INST_0_i_9_5\(0) => \ramloop[71].ram.r_n_16\,
      \douta[11]_INST_0_i_9_6\(0) => \ramloop[70].ram.r_n_16\,
      \douta[11]_INST_0_i_9_7\(0) => \ramloop[69].ram.r_n_16\,
      \douta[1]\(0) => \ramloop[10].ram.r_n_0\,
      \douta[1]_0\(0) => \ramloop[9].ram.r_n_2\,
      \douta[1]_1\(0) => \ramloop[8].ram.r_n_2\,
      \douta[1]_2\(0) => \ramloop[7].ram.r_n_2\,
      \douta[1]_3\(0) => \ramloop[6].ram.r_n_2\,
      \douta[2]\(1) => \ramloop[11].ram.r_n_0\,
      \douta[2]\(0) => \ramloop[11].ram.r_n_1\,
      \douta[2]_0\(0) => \ramloop[16].ram.r_n_0\,
      \douta[2]_1\(0) => \ramloop[15].ram.r_n_0\,
      \douta[2]_2\(0) => \ramloop[14].ram.r_n_0\,
      \douta[2]_3\(0) => \ramloop[13].ram.r_n_0\,
      \douta[2]_4\(0) => \ramloop[12].ram.r_n_0\
    );
\has_mux_b.B\: entity work.\full_buffer_blk_mem_gen_mux__parameterized0\
     port map (
      DOBDO(0) => \ramloop[5].ram.r_n_1\,
      DOPBDOP(0) => \ramloop[89].ram.r_n_17\,
      DOUTB(0) => \ramloop[3].ram.r_n_1\,
      addrb(6 downto 0) => addrb(18 downto 12),
      clkb => clkb,
      \^doutb\(11 downto 0) => doutb(11 downto 0),
      \doutb[0]\(0) => \ramloop[4].ram.r_n_1\,
      \doutb[0]_0\(0) => \ramloop[2].ram.r_n_1\,
      \doutb[0]_1\(0) => \ramloop[1].ram.r_n_1\,
      \doutb[0]_2\(0) => ram_doutb,
      \doutb[10]_INST_0_i_10_0\(7) => \ramloop[76].ram.r_n_8\,
      \doutb[10]_INST_0_i_10_0\(6) => \ramloop[76].ram.r_n_9\,
      \doutb[10]_INST_0_i_10_0\(5) => \ramloop[76].ram.r_n_10\,
      \doutb[10]_INST_0_i_10_0\(4) => \ramloop[76].ram.r_n_11\,
      \doutb[10]_INST_0_i_10_0\(3) => \ramloop[76].ram.r_n_12\,
      \doutb[10]_INST_0_i_10_0\(2) => \ramloop[76].ram.r_n_13\,
      \doutb[10]_INST_0_i_10_0\(1) => \ramloop[76].ram.r_n_14\,
      \doutb[10]_INST_0_i_10_0\(0) => \ramloop[76].ram.r_n_15\,
      \doutb[10]_INST_0_i_10_1\(7) => \ramloop[75].ram.r_n_8\,
      \doutb[10]_INST_0_i_10_1\(6) => \ramloop[75].ram.r_n_9\,
      \doutb[10]_INST_0_i_10_1\(5) => \ramloop[75].ram.r_n_10\,
      \doutb[10]_INST_0_i_10_1\(4) => \ramloop[75].ram.r_n_11\,
      \doutb[10]_INST_0_i_10_1\(3) => \ramloop[75].ram.r_n_12\,
      \doutb[10]_INST_0_i_10_1\(2) => \ramloop[75].ram.r_n_13\,
      \doutb[10]_INST_0_i_10_1\(1) => \ramloop[75].ram.r_n_14\,
      \doutb[10]_INST_0_i_10_1\(0) => \ramloop[75].ram.r_n_15\,
      \doutb[10]_INST_0_i_10_2\(7) => \ramloop[74].ram.r_n_8\,
      \doutb[10]_INST_0_i_10_2\(6) => \ramloop[74].ram.r_n_9\,
      \doutb[10]_INST_0_i_10_2\(5) => \ramloop[74].ram.r_n_10\,
      \doutb[10]_INST_0_i_10_2\(4) => \ramloop[74].ram.r_n_11\,
      \doutb[10]_INST_0_i_10_2\(3) => \ramloop[74].ram.r_n_12\,
      \doutb[10]_INST_0_i_10_2\(2) => \ramloop[74].ram.r_n_13\,
      \doutb[10]_INST_0_i_10_2\(1) => \ramloop[74].ram.r_n_14\,
      \doutb[10]_INST_0_i_10_2\(0) => \ramloop[74].ram.r_n_15\,
      \doutb[10]_INST_0_i_10_3\(7) => \ramloop[73].ram.r_n_8\,
      \doutb[10]_INST_0_i_10_3\(6) => \ramloop[73].ram.r_n_9\,
      \doutb[10]_INST_0_i_10_3\(5) => \ramloop[73].ram.r_n_10\,
      \doutb[10]_INST_0_i_10_3\(4) => \ramloop[73].ram.r_n_11\,
      \doutb[10]_INST_0_i_10_3\(3) => \ramloop[73].ram.r_n_12\,
      \doutb[10]_INST_0_i_10_3\(2) => \ramloop[73].ram.r_n_13\,
      \doutb[10]_INST_0_i_10_3\(1) => \ramloop[73].ram.r_n_14\,
      \doutb[10]_INST_0_i_10_3\(0) => \ramloop[73].ram.r_n_15\,
      \doutb[10]_INST_0_i_10_4\(7) => \ramloop[80].ram.r_n_8\,
      \doutb[10]_INST_0_i_10_4\(6) => \ramloop[80].ram.r_n_9\,
      \doutb[10]_INST_0_i_10_4\(5) => \ramloop[80].ram.r_n_10\,
      \doutb[10]_INST_0_i_10_4\(4) => \ramloop[80].ram.r_n_11\,
      \doutb[10]_INST_0_i_10_4\(3) => \ramloop[80].ram.r_n_12\,
      \doutb[10]_INST_0_i_10_4\(2) => \ramloop[80].ram.r_n_13\,
      \doutb[10]_INST_0_i_10_4\(1) => \ramloop[80].ram.r_n_14\,
      \doutb[10]_INST_0_i_10_4\(0) => \ramloop[80].ram.r_n_15\,
      \doutb[10]_INST_0_i_10_5\(7) => \ramloop[79].ram.r_n_8\,
      \doutb[10]_INST_0_i_10_5\(6) => \ramloop[79].ram.r_n_9\,
      \doutb[10]_INST_0_i_10_5\(5) => \ramloop[79].ram.r_n_10\,
      \doutb[10]_INST_0_i_10_5\(4) => \ramloop[79].ram.r_n_11\,
      \doutb[10]_INST_0_i_10_5\(3) => \ramloop[79].ram.r_n_12\,
      \doutb[10]_INST_0_i_10_5\(2) => \ramloop[79].ram.r_n_13\,
      \doutb[10]_INST_0_i_10_5\(1) => \ramloop[79].ram.r_n_14\,
      \doutb[10]_INST_0_i_10_5\(0) => \ramloop[79].ram.r_n_15\,
      \doutb[10]_INST_0_i_10_6\(7) => \ramloop[78].ram.r_n_8\,
      \doutb[10]_INST_0_i_10_6\(6) => \ramloop[78].ram.r_n_9\,
      \doutb[10]_INST_0_i_10_6\(5) => \ramloop[78].ram.r_n_10\,
      \doutb[10]_INST_0_i_10_6\(4) => \ramloop[78].ram.r_n_11\,
      \doutb[10]_INST_0_i_10_6\(3) => \ramloop[78].ram.r_n_12\,
      \doutb[10]_INST_0_i_10_6\(2) => \ramloop[78].ram.r_n_13\,
      \doutb[10]_INST_0_i_10_6\(1) => \ramloop[78].ram.r_n_14\,
      \doutb[10]_INST_0_i_10_6\(0) => \ramloop[78].ram.r_n_15\,
      \doutb[10]_INST_0_i_10_7\(7) => \ramloop[77].ram.r_n_8\,
      \doutb[10]_INST_0_i_10_7\(6) => \ramloop[77].ram.r_n_9\,
      \doutb[10]_INST_0_i_10_7\(5) => \ramloop[77].ram.r_n_10\,
      \doutb[10]_INST_0_i_10_7\(4) => \ramloop[77].ram.r_n_11\,
      \doutb[10]_INST_0_i_10_7\(3) => \ramloop[77].ram.r_n_12\,
      \doutb[10]_INST_0_i_10_7\(2) => \ramloop[77].ram.r_n_13\,
      \doutb[10]_INST_0_i_10_7\(1) => \ramloop[77].ram.r_n_14\,
      \doutb[10]_INST_0_i_10_7\(0) => \ramloop[77].ram.r_n_15\,
      \doutb[10]_INST_0_i_11_0\(7) => \ramloop[52].ram.r_n_8\,
      \doutb[10]_INST_0_i_11_0\(6) => \ramloop[52].ram.r_n_9\,
      \doutb[10]_INST_0_i_11_0\(5) => \ramloop[52].ram.r_n_10\,
      \doutb[10]_INST_0_i_11_0\(4) => \ramloop[52].ram.r_n_11\,
      \doutb[10]_INST_0_i_11_0\(3) => \ramloop[52].ram.r_n_12\,
      \doutb[10]_INST_0_i_11_0\(2) => \ramloop[52].ram.r_n_13\,
      \doutb[10]_INST_0_i_11_0\(1) => \ramloop[52].ram.r_n_14\,
      \doutb[10]_INST_0_i_11_0\(0) => \ramloop[52].ram.r_n_15\,
      \doutb[10]_INST_0_i_11_1\(7) => \ramloop[51].ram.r_n_8\,
      \doutb[10]_INST_0_i_11_1\(6) => \ramloop[51].ram.r_n_9\,
      \doutb[10]_INST_0_i_11_1\(5) => \ramloop[51].ram.r_n_10\,
      \doutb[10]_INST_0_i_11_1\(4) => \ramloop[51].ram.r_n_11\,
      \doutb[10]_INST_0_i_11_1\(3) => \ramloop[51].ram.r_n_12\,
      \doutb[10]_INST_0_i_11_1\(2) => \ramloop[51].ram.r_n_13\,
      \doutb[10]_INST_0_i_11_1\(1) => \ramloop[51].ram.r_n_14\,
      \doutb[10]_INST_0_i_11_1\(0) => \ramloop[51].ram.r_n_15\,
      \doutb[10]_INST_0_i_11_2\(7) => \ramloop[50].ram.r_n_8\,
      \doutb[10]_INST_0_i_11_2\(6) => \ramloop[50].ram.r_n_9\,
      \doutb[10]_INST_0_i_11_2\(5) => \ramloop[50].ram.r_n_10\,
      \doutb[10]_INST_0_i_11_2\(4) => \ramloop[50].ram.r_n_11\,
      \doutb[10]_INST_0_i_11_2\(3) => \ramloop[50].ram.r_n_12\,
      \doutb[10]_INST_0_i_11_2\(2) => \ramloop[50].ram.r_n_13\,
      \doutb[10]_INST_0_i_11_2\(1) => \ramloop[50].ram.r_n_14\,
      \doutb[10]_INST_0_i_11_2\(0) => \ramloop[50].ram.r_n_15\,
      \doutb[10]_INST_0_i_11_3\(7) => \ramloop[49].ram.r_n_8\,
      \doutb[10]_INST_0_i_11_3\(6) => \ramloop[49].ram.r_n_9\,
      \doutb[10]_INST_0_i_11_3\(5) => \ramloop[49].ram.r_n_10\,
      \doutb[10]_INST_0_i_11_3\(4) => \ramloop[49].ram.r_n_11\,
      \doutb[10]_INST_0_i_11_3\(3) => \ramloop[49].ram.r_n_12\,
      \doutb[10]_INST_0_i_11_3\(2) => \ramloop[49].ram.r_n_13\,
      \doutb[10]_INST_0_i_11_3\(1) => \ramloop[49].ram.r_n_14\,
      \doutb[10]_INST_0_i_11_3\(0) => \ramloop[49].ram.r_n_15\,
      \doutb[10]_INST_0_i_11_4\(7) => \ramloop[56].ram.r_n_8\,
      \doutb[10]_INST_0_i_11_4\(6) => \ramloop[56].ram.r_n_9\,
      \doutb[10]_INST_0_i_11_4\(5) => \ramloop[56].ram.r_n_10\,
      \doutb[10]_INST_0_i_11_4\(4) => \ramloop[56].ram.r_n_11\,
      \doutb[10]_INST_0_i_11_4\(3) => \ramloop[56].ram.r_n_12\,
      \doutb[10]_INST_0_i_11_4\(2) => \ramloop[56].ram.r_n_13\,
      \doutb[10]_INST_0_i_11_4\(1) => \ramloop[56].ram.r_n_14\,
      \doutb[10]_INST_0_i_11_4\(0) => \ramloop[56].ram.r_n_15\,
      \doutb[10]_INST_0_i_11_5\(7) => \ramloop[55].ram.r_n_8\,
      \doutb[10]_INST_0_i_11_5\(6) => \ramloop[55].ram.r_n_9\,
      \doutb[10]_INST_0_i_11_5\(5) => \ramloop[55].ram.r_n_10\,
      \doutb[10]_INST_0_i_11_5\(4) => \ramloop[55].ram.r_n_11\,
      \doutb[10]_INST_0_i_11_5\(3) => \ramloop[55].ram.r_n_12\,
      \doutb[10]_INST_0_i_11_5\(2) => \ramloop[55].ram.r_n_13\,
      \doutb[10]_INST_0_i_11_5\(1) => \ramloop[55].ram.r_n_14\,
      \doutb[10]_INST_0_i_11_5\(0) => \ramloop[55].ram.r_n_15\,
      \doutb[10]_INST_0_i_11_6\(7) => \ramloop[54].ram.r_n_8\,
      \doutb[10]_INST_0_i_11_6\(6) => \ramloop[54].ram.r_n_9\,
      \doutb[10]_INST_0_i_11_6\(5) => \ramloop[54].ram.r_n_10\,
      \doutb[10]_INST_0_i_11_6\(4) => \ramloop[54].ram.r_n_11\,
      \doutb[10]_INST_0_i_11_6\(3) => \ramloop[54].ram.r_n_12\,
      \doutb[10]_INST_0_i_11_6\(2) => \ramloop[54].ram.r_n_13\,
      \doutb[10]_INST_0_i_11_6\(1) => \ramloop[54].ram.r_n_14\,
      \doutb[10]_INST_0_i_11_6\(0) => \ramloop[54].ram.r_n_15\,
      \doutb[10]_INST_0_i_11_7\(7) => \ramloop[53].ram.r_n_8\,
      \doutb[10]_INST_0_i_11_7\(6) => \ramloop[53].ram.r_n_9\,
      \doutb[10]_INST_0_i_11_7\(5) => \ramloop[53].ram.r_n_10\,
      \doutb[10]_INST_0_i_11_7\(4) => \ramloop[53].ram.r_n_11\,
      \doutb[10]_INST_0_i_11_7\(3) => \ramloop[53].ram.r_n_12\,
      \doutb[10]_INST_0_i_11_7\(2) => \ramloop[53].ram.r_n_13\,
      \doutb[10]_INST_0_i_11_7\(1) => \ramloop[53].ram.r_n_14\,
      \doutb[10]_INST_0_i_11_7\(0) => \ramloop[53].ram.r_n_15\,
      \doutb[10]_INST_0_i_12_0\(7) => \ramloop[60].ram.r_n_8\,
      \doutb[10]_INST_0_i_12_0\(6) => \ramloop[60].ram.r_n_9\,
      \doutb[10]_INST_0_i_12_0\(5) => \ramloop[60].ram.r_n_10\,
      \doutb[10]_INST_0_i_12_0\(4) => \ramloop[60].ram.r_n_11\,
      \doutb[10]_INST_0_i_12_0\(3) => \ramloop[60].ram.r_n_12\,
      \doutb[10]_INST_0_i_12_0\(2) => \ramloop[60].ram.r_n_13\,
      \doutb[10]_INST_0_i_12_0\(1) => \ramloop[60].ram.r_n_14\,
      \doutb[10]_INST_0_i_12_0\(0) => \ramloop[60].ram.r_n_15\,
      \doutb[10]_INST_0_i_12_1\(7) => \ramloop[59].ram.r_n_8\,
      \doutb[10]_INST_0_i_12_1\(6) => \ramloop[59].ram.r_n_9\,
      \doutb[10]_INST_0_i_12_1\(5) => \ramloop[59].ram.r_n_10\,
      \doutb[10]_INST_0_i_12_1\(4) => \ramloop[59].ram.r_n_11\,
      \doutb[10]_INST_0_i_12_1\(3) => \ramloop[59].ram.r_n_12\,
      \doutb[10]_INST_0_i_12_1\(2) => \ramloop[59].ram.r_n_13\,
      \doutb[10]_INST_0_i_12_1\(1) => \ramloop[59].ram.r_n_14\,
      \doutb[10]_INST_0_i_12_1\(0) => \ramloop[59].ram.r_n_15\,
      \doutb[10]_INST_0_i_12_2\(7) => \ramloop[58].ram.r_n_8\,
      \doutb[10]_INST_0_i_12_2\(6) => \ramloop[58].ram.r_n_9\,
      \doutb[10]_INST_0_i_12_2\(5) => \ramloop[58].ram.r_n_10\,
      \doutb[10]_INST_0_i_12_2\(4) => \ramloop[58].ram.r_n_11\,
      \doutb[10]_INST_0_i_12_2\(3) => \ramloop[58].ram.r_n_12\,
      \doutb[10]_INST_0_i_12_2\(2) => \ramloop[58].ram.r_n_13\,
      \doutb[10]_INST_0_i_12_2\(1) => \ramloop[58].ram.r_n_14\,
      \doutb[10]_INST_0_i_12_2\(0) => \ramloop[58].ram.r_n_15\,
      \doutb[10]_INST_0_i_12_3\(7) => \ramloop[57].ram.r_n_8\,
      \doutb[10]_INST_0_i_12_3\(6) => \ramloop[57].ram.r_n_9\,
      \doutb[10]_INST_0_i_12_3\(5) => \ramloop[57].ram.r_n_10\,
      \doutb[10]_INST_0_i_12_3\(4) => \ramloop[57].ram.r_n_11\,
      \doutb[10]_INST_0_i_12_3\(3) => \ramloop[57].ram.r_n_12\,
      \doutb[10]_INST_0_i_12_3\(2) => \ramloop[57].ram.r_n_13\,
      \doutb[10]_INST_0_i_12_3\(1) => \ramloop[57].ram.r_n_14\,
      \doutb[10]_INST_0_i_12_3\(0) => \ramloop[57].ram.r_n_15\,
      \doutb[10]_INST_0_i_12_4\(7) => \ramloop[64].ram.r_n_8\,
      \doutb[10]_INST_0_i_12_4\(6) => \ramloop[64].ram.r_n_9\,
      \doutb[10]_INST_0_i_12_4\(5) => \ramloop[64].ram.r_n_10\,
      \doutb[10]_INST_0_i_12_4\(4) => \ramloop[64].ram.r_n_11\,
      \doutb[10]_INST_0_i_12_4\(3) => \ramloop[64].ram.r_n_12\,
      \doutb[10]_INST_0_i_12_4\(2) => \ramloop[64].ram.r_n_13\,
      \doutb[10]_INST_0_i_12_4\(1) => \ramloop[64].ram.r_n_14\,
      \doutb[10]_INST_0_i_12_4\(0) => \ramloop[64].ram.r_n_15\,
      \doutb[10]_INST_0_i_12_5\(7) => \ramloop[63].ram.r_n_8\,
      \doutb[10]_INST_0_i_12_5\(6) => \ramloop[63].ram.r_n_9\,
      \doutb[10]_INST_0_i_12_5\(5) => \ramloop[63].ram.r_n_10\,
      \doutb[10]_INST_0_i_12_5\(4) => \ramloop[63].ram.r_n_11\,
      \doutb[10]_INST_0_i_12_5\(3) => \ramloop[63].ram.r_n_12\,
      \doutb[10]_INST_0_i_12_5\(2) => \ramloop[63].ram.r_n_13\,
      \doutb[10]_INST_0_i_12_5\(1) => \ramloop[63].ram.r_n_14\,
      \doutb[10]_INST_0_i_12_5\(0) => \ramloop[63].ram.r_n_15\,
      \doutb[10]_INST_0_i_12_6\(7) => \ramloop[62].ram.r_n_8\,
      \doutb[10]_INST_0_i_12_6\(6) => \ramloop[62].ram.r_n_9\,
      \doutb[10]_INST_0_i_12_6\(5) => \ramloop[62].ram.r_n_10\,
      \doutb[10]_INST_0_i_12_6\(4) => \ramloop[62].ram.r_n_11\,
      \doutb[10]_INST_0_i_12_6\(3) => \ramloop[62].ram.r_n_12\,
      \doutb[10]_INST_0_i_12_6\(2) => \ramloop[62].ram.r_n_13\,
      \doutb[10]_INST_0_i_12_6\(1) => \ramloop[62].ram.r_n_14\,
      \doutb[10]_INST_0_i_12_6\(0) => \ramloop[62].ram.r_n_15\,
      \doutb[10]_INST_0_i_12_7\(7) => \ramloop[61].ram.r_n_8\,
      \doutb[10]_INST_0_i_12_7\(6) => \ramloop[61].ram.r_n_9\,
      \doutb[10]_INST_0_i_12_7\(5) => \ramloop[61].ram.r_n_10\,
      \doutb[10]_INST_0_i_12_7\(4) => \ramloop[61].ram.r_n_11\,
      \doutb[10]_INST_0_i_12_7\(3) => \ramloop[61].ram.r_n_12\,
      \doutb[10]_INST_0_i_12_7\(2) => \ramloop[61].ram.r_n_13\,
      \doutb[10]_INST_0_i_12_7\(1) => \ramloop[61].ram.r_n_14\,
      \doutb[10]_INST_0_i_12_7\(0) => \ramloop[61].ram.r_n_15\,
      \doutb[10]_INST_0_i_13_0\(7) => \ramloop[36].ram.r_n_8\,
      \doutb[10]_INST_0_i_13_0\(6) => \ramloop[36].ram.r_n_9\,
      \doutb[10]_INST_0_i_13_0\(5) => \ramloop[36].ram.r_n_10\,
      \doutb[10]_INST_0_i_13_0\(4) => \ramloop[36].ram.r_n_11\,
      \doutb[10]_INST_0_i_13_0\(3) => \ramloop[36].ram.r_n_12\,
      \doutb[10]_INST_0_i_13_0\(2) => \ramloop[36].ram.r_n_13\,
      \doutb[10]_INST_0_i_13_0\(1) => \ramloop[36].ram.r_n_14\,
      \doutb[10]_INST_0_i_13_0\(0) => \ramloop[36].ram.r_n_15\,
      \doutb[10]_INST_0_i_13_1\(7) => \ramloop[35].ram.r_n_8\,
      \doutb[10]_INST_0_i_13_1\(6) => \ramloop[35].ram.r_n_9\,
      \doutb[10]_INST_0_i_13_1\(5) => \ramloop[35].ram.r_n_10\,
      \doutb[10]_INST_0_i_13_1\(4) => \ramloop[35].ram.r_n_11\,
      \doutb[10]_INST_0_i_13_1\(3) => \ramloop[35].ram.r_n_12\,
      \doutb[10]_INST_0_i_13_1\(2) => \ramloop[35].ram.r_n_13\,
      \doutb[10]_INST_0_i_13_1\(1) => \ramloop[35].ram.r_n_14\,
      \doutb[10]_INST_0_i_13_1\(0) => \ramloop[35].ram.r_n_15\,
      \doutb[10]_INST_0_i_13_2\(7) => \ramloop[34].ram.r_n_8\,
      \doutb[10]_INST_0_i_13_2\(6) => \ramloop[34].ram.r_n_9\,
      \doutb[10]_INST_0_i_13_2\(5) => \ramloop[34].ram.r_n_10\,
      \doutb[10]_INST_0_i_13_2\(4) => \ramloop[34].ram.r_n_11\,
      \doutb[10]_INST_0_i_13_2\(3) => \ramloop[34].ram.r_n_12\,
      \doutb[10]_INST_0_i_13_2\(2) => \ramloop[34].ram.r_n_13\,
      \doutb[10]_INST_0_i_13_2\(1) => \ramloop[34].ram.r_n_14\,
      \doutb[10]_INST_0_i_13_2\(0) => \ramloop[34].ram.r_n_15\,
      \doutb[10]_INST_0_i_13_3\(7) => \ramloop[33].ram.r_n_8\,
      \doutb[10]_INST_0_i_13_3\(6) => \ramloop[33].ram.r_n_9\,
      \doutb[10]_INST_0_i_13_3\(5) => \ramloop[33].ram.r_n_10\,
      \doutb[10]_INST_0_i_13_3\(4) => \ramloop[33].ram.r_n_11\,
      \doutb[10]_INST_0_i_13_3\(3) => \ramloop[33].ram.r_n_12\,
      \doutb[10]_INST_0_i_13_3\(2) => \ramloop[33].ram.r_n_13\,
      \doutb[10]_INST_0_i_13_3\(1) => \ramloop[33].ram.r_n_14\,
      \doutb[10]_INST_0_i_13_3\(0) => \ramloop[33].ram.r_n_15\,
      \doutb[10]_INST_0_i_13_4\(7) => \ramloop[40].ram.r_n_8\,
      \doutb[10]_INST_0_i_13_4\(6) => \ramloop[40].ram.r_n_9\,
      \doutb[10]_INST_0_i_13_4\(5) => \ramloop[40].ram.r_n_10\,
      \doutb[10]_INST_0_i_13_4\(4) => \ramloop[40].ram.r_n_11\,
      \doutb[10]_INST_0_i_13_4\(3) => \ramloop[40].ram.r_n_12\,
      \doutb[10]_INST_0_i_13_4\(2) => \ramloop[40].ram.r_n_13\,
      \doutb[10]_INST_0_i_13_4\(1) => \ramloop[40].ram.r_n_14\,
      \doutb[10]_INST_0_i_13_4\(0) => \ramloop[40].ram.r_n_15\,
      \doutb[10]_INST_0_i_13_5\(7) => \ramloop[39].ram.r_n_8\,
      \doutb[10]_INST_0_i_13_5\(6) => \ramloop[39].ram.r_n_9\,
      \doutb[10]_INST_0_i_13_5\(5) => \ramloop[39].ram.r_n_10\,
      \doutb[10]_INST_0_i_13_5\(4) => \ramloop[39].ram.r_n_11\,
      \doutb[10]_INST_0_i_13_5\(3) => \ramloop[39].ram.r_n_12\,
      \doutb[10]_INST_0_i_13_5\(2) => \ramloop[39].ram.r_n_13\,
      \doutb[10]_INST_0_i_13_5\(1) => \ramloop[39].ram.r_n_14\,
      \doutb[10]_INST_0_i_13_5\(0) => \ramloop[39].ram.r_n_15\,
      \doutb[10]_INST_0_i_13_6\(7) => \ramloop[38].ram.r_n_8\,
      \doutb[10]_INST_0_i_13_6\(6) => \ramloop[38].ram.r_n_9\,
      \doutb[10]_INST_0_i_13_6\(5) => \ramloop[38].ram.r_n_10\,
      \doutb[10]_INST_0_i_13_6\(4) => \ramloop[38].ram.r_n_11\,
      \doutb[10]_INST_0_i_13_6\(3) => \ramloop[38].ram.r_n_12\,
      \doutb[10]_INST_0_i_13_6\(2) => \ramloop[38].ram.r_n_13\,
      \doutb[10]_INST_0_i_13_6\(1) => \ramloop[38].ram.r_n_14\,
      \doutb[10]_INST_0_i_13_6\(0) => \ramloop[38].ram.r_n_15\,
      \doutb[10]_INST_0_i_13_7\(7) => \ramloop[37].ram.r_n_8\,
      \doutb[10]_INST_0_i_13_7\(6) => \ramloop[37].ram.r_n_9\,
      \doutb[10]_INST_0_i_13_7\(5) => \ramloop[37].ram.r_n_10\,
      \doutb[10]_INST_0_i_13_7\(4) => \ramloop[37].ram.r_n_11\,
      \doutb[10]_INST_0_i_13_7\(3) => \ramloop[37].ram.r_n_12\,
      \doutb[10]_INST_0_i_13_7\(2) => \ramloop[37].ram.r_n_13\,
      \doutb[10]_INST_0_i_13_7\(1) => \ramloop[37].ram.r_n_14\,
      \doutb[10]_INST_0_i_13_7\(0) => \ramloop[37].ram.r_n_15\,
      \doutb[10]_INST_0_i_14_0\(7) => \ramloop[44].ram.r_n_8\,
      \doutb[10]_INST_0_i_14_0\(6) => \ramloop[44].ram.r_n_9\,
      \doutb[10]_INST_0_i_14_0\(5) => \ramloop[44].ram.r_n_10\,
      \doutb[10]_INST_0_i_14_0\(4) => \ramloop[44].ram.r_n_11\,
      \doutb[10]_INST_0_i_14_0\(3) => \ramloop[44].ram.r_n_12\,
      \doutb[10]_INST_0_i_14_0\(2) => \ramloop[44].ram.r_n_13\,
      \doutb[10]_INST_0_i_14_0\(1) => \ramloop[44].ram.r_n_14\,
      \doutb[10]_INST_0_i_14_0\(0) => \ramloop[44].ram.r_n_15\,
      \doutb[10]_INST_0_i_14_1\(7) => \ramloop[43].ram.r_n_8\,
      \doutb[10]_INST_0_i_14_1\(6) => \ramloop[43].ram.r_n_9\,
      \doutb[10]_INST_0_i_14_1\(5) => \ramloop[43].ram.r_n_10\,
      \doutb[10]_INST_0_i_14_1\(4) => \ramloop[43].ram.r_n_11\,
      \doutb[10]_INST_0_i_14_1\(3) => \ramloop[43].ram.r_n_12\,
      \doutb[10]_INST_0_i_14_1\(2) => \ramloop[43].ram.r_n_13\,
      \doutb[10]_INST_0_i_14_1\(1) => \ramloop[43].ram.r_n_14\,
      \doutb[10]_INST_0_i_14_1\(0) => \ramloop[43].ram.r_n_15\,
      \doutb[10]_INST_0_i_14_2\(7) => \ramloop[42].ram.r_n_8\,
      \doutb[10]_INST_0_i_14_2\(6) => \ramloop[42].ram.r_n_9\,
      \doutb[10]_INST_0_i_14_2\(5) => \ramloop[42].ram.r_n_10\,
      \doutb[10]_INST_0_i_14_2\(4) => \ramloop[42].ram.r_n_11\,
      \doutb[10]_INST_0_i_14_2\(3) => \ramloop[42].ram.r_n_12\,
      \doutb[10]_INST_0_i_14_2\(2) => \ramloop[42].ram.r_n_13\,
      \doutb[10]_INST_0_i_14_2\(1) => \ramloop[42].ram.r_n_14\,
      \doutb[10]_INST_0_i_14_2\(0) => \ramloop[42].ram.r_n_15\,
      \doutb[10]_INST_0_i_14_3\(7) => \ramloop[41].ram.r_n_8\,
      \doutb[10]_INST_0_i_14_3\(6) => \ramloop[41].ram.r_n_9\,
      \doutb[10]_INST_0_i_14_3\(5) => \ramloop[41].ram.r_n_10\,
      \doutb[10]_INST_0_i_14_3\(4) => \ramloop[41].ram.r_n_11\,
      \doutb[10]_INST_0_i_14_3\(3) => \ramloop[41].ram.r_n_12\,
      \doutb[10]_INST_0_i_14_3\(2) => \ramloop[41].ram.r_n_13\,
      \doutb[10]_INST_0_i_14_3\(1) => \ramloop[41].ram.r_n_14\,
      \doutb[10]_INST_0_i_14_3\(0) => \ramloop[41].ram.r_n_15\,
      \doutb[10]_INST_0_i_14_4\(7) => \ramloop[48].ram.r_n_8\,
      \doutb[10]_INST_0_i_14_4\(6) => \ramloop[48].ram.r_n_9\,
      \doutb[10]_INST_0_i_14_4\(5) => \ramloop[48].ram.r_n_10\,
      \doutb[10]_INST_0_i_14_4\(4) => \ramloop[48].ram.r_n_11\,
      \doutb[10]_INST_0_i_14_4\(3) => \ramloop[48].ram.r_n_12\,
      \doutb[10]_INST_0_i_14_4\(2) => \ramloop[48].ram.r_n_13\,
      \doutb[10]_INST_0_i_14_4\(1) => \ramloop[48].ram.r_n_14\,
      \doutb[10]_INST_0_i_14_4\(0) => \ramloop[48].ram.r_n_15\,
      \doutb[10]_INST_0_i_14_5\(7) => \ramloop[47].ram.r_n_8\,
      \doutb[10]_INST_0_i_14_5\(6) => \ramloop[47].ram.r_n_9\,
      \doutb[10]_INST_0_i_14_5\(5) => \ramloop[47].ram.r_n_10\,
      \doutb[10]_INST_0_i_14_5\(4) => \ramloop[47].ram.r_n_11\,
      \doutb[10]_INST_0_i_14_5\(3) => \ramloop[47].ram.r_n_12\,
      \doutb[10]_INST_0_i_14_5\(2) => \ramloop[47].ram.r_n_13\,
      \doutb[10]_INST_0_i_14_5\(1) => \ramloop[47].ram.r_n_14\,
      \doutb[10]_INST_0_i_14_5\(0) => \ramloop[47].ram.r_n_15\,
      \doutb[10]_INST_0_i_14_6\(7) => \ramloop[46].ram.r_n_8\,
      \doutb[10]_INST_0_i_14_6\(6) => \ramloop[46].ram.r_n_9\,
      \doutb[10]_INST_0_i_14_6\(5) => \ramloop[46].ram.r_n_10\,
      \doutb[10]_INST_0_i_14_6\(4) => \ramloop[46].ram.r_n_11\,
      \doutb[10]_INST_0_i_14_6\(3) => \ramloop[46].ram.r_n_12\,
      \doutb[10]_INST_0_i_14_6\(2) => \ramloop[46].ram.r_n_13\,
      \doutb[10]_INST_0_i_14_6\(1) => \ramloop[46].ram.r_n_14\,
      \doutb[10]_INST_0_i_14_6\(0) => \ramloop[46].ram.r_n_15\,
      \doutb[10]_INST_0_i_14_7\(7) => \ramloop[45].ram.r_n_8\,
      \doutb[10]_INST_0_i_14_7\(6) => \ramloop[45].ram.r_n_9\,
      \doutb[10]_INST_0_i_14_7\(5) => \ramloop[45].ram.r_n_10\,
      \doutb[10]_INST_0_i_14_7\(4) => \ramloop[45].ram.r_n_11\,
      \doutb[10]_INST_0_i_14_7\(3) => \ramloop[45].ram.r_n_12\,
      \doutb[10]_INST_0_i_14_7\(2) => \ramloop[45].ram.r_n_13\,
      \doutb[10]_INST_0_i_14_7\(1) => \ramloop[45].ram.r_n_14\,
      \doutb[10]_INST_0_i_14_7\(0) => \ramloop[45].ram.r_n_15\,
      \doutb[10]_INST_0_i_15_0\(7) => \ramloop[20].ram.r_n_8\,
      \doutb[10]_INST_0_i_15_0\(6) => \ramloop[20].ram.r_n_9\,
      \doutb[10]_INST_0_i_15_0\(5) => \ramloop[20].ram.r_n_10\,
      \doutb[10]_INST_0_i_15_0\(4) => \ramloop[20].ram.r_n_11\,
      \doutb[10]_INST_0_i_15_0\(3) => \ramloop[20].ram.r_n_12\,
      \doutb[10]_INST_0_i_15_0\(2) => \ramloop[20].ram.r_n_13\,
      \doutb[10]_INST_0_i_15_0\(1) => \ramloop[20].ram.r_n_14\,
      \doutb[10]_INST_0_i_15_0\(0) => \ramloop[20].ram.r_n_15\,
      \doutb[10]_INST_0_i_15_1\(7) => \ramloop[19].ram.r_n_8\,
      \doutb[10]_INST_0_i_15_1\(6) => \ramloop[19].ram.r_n_9\,
      \doutb[10]_INST_0_i_15_1\(5) => \ramloop[19].ram.r_n_10\,
      \doutb[10]_INST_0_i_15_1\(4) => \ramloop[19].ram.r_n_11\,
      \doutb[10]_INST_0_i_15_1\(3) => \ramloop[19].ram.r_n_12\,
      \doutb[10]_INST_0_i_15_1\(2) => \ramloop[19].ram.r_n_13\,
      \doutb[10]_INST_0_i_15_1\(1) => \ramloop[19].ram.r_n_14\,
      \doutb[10]_INST_0_i_15_1\(0) => \ramloop[19].ram.r_n_15\,
      \doutb[10]_INST_0_i_15_2\(7) => \ramloop[18].ram.r_n_8\,
      \doutb[10]_INST_0_i_15_2\(6) => \ramloop[18].ram.r_n_9\,
      \doutb[10]_INST_0_i_15_2\(5) => \ramloop[18].ram.r_n_10\,
      \doutb[10]_INST_0_i_15_2\(4) => \ramloop[18].ram.r_n_11\,
      \doutb[10]_INST_0_i_15_2\(3) => \ramloop[18].ram.r_n_12\,
      \doutb[10]_INST_0_i_15_2\(2) => \ramloop[18].ram.r_n_13\,
      \doutb[10]_INST_0_i_15_2\(1) => \ramloop[18].ram.r_n_14\,
      \doutb[10]_INST_0_i_15_2\(0) => \ramloop[18].ram.r_n_15\,
      \doutb[10]_INST_0_i_15_3\(7) => \ramloop[17].ram.r_n_8\,
      \doutb[10]_INST_0_i_15_3\(6) => \ramloop[17].ram.r_n_9\,
      \doutb[10]_INST_0_i_15_3\(5) => \ramloop[17].ram.r_n_10\,
      \doutb[10]_INST_0_i_15_3\(4) => \ramloop[17].ram.r_n_11\,
      \doutb[10]_INST_0_i_15_3\(3) => \ramloop[17].ram.r_n_12\,
      \doutb[10]_INST_0_i_15_3\(2) => \ramloop[17].ram.r_n_13\,
      \doutb[10]_INST_0_i_15_3\(1) => \ramloop[17].ram.r_n_14\,
      \doutb[10]_INST_0_i_15_3\(0) => \ramloop[17].ram.r_n_15\,
      \doutb[10]_INST_0_i_15_4\(7) => \ramloop[24].ram.r_n_8\,
      \doutb[10]_INST_0_i_15_4\(6) => \ramloop[24].ram.r_n_9\,
      \doutb[10]_INST_0_i_15_4\(5) => \ramloop[24].ram.r_n_10\,
      \doutb[10]_INST_0_i_15_4\(4) => \ramloop[24].ram.r_n_11\,
      \doutb[10]_INST_0_i_15_4\(3) => \ramloop[24].ram.r_n_12\,
      \doutb[10]_INST_0_i_15_4\(2) => \ramloop[24].ram.r_n_13\,
      \doutb[10]_INST_0_i_15_4\(1) => \ramloop[24].ram.r_n_14\,
      \doutb[10]_INST_0_i_15_4\(0) => \ramloop[24].ram.r_n_15\,
      \doutb[10]_INST_0_i_15_5\(7) => \ramloop[23].ram.r_n_8\,
      \doutb[10]_INST_0_i_15_5\(6) => \ramloop[23].ram.r_n_9\,
      \doutb[10]_INST_0_i_15_5\(5) => \ramloop[23].ram.r_n_10\,
      \doutb[10]_INST_0_i_15_5\(4) => \ramloop[23].ram.r_n_11\,
      \doutb[10]_INST_0_i_15_5\(3) => \ramloop[23].ram.r_n_12\,
      \doutb[10]_INST_0_i_15_5\(2) => \ramloop[23].ram.r_n_13\,
      \doutb[10]_INST_0_i_15_5\(1) => \ramloop[23].ram.r_n_14\,
      \doutb[10]_INST_0_i_15_5\(0) => \ramloop[23].ram.r_n_15\,
      \doutb[10]_INST_0_i_15_6\(7) => \ramloop[22].ram.r_n_8\,
      \doutb[10]_INST_0_i_15_6\(6) => \ramloop[22].ram.r_n_9\,
      \doutb[10]_INST_0_i_15_6\(5) => \ramloop[22].ram.r_n_10\,
      \doutb[10]_INST_0_i_15_6\(4) => \ramloop[22].ram.r_n_11\,
      \doutb[10]_INST_0_i_15_6\(3) => \ramloop[22].ram.r_n_12\,
      \doutb[10]_INST_0_i_15_6\(2) => \ramloop[22].ram.r_n_13\,
      \doutb[10]_INST_0_i_15_6\(1) => \ramloop[22].ram.r_n_14\,
      \doutb[10]_INST_0_i_15_6\(0) => \ramloop[22].ram.r_n_15\,
      \doutb[10]_INST_0_i_15_7\(7) => \ramloop[21].ram.r_n_8\,
      \doutb[10]_INST_0_i_15_7\(6) => \ramloop[21].ram.r_n_9\,
      \doutb[10]_INST_0_i_15_7\(5) => \ramloop[21].ram.r_n_10\,
      \doutb[10]_INST_0_i_15_7\(4) => \ramloop[21].ram.r_n_11\,
      \doutb[10]_INST_0_i_15_7\(3) => \ramloop[21].ram.r_n_12\,
      \doutb[10]_INST_0_i_15_7\(2) => \ramloop[21].ram.r_n_13\,
      \doutb[10]_INST_0_i_15_7\(1) => \ramloop[21].ram.r_n_14\,
      \doutb[10]_INST_0_i_15_7\(0) => \ramloop[21].ram.r_n_15\,
      \doutb[10]_INST_0_i_16_0\(7) => \ramloop[28].ram.r_n_8\,
      \doutb[10]_INST_0_i_16_0\(6) => \ramloop[28].ram.r_n_9\,
      \doutb[10]_INST_0_i_16_0\(5) => \ramloop[28].ram.r_n_10\,
      \doutb[10]_INST_0_i_16_0\(4) => \ramloop[28].ram.r_n_11\,
      \doutb[10]_INST_0_i_16_0\(3) => \ramloop[28].ram.r_n_12\,
      \doutb[10]_INST_0_i_16_0\(2) => \ramloop[28].ram.r_n_13\,
      \doutb[10]_INST_0_i_16_0\(1) => \ramloop[28].ram.r_n_14\,
      \doutb[10]_INST_0_i_16_0\(0) => \ramloop[28].ram.r_n_15\,
      \doutb[10]_INST_0_i_16_1\(7) => \ramloop[27].ram.r_n_8\,
      \doutb[10]_INST_0_i_16_1\(6) => \ramloop[27].ram.r_n_9\,
      \doutb[10]_INST_0_i_16_1\(5) => \ramloop[27].ram.r_n_10\,
      \doutb[10]_INST_0_i_16_1\(4) => \ramloop[27].ram.r_n_11\,
      \doutb[10]_INST_0_i_16_1\(3) => \ramloop[27].ram.r_n_12\,
      \doutb[10]_INST_0_i_16_1\(2) => \ramloop[27].ram.r_n_13\,
      \doutb[10]_INST_0_i_16_1\(1) => \ramloop[27].ram.r_n_14\,
      \doutb[10]_INST_0_i_16_1\(0) => \ramloop[27].ram.r_n_15\,
      \doutb[10]_INST_0_i_16_2\(7) => \ramloop[26].ram.r_n_8\,
      \doutb[10]_INST_0_i_16_2\(6) => \ramloop[26].ram.r_n_9\,
      \doutb[10]_INST_0_i_16_2\(5) => \ramloop[26].ram.r_n_10\,
      \doutb[10]_INST_0_i_16_2\(4) => \ramloop[26].ram.r_n_11\,
      \doutb[10]_INST_0_i_16_2\(3) => \ramloop[26].ram.r_n_12\,
      \doutb[10]_INST_0_i_16_2\(2) => \ramloop[26].ram.r_n_13\,
      \doutb[10]_INST_0_i_16_2\(1) => \ramloop[26].ram.r_n_14\,
      \doutb[10]_INST_0_i_16_2\(0) => \ramloop[26].ram.r_n_15\,
      \doutb[10]_INST_0_i_16_3\(7) => \ramloop[25].ram.r_n_8\,
      \doutb[10]_INST_0_i_16_3\(6) => \ramloop[25].ram.r_n_9\,
      \doutb[10]_INST_0_i_16_3\(5) => \ramloop[25].ram.r_n_10\,
      \doutb[10]_INST_0_i_16_3\(4) => \ramloop[25].ram.r_n_11\,
      \doutb[10]_INST_0_i_16_3\(3) => \ramloop[25].ram.r_n_12\,
      \doutb[10]_INST_0_i_16_3\(2) => \ramloop[25].ram.r_n_13\,
      \doutb[10]_INST_0_i_16_3\(1) => \ramloop[25].ram.r_n_14\,
      \doutb[10]_INST_0_i_16_3\(0) => \ramloop[25].ram.r_n_15\,
      \doutb[10]_INST_0_i_16_4\(7) => \ramloop[32].ram.r_n_8\,
      \doutb[10]_INST_0_i_16_4\(6) => \ramloop[32].ram.r_n_9\,
      \doutb[10]_INST_0_i_16_4\(5) => \ramloop[32].ram.r_n_10\,
      \doutb[10]_INST_0_i_16_4\(4) => \ramloop[32].ram.r_n_11\,
      \doutb[10]_INST_0_i_16_4\(3) => \ramloop[32].ram.r_n_12\,
      \doutb[10]_INST_0_i_16_4\(2) => \ramloop[32].ram.r_n_13\,
      \doutb[10]_INST_0_i_16_4\(1) => \ramloop[32].ram.r_n_14\,
      \doutb[10]_INST_0_i_16_4\(0) => \ramloop[32].ram.r_n_15\,
      \doutb[10]_INST_0_i_16_5\(7) => \ramloop[31].ram.r_n_8\,
      \doutb[10]_INST_0_i_16_5\(6) => \ramloop[31].ram.r_n_9\,
      \doutb[10]_INST_0_i_16_5\(5) => \ramloop[31].ram.r_n_10\,
      \doutb[10]_INST_0_i_16_5\(4) => \ramloop[31].ram.r_n_11\,
      \doutb[10]_INST_0_i_16_5\(3) => \ramloop[31].ram.r_n_12\,
      \doutb[10]_INST_0_i_16_5\(2) => \ramloop[31].ram.r_n_13\,
      \doutb[10]_INST_0_i_16_5\(1) => \ramloop[31].ram.r_n_14\,
      \doutb[10]_INST_0_i_16_5\(0) => \ramloop[31].ram.r_n_15\,
      \doutb[10]_INST_0_i_16_6\(7) => \ramloop[30].ram.r_n_8\,
      \doutb[10]_INST_0_i_16_6\(6) => \ramloop[30].ram.r_n_9\,
      \doutb[10]_INST_0_i_16_6\(5) => \ramloop[30].ram.r_n_10\,
      \doutb[10]_INST_0_i_16_6\(4) => \ramloop[30].ram.r_n_11\,
      \doutb[10]_INST_0_i_16_6\(3) => \ramloop[30].ram.r_n_12\,
      \doutb[10]_INST_0_i_16_6\(2) => \ramloop[30].ram.r_n_13\,
      \doutb[10]_INST_0_i_16_6\(1) => \ramloop[30].ram.r_n_14\,
      \doutb[10]_INST_0_i_16_6\(0) => \ramloop[30].ram.r_n_15\,
      \doutb[10]_INST_0_i_16_7\(7) => \ramloop[29].ram.r_n_8\,
      \doutb[10]_INST_0_i_16_7\(6) => \ramloop[29].ram.r_n_9\,
      \doutb[10]_INST_0_i_16_7\(5) => \ramloop[29].ram.r_n_10\,
      \doutb[10]_INST_0_i_16_7\(4) => \ramloop[29].ram.r_n_11\,
      \doutb[10]_INST_0_i_16_7\(3) => \ramloop[29].ram.r_n_12\,
      \doutb[10]_INST_0_i_16_7\(2) => \ramloop[29].ram.r_n_13\,
      \doutb[10]_INST_0_i_16_7\(1) => \ramloop[29].ram.r_n_14\,
      \doutb[10]_INST_0_i_16_7\(0) => \ramloop[29].ram.r_n_15\,
      \doutb[10]_INST_0_i_2_0\(7) => \ramloop[89].ram.r_n_8\,
      \doutb[10]_INST_0_i_2_0\(6) => \ramloop[89].ram.r_n_9\,
      \doutb[10]_INST_0_i_2_0\(5) => \ramloop[89].ram.r_n_10\,
      \doutb[10]_INST_0_i_2_0\(4) => \ramloop[89].ram.r_n_11\,
      \doutb[10]_INST_0_i_2_0\(3) => \ramloop[89].ram.r_n_12\,
      \doutb[10]_INST_0_i_2_0\(2) => \ramloop[89].ram.r_n_13\,
      \doutb[10]_INST_0_i_2_0\(1) => \ramloop[89].ram.r_n_14\,
      \doutb[10]_INST_0_i_2_0\(0) => \ramloop[89].ram.r_n_15\,
      \doutb[10]_INST_0_i_2_1\(7) => \ramloop[90].ram.r_n_8\,
      \doutb[10]_INST_0_i_2_1\(6) => \ramloop[90].ram.r_n_9\,
      \doutb[10]_INST_0_i_2_1\(5) => \ramloop[90].ram.r_n_10\,
      \doutb[10]_INST_0_i_2_1\(4) => \ramloop[90].ram.r_n_11\,
      \doutb[10]_INST_0_i_2_1\(3) => \ramloop[90].ram.r_n_12\,
      \doutb[10]_INST_0_i_2_1\(2) => \ramloop[90].ram.r_n_13\,
      \doutb[10]_INST_0_i_2_1\(1) => \ramloop[90].ram.r_n_14\,
      \doutb[10]_INST_0_i_2_1\(0) => \ramloop[90].ram.r_n_15\,
      \doutb[10]_INST_0_i_2_2\(7) => \ramloop[91].ram.r_n_8\,
      \doutb[10]_INST_0_i_2_2\(6) => \ramloop[91].ram.r_n_9\,
      \doutb[10]_INST_0_i_2_2\(5) => \ramloop[91].ram.r_n_10\,
      \doutb[10]_INST_0_i_2_2\(4) => \ramloop[91].ram.r_n_11\,
      \doutb[10]_INST_0_i_2_2\(3) => \ramloop[91].ram.r_n_12\,
      \doutb[10]_INST_0_i_2_2\(2) => \ramloop[91].ram.r_n_13\,
      \doutb[10]_INST_0_i_2_2\(1) => \ramloop[91].ram.r_n_14\,
      \doutb[10]_INST_0_i_2_2\(0) => \ramloop[91].ram.r_n_15\,
      \doutb[10]_INST_0_i_8_0\(7) => \ramloop[84].ram.r_n_8\,
      \doutb[10]_INST_0_i_8_0\(6) => \ramloop[84].ram.r_n_9\,
      \doutb[10]_INST_0_i_8_0\(5) => \ramloop[84].ram.r_n_10\,
      \doutb[10]_INST_0_i_8_0\(4) => \ramloop[84].ram.r_n_11\,
      \doutb[10]_INST_0_i_8_0\(3) => \ramloop[84].ram.r_n_12\,
      \doutb[10]_INST_0_i_8_0\(2) => \ramloop[84].ram.r_n_13\,
      \doutb[10]_INST_0_i_8_0\(1) => \ramloop[84].ram.r_n_14\,
      \doutb[10]_INST_0_i_8_0\(0) => \ramloop[84].ram.r_n_15\,
      \doutb[10]_INST_0_i_8_1\(7) => \ramloop[83].ram.r_n_8\,
      \doutb[10]_INST_0_i_8_1\(6) => \ramloop[83].ram.r_n_9\,
      \doutb[10]_INST_0_i_8_1\(5) => \ramloop[83].ram.r_n_10\,
      \doutb[10]_INST_0_i_8_1\(4) => \ramloop[83].ram.r_n_11\,
      \doutb[10]_INST_0_i_8_1\(3) => \ramloop[83].ram.r_n_12\,
      \doutb[10]_INST_0_i_8_1\(2) => \ramloop[83].ram.r_n_13\,
      \doutb[10]_INST_0_i_8_1\(1) => \ramloop[83].ram.r_n_14\,
      \doutb[10]_INST_0_i_8_1\(0) => \ramloop[83].ram.r_n_15\,
      \doutb[10]_INST_0_i_8_2\(7) => \ramloop[82].ram.r_n_8\,
      \doutb[10]_INST_0_i_8_2\(6) => \ramloop[82].ram.r_n_9\,
      \doutb[10]_INST_0_i_8_2\(5) => \ramloop[82].ram.r_n_10\,
      \doutb[10]_INST_0_i_8_2\(4) => \ramloop[82].ram.r_n_11\,
      \doutb[10]_INST_0_i_8_2\(3) => \ramloop[82].ram.r_n_12\,
      \doutb[10]_INST_0_i_8_2\(2) => \ramloop[82].ram.r_n_13\,
      \doutb[10]_INST_0_i_8_2\(1) => \ramloop[82].ram.r_n_14\,
      \doutb[10]_INST_0_i_8_2\(0) => \ramloop[82].ram.r_n_15\,
      \doutb[10]_INST_0_i_8_3\(7) => \ramloop[81].ram.r_n_8\,
      \doutb[10]_INST_0_i_8_3\(6) => \ramloop[81].ram.r_n_9\,
      \doutb[10]_INST_0_i_8_3\(5) => \ramloop[81].ram.r_n_10\,
      \doutb[10]_INST_0_i_8_3\(4) => \ramloop[81].ram.r_n_11\,
      \doutb[10]_INST_0_i_8_3\(3) => \ramloop[81].ram.r_n_12\,
      \doutb[10]_INST_0_i_8_3\(2) => \ramloop[81].ram.r_n_13\,
      \doutb[10]_INST_0_i_8_3\(1) => \ramloop[81].ram.r_n_14\,
      \doutb[10]_INST_0_i_8_3\(0) => \ramloop[81].ram.r_n_15\,
      \doutb[10]_INST_0_i_8_4\(7) => \ramloop[88].ram.r_n_8\,
      \doutb[10]_INST_0_i_8_4\(6) => \ramloop[88].ram.r_n_9\,
      \doutb[10]_INST_0_i_8_4\(5) => \ramloop[88].ram.r_n_10\,
      \doutb[10]_INST_0_i_8_4\(4) => \ramloop[88].ram.r_n_11\,
      \doutb[10]_INST_0_i_8_4\(3) => \ramloop[88].ram.r_n_12\,
      \doutb[10]_INST_0_i_8_4\(2) => \ramloop[88].ram.r_n_13\,
      \doutb[10]_INST_0_i_8_4\(1) => \ramloop[88].ram.r_n_14\,
      \doutb[10]_INST_0_i_8_4\(0) => \ramloop[88].ram.r_n_15\,
      \doutb[10]_INST_0_i_8_5\(7) => \ramloop[87].ram.r_n_8\,
      \doutb[10]_INST_0_i_8_5\(6) => \ramloop[87].ram.r_n_9\,
      \doutb[10]_INST_0_i_8_5\(5) => \ramloop[87].ram.r_n_10\,
      \doutb[10]_INST_0_i_8_5\(4) => \ramloop[87].ram.r_n_11\,
      \doutb[10]_INST_0_i_8_5\(3) => \ramloop[87].ram.r_n_12\,
      \doutb[10]_INST_0_i_8_5\(2) => \ramloop[87].ram.r_n_13\,
      \doutb[10]_INST_0_i_8_5\(1) => \ramloop[87].ram.r_n_14\,
      \doutb[10]_INST_0_i_8_5\(0) => \ramloop[87].ram.r_n_15\,
      \doutb[10]_INST_0_i_8_6\(7) => \ramloop[86].ram.r_n_8\,
      \doutb[10]_INST_0_i_8_6\(6) => \ramloop[86].ram.r_n_9\,
      \doutb[10]_INST_0_i_8_6\(5) => \ramloop[86].ram.r_n_10\,
      \doutb[10]_INST_0_i_8_6\(4) => \ramloop[86].ram.r_n_11\,
      \doutb[10]_INST_0_i_8_6\(3) => \ramloop[86].ram.r_n_12\,
      \doutb[10]_INST_0_i_8_6\(2) => \ramloop[86].ram.r_n_13\,
      \doutb[10]_INST_0_i_8_6\(1) => \ramloop[86].ram.r_n_14\,
      \doutb[10]_INST_0_i_8_6\(0) => \ramloop[86].ram.r_n_15\,
      \doutb[10]_INST_0_i_8_7\(7) => \ramloop[85].ram.r_n_8\,
      \doutb[10]_INST_0_i_8_7\(6) => \ramloop[85].ram.r_n_9\,
      \doutb[10]_INST_0_i_8_7\(5) => \ramloop[85].ram.r_n_10\,
      \doutb[10]_INST_0_i_8_7\(4) => \ramloop[85].ram.r_n_11\,
      \doutb[10]_INST_0_i_8_7\(3) => \ramloop[85].ram.r_n_12\,
      \doutb[10]_INST_0_i_8_7\(2) => \ramloop[85].ram.r_n_13\,
      \doutb[10]_INST_0_i_8_7\(1) => \ramloop[85].ram.r_n_14\,
      \doutb[10]_INST_0_i_8_7\(0) => \ramloop[85].ram.r_n_15\,
      \doutb[10]_INST_0_i_9_0\(7) => \ramloop[68].ram.r_n_8\,
      \doutb[10]_INST_0_i_9_0\(6) => \ramloop[68].ram.r_n_9\,
      \doutb[10]_INST_0_i_9_0\(5) => \ramloop[68].ram.r_n_10\,
      \doutb[10]_INST_0_i_9_0\(4) => \ramloop[68].ram.r_n_11\,
      \doutb[10]_INST_0_i_9_0\(3) => \ramloop[68].ram.r_n_12\,
      \doutb[10]_INST_0_i_9_0\(2) => \ramloop[68].ram.r_n_13\,
      \doutb[10]_INST_0_i_9_0\(1) => \ramloop[68].ram.r_n_14\,
      \doutb[10]_INST_0_i_9_0\(0) => \ramloop[68].ram.r_n_15\,
      \doutb[10]_INST_0_i_9_1\(7) => \ramloop[67].ram.r_n_8\,
      \doutb[10]_INST_0_i_9_1\(6) => \ramloop[67].ram.r_n_9\,
      \doutb[10]_INST_0_i_9_1\(5) => \ramloop[67].ram.r_n_10\,
      \doutb[10]_INST_0_i_9_1\(4) => \ramloop[67].ram.r_n_11\,
      \doutb[10]_INST_0_i_9_1\(3) => \ramloop[67].ram.r_n_12\,
      \doutb[10]_INST_0_i_9_1\(2) => \ramloop[67].ram.r_n_13\,
      \doutb[10]_INST_0_i_9_1\(1) => \ramloop[67].ram.r_n_14\,
      \doutb[10]_INST_0_i_9_1\(0) => \ramloop[67].ram.r_n_15\,
      \doutb[10]_INST_0_i_9_2\(7) => \ramloop[66].ram.r_n_8\,
      \doutb[10]_INST_0_i_9_2\(6) => \ramloop[66].ram.r_n_9\,
      \doutb[10]_INST_0_i_9_2\(5) => \ramloop[66].ram.r_n_10\,
      \doutb[10]_INST_0_i_9_2\(4) => \ramloop[66].ram.r_n_11\,
      \doutb[10]_INST_0_i_9_2\(3) => \ramloop[66].ram.r_n_12\,
      \doutb[10]_INST_0_i_9_2\(2) => \ramloop[66].ram.r_n_13\,
      \doutb[10]_INST_0_i_9_2\(1) => \ramloop[66].ram.r_n_14\,
      \doutb[10]_INST_0_i_9_2\(0) => \ramloop[66].ram.r_n_15\,
      \doutb[10]_INST_0_i_9_3\(7) => \ramloop[65].ram.r_n_8\,
      \doutb[10]_INST_0_i_9_3\(6) => \ramloop[65].ram.r_n_9\,
      \doutb[10]_INST_0_i_9_3\(5) => \ramloop[65].ram.r_n_10\,
      \doutb[10]_INST_0_i_9_3\(4) => \ramloop[65].ram.r_n_11\,
      \doutb[10]_INST_0_i_9_3\(3) => \ramloop[65].ram.r_n_12\,
      \doutb[10]_INST_0_i_9_3\(2) => \ramloop[65].ram.r_n_13\,
      \doutb[10]_INST_0_i_9_3\(1) => \ramloop[65].ram.r_n_14\,
      \doutb[10]_INST_0_i_9_3\(0) => \ramloop[65].ram.r_n_15\,
      \doutb[10]_INST_0_i_9_4\(7) => \ramloop[72].ram.r_n_8\,
      \doutb[10]_INST_0_i_9_4\(6) => \ramloop[72].ram.r_n_9\,
      \doutb[10]_INST_0_i_9_4\(5) => \ramloop[72].ram.r_n_10\,
      \doutb[10]_INST_0_i_9_4\(4) => \ramloop[72].ram.r_n_11\,
      \doutb[10]_INST_0_i_9_4\(3) => \ramloop[72].ram.r_n_12\,
      \doutb[10]_INST_0_i_9_4\(2) => \ramloop[72].ram.r_n_13\,
      \doutb[10]_INST_0_i_9_4\(1) => \ramloop[72].ram.r_n_14\,
      \doutb[10]_INST_0_i_9_4\(0) => \ramloop[72].ram.r_n_15\,
      \doutb[10]_INST_0_i_9_5\(7) => \ramloop[71].ram.r_n_8\,
      \doutb[10]_INST_0_i_9_5\(6) => \ramloop[71].ram.r_n_9\,
      \doutb[10]_INST_0_i_9_5\(5) => \ramloop[71].ram.r_n_10\,
      \doutb[10]_INST_0_i_9_5\(4) => \ramloop[71].ram.r_n_11\,
      \doutb[10]_INST_0_i_9_5\(3) => \ramloop[71].ram.r_n_12\,
      \doutb[10]_INST_0_i_9_5\(2) => \ramloop[71].ram.r_n_13\,
      \doutb[10]_INST_0_i_9_5\(1) => \ramloop[71].ram.r_n_14\,
      \doutb[10]_INST_0_i_9_5\(0) => \ramloop[71].ram.r_n_15\,
      \doutb[10]_INST_0_i_9_6\(7) => \ramloop[70].ram.r_n_8\,
      \doutb[10]_INST_0_i_9_6\(6) => \ramloop[70].ram.r_n_9\,
      \doutb[10]_INST_0_i_9_6\(5) => \ramloop[70].ram.r_n_10\,
      \doutb[10]_INST_0_i_9_6\(4) => \ramloop[70].ram.r_n_11\,
      \doutb[10]_INST_0_i_9_6\(3) => \ramloop[70].ram.r_n_12\,
      \doutb[10]_INST_0_i_9_6\(2) => \ramloop[70].ram.r_n_13\,
      \doutb[10]_INST_0_i_9_6\(1) => \ramloop[70].ram.r_n_14\,
      \doutb[10]_INST_0_i_9_6\(0) => \ramloop[70].ram.r_n_15\,
      \doutb[10]_INST_0_i_9_7\(7) => \ramloop[69].ram.r_n_8\,
      \doutb[10]_INST_0_i_9_7\(6) => \ramloop[69].ram.r_n_9\,
      \doutb[10]_INST_0_i_9_7\(5) => \ramloop[69].ram.r_n_10\,
      \doutb[10]_INST_0_i_9_7\(4) => \ramloop[69].ram.r_n_11\,
      \doutb[10]_INST_0_i_9_7\(3) => \ramloop[69].ram.r_n_12\,
      \doutb[10]_INST_0_i_9_7\(2) => \ramloop[69].ram.r_n_13\,
      \doutb[10]_INST_0_i_9_7\(1) => \ramloop[69].ram.r_n_14\,
      \doutb[10]_INST_0_i_9_7\(0) => \ramloop[69].ram.r_n_15\,
      \doutb[11]_INST_0_i_10_0\(0) => \ramloop[76].ram.r_n_17\,
      \doutb[11]_INST_0_i_10_1\(0) => \ramloop[75].ram.r_n_17\,
      \doutb[11]_INST_0_i_10_2\(0) => \ramloop[74].ram.r_n_17\,
      \doutb[11]_INST_0_i_10_3\(0) => \ramloop[73].ram.r_n_17\,
      \doutb[11]_INST_0_i_10_4\(0) => \ramloop[80].ram.r_n_17\,
      \doutb[11]_INST_0_i_10_5\(0) => \ramloop[79].ram.r_n_17\,
      \doutb[11]_INST_0_i_10_6\(0) => \ramloop[78].ram.r_n_17\,
      \doutb[11]_INST_0_i_10_7\(0) => \ramloop[77].ram.r_n_17\,
      \doutb[11]_INST_0_i_11_0\(0) => \ramloop[52].ram.r_n_17\,
      \doutb[11]_INST_0_i_11_1\(0) => \ramloop[51].ram.r_n_17\,
      \doutb[11]_INST_0_i_11_2\(0) => \ramloop[50].ram.r_n_17\,
      \doutb[11]_INST_0_i_11_3\(0) => \ramloop[49].ram.r_n_17\,
      \doutb[11]_INST_0_i_11_4\(0) => \ramloop[56].ram.r_n_17\,
      \doutb[11]_INST_0_i_11_5\(0) => \ramloop[55].ram.r_n_17\,
      \doutb[11]_INST_0_i_11_6\(0) => \ramloop[54].ram.r_n_17\,
      \doutb[11]_INST_0_i_11_7\(0) => \ramloop[53].ram.r_n_17\,
      \doutb[11]_INST_0_i_12_0\(0) => \ramloop[60].ram.r_n_17\,
      \doutb[11]_INST_0_i_12_1\(0) => \ramloop[59].ram.r_n_17\,
      \doutb[11]_INST_0_i_12_2\(0) => \ramloop[58].ram.r_n_17\,
      \doutb[11]_INST_0_i_12_3\(0) => \ramloop[57].ram.r_n_17\,
      \doutb[11]_INST_0_i_12_4\(0) => \ramloop[64].ram.r_n_17\,
      \doutb[11]_INST_0_i_12_5\(0) => \ramloop[63].ram.r_n_17\,
      \doutb[11]_INST_0_i_12_6\(0) => \ramloop[62].ram.r_n_17\,
      \doutb[11]_INST_0_i_12_7\(0) => \ramloop[61].ram.r_n_17\,
      \doutb[11]_INST_0_i_13_0\(0) => \ramloop[36].ram.r_n_17\,
      \doutb[11]_INST_0_i_13_1\(0) => \ramloop[35].ram.r_n_17\,
      \doutb[11]_INST_0_i_13_2\(0) => \ramloop[34].ram.r_n_17\,
      \doutb[11]_INST_0_i_13_3\(0) => \ramloop[33].ram.r_n_17\,
      \doutb[11]_INST_0_i_13_4\(0) => \ramloop[40].ram.r_n_17\,
      \doutb[11]_INST_0_i_13_5\(0) => \ramloop[39].ram.r_n_17\,
      \doutb[11]_INST_0_i_13_6\(0) => \ramloop[38].ram.r_n_17\,
      \doutb[11]_INST_0_i_13_7\(0) => \ramloop[37].ram.r_n_17\,
      \doutb[11]_INST_0_i_14_0\(0) => \ramloop[44].ram.r_n_17\,
      \doutb[11]_INST_0_i_14_1\(0) => \ramloop[43].ram.r_n_17\,
      \doutb[11]_INST_0_i_14_2\(0) => \ramloop[42].ram.r_n_17\,
      \doutb[11]_INST_0_i_14_3\(0) => \ramloop[41].ram.r_n_17\,
      \doutb[11]_INST_0_i_14_4\(0) => \ramloop[48].ram.r_n_17\,
      \doutb[11]_INST_0_i_14_5\(0) => \ramloop[47].ram.r_n_17\,
      \doutb[11]_INST_0_i_14_6\(0) => \ramloop[46].ram.r_n_17\,
      \doutb[11]_INST_0_i_14_7\(0) => \ramloop[45].ram.r_n_17\,
      \doutb[11]_INST_0_i_15_0\(0) => \ramloop[20].ram.r_n_17\,
      \doutb[11]_INST_0_i_15_1\(0) => \ramloop[19].ram.r_n_17\,
      \doutb[11]_INST_0_i_15_2\(0) => \ramloop[18].ram.r_n_17\,
      \doutb[11]_INST_0_i_15_3\(0) => \ramloop[17].ram.r_n_17\,
      \doutb[11]_INST_0_i_15_4\(0) => \ramloop[24].ram.r_n_17\,
      \doutb[11]_INST_0_i_15_5\(0) => \ramloop[23].ram.r_n_17\,
      \doutb[11]_INST_0_i_15_6\(0) => \ramloop[22].ram.r_n_17\,
      \doutb[11]_INST_0_i_15_7\(0) => \ramloop[21].ram.r_n_17\,
      \doutb[11]_INST_0_i_16_0\(0) => \ramloop[28].ram.r_n_17\,
      \doutb[11]_INST_0_i_16_1\(0) => \ramloop[27].ram.r_n_17\,
      \doutb[11]_INST_0_i_16_2\(0) => \ramloop[26].ram.r_n_17\,
      \doutb[11]_INST_0_i_16_3\(0) => \ramloop[25].ram.r_n_17\,
      \doutb[11]_INST_0_i_16_4\(0) => \ramloop[32].ram.r_n_17\,
      \doutb[11]_INST_0_i_16_5\(0) => \ramloop[31].ram.r_n_17\,
      \doutb[11]_INST_0_i_16_6\(0) => \ramloop[30].ram.r_n_17\,
      \doutb[11]_INST_0_i_16_7\(0) => \ramloop[29].ram.r_n_17\,
      \doutb[11]_INST_0_i_2_0\(0) => \ramloop[90].ram.r_n_17\,
      \doutb[11]_INST_0_i_2_1\(0) => \ramloop[91].ram.r_n_17\,
      \doutb[11]_INST_0_i_8_0\(0) => \ramloop[84].ram.r_n_17\,
      \doutb[11]_INST_0_i_8_1\(0) => \ramloop[83].ram.r_n_17\,
      \doutb[11]_INST_0_i_8_2\(0) => \ramloop[82].ram.r_n_17\,
      \doutb[11]_INST_0_i_8_3\(0) => \ramloop[81].ram.r_n_17\,
      \doutb[11]_INST_0_i_8_4\(0) => \ramloop[88].ram.r_n_17\,
      \doutb[11]_INST_0_i_8_5\(0) => \ramloop[87].ram.r_n_17\,
      \doutb[11]_INST_0_i_8_6\(0) => \ramloop[86].ram.r_n_17\,
      \doutb[11]_INST_0_i_8_7\(0) => \ramloop[85].ram.r_n_17\,
      \doutb[11]_INST_0_i_9_0\(0) => \ramloop[68].ram.r_n_17\,
      \doutb[11]_INST_0_i_9_1\(0) => \ramloop[67].ram.r_n_17\,
      \doutb[11]_INST_0_i_9_2\(0) => \ramloop[66].ram.r_n_17\,
      \doutb[11]_INST_0_i_9_3\(0) => \ramloop[65].ram.r_n_17\,
      \doutb[11]_INST_0_i_9_4\(0) => \ramloop[72].ram.r_n_17\,
      \doutb[11]_INST_0_i_9_5\(0) => \ramloop[71].ram.r_n_17\,
      \doutb[11]_INST_0_i_9_6\(0) => \ramloop[70].ram.r_n_17\,
      \doutb[11]_INST_0_i_9_7\(0) => \ramloop[69].ram.r_n_17\,
      \doutb[1]\(0) => \ramloop[10].ram.r_n_1\,
      \doutb[1]_0\(0) => \ramloop[9].ram.r_n_3\,
      \doutb[1]_1\(0) => \ramloop[8].ram.r_n_3\,
      \doutb[1]_2\(0) => \ramloop[7].ram.r_n_3\,
      \doutb[1]_3\(0) => \ramloop[6].ram.r_n_3\,
      \doutb[2]\(1) => \ramloop[11].ram.r_n_2\,
      \doutb[2]\(0) => \ramloop[11].ram.r_n_3\,
      \doutb[2]_0\(0) => \ramloop[16].ram.r_n_1\,
      \doutb[2]_1\(0) => \ramloop[15].ram.r_n_1\,
      \doutb[2]_2\(0) => \ramloop[14].ram.r_n_1\,
      \doutb[2]_3\(0) => \ramloop[13].ram.r_n_1\,
      \doutb[2]_4\(0) => \ramloop[12].ram.r_n_1\
    );
\ramloop[0].ram.r\: entity work.full_buffer_blk_mem_gen_prim_width
     port map (
      DOUTA(0) => ram_douta,
      DOUTB(0) => ram_doutb,
      ENA => \ramloop[6].ram.r_n_0\,
      ENB => \ramloop[6].ram.r_n_1\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[10].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized9\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[10].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[10].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ => \ramloop[82].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ => \ramloop[82].ram.r_n_19\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(1),
      dinb(0) => dinb(1),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[11].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized10\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[11].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[11].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[11].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[11].ram.r_n_3\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(2 downto 1),
      dinb(1 downto 0) => dinb(2 downto 1),
      ram_ena => ram_ena,
      ram_enb => ram_enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[12].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized11\
     port map (
      DOUTA(0) => \ramloop[12].ram.r_n_0\,
      DOUTB(0) => \ramloop[12].ram.r_n_1\,
      ENA => \ramloop[6].ram.r_n_0\,
      ENB => \ramloop[6].ram.r_n_1\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(2),
      dinb(0) => dinb(2),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[13].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized12\
     port map (
      DOUTA(0) => \ramloop[13].ram.r_n_0\,
      DOUTB(0) => \ramloop[13].ram.r_n_1\,
      ENA => \ramloop[7].ram.r_n_0\,
      ENB => \ramloop[7].ram.r_n_1\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(2),
      dinb(0) => dinb(2),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[14].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized13\
     port map (
      DOUTA(0) => \ramloop[14].ram.r_n_0\,
      DOUTB(0) => \ramloop[14].ram.r_n_1\,
      ENA => \ramloop[8].ram.r_n_0\,
      ENB => \ramloop[8].ram.r_n_1\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(2),
      dinb(0) => dinb(2),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[15].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized14\
     port map (
      DOUTA(0) => \ramloop[15].ram.r_n_0\,
      DOUTB(0) => \ramloop[15].ram.r_n_1\,
      ENA => \ramloop[9].ram.r_n_0\,
      ENB => \ramloop[9].ram.r_n_1\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(2),
      dinb(0) => dinb(2),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[16].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized15\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[16].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[16].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ => \ramloop[82].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ => \ramloop[82].ram.r_n_19\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(2),
      dinb(0) => dinb(2),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[17].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized16\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[17].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[17].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[17].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[17].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[17].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[17].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[17].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[17].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[17].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[17].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[17].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[17].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[17].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[17].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[17].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[17].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[17].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[17].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[89].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[89].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[18].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized17\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[18].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[18].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[18].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[18].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[18].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[18].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[18].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[18].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[18].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[18].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[18].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[18].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[18].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[18].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[18].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[18].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[18].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[18].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[74].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[74].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[19].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized18\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[19].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[19].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[19].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[19].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[19].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[19].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[19].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[19].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[19].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[19].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[19].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[19].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[19].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[19].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[19].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[19].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[19].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[19].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[91].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[91].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[1].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOUTA(0) => \ramloop[1].ram.r_n_0\,
      DOUTB(0) => \ramloop[1].ram.r_n_1\,
      ENA => \ramloop[7].ram.r_n_0\,
      ENB => \ramloop[7].ram.r_n_1\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[20].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized19\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[20].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[20].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[20].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[20].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[20].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[20].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[20].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[20].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[20].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[20].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[20].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[20].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[20].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[20].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[20].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[20].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[20].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[20].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[76].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[76].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[21].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized20\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[21].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[21].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[21].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[21].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[21].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[21].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[21].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[21].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[21].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[21].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[21].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[21].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[21].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[21].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[21].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[21].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[21].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[21].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[77].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[77].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[22].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized21\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[22].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[22].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[22].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[22].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[22].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[22].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[22].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[22].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[22].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[22].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[22].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[22].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[22].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[22].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[22].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[22].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[22].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[22].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[78].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[78].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[23].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized22\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[23].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[23].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[23].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[23].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[23].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[23].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[23].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[23].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[23].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[23].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[23].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[23].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[23].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[23].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[23].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[23].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[23].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[23].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[79].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[79].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[24].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized23\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[24].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[24].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[24].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[24].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[24].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[24].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[24].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[24].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[24].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[24].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[24].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[24].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[24].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[24].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[24].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[24].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[24].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[24].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[80].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[80].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[25].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized24\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[25].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[25].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[25].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[25].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[25].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[25].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[25].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[25].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[25].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[25].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[25].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[25].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[25].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[25].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[25].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[25].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[25].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[25].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[89].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[89].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[26].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized25\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[26].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[26].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[26].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[26].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[26].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[26].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[26].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[26].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[26].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[26].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[26].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[26].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[26].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[26].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[26].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[26].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[26].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[26].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[74].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[74].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[27].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized26\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[27].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[27].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[27].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[27].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[27].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[27].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[27].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[27].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[27].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[27].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[27].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[27].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[27].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[27].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[27].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[27].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[27].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[27].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[91].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[91].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[28].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized27\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[28].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[28].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[28].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[28].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[28].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[28].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[28].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[28].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[28].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[28].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[28].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[28].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[28].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[28].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[28].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[28].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[28].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[28].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[76].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[76].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[29].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized28\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[29].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[29].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[29].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[29].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[29].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[29].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[29].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[29].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[29].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[29].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[29].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[29].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[29].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[29].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[29].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[29].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[29].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[29].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[77].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[77].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[2].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOUTA(0) => \ramloop[2].ram.r_n_0\,
      DOUTB(0) => \ramloop[2].ram.r_n_1\,
      ENA => \ramloop[8].ram.r_n_0\,
      ENB => \ramloop[8].ram.r_n_1\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[30].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized29\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[30].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[30].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[30].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[30].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[30].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[30].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[30].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[30].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[30].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[30].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[30].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[30].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[30].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[30].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[30].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[30].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[30].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[30].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[78].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[78].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[31].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized30\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[31].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[31].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[31].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[31].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[31].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[31].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[31].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[31].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[31].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[31].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[31].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[31].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[31].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[31].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[31].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[31].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[31].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[31].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[79].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[79].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[32].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized31\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[32].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[32].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[32].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[32].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[32].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[32].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[32].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[32].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[32].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[32].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[32].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[32].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[32].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[32].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[32].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[32].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[32].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[32].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[80].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[80].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[33].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized32\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[33].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[33].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[33].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[33].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[33].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[33].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[33].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[33].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[33].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[33].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[33].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[33].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[33].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[33].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[33].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[33].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[33].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[33].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[89].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[89].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[34].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized33\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[34].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[34].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[34].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[34].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[34].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[34].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[34].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[34].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[34].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[34].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[34].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[34].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[34].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[34].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[34].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[34].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[34].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[34].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[74].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[74].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[35].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized34\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[35].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[35].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[35].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[35].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[35].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[35].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[35].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[35].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[35].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[35].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[35].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[35].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[35].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[35].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[35].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[35].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[35].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[35].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[91].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[91].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[36].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized35\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[36].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[36].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[36].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[36].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[36].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[36].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[36].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[36].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[36].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[36].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[36].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[36].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[36].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[36].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[36].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[36].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[36].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[36].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[76].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[76].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[37].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized36\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[37].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[37].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[37].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[37].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[37].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[37].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[37].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[37].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[37].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[37].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[37].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[37].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[37].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[37].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[37].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[37].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[37].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[37].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[77].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[77].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[38].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized37\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[38].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[38].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[38].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[38].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[38].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[38].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[38].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[38].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[38].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[38].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[38].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[38].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[38].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[38].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[38].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[38].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[38].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[38].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[78].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[78].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[39].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized38\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[39].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[39].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[39].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[39].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[39].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[39].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[39].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[39].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[39].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[39].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[39].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[39].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[39].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[39].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[39].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[39].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[39].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[39].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[79].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[79].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[3].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized2\
     port map (
      DOUTA(0) => \ramloop[3].ram.r_n_0\,
      DOUTB(0) => \ramloop[3].ram.r_n_1\,
      ENA => \ramloop[9].ram.r_n_0\,
      ENB => \ramloop[9].ram.r_n_1\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[40].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized39\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[40].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[40].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[40].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[40].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[40].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[40].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[40].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[40].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[40].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[40].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[40].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[40].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[40].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[40].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[40].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[40].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[40].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[40].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[80].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[80].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[41].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized40\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[41].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[41].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[41].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[41].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[41].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[41].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[41].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[41].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[41].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[41].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[41].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[41].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[41].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[41].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[41].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[41].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[41].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[41].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[89].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[89].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[42].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized41\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[42].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[42].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[42].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[42].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[42].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[42].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[42].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[42].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[42].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[42].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[42].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[42].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[42].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[42].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[42].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[42].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[42].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[42].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[74].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[74].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[43].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized42\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[43].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[43].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[43].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[43].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[43].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[43].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[43].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[43].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[43].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[43].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[43].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[43].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[43].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[43].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[43].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[43].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[43].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[43].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[91].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[91].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[44].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized43\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[44].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[44].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[44].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[44].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[44].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[44].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[44].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[44].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[44].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[44].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[44].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[44].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[44].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[44].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[44].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[44].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[44].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[44].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[76].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[76].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[45].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized44\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[45].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[45].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[45].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[45].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[45].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[45].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[45].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[45].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[45].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[45].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[45].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[45].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[45].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[45].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[45].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[45].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[45].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[45].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[77].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[77].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[46].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized45\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[46].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[46].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[46].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[46].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[46].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[46].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[46].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[46].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[46].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[46].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[46].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[46].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[46].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[46].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[46].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[46].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[46].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[46].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[78].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[78].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[47].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized46\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[47].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[47].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[47].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[47].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[47].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[47].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[47].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[47].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[47].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[47].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[47].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[47].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[47].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[47].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[47].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[47].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[47].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[47].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[79].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[79].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[48].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized47\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[48].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[48].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[48].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[48].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[48].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[48].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[48].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[48].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[48].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[48].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[48].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[48].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[48].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[48].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[48].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[48].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[48].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[48].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[80].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[80].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[49].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized48\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[49].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[49].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[49].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[49].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[49].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[49].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[49].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[49].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[49].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[49].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[49].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[49].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[49].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[49].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[49].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[49].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[49].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[49].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[89].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[89].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[4].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ => \ramloop[82].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ => \ramloop[82].ram.r_n_19\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[50].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized49\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[50].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[50].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[50].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[50].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[50].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[50].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[50].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[50].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[50].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[50].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[50].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[50].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[50].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[50].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[50].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[50].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[50].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[50].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[74].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[74].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[51].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized50\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[51].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[51].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[51].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[51].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[51].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[51].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[51].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[51].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[51].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[51].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[51].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[51].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[51].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[51].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[51].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[51].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[51].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[51].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[91].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[91].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[52].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized51\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[52].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[52].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[52].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[52].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[52].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[52].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[52].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[52].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[52].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[52].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[52].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[52].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[52].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[52].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[52].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[52].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[52].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[52].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[76].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[76].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[53].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized52\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[53].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[53].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[53].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[53].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[53].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[53].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[53].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[53].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[53].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[53].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[53].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[53].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[53].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[53].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[53].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[53].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[53].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[53].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[77].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[77].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[54].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized53\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[54].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[54].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[54].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[54].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[54].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[54].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[54].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[54].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[54].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[54].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[54].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[54].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[54].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[54].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[54].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[54].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[54].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[54].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[78].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[78].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[55].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized54\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[55].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[55].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[55].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[55].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[55].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[55].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[55].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[55].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[55].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[55].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[55].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[55].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[55].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[55].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[55].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[55].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[55].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[55].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[79].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[79].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[56].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized55\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[56].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[56].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[56].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[56].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[56].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[56].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[56].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[56].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[56].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[56].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[56].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[56].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[56].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[56].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[56].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[56].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[56].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[56].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[80].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[80].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[57].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized56\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[57].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[57].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[57].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[57].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[57].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[57].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[57].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[57].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[57].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[57].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[57].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[57].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[57].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[57].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[57].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[57].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[57].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[57].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[89].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[89].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[58].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized57\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[58].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[58].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[58].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[58].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[58].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[58].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[58].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[58].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[58].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[58].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[58].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[58].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[58].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[58].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[58].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[58].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[58].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[58].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[74].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[74].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[59].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized58\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[59].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[59].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[59].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[59].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[59].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[59].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[59].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[59].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[59].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[59].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[59].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[59].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[59].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[59].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[59].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[59].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[59].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[59].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[91].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[91].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[5].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized4\
     port map (
      DOADO(0) => \ramloop[5].ram.r_n_0\,
      DOBDO(0) => \ramloop[5].ram.r_n_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      ram_ena => ram_ena,
      ram_enb => ram_enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[60].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized59\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[60].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[60].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[60].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[60].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[60].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[60].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[60].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[60].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[60].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[60].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[60].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[60].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[60].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[60].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[60].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[60].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[60].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[60].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[76].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[76].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[61].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized60\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[61].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[61].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[61].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[61].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[61].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[61].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[61].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[61].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[61].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[61].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[61].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[61].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[61].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[61].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[61].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[61].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[61].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[61].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[77].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[77].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[62].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized61\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[62].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[62].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[62].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[62].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[62].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[62].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[62].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[62].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[62].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[62].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[62].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[62].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[62].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[62].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[62].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[62].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[62].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[62].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[78].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[78].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[63].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized62\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[63].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[63].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[63].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[63].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[63].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[63].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[63].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[63].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[63].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[63].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[63].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[63].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[63].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[63].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[63].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[63].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[63].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[63].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[79].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[79].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[64].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized63\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[64].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[64].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[64].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[64].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[64].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[64].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[64].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[64].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[64].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[64].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[64].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[64].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[64].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[64].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[64].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[64].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[64].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[64].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[80].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[80].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[65].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized64\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[65].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[65].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[65].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[65].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[65].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[65].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[65].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[65].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[65].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[65].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[65].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[65].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[65].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[65].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[65].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[65].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[65].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[65].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[89].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[89].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[66].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized65\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[66].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[66].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[66].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[66].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[66].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[66].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[66].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[66].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[66].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[66].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[66].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[66].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[66].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[66].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[66].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[66].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[66].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[66].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[74].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[74].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[67].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized66\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[67].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[67].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[67].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[67].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[67].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[67].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[67].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[67].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[67].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[67].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[67].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[67].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[67].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[67].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[67].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[67].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[67].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[67].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[91].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[91].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[68].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized67\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[68].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[68].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[68].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[68].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[68].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[68].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[68].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[68].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[68].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[68].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[68].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[68].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[68].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[68].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[68].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[68].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[68].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[68].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[76].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[76].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[69].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized68\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[69].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[69].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[69].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[69].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[69].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[69].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[69].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[69].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[69].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[69].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[69].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[69].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[69].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[69].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[69].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[69].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[69].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[69].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[77].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[77].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[6].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized5\
     port map (
      DOUTA(0) => \ramloop[6].ram.r_n_2\,
      DOUTB(0) => \ramloop[6].ram.r_n_3\,
      ENA => \ramloop[6].ram.r_n_0\,
      ENB => \ramloop[6].ram.r_n_1\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(1),
      dinb(0) => dinb(1),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[70].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized69\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[70].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[70].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[70].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[70].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[70].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[70].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[70].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[70].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[70].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[70].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[70].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[70].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[70].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[70].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[70].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[70].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[70].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[70].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[78].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[78].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[71].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized70\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[71].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[71].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[71].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[71].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[71].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[71].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[71].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[71].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[71].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[71].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[71].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[71].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[71].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[71].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[71].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[71].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[71].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[71].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[79].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[79].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[72].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized71\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[72].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[72].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[72].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[72].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[72].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[72].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[72].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[72].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[72].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[72].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[72].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[72].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[72].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[72].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[72].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[72].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[72].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[72].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[80].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[80].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[73].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized72\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[73].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[73].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[73].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[73].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[73].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[73].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[73].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[73].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[73].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[73].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[73].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[73].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[73].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[73].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[73].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[73].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[73].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[73].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[89].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[89].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[74].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized73\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[74].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[74].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[74].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[74].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[74].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[74].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[74].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[74].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[74].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[74].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[74].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[74].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[74].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[74].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[74].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[74].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[74].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[74].ram.r_n_17\,
      addra(18 downto 0) => addra(18 downto 0),
      addra_13_sp_1 => \ramloop[74].ram.r_n_18\,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_13_sp_1 => \ramloop[74].ram.r_n_19\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[75].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized74\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[75].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[75].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[75].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[75].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[75].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[75].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[75].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[75].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[75].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[75].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[75].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[75].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[75].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[75].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[75].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[75].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[75].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[75].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[91].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[91].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[76].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized75\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[76].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[76].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[76].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[76].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[76].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[76].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[76].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[76].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[76].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[76].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[76].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[76].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[76].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[76].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[76].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[76].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[76].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[76].ram.r_n_17\,
      addra(18 downto 0) => addra(18 downto 0),
      addra_13_sp_1 => \ramloop[76].ram.r_n_18\,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_13_sp_1 => \ramloop[76].ram.r_n_19\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[77].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized76\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[77].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[77].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[77].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[77].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[77].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[77].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[77].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[77].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[77].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[77].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[77].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[77].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[77].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[77].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[77].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[77].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[77].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[77].ram.r_n_17\,
      addra(18 downto 0) => addra(18 downto 0),
      addra_12_sp_1 => \ramloop[77].ram.r_n_18\,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_12_sp_1 => \ramloop[77].ram.r_n_19\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[78].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized77\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[78].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[78].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[78].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[78].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[78].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[78].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[78].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[78].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[78].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[78].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[78].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[78].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[78].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[78].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[78].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[78].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[78].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[78].ram.r_n_17\,
      addra(18 downto 0) => addra(18 downto 0),
      addra_13_sp_1 => \ramloop[78].ram.r_n_18\,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_13_sp_1 => \ramloop[78].ram.r_n_19\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[79].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized78\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[79].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[79].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[79].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[79].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[79].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[79].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[79].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[79].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[79].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[79].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[79].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[79].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[79].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[79].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[79].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[79].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[79].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[79].ram.r_n_17\,
      addra(18 downto 0) => addra(18 downto 0),
      addra_12_sp_1 => \ramloop[79].ram.r_n_18\,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_12_sp_1 => \ramloop[79].ram.r_n_19\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[7].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized6\
     port map (
      DOUTA(0) => \ramloop[7].ram.r_n_2\,
      DOUTB(0) => \ramloop[7].ram.r_n_3\,
      ENA => \ramloop[7].ram.r_n_0\,
      ENB => \ramloop[7].ram.r_n_1\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(1),
      dinb(0) => dinb(1),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[80].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized79\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[80].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[80].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[80].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[80].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[80].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[80].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[80].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[80].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[80].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[80].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[80].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[80].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[80].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[80].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[80].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[80].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[80].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[80].ram.r_n_17\,
      addra(18 downto 0) => addra(18 downto 0),
      addra_13_sp_1 => \ramloop[80].ram.r_n_18\,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_13_sp_1 => \ramloop[80].ram.r_n_19\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[81].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized80\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[81].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[81].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[81].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[81].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[81].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[81].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[81].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[81].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[81].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[81].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[81].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[81].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[81].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[81].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[81].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[81].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[81].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[81].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[82].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[82].ram.r_n_19\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[82].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized81\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[82].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[82].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[82].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[82].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[82].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[82].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[82].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[82].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[82].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[82].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[82].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[82].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[82].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[82].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[82].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[82].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[82].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[82].ram.r_n_17\,
      addra(18 downto 0) => addra(18 downto 0),
      addra_16_sp_1 => \ramloop[82].ram.r_n_18\,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_16_sp_1 => \ramloop[82].ram.r_n_19\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[83].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized82\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[83].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[83].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[83].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[83].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[83].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[83].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[83].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[83].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[83].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[83].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[83].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[83].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[83].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[83].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[83].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[83].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[83].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[83].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[82].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[82].ram.r_n_19\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[84].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized83\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[84].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[84].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[84].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[84].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[84].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[84].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[84].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[84].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[84].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[84].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[84].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[84].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[84].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[84].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[84].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[84].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[84].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[84].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[82].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[82].ram.r_n_19\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[85].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized84\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[85].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[85].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[85].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[85].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[85].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[85].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[85].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[85].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[85].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[85].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[85].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[85].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[85].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[85].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[85].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[85].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[85].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[85].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[82].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[82].ram.r_n_19\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[86].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized85\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[86].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[86].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[86].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[86].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[86].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[86].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[86].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[86].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[86].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[86].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[86].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[86].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[86].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[86].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[86].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[86].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[86].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[86].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[82].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[82].ram.r_n_19\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[87].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized86\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[87].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[87].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[87].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[87].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[87].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[87].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[87].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[87].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[87].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[87].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[87].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[87].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[87].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[87].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[87].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[87].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[87].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[87].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[82].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[82].ram.r_n_19\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[88].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized87\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[88].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[88].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[88].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[88].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[88].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[88].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[88].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[88].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[88].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[88].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[88].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[88].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[88].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[88].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[88].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[88].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[88].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[88].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[82].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[82].ram.r_n_19\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[89].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized88\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[89].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[89].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[89].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[89].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[89].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[89].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[89].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[89].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[89].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[89].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[89].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[89].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[89].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[89].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[89].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[89].ram.r_n_15\,
      DOPADOP(0) => \ramloop[89].ram.r_n_16\,
      DOPBDOP(0) => \ramloop[89].ram.r_n_17\,
      addra(18 downto 0) => addra(18 downto 0),
      addra_14_sp_1 => \ramloop[89].ram.r_n_18\,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_14_sp_1 => \ramloop[89].ram.r_n_19\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[8].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized7\
     port map (
      DOUTA(0) => \ramloop[8].ram.r_n_2\,
      DOUTB(0) => \ramloop[8].ram.r_n_3\,
      ENA => \ramloop[8].ram.r_n_0\,
      ENB => \ramloop[8].ram.r_n_1\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(1),
      dinb(0) => dinb(1),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[90].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized89\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[90].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[90].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[90].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[90].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[90].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[90].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[90].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[90].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[90].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[90].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[90].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[90].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[90].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[90].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[90].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[90].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[90].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[90].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => \ramloop[74].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => \ramloop[74].ram.r_n_19\,
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[91].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized90\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(7) => \ramloop[91].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(6) => \ramloop[91].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(5) => \ramloop[91].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(4) => \ramloop[91].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(3) => \ramloop[91].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2) => \ramloop[91].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1) => \ramloop[91].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[91].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[91].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[91].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[91].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[91].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[91].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[91].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[91].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[91].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[91].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[91].ram.r_n_17\,
      addra(18 downto 0) => addra(18 downto 0),
      addra_14_sp_1 => \ramloop[91].ram.r_n_18\,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_14_sp_1 => \ramloop[91].ram.r_n_19\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[9].ram.r\: entity work.\full_buffer_blk_mem_gen_prim_width__parameterized8\
     port map (
      DOUTA(0) => \ramloop[9].ram.r_n_2\,
      DOUTB(0) => \ramloop[9].ram.r_n_3\,
      ENA => \ramloop[9].ram.r_n_0\,
      ENB => \ramloop[9].ram.r_n_1\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(1),
      dinb(0) => dinb(1),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity full_buffer_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of full_buffer_blk_mem_gen_top : entity is "blk_mem_gen_top";
end full_buffer_blk_mem_gen_top;

architecture STRUCTURE of full_buffer_blk_mem_gen_top is
begin
\valid.cstr\: entity work.full_buffer_blk_mem_gen_generic_cstr
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(11 downto 0) => dina(11 downto 0),
      dinb(11 downto 0) => dinb(11 downto 0),
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => doutb(11 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity full_buffer_blk_mem_gen_v8_4_3_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of full_buffer_blk_mem_gen_v8_4_3_synth : entity is "blk_mem_gen_v8_4_3_synth";
end full_buffer_blk_mem_gen_v8_4_3_synth;

architecture STRUCTURE of full_buffer_blk_mem_gen_v8_4_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.full_buffer_blk_mem_gen_top
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(11 downto 0) => dina(11 downto 0),
      dinb(11 downto 0) => dinb(11 downto 0),
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => doutb(11 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity full_buffer_blk_mem_gen_v8_4_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 18 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of full_buffer_blk_mem_gen_v8_4_3 : entity is 19;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of full_buffer_blk_mem_gen_v8_4_3 : entity is 19;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of full_buffer_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of full_buffer_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of full_buffer_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of full_buffer_blk_mem_gen_v8_4_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of full_buffer_blk_mem_gen_v8_4_3 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of full_buffer_blk_mem_gen_v8_4_3 : entity is "103";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of full_buffer_blk_mem_gen_v8_4_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of full_buffer_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of full_buffer_blk_mem_gen_v8_4_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of full_buffer_blk_mem_gen_v8_4_3 : entity is "Estimated Power for IP     :     18.830298 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of full_buffer_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of full_buffer_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of full_buffer_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of full_buffer_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of full_buffer_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of full_buffer_blk_mem_gen_v8_4_3 : entity is "full_buffer.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of full_buffer_blk_mem_gen_v8_4_3 : entity is "full_buffer.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of full_buffer_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of full_buffer_blk_mem_gen_v8_4_3 : entity is 2;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of full_buffer_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of full_buffer_blk_mem_gen_v8_4_3 : entity is 307200;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of full_buffer_blk_mem_gen_v8_4_3 : entity is 307200;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of full_buffer_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of full_buffer_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of full_buffer_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of full_buffer_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of full_buffer_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of full_buffer_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of full_buffer_blk_mem_gen_v8_4_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of full_buffer_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of full_buffer_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of full_buffer_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of full_buffer_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of full_buffer_blk_mem_gen_v8_4_3 : entity is 307200;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of full_buffer_blk_mem_gen_v8_4_3 : entity is 307200;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of full_buffer_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of full_buffer_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of full_buffer_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of full_buffer_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of full_buffer_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of full_buffer_blk_mem_gen_v8_4_3 : entity is "blk_mem_gen_v8_4_3";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of full_buffer_blk_mem_gen_v8_4_3 : entity is "yes";
end full_buffer_blk_mem_gen_v8_4_3;

architecture STRUCTURE of full_buffer_blk_mem_gen_v8_4_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  rdaddrecc(18) <= \<const0>\;
  rdaddrecc(17) <= \<const0>\;
  rdaddrecc(16) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(18) <= \<const0>\;
  s_axi_rdaddrecc(17) <= \<const0>\;
  s_axi_rdaddrecc(16) <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.full_buffer_blk_mem_gen_v8_4_3_synth
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(11 downto 0) => dina(11 downto 0),
      dinb(11 downto 0) => dinb(11 downto 0),
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => doutb(11 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity full_buffer is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of full_buffer : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of full_buffer : entity is "full_buffer,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of full_buffer : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of full_buffer : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end full_buffer;

architecture STRUCTURE of full_buffer is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 19;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 19;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "103";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     18.830298 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "full_buffer.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "full_buffer.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 2;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 307200;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 307200;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 307200;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 307200;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute x_interface_parameter of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of dinb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
  attribute x_interface_info of web : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB WE";
begin
U0: entity work.full_buffer_blk_mem_gen_v8_4_3
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(11 downto 0) => dina(11 downto 0),
      dinb(11 downto 0) => dinb(11 downto 0),
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => doutb(11 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(18 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(18 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(18 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(18 downto 0),
      s_axi_rdata(11 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(11 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(11 downto 0) => B"000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
