{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709260950942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709260950943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar  1 08:12:30 2024 " "Processing started: Fri Mar  1 08:12:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709260950943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709260950943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips-multi-cycle -c mips-multi-cycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips-multi-cycle -c mips-multi-cycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709260950943 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709260951132 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709260951132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "/home/ameenafz248/dev/mips-multi-cycle/tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709260958038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709260958038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "main_decoder.v" "" { Text "/home/ameenafz248/dev/mips-multi-cycle/main_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709260958039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709260958039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "/home/ameenafz248/dev/mips-multi-cycle/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709260958040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709260958040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "/home/ameenafz248/dev/mips-multi-cycle/imem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709260958040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709260958040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_decoder " "Found entity 1: alu_decoder" {  } { { "alu_decoder.v" "" { Text "/home/ameenafz248/dev/mips-multi-cycle/alu_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709260958040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709260958040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "/home/ameenafz248/dev/mips-multi-cycle/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709260958041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709260958041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "/home/ameenafz248/dev/mips-multi-cycle/dmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709260958041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709260958041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "/home/ameenafz248/dev/mips-multi-cycle/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709260958042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709260958042 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath.v(39) " "Verilog HDL information at datapath.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "datapath.v" "" { Text "/home/ameenafz248/dev/mips-multi-cycle/datapath.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1709260958042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 2 2 " "Found 2 design units, including 2 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "/home/ameenafz248/dev/mips-multi-cycle/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709260958042 ""} { "Info" "ISGN_ENTITY_NAME" "2 set_pc " "Found entity 2: set_pc" {  } { { "datapath.v" "" { Text "/home/ameenafz248/dev/mips-multi-cycle/datapath.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709260958042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709260958042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "/home/ameenafz248/dev/mips-multi-cycle/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709260958043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709260958043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/ameenafz248/dev/mips-multi-cycle/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709260958043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709260958043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "/home/ameenafz248/dev/mips-multi-cycle/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709260958044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709260958044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.v" "" { Text "/home/ameenafz248/dev/mips-multi-cycle/mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709260958044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709260958044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home/ameenafz248/dev/mips-multi-cycle/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709260958044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709260958044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sl2.v 1 1 " "Found 1 design units, including 1 entities, in source file sl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "sl2.v" "" { Text "/home/ameenafz248/dev/mips-multi-cycle/sl2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709260958045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709260958045 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709260958091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips mips:m " "Elaborating entity \"mips\" for hierarchy \"mips:m\"" {  } { { "top.v" "m" { Text "/home/ameenafz248/dev/mips-multi-cycle/top.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709260958101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller mips:m\|controller:c " "Elaborating entity \"controller\" for hierarchy \"mips:m\|controller:c\"" {  } { { "mips.v" "c" { Text "/home/ameenafz248/dev/mips-multi-cycle/mips.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709260958103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_decoder mips:m\|controller:c\|main_decoder:md " "Elaborating entity \"main_decoder\" for hierarchy \"mips:m\|controller:c\|main_decoder:md\"" {  } { { "controller.v" "md" { Text "/home/ameenafz248/dev/mips-multi-cycle/controller.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709260958103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_decoder mips:m\|controller:c\|alu_decoder:ad " "Elaborating entity \"alu_decoder\" for hierarchy \"mips:m\|controller:c\|alu_decoder:ad\"" {  } { { "controller.v" "ad" { Text "/home/ameenafz248/dev/mips-multi-cycle/controller.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709260958108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath mips:m\|datapath:d " "Elaborating entity \"datapath\" for hierarchy \"mips:m\|datapath:d\"" {  } { { "mips.v" "d" { Text "/home/ameenafz248/dev/mips-multi-cycle/mips.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709260958109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips:m\|datapath:d\|mux2:muxwa3 " "Elaborating entity \"mux2\" for hierarchy \"mips:m\|datapath:d\|mux2:muxwa3\"" {  } { { "datapath.v" "muxwa3" { Text "/home/ameenafz248/dev/mips-multi-cycle/datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709260958124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips:m\|datapath:d\|mux2:muxwd3 " "Elaborating entity \"mux2\" for hierarchy \"mips:m\|datapath:d\|mux2:muxwd3\"" {  } { { "datapath.v" "muxwd3" { Text "/home/ameenafz248/dev/mips-multi-cycle/datapath.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709260958125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile mips:m\|datapath:d\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"mips:m\|datapath:d\|regfile:rf\"" {  } { { "datapath.v" "rf" { Text "/home/ameenafz248/dev/mips-multi-cycle/datapath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709260958126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend mips:m\|datapath:d\|sign_extend:se " "Elaborating entity \"sign_extend\" for hierarchy \"mips:m\|datapath:d\|sign_extend:se\"" {  } { { "datapath.v" "se" { Text "/home/ameenafz248/dev/mips-multi-cycle/datapath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709260958128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl2 mips:m\|datapath:d\|sl2:sl " "Elaborating entity \"sl2\" for hierarchy \"mips:m\|datapath:d\|sl2:sl\"" {  } { { "datapath.v" "sl" { Text "/home/ameenafz248/dev/mips-multi-cycle/datapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709260958129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder mips:m\|datapath:d\|adder:ad1 " "Elaborating entity \"adder\" for hierarchy \"mips:m\|datapath:d\|adder:ad1\"" {  } { { "datapath.v" "ad1" { Text "/home/ameenafz248/dev/mips-multi-cycle/datapath.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709260958130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_pc mips:m\|datapath:d\|set_pc:sp " "Elaborating entity \"set_pc\" for hierarchy \"mips:m\|datapath:d\|set_pc:sp\"" {  } { { "datapath.v" "sp" { Text "/home/ameenafz248/dev/mips-multi-cycle/datapath.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709260958131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu mips:m\|datapath:d\|alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"mips:m\|datapath:d\|alu:alu_inst\"" {  } { { "datapath.v" "alu_inst" { Text "/home/ameenafz248/dev/mips-multi-cycle/datapath.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709260958137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:i " "Elaborating entity \"imem\" for hierarchy \"imem:i\"" {  } { { "top.v" "i" { Text "/home/ameenafz248/dev/mips-multi-cycle/top.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709260958143 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM.data_a 0 imem.v(2) " "Net \"MEM.data_a\" at imem.v(2) has no driver or initial value, using a default initial value '0'" {  } { { "imem.v" "" { Text "/home/ameenafz248/dev/mips-multi-cycle/imem.v" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1709260958145 "|top|imem:i"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM.waddr_a 0 imem.v(2) " "Net \"MEM.waddr_a\" at imem.v(2) has no driver or initial value, using a default initial value '0'" {  } { { "imem.v" "" { Text "/home/ameenafz248/dev/mips-multi-cycle/imem.v" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1709260958145 "|top|imem:i"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM.we_a 0 imem.v(2) " "Net \"MEM.we_a\" at imem.v(2) has no driver or initial value, using a default initial value '0'" {  } { { "imem.v" "" { Text "/home/ameenafz248/dev/mips-multi-cycle/imem.v" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1709260958145 "|top|imem:i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:d " "Elaborating entity \"dmem\" for hierarchy \"dmem:d\"" {  } { { "top.v" "d" { Text "/home/ameenafz248/dev/mips-multi-cycle/top.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709260958149 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "dmem.v(13) " "Verilog HDL warning at dmem.v(13): ignoring unsupported system task" {  } { { "dmem.v" "" { Text "/home/ameenafz248/dev/mips-multi-cycle/dmem.v" 13 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1709260958151 "|top|dmem:d"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mips:m\|datapath:d\|regfile:rf\|REG " "RAM logic \"mips:m\|datapath:d\|regfile:rf\|REG\" is uninferred due to asynchronous read logic" {  } { { "regfile.v" "REG" { Text "/home/ameenafz248/dev/mips-multi-cycle/regfile.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1709260958706 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "imem:i\|MEM " "RAM logic \"imem:i\|MEM\" is uninferred because MIF is not supported for the selected family" {  } { { "imem.v" "MEM" { Text "/home/ameenafz248/dev/mips-multi-cycle/imem.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1709260958706 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "dmem:d\|MEM " "RAM logic \"dmem:d\|MEM\" is uninferred because MIF is not supported for the selected family" {  } { { "dmem.v" "MEM" { Text "/home/ameenafz248/dev/mips-multi-cycle/dmem.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1709260958706 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1709260958706 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[0\] GND " "Pin \"pc\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/ameenafz248/dev/mips-multi-cycle/top.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709260959222 "|top|pc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[1\] GND " "Pin \"pc\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/ameenafz248/dev/mips-multi-cycle/top.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709260959222 "|top|pc[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1709260959222 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709260959323 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1984 " "1984 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1709260959846 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ameenafz248/dev/mips-multi-cycle/output_files/mips-multi-cycle.map.smsg " "Generated suppressed messages file /home/ameenafz248/dev/mips-multi-cycle/output_files/mips-multi-cycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709260959876 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709260959971 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709260959971 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "395 " "Implemented 395 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709260960034 ""} { "Info" "ICUT_CUT_TM_OPINS" "193 " "Implemented 193 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709260960034 ""} { "Info" "ICUT_CUT_TM_LCELLS" "200 " "Implemented 200 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709260960034 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709260960034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "679 " "Peak virtual memory: 679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709260960045 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar  1 08:12:40 2024 " "Processing ended: Fri Mar  1 08:12:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709260960045 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709260960045 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709260960045 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709260960045 ""}
