#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Nov  3 15:58:15 2021
# Process ID: 17944
# Current directory: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4312 C:\Users\abrash\Desktop\ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER\IASM_LAB_2\IASM_LAB_2.xpr
# Log file: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/vivado.log
# Journal file: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.xpr
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
launch_simulation
source two_bit_tb.tcl
restart
run 10 us
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top two_bit_adder_block_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source two_bit_tb.tcl
restart
run 10 us
close_sim
open_bd_design {C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/two_bit_adder_block.bd}
regenerate_bd_layout
launch_simulation
source two_bit_tb.tcl
close_sim
regenerate_bd_layout
create_bd_cell -type module -reference half_adder half_adder_3
set_property location {3 477 -164} [get_bd_cells half_adder_3]
set_property location {2.5 578 -165} [get_bd_cells half_adder_3]
set_property location {1.5 358 -128} [get_bd_cells half_adder_3]
set_property location {2 259 -201} [get_bd_cells half_adder_3]
set_property location {1 173 -43} [get_bd_cells half_adder_1]
set_property location {2 374 147} [get_bd_cells half_adder_2]
set_property location {2.5 678 37} [get_bd_cells half_adder_0]
regenerate_bd_layout
set_property location {1.5 209 370} [get_bd_cells half_adder_3]
set_property location {1 18 -220} [get_bd_cells half_adder_3]
create_bd_cell -type module -reference half_adder half_adder_4
set_property location {3 336 -231} [get_bd_cells half_adder_4]
set_property location {1 -43 -235} [get_bd_cells half_adder_3]
regenerate_bd_layout
delete_bd_objs [get_bd_cells half_adder_4]
set_property location {1 154 249} [get_bd_cells half_adder_3]
delete_bd_objs [get_bd_nets b_0_1_1] [get_bd_ports carry_in]
delete_bd_objs [get_bd_nets half_adder_1_sum0]
delete_bd_objs [get_bd_nets half_adder_1_carry]
delete_bd_objs [get_bd_nets half_adder_2_sum0]
delete_bd_objs [get_bd_nets half_adder_2_carry]
delete_bd_objs [get_bd_nets half_adder_0_sum0] [get_bd_ports carry_out]
delete_bd_objs [get_bd_ports sum1]
startgroup
make_bd_pins_external  [get_bd_pins half_adder_3/a_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells half_adder_3]
make_bd_intf_pins_external  [get_bd_cells half_adder_3]
endgroup
undo
startgroup
make_bd_pins_external  [get_bd_pins half_adder_3/b_0]
endgroup
set_property location {-139 63} [get_bd_ports a]
set_property location {-113 59} [get_bd_ports a]
regenerate_bd_layout
regenerate_bd_layout
set_property location {0.5 -284 107} [get_bd_cells half_adder_1]
set_property location {1 -311 255} [get_bd_cells half_adder_3]
set_property location {-411 227} [get_bd_ports a_0_0]
set_property location {1 -224 252} [get_bd_cells half_adder_3]
set_property location {1 -229 263} [get_bd_cells half_adder_3]
regenerate_bd_layout
set_property location {0.5 -241 258} [get_bd_cells half_adder_3]
set_property location {1 -206 89} [get_bd_cells half_adder_1]
set_property location {-426 272} [get_bd_ports b_0_0]
set_property location {-372 245} [get_bd_ports a_0_0]
set_property location {-385 241} [get_bd_ports a_0_0]
set_property location {-374 245} [get_bd_ports a_0_0]
set_property location {-373 219} [get_bd_ports a_0_0]
set_property location {-372 249} [get_bd_ports a_0_0]
set_property location {-369 261} [get_bd_ports b_0_0]
undo
undo
set_property location {-431 87} [get_bd_ports b]
set_property name a0 [get_bd_ports a]
set_property name b0 [get_bd_ports b]
set_property name a1 [get_bd_ports a_0_0]
set_property name b1 [get_bd_ports b_0_0]
set_property location {2 157 126} [get_bd_cells half_adder_0]
set_property location {2 127 314} [get_bd_cells half_adder_2]
set_property location {2 122 224} [get_bd_cells half_adder_0]
startgroup
make_bd_pins_external  [get_bd_pins half_adder_1/sum0]
endgroup
connect_bd_net [get_bd_pins half_adder_1/carry] [get_bd_pins half_adder_2/b_0]
connect_bd_net [get_bd_pins half_adder_3/sum0] [get_bd_pins half_adder_2/a_0]
connect_bd_net [get_bd_pins half_adder_3/carry] [get_bd_pins half_adder_0/a_0]
set_property location {2.5 270 224} [get_bd_cells half_adder_0]
connect_bd_net [get_bd_pins half_adder_0/b_0] [get_bd_pins half_adder_2/carry]
startgroup
make_bd_pins_external  [get_bd_pins half_adder_2/sum0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins half_adder_0/sum0]
endgroup
set_property name carry [get_bd_ports sum0_2]
set_property name sum0 [get_bd_ports sum0_0]
set_property name sum1 [get_bd_ports sum0_1]
regenerate_bd_layout
regenerate_bd_layout
set_property location {-120 137} [get_bd_ports a1]
set_property location {0.5 -139 188} [get_bd_cells half_adder_3]
regenerate_bd_layout
set_property location {-101 121} [get_bd_ports a1]
set_property location {-121 139} [get_bd_ports a1]
set_property location {-16 157} [get_bd_ports b1]
set_property location {-5 138} [get_bd_ports a1]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/two_bit_adder_block.bd] -top
open_bd_design {C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/two_bit_adder_block.bd}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top two_bit_adder [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top two_bit_adder_block_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source two_bit_tb.tcl
restart
run 10 us
close_sim
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files {{C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/Nexis Contrs/Nexys4DDR_Master.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/Nexis Contrs/Nexys4DDR_Master.xdc}}
add_files -fileset constrs_1 -norecurse C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/Nexys4DDR_Master.xdc
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property name a [get_bd_ports a1]
set_property location {-115 148} [get_bd_ports a]
set_property location {37 133} [get_bd_ports a]
set_property name a1 [get_bd_ports a]
save_bd_design
open_run impl_1
open_bd_design {C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/two_bit_adder_block.bd}
reset_target all [get_files  C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/two_bit_adder_block.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/two_bit_adder_block.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/two_bit_adder_block.bd]
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
regenerate_bd_layout
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top two_bit_adder [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/hdl/two_bit_adder_block_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/hdl/two_bit_adder_block_wrapper.vhd
make_wrapper -files [get_files C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/two_bit_adder_block.bd] -top
add_files -norecurse C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/hdl/two_bit_adder_block_wrapper.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/two_bit_adder_block.bd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/hdl/two_bit_adder_block_wrapper.vhd] -no_script -reset -force -quiet
remove_files  {C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/two_bit_adder_block.bd C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/hdl/two_bit_adder_block_wrapper.vhd}
close_design
create_bd_design "two_bit_block"
update_compile_order -fileset sources_1
create_bd_cell -type module -reference half_adder half_adder_0
set_property location {1 82 -369} [get_bd_cells half_adder_0]
create_bd_cell -type module -reference half_adder half_adder_1
set_property location {1 79 -566} [get_bd_cells half_adder_1]
create_bd_cell -type module -reference half_adder half_adder_2
create_bd_cell -type module -reference half_adder half_adder_3
set_property location {4 700 -648} [get_bd_cells half_adder_1]
regenerate_bd_layout
set_property location {0.5 -232 193} [get_bd_cells half_adder_0]
set_property location {1 -207 368} [get_bd_cells half_adder_1]
set_property location {2 98 371} [get_bd_cells half_adder_2]
set_property location {2 99 226} [get_bd_cells half_adder_2]
set_property location {2 100 411} [get_bd_cells half_adder_3]
startgroup
make_bd_pins_external  [get_bd_cells half_adder_0]
make_bd_intf_pins_external  [get_bd_cells half_adder_0]
endgroup
undo
startgroup
make_bd_pins_external  [get_bd_pins half_adder_0/a_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins half_adder_0/b_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins half_adder_1/a_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins half_adder_1/b_0]
endgroup
set_property location {2 107 494} [get_bd_cells half_adder_3]
set_property location {2 96 320} [get_bd_cells half_adder_2]
startgroup
make_bd_pins_external  [get_bd_pins half_adder_0/sum0]
endgroup
set_property location {2.5 357 333} [get_bd_cells half_adder_3]
set_property location {2 55 429} [get_bd_cells half_adder_2]
set_property location {2.5 211 312} [get_bd_cells half_adder_3]
connect_bd_net [get_bd_pins half_adder_0/carry] [get_bd_pins half_adder_2/b_0]
connect_bd_net [get_bd_pins half_adder_1/sum0] [get_bd_pins half_adder_2/a_0]
connect_bd_net [get_bd_pins half_adder_1/carry] [get_bd_pins half_adder_3/a_0]
connect_bd_net [get_bd_pins half_adder_2/carry] [get_bd_pins half_adder_3/b_0]
startgroup
make_bd_pins_external  [get_bd_pins half_adder_2/sum0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins half_adder_3/carry]
endgroup
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_block/two_bit_block.bd] -top
add_files -norecurse C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_block/hdl/two_bit_block_wrapper.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top two_bit_block_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source two_bit_tb.tcl
restart
run 10 us
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/impl_1/two_bit_block_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/impl_1/two_bit_block_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
delete_bd_objs [get_bd_nets half_adder_3_carry] [get_bd_ports carry_0]
startgroup
make_bd_pins_external  [get_bd_pins half_adder_3/sum0]
endgroup
set_property name carry_0 [get_bd_ports sum0_2]
make_wrapper -files [get_files C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_block/two_bit_block.bd] -top
launch_simulation
source two_bit_tb.tcl
restart
run 10 us
close_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/impl_1/two_bit_block_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/impl_1/two_bit_block_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210292A4B9E5A}
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/impl_1/two_bit_block_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/impl_1/two_bit_block_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210292A4B9E5A}
close_hw_manager
