Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Mar 19 11:15:31 2024
| Host         : PC-Jan running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_simple_test_systolic_array_0_0'

1. Summary
----------

SUCCESS in the conversion of sys_simple_test_systolic_array_0_0 (xilinx.com:user:systolic_array:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Mar 19 10:40:36 2024
| Host         : PC-Jan running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_simple_test_systolic_array_0_0'

1. Summary
----------

SUCCESS in the conversion of sys_simple_test_systolic_array_0_0 (xilinx.com:user:systolic_array:1.0 (Rev. 2)) to Vivado generation flows.

