// Seed: 2729113918
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2,
    input id_3
);
  logic id_4;
  assign id_4 = id_1;
  type_14(
      1, 1, id_2
  );
  assign id_4 = id_3;
  logic id_5;
  logic id_6, id_7, id_8, id_9;
  logic id_10;
endmodule
