 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : pipeline
Version: D-2010.03-SP5
Date   : Thu Mar 17 02:34:45 2016
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: rst (input port clocked by clk)
  Endpoint: ex_mem/dSize_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U3851/ZN (INV_X4)                        0.01       0.01 f
  U5451/ZN (INV_X4)                        0.07       0.08 r
  U3717/ZN (AND2_X4)                       0.06       0.14 r
  U6801/Z (MUX2_X2)                        0.13       0.28 f
  ex_mem/dSize_q_reg[0]/D (DFF_X2)         0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ex_mem/dSize_q_reg[0]/CK (DFF_X2)        0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: rst (input port clocked by clk)
  Endpoint: ex_mem/dSize_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U3851/ZN (INV_X4)                        0.01       0.01 f
  U5451/ZN (INV_X4)                        0.07       0.08 r
  U3717/ZN (AND2_X4)                       0.06       0.14 r
  U6799/Z (MUX2_X2)                        0.13       0.28 f
  ex_mem/dSize_q_reg[1]/D (DFF_X2)         0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ex_mem/dSize_q_reg[1]/CK (DFF_X2)        0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3322/ZN (INV_X4)                        0.10       0.10 r
  U8015/Z (MUX2_X1)                        0.13       0.24 f
  U8014/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[9]/D (DFF_X2)        0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/aluRes_q_reg[9]/CK (DFF_X2)       0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3325/ZN (INV_X4)                        0.10       0.10 r
  U8056/Z (MUX2_X1)                        0.13       0.24 f
  U8055/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[12]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/aluRes_q_reg[12]/CK (DFF_X2)      0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3325/ZN (INV_X4)                        0.10       0.10 r
  U8052/Z (MUX2_X1)                        0.13       0.24 f
  U8051/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[14]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/aluRes_q_reg[14]/CK (DFF_X2)      0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3322/ZN (INV_X4)                        0.10       0.10 r
  U8048/Z (MUX2_X1)                        0.13       0.24 f
  U8047/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[16]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/aluRes_q_reg[16]/CK (DFF_X2)      0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3322/ZN (INV_X4)                        0.10       0.10 r
  U8025/Z (MUX2_X1)                        0.13       0.24 f
  U8024/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[28]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/aluRes_q_reg[28]/CK (DFF_X2)      0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3322/ZN (INV_X4)                        0.10       0.10 r
  U8035/Z (MUX2_X1)                        0.13       0.24 f
  U8034/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[23]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/aluRes_q_reg[23]/CK (DFF_X2)      0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3322/ZN (INV_X4)                        0.10       0.10 r
  U8037/Z (MUX2_X1)                        0.13       0.24 f
  U8036/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[22]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/aluRes_q_reg[22]/CK (DFF_X2)      0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3322/ZN (INV_X4)                        0.10       0.10 r
  U8041/Z (MUX2_X1)                        0.13       0.24 f
  U8040/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[20]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/aluRes_q_reg[20]/CK (DFF_X2)      0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3325/ZN (INV_X4)                        0.10       0.10 r
  U8058/Z (MUX2_X1)                        0.13       0.24 f
  U8057/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[11]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/aluRes_q_reg[11]/CK (DFF_X2)      0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3322/ZN (INV_X4)                        0.10       0.10 r
  U8023/Z (MUX2_X1)                        0.13       0.24 f
  U8022/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[29]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/aluRes_q_reg[29]/CK (DFF_X2)      0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3322/ZN (INV_X4)                        0.10       0.10 r
  U8017/Z (MUX2_X1)                        0.13       0.24 f
  U8016/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[8]/D (DFF_X2)        0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/aluRes_q_reg[8]/CK (DFF_X2)       0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3325/ZN (INV_X4)                        0.10       0.10 r
  U8050/Z (MUX2_X1)                        0.13       0.24 f
  U8049/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[15]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/aluRes_q_reg[15]/CK (DFF_X2)      0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3322/ZN (INV_X4)                        0.10       0.10 r
  U8019/Z (MUX2_X1)                        0.13       0.24 f
  U8018/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[31]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/aluRes_q_reg[31]/CK (DFF_X2)      0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3322/ZN (INV_X4)                        0.10       0.10 r
  U4448/Z (MUX2_X1)                        0.13       0.24 f
  U8042/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[19]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/aluRes_q_reg[19]/CK (DFF_X2)      0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3322/ZN (INV_X4)                        0.10       0.10 r
  U8046/Z (MUX2_X1)                        0.13       0.24 f
  U8045/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[17]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/aluRes_q_reg[17]/CK (DFF_X2)      0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3322/ZN (INV_X4)                        0.10       0.10 r
  U8033/Z (MUX2_X1)                        0.13       0.24 f
  U8032/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[24]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/aluRes_q_reg[24]/CK (DFF_X2)      0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3322/ZN (INV_X4)                        0.10       0.10 r
  U8027/Z (MUX2_X1)                        0.13       0.24 f
  U8026/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[27]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/aluRes_q_reg[27]/CK (DFF_X2)      0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3325/ZN (INV_X4)                        0.10       0.10 r
  U8054/Z (MUX2_X1)                        0.13       0.24 f
  U8053/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[13]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/aluRes_q_reg[13]/CK (DFF_X2)      0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3322/ZN (INV_X4)                        0.10       0.10 r
  U8044/Z (MUX2_X1)                        0.13       0.24 f
  U8043/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[18]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/aluRes_q_reg[18]/CK (DFF_X2)      0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3322/ZN (INV_X4)                        0.10       0.10 r
  U8031/Z (MUX2_X1)                        0.13       0.24 f
  U8030/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[25]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/aluRes_q_reg[25]/CK (DFF_X2)      0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3322/ZN (INV_X4)                        0.10       0.10 r
  U8021/Z (MUX2_X1)                        0.13       0.24 f
  U8020/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[30]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/aluRes_q_reg[30]/CK (DFF_X2)      0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3322/ZN (INV_X4)                        0.10       0.10 r
  U8039/Z (MUX2_X1)                        0.13       0.24 f
  U8038/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[21]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/aluRes_q_reg[21]/CK (DFF_X2)      0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3322/ZN (INV_X4)                        0.10       0.10 r
  U8029/Z (MUX2_X1)                        0.13       0.24 f
  U8028/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[26]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/aluRes_q_reg[26]/CK (DFF_X2)      0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3325/ZN (INV_X4)                        0.10       0.10 r
  U8060/Z (MUX2_X1)                        0.13       0.24 f
  U8059/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[10]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/aluRes_q_reg[10]/CK (DFF_X2)      0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3323/ZN (INV_X4)                        0.10       0.10 r
  U8097/Z (MUX2_X1)                        0.13       0.23 f
  U8096/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[4]/D (DFF_X2)        0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/aluRes_q_reg[4]/CK (DFF_X2)       0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3323/ZN (INV_X4)                        0.10       0.10 r
  U8107/Z (MUX2_X1)                        0.13       0.23 f
  U8106/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[7]/D (DFF_X2)        0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/aluRes_q_reg[7]/CK (DFF_X2)       0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3323/ZN (INV_X4)                        0.10       0.10 r
  U8095/Z (MUX2_X1)                        0.13       0.23 f
  U8094/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[0]/D (DFF_X2)        0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/aluRes_q_reg[0]/CK (DFF_X2)       0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3323/ZN (INV_X4)                        0.10       0.10 r
  U8103/Z (MUX2_X1)                        0.13       0.23 f
  U8102/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[3]/D (DFF_X2)        0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/aluRes_q_reg[3]/CK (DFF_X2)       0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3323/ZN (INV_X4)                        0.10       0.10 r
  U8101/Z (MUX2_X1)                        0.13       0.23 f
  U8100/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[1]/D (DFF_X2)        0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/aluRes_q_reg[1]/CK (DFF_X2)       0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3323/ZN (INV_X4)                        0.10       0.10 r
  U8099/Z (MUX2_X1)                        0.13       0.23 f
  U8098/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[2]/D (DFF_X2)        0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/aluRes_q_reg[2]/CK (DFF_X2)       0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3323/ZN (INV_X4)                        0.10       0.10 r
  U8109/Z (MUX2_X1)                        0.13       0.23 f
  U8108/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[5]/D (DFF_X2)        0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/aluRes_q_reg[5]/CK (DFF_X2)       0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3323/ZN (INV_X4)                        0.10       0.10 r
  U8105/Z (MUX2_X1)                        0.13       0.23 f
  U8104/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[6]/D (DFF_X2)        0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/aluRes_q_reg[6]/CK (DFF_X2)       0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3325/ZN (INV_X4)                                       0.10       0.10 r
  U8066/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[3]/D (DFF_X2)                    0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/memRdData_q_reg[3]/CK (DFF_X2)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3325/ZN (INV_X4)                                       0.10       0.10 r
  U8071/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[8]/D (DFF_X2)                    0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/memRdData_q_reg[8]/CK (DFF_X2)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3325/ZN (INV_X4)                                       0.10       0.10 r
  U8074/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[11]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/memRdData_q_reg[11]/CK (DFF_X2)                  0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3325/ZN (INV_X4)                                       0.10       0.10 r
  U8072/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[9]/D (DFF_X2)                    0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/memRdData_q_reg[9]/CK (DFF_X2)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3325/ZN (INV_X4)                                       0.10       0.10 r
  U8065/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[2]/D (DFF_X2)                    0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/memRdData_q_reg[2]/CK (DFF_X2)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3325/ZN (INV_X4)                                       0.10       0.10 r
  U8073/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[10]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/memRdData_q_reg[10]/CK (DFF_X2)                  0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3325/ZN (INV_X4)                                       0.10       0.10 r
  U8064/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[1]/D (DFF_X2)                    0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/memRdData_q_reg[1]/CK (DFF_X2)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3325/ZN (INV_X4)                                       0.10       0.10 r
  U8070/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[7]/D (DFF_X2)                    0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/memRdData_q_reg[7]/CK (DFF_X2)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3325/ZN (INV_X4)                                       0.10       0.10 r
  U8067/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[4]/D (DFF_X2)                    0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/memRdData_q_reg[4]/CK (DFF_X2)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3325/ZN (INV_X4)                                       0.10       0.10 r
  U8063/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[0]/D (DFF_X2)                    0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/memRdData_q_reg[0]/CK (DFF_X2)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3325/ZN (INV_X4)                                       0.10       0.10 r
  U8068/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[5]/D (DFF_X2)                    0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/memRdData_q_reg[5]/CK (DFF_X2)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3325/ZN (INV_X4)                                       0.10       0.10 r
  U8069/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[6]/D (DFF_X2)                    0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/memRdData_q_reg[6]/CK (DFF_X2)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3324/ZN (INV_X4)                                       0.10       0.10 r
  U8075/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[12]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/memRdData_q_reg[12]/CK (DFF_X2)                  0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3324/ZN (INV_X4)                                       0.10       0.10 r
  U8086/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[23]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/memRdData_q_reg[23]/CK (DFF_X2)                  0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3324/ZN (INV_X4)                                       0.10       0.10 r
  U8089/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[27]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/memRdData_q_reg[27]/CK (DFF_X2)                  0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3324/ZN (INV_X4)                                       0.10       0.10 r
  U8081/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[18]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/memRdData_q_reg[18]/CK (DFF_X2)                  0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3324/ZN (INV_X4)                                       0.10       0.10 r
  U8078/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[15]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/memRdData_q_reg[15]/CK (DFF_X2)                  0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3324/ZN (INV_X4)                                       0.10       0.10 r
  U8076/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[13]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/memRdData_q_reg[13]/CK (DFF_X2)                  0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3324/ZN (INV_X4)                                       0.10       0.10 r
  U8087/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[24]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/memRdData_q_reg[24]/CK (DFF_X2)                  0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3324/ZN (INV_X4)                                       0.10       0.10 r
  U8088/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[25]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/memRdData_q_reg[25]/CK (DFF_X2)                  0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3324/ZN (INV_X4)                                       0.10       0.10 r
  U8084/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[21]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/memRdData_q_reg[21]/CK (DFF_X2)                  0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3324/ZN (INV_X4)                                       0.10       0.10 r
  U8090/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[28]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/memRdData_q_reg[28]/CK (DFF_X2)                  0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3324/ZN (INV_X4)                                       0.10       0.10 r
  U8085/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[22]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/memRdData_q_reg[22]/CK (DFF_X2)                  0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3324/ZN (INV_X4)                                       0.10       0.10 r
  U8077/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[14]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/memRdData_q_reg[14]/CK (DFF_X2)                  0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3324/ZN (INV_X4)                                       0.10       0.10 r
  U8082/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[19]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/memRdData_q_reg[19]/CK (DFF_X2)                  0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3324/ZN (INV_X4)                                       0.10       0.10 r
  U8079/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[16]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/memRdData_q_reg[16]/CK (DFF_X2)                  0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3324/ZN (INV_X4)                                       0.10       0.10 r
  U8080/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[17]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/memRdData_q_reg[17]/CK (DFF_X2)                  0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3324/ZN (INV_X4)                                       0.10       0.10 r
  U8083/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[20]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/memRdData_q_reg[20]/CK (DFF_X2)                  0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3323/ZN (INV_X4)                                       0.10       0.10 r
  U8093/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[31]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/memRdData_q_reg[31]/CK (DFF_X2)                  0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3323/ZN (INV_X4)                                       0.10       0.10 r
  U8092/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[30]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/memRdData_q_reg[30]/CK (DFF_X2)                  0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3323/ZN (INV_X4)                                       0.10       0.10 r
  U8091/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[29]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/memRdData_q_reg[29]/CK (DFF_X2)                  0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3324/ZN (INV_X4)                                       0.10       0.10 r
  U4055/Z (MUX2_X2)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[26]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/memRdData_q_reg[26]/CK (DFF_X2)                  0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3324/ZN (INV_X4)                        0.10       0.10 r
  U5280/Z (MUX2_X2)                        0.14       0.24 f
  mem_wb/reg31Val_q_reg[1]/D (DFF_X2)      0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/reg31Val_q_reg[1]/CK (DFF_X2)     0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3323/ZN (INV_X4)                        0.10       0.10 r
  U6400/Z (MUX2_X2)                        0.14       0.24 f
  mem_wb/reg31Val_q_reg[2]/D (DFF_X2)      0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/reg31Val_q_reg[2]/CK (DFF_X2)     0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3327/ZN (INV_X4)                                       0.01       0.01 f
  U3413/ZN (INV_X4)                                       0.08       0.10 r
  U6720/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[14]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/reg31Val_q_reg[14]/CK (DFF_X2)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3327/ZN (INV_X4)                                       0.01       0.01 f
  U3413/ZN (INV_X4)                                       0.08       0.10 r
  U6727/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[20]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/reg31Val_q_reg[20]/CK (DFF_X2)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3327/ZN (INV_X4)                                       0.01       0.01 f
  U3413/ZN (INV_X4)                                       0.08       0.10 r
  U6729/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[21]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/reg31Val_q_reg[21]/CK (DFF_X2)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3327/ZN (INV_X4)                                       0.01       0.01 f
  U3413/ZN (INV_X4)                                       0.08       0.10 r
  U6725/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[19]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/reg31Val_q_reg[19]/CK (DFF_X2)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3327/ZN (INV_X4)                                       0.01       0.01 f
  U3413/ZN (INV_X4)                                       0.08       0.10 r
  U6717/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[12]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/reg31Val_q_reg[12]/CK (DFF_X2)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3327/ZN (INV_X4)                                       0.01       0.01 f
  U3413/ZN (INV_X4)                                       0.08       0.10 r
  U6723/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[17]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/reg31Val_q_reg[17]/CK (DFF_X2)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3327/ZN (INV_X4)                                       0.01       0.01 f
  U3413/ZN (INV_X4)                                       0.08       0.10 r
  U6719/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[13]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/reg31Val_q_reg[13]/CK (DFF_X2)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3327/ZN (INV_X4)                                       0.01       0.01 f
  U3413/ZN (INV_X4)                                       0.08       0.10 r
  U6724/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[18]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/reg31Val_q_reg[18]/CK (DFF_X2)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3327/ZN (INV_X4)                                       0.01       0.01 f
  U3413/ZN (INV_X4)                                       0.08       0.10 r
  U6721/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[15]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/reg31Val_q_reg[15]/CK (DFF_X2)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3327/ZN (INV_X4)                                       0.01       0.01 f
  U3413/ZN (INV_X4)                                       0.08       0.10 r
  U6722/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[16]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/reg31Val_q_reg[16]/CK (DFF_X2)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3327/ZN (INV_X4)                                       0.01       0.01 f
  U3319/ZN (INV_X4)                                       0.08       0.09 r
  U6732/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[24]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/reg31Val_q_reg[24]/CK (DFF_X2)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3327/ZN (INV_X4)                                       0.01       0.01 f
  U3319/ZN (INV_X4)                                       0.08       0.09 r
  U6747/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[26]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/reg31Val_q_reg[26]/CK (DFF_X2)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U3327/ZN (INV_X4)                        0.01       0.01 f
  U3319/ZN (INV_X4)                        0.08       0.09 r
  U6743/Z (MUX2_X2)                        0.14       0.23 f
  mem_wb/reg31Val_q_reg[5]/D (DFF_X2)      0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/reg31Val_q_reg[5]/CK (DFF_X2)     0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U3327/ZN (INV_X4)                        0.01       0.01 f
  U3319/ZN (INV_X4)                        0.08       0.09 r
  U6742/Z (MUX2_X2)                        0.14       0.23 f
  mem_wb/reg31Val_q_reg[8]/D (DFF_X2)      0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/reg31Val_q_reg[8]/CK (DFF_X2)     0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3327/ZN (INV_X4)                                       0.01       0.01 f
  U3319/ZN (INV_X4)                                       0.08       0.09 r
  U6750/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[28]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/reg31Val_q_reg[28]/CK (DFF_X2)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3327/ZN (INV_X4)                                       0.01       0.01 f
  U3319/ZN (INV_X4)                                       0.08       0.09 r
  U6749/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[27]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/reg31Val_q_reg[27]/CK (DFF_X2)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3327/ZN (INV_X4)                                       0.01       0.01 f
  U3319/ZN (INV_X4)                                       0.08       0.09 r
  U6731/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[23]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/reg31Val_q_reg[23]/CK (DFF_X2)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U3327/ZN (INV_X4)                        0.01       0.01 f
  U3319/ZN (INV_X4)                        0.08       0.09 r
  U6739/Z (MUX2_X2)                        0.14       0.23 f
  mem_wb/reg31Val_q_reg[9]/D (DFF_X2)      0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/reg31Val_q_reg[9]/CK (DFF_X2)     0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3327/ZN (INV_X4)                                       0.01       0.01 f
  U3319/ZN (INV_X4)                                       0.08       0.09 r
  U6735/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[10]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/reg31Val_q_reg[10]/CK (DFF_X2)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3327/ZN (INV_X4)                                       0.01       0.01 f
  U3319/ZN (INV_X4)                                       0.08       0.09 r
  U6730/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[22]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/reg31Val_q_reg[22]/CK (DFF_X2)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3327/ZN (INV_X4)                                       0.01       0.01 f
  U3319/ZN (INV_X4)                                       0.08       0.09 r
  U6734/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[25]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/reg31Val_q_reg[25]/CK (DFF_X2)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3327/ZN (INV_X4)                                       0.01       0.01 f
  U3319/ZN (INV_X4)                                       0.08       0.09 r
  U6736/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[11]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/reg31Val_q_reg[11]/CK (DFF_X2)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U3327/ZN (INV_X4)                        0.01       0.01 f
  U3319/ZN (INV_X4)                        0.08       0.09 r
  U6740/Z (MUX2_X2)                        0.14       0.23 f
  mem_wb/reg31Val_q_reg[7]/D (DFF_X2)      0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/reg31Val_q_reg[7]/CK (DFF_X2)     0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U3327/ZN (INV_X4)                        0.01       0.01 f
  U3319/ZN (INV_X4)                        0.08       0.09 r
  U6745/Z (MUX2_X2)                        0.14       0.23 f
  mem_wb/reg31Val_q_reg[6]/D (DFF_X2)      0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/reg31Val_q_reg[6]/CK (DFF_X2)     0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3851/ZN (INV_X4)                                       0.01       0.01 f
  U5451/ZN (INV_X4)                                       0.07       0.08 r
  U6751/Z (MUX2_X2)                                       0.14       0.22 f
  mem_wb/reg31Val_q_reg[29]/D (DFF_X2)                    0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/reg31Val_q_reg[29]/CK (DFF_X2)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U3851/ZN (INV_X4)                        0.01       0.01 f
  U5451/ZN (INV_X4)                        0.07       0.08 r
  U6764/Z (MUX2_X2)                        0.14       0.22 f
  mem_wb/reg31Val_q_reg[4]/D (DFF_X2)      0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/reg31Val_q_reg[4]/CK (DFF_X2)     0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U3851/ZN (INV_X4)                        0.01       0.01 f
  U5451/ZN (INV_X4)                        0.07       0.08 r
  U6766/Z (MUX2_X2)                        0.14       0.22 f
  mem_wb/reg31Val_q_reg[3]/D (DFF_X2)      0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/reg31Val_q_reg[3]/CK (DFF_X2)     0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/fp_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U3851/ZN (INV_X4)                        0.01       0.01 f
  U5451/ZN (INV_X4)                        0.07       0.08 r
  U6802/Z (MUX2_X2)                        0.14       0.22 f
  mem_wb/fp_q_reg/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/link_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U3851/ZN (INV_X4)                        0.01       0.01 f
  U5451/ZN (INV_X4)                        0.07       0.08 r
  U6773/Z (MUX2_X2)                        0.14       0.22 f
  mem_wb/link_q_reg/D (DFF_X2)             0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRd_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U3851/ZN (INV_X4)                        0.01       0.01 f
  U5451/ZN (INV_X4)                        0.07       0.08 r
  U6772/Z (MUX2_X2)                        0.14       0.22 f
  mem_wb/memRd_q_reg/D (DFF_X2)            0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/dSize_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U3851/ZN (INV_X4)                        0.01       0.01 f
  U5451/ZN (INV_X4)                        0.07       0.08 r
  U6800/Z (MUX2_X2)                        0.14       0.22 f
  mem_wb/dSize_q_reg[0]/D (DFF_X2)         0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/dSize_q_reg[0]/CK (DFF_X2)        0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/dSize_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U3851/ZN (INV_X4)                        0.01       0.01 f
  U5451/ZN (INV_X4)                        0.07       0.08 r
  U6798/Z (MUX2_X2)                        0.14       0.22 f
  mem_wb/dSize_q_reg[1]/D (DFF_X2)         0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  mem_wb/dSize_q_reg[1]/CK (DFF_X2)        0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[31] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3816/ZN (NAND2_X2)                      0.02       0.46 f
  U5434/ZN (NAND3_X2)                      0.05       0.51 r
  U4402/ZN (AND3_X4)                       0.06       0.57 r
  U6559/ZN (OAI21_X4)                      0.02       0.59 f
  U3156/ZN (NAND2_X2)                      0.04       0.63 r
  U6012/ZN (OAI21_X1)                      0.04       0.67 f
  U6560/ZN (XNOR2_X2)                      0.08       0.75 f
  U2933/ZN (OAI21_X4)                      0.05       0.80 r
  iAddr[31] (out)                          0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[27] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.03       0.16 f
  U6497/ZN (INV_X4)                        0.03       0.18 r
  U3578/ZN (OAI211_X4)                     0.03       0.21 f
  U3942/ZN (NAND3_X2)                      0.04       0.26 r
  U6298/ZN (NAND2_X4)                      0.02       0.28 f
  U6508/ZN (OAI21_X4)                      0.05       0.33 r
  U6052/ZN (INV_X8)                        0.01       0.34 f
  U3914/ZN (NOR2_X2)                       0.05       0.39 r
  U6528/ZN (OAI21_X4)                      0.03       0.42 f
  U3816/ZN (NAND2_X2)                      0.03       0.44 r
  U5434/ZN (NAND3_X2)                      0.03       0.48 f
  U5082/ZN (NAND3_X2)                      0.06       0.54 r
  U4582/ZN (NAND2_X4)                      0.02       0.56 f
  U6662/ZN (NAND3_X2)                      0.03       0.59 r
  U2905/ZN (NAND2_X4)                      0.02       0.61 f
  U6663/ZN (XNOR2_X2)                      0.06       0.67 f
  U6668/ZN (OAI21_X4)                      0.04       0.71 r
  U4647/ZN (INV_X4)                        0.02       0.73 f
  U5079/ZN (INV_X1)                        0.04       0.77 r
  iAddr[27] (out)                          0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[29] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3816/ZN (NAND2_X2)                      0.02       0.46 f
  U5434/ZN (NAND3_X2)                      0.05       0.51 r
  U6170/ZN (NAND4_X2)                      0.04       0.55 f
  U4626/ZN (NAND2_X4)                      0.03       0.58 r
  U6652/ZN (INV_X4)                        0.01       0.59 f
  U6653/ZN (NOR2_X4)                       0.02       0.62 r
  U6654/ZN (XNOR2_X2)                      0.07       0.68 r
  U6173/ZN (OAI211_X4)                     0.03       0.71 f
  U4806/ZN (INV_X2)                        0.05       0.76 r
  U4803/ZN (INV_X4)                        0.01       0.77 f
  iAddr[29] (out)                          0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[25] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3816/ZN (NAND2_X2)                      0.02       0.46 f
  U5434/ZN (NAND3_X2)                      0.05       0.51 r
  U5082/ZN (NAND3_X2)                      0.04       0.55 f
  U4618/ZN (XNOR2_X2)                      0.07       0.61 f
  U6262/ZN (OAI211_X4)                     0.06       0.68 r
  U3580/Z (BUF_X16)                        0.08       0.75 r
  iAddr[25] (out)                          0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.25


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[19] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3797/ZN (NAND2_X4)                      0.03       0.47 f
  U5113/ZN (INV_X2)                        0.04       0.51 r
  U6620/ZN (NOR2_X4)                       0.02       0.53 f
  U6622/ZN (AOI21_X4)                      0.03       0.56 r
  U6623/ZN (XNOR2_X2)                      0.07       0.63 r
  U6299/ZN (OAI211_X4)                     0.03       0.66 f
  U5752/ZN (INV_X1)                        0.08       0.74 r
  U2915/ZN (INV_X4)                        0.01       0.74 f
  iAddr[19] (out)                          0.00       0.74 f
  data arrival time                                   0.74

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[22] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3797/ZN (NAND2_X4)                      0.03       0.47 f
  U5506/ZN (NAND2_X4)                      0.04       0.51 r
  U3886/ZN (INV_X8)                        0.02       0.52 f
  U4818/ZN (NAND4_X2)                      0.04       0.56 r
  U3888/ZN (NAND2_X4)                      0.03       0.59 f
  U3889/ZN (AOI21_X4)                      0.04       0.62 r
  U3887/ZN (OAI21_X4)                      0.03       0.65 f
  U4043/ZN (NAND3_X1)                      0.07       0.72 r
  iAddr[22] (out)                          0.00       0.72 r
  data arrival time                                   0.72

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[30] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3816/ZN (NAND2_X2)                      0.02       0.46 f
  U5434/ZN (NAND3_X2)                      0.05       0.51 r
  U4402/ZN (AND3_X4)                       0.06       0.57 r
  U6559/ZN (OAI21_X4)                      0.02       0.59 f
  U5883/ZN (INV_X2)                        0.02       0.62 r
  U6647/ZN (NAND2_X2)                      0.02       0.63 f
  U6648/ZN (NAND3_X2)                      0.05       0.68 r
  U5784/ZN (NAND3_X4)                      0.03       0.71 f
  iAddr[30] (out)                          0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[18] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3797/ZN (NAND2_X4)                      0.03       0.47 f
  U2943/ZN (NAND3_X2)                      0.04       0.51 r
  U6690/ZN (NAND2_X2)                      0.03       0.54 f
  U6691/ZN (INV_X4)                        0.02       0.56 r
  U6692/ZN (OAI221_X2)                     0.04       0.59 f
  U4056/ZN (NAND3_X1)                      0.10       0.70 r
  iAddr[18] (out)                          0.00       0.70 r
  data arrival time                                   0.70

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[26] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3816/ZN (NAND2_X2)                      0.02       0.46 f
  U5434/ZN (NAND3_X2)                      0.05       0.51 r
  U5082/ZN (NAND3_X2)                      0.04       0.55 f
  U4582/ZN (NAND2_X4)                      0.03       0.58 r
  U5334/ZN (NAND2_X4)                      0.02       0.60 f
  U3901/ZN (INV_X8)                        0.02       0.62 r
  U6628/ZN (OAI21_X4)                      0.02       0.64 f
  U5645/ZN (OAI211_X4)                     0.06       0.70 r
  iAddr[26] (out)                          0.00       0.70 r
  data arrival time                                   0.70

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[20] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3797/ZN (NAND2_X4)                      0.03       0.47 f
  U5506/ZN (NAND2_X4)                      0.04       0.51 r
  U3886/ZN (INV_X8)                        0.02       0.52 f
  U5517/ZN (NAND3_X4)                      0.02       0.54 r
  U6365/ZN (NAND2_X4)                      0.02       0.57 f
  U3298/ZN (NOR2_X2)                       0.05       0.61 r
  U5387/ZN (OAI21_X4)                      0.03       0.64 f
  U3909/ZN (INV_X1)                        0.04       0.68 r
  U3910/ZN (INV_X4)                        0.01       0.69 f
  iAddr[20] (out)                          0.00       0.69 f
  data arrival time                                   0.69

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[28] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3816/ZN (NAND2_X2)                      0.02       0.46 f
  U5434/ZN (NAND3_X2)                      0.05       0.51 r
  U6170/ZN (NAND4_X2)                      0.04       0.55 f
  U4626/ZN (NAND2_X4)                      0.03       0.58 r
  U4635/ZN (NAND2_X2)                      0.03       0.61 f
  U3562/ZN (OAI221_X2)                     0.07       0.68 r
  iAddr[28] (out)                          0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[17] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.03       0.16 f
  U6497/ZN (INV_X4)                        0.03       0.18 r
  U3578/ZN (OAI211_X4)                     0.03       0.21 f
  U3942/ZN (NAND3_X2)                      0.04       0.26 r
  U6298/ZN (NAND2_X4)                      0.02       0.28 f
  U6508/ZN (OAI21_X4)                      0.05       0.33 r
  U6052/ZN (INV_X8)                        0.01       0.34 f
  U3914/ZN (NOR2_X2)                       0.05       0.39 r
  U6528/ZN (OAI21_X4)                      0.03       0.42 f
  U3797/ZN (NAND2_X4)                      0.04       0.45 r
  U5506/ZN (NAND2_X4)                      0.03       0.48 f
  U6562/ZN (OAI21_X4)                      0.05       0.53 r
  U5876/ZN (INV_X8)                        0.01       0.54 f
  U6609/ZN (OAI221_X2)                     0.07       0.61 r
  U3381/ZN (NAND3_X2)                      0.06       0.67 f
  iAddr[17] (out)                          0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[16] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3797/ZN (NAND2_X4)                      0.03       0.47 f
  U5506/ZN (NAND2_X4)                      0.04       0.51 r
  U6562/ZN (OAI21_X4)                      0.03       0.53 f
  U3207/ZN (NOR2_X1)                       0.08       0.61 r
  U5538/ZN (OAI221_X4)                     0.05       0.67 f
  iAddr[16] (out)                          0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ex_mem/imm32_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[11] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[2]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[2]/QN (DFFR_X1)       0.15       0.15 r
  U4748/ZN (NAND2_X1)                      0.05       0.20 f
  U5728/ZN (NAND2_X4)                      0.04       0.25 r
  U3970/ZN (INV_X4)                        0.01       0.26 f
  U3270/ZN (OAI21_X2)                      0.04       0.30 r
  U6573/ZN (NAND2_X2)                      0.03       0.33 f
  U6575/ZN (NAND3_X4)                      0.03       0.35 r
  U4932/ZN (NAND2_X4)                      0.02       0.38 f
  U5353/ZN (NAND2_X4)                      0.02       0.40 r
  U5352/ZN (NAND2_X4)                      0.02       0.42 f
  U6009/ZN (NAND2_X4)                      0.02       0.44 r
  U5904/ZN (NAND2_X4)                      0.02       0.46 f
  U3576/ZN (AOI21_X2)                      0.04       0.50 r
  U6685/ZN (XNOR2_X2)                      0.07       0.57 r
  U4046/ZN (NAND2_X4)                      0.02       0.59 f
  U6339/ZN (NAND3_X2)                      0.07       0.67 r
  iAddr[11] (out)                          0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[23] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6051/ZN (NAND2_X2)                      0.05       0.40 r
  U6249/ZN (NAND4_X4)                      0.04       0.44 f
  U4239/ZN (INV_X8)                        0.03       0.47 r
  U6635/ZN (NOR2_X4)                       0.01       0.48 f
  U4936/ZN (AOI21_X2)                      0.04       0.52 r
  U6636/ZN (XNOR2_X2)                      0.07       0.59 r
  U6250/ZN (OAI211_X4)                     0.03       0.62 f
  U4690/ZN (INV_X8)                        0.03       0.65 r
  U4691/ZN (INV_X16)                       0.01       0.66 f
  iAddr[23] (out)                          0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[21] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3797/ZN (NAND2_X4)                      0.03       0.47 f
  U5506/ZN (NAND2_X4)                      0.04       0.51 r
  U3886/ZN (INV_X8)                        0.02       0.52 f
  U4946/ZN (NAND4_X4)                      0.05       0.57 r
  U2844/ZN (INV_X2)                        0.02       0.59 f
  U6616/ZN (NAND2_X2)                      0.03       0.62 r
  U5389/ZN (NAND4_X4)                      0.03       0.65 f
  iAddr[21] (out)                          0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[24] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3797/ZN (NAND2_X4)                      0.03       0.47 f
  U5113/ZN (INV_X2)                        0.04       0.51 r
  U6642/ZN (OAI21_X4)                      0.03       0.54 f
  U5320/ZN (INV_X8)                        0.02       0.56 r
  U6643/ZN (OAI21_X4)                      0.02       0.58 f
  U6155/ZN (OAI211_X4)                     0.06       0.64 r
  iAddr[24] (out)                          0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ex_mem/imm32_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[10] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[2]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[2]/QN (DFFR_X1)       0.15       0.15 r
  U4748/ZN (NAND2_X1)                      0.05       0.20 f
  U5728/ZN (NAND2_X4)                      0.04       0.25 r
  U3970/ZN (INV_X4)                        0.01       0.26 f
  U3270/ZN (OAI21_X2)                      0.04       0.30 r
  U6573/ZN (NAND2_X2)                      0.03       0.33 f
  U6575/ZN (NAND3_X4)                      0.03       0.35 r
  U4932/ZN (NAND2_X4)                      0.02       0.38 f
  U5353/ZN (NAND2_X4)                      0.02       0.40 r
  U5352/ZN (NAND2_X4)                      0.02       0.42 f
  U6009/ZN (NAND2_X4)                      0.02       0.44 r
  U5904/ZN (NAND2_X4)                      0.02       0.46 f
  U4933/ZN (XNOR2_X2)                      0.06       0.53 f
  U4065/ZN (OAI221_X1)                     0.08       0.60 r
  iAddr[10] (out)                          0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[14] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.03       0.16 f
  U6497/ZN (INV_X4)                        0.03       0.18 r
  U3578/ZN (OAI211_X4)                     0.03       0.21 f
  U3942/ZN (NAND3_X2)                      0.04       0.26 r
  U6298/ZN (NAND2_X4)                      0.02       0.28 f
  U6508/ZN (OAI21_X4)                      0.05       0.33 r
  U6052/ZN (INV_X8)                        0.01       0.34 f
  U3914/ZN (NOR2_X2)                       0.05       0.39 r
  U6528/ZN (OAI21_X4)                      0.03       0.42 f
  U3955/ZN (INV_X2)                        0.03       0.44 r
  U5659/ZN (NAND2_X4)                      0.02       0.46 f
  U3556/Z (CLKBUF_X3)                      0.04       0.50 f
  U6569/ZN (OAI211_X2)                     0.05       0.55 r
  U3946/ZN (NAND3_X4)                      0.04       0.59 f
  iAddr[14] (out)                          0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[15] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3955/ZN (INV_X2)                        0.02       0.46 f
  U5659/ZN (NAND2_X4)                      0.02       0.49 r
  U4638/ZN (NAND2_X4)                      0.02       0.51 f
  U4637/ZN (INV_X4)                        0.02       0.53 r
  U4990/ZN (NAND2_X4)                      0.01       0.54 f
  U4991/ZN (NAND2_X4)                      0.03       0.57 r
  U6570/ZN (OAI21_X4)                      0.02       0.59 f
  iAddr[15] (out)                          0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U8190/ZN (NAND2_X1)                                     0.22       0.40 r
  U3823/ZN (INV_X4)                                       0.00       0.40 f
  U3824/ZN (INV_X4)                                       0.11       0.51 r
  U4269/ZN (OAI222_X1)                                    0.06       0.58 f
  memWrData[21] (out)                                     0.00       0.58 f
  data arrival time                                                  0.58

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U8190/ZN (NAND2_X1)                                     0.22       0.40 r
  U3823/ZN (INV_X4)                                       0.00       0.40 f
  U3824/ZN (INV_X4)                                       0.11       0.51 r
  U4237/ZN (OAI222_X1)                                    0.06       0.58 f
  memWrData[26] (out)                                     0.00       0.58 f
  data arrival time                                                  0.58

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U8190/ZN (NAND2_X1)                                     0.22       0.40 r
  U3823/ZN (INV_X4)                                       0.00       0.40 f
  U3824/ZN (INV_X4)                                       0.11       0.51 r
  U8182/ZN (OAI222_X1)                                    0.06       0.57 f
  memWrData[1] (out)                                      0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[2]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U8190/ZN (NAND2_X1)                                     0.22       0.40 r
  U3823/ZN (INV_X4)                                       0.00       0.40 f
  U3824/ZN (INV_X4)                                       0.11       0.51 r
  U8181/ZN (OAI222_X1)                                    0.06       0.57 f
  memWrData[2] (out)                                      0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[3]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U8190/ZN (NAND2_X1)                                     0.22       0.40 r
  U3823/ZN (INV_X4)                                       0.00       0.40 f
  U3824/ZN (INV_X4)                                       0.11       0.51 r
  U8180/ZN (OAI222_X1)                                    0.06       0.57 f
  memWrData[3] (out)                                      0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[4]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U8190/ZN (NAND2_X1)                                     0.22       0.40 r
  U3823/ZN (INV_X4)                                       0.00       0.40 f
  U3824/ZN (INV_X4)                                       0.11       0.51 r
  U8179/ZN (OAI222_X1)                                    0.06       0.57 f
  memWrData[4] (out)                                      0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[5]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U8190/ZN (NAND2_X1)                                     0.22       0.40 r
  U3823/ZN (INV_X4)                                       0.00       0.40 f
  U3824/ZN (INV_X4)                                       0.11       0.51 r
  U8178/ZN (OAI222_X1)                                    0.06       0.57 f
  memWrData[5] (out)                                      0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[6]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U8190/ZN (NAND2_X1)                                     0.22       0.40 r
  U3823/ZN (INV_X4)                                       0.00       0.40 f
  U3824/ZN (INV_X4)                                       0.11       0.51 r
  U8177/ZN (OAI222_X1)                                    0.06       0.57 f
  memWrData[6] (out)                                      0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[7]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U8190/ZN (NAND2_X1)                                     0.22       0.40 r
  U3823/ZN (INV_X4)                                       0.00       0.40 f
  U3824/ZN (INV_X4)                                       0.11       0.51 r
  U8176/ZN (OAI222_X1)                                    0.06       0.57 f
  memWrData[7] (out)                                      0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[8]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U8190/ZN (NAND2_X1)                                     0.22       0.40 r
  U3823/ZN (INV_X4)                                       0.00       0.40 f
  U3824/ZN (INV_X4)                                       0.11       0.51 r
  U8175/ZN (OAI222_X1)                                    0.06       0.57 f
  memWrData[8] (out)                                      0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[9]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U8190/ZN (NAND2_X1)                                     0.22       0.40 r
  U3823/ZN (INV_X4)                                       0.00       0.40 f
  U3824/ZN (INV_X4)                                       0.11       0.51 r
  U8174/ZN (OAI222_X1)                                    0.06       0.57 f
  memWrData[9] (out)                                      0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U8190/ZN (NAND2_X1)                                     0.22       0.40 r
  U3823/ZN (INV_X4)                                       0.00       0.40 f
  U3824/ZN (INV_X4)                                       0.11       0.51 r
  U8188/ZN (OAI222_X1)                                    0.06       0.57 f
  memWrData[10] (out)                                     0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U8190/ZN (NAND2_X1)                                     0.22       0.40 r
  U3823/ZN (INV_X4)                                       0.00       0.40 f
  U3824/ZN (INV_X4)                                       0.11       0.51 r
  U8187/ZN (OAI222_X1)                                    0.06       0.57 f
  memWrData[11] (out)                                     0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U8190/ZN (NAND2_X1)                                     0.22       0.40 r
  U3823/ZN (INV_X4)                                       0.00       0.40 f
  U3824/ZN (INV_X4)                                       0.11       0.51 r
  U8186/ZN (OAI222_X1)                                    0.06       0.57 f
  memWrData[12] (out)                                     0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U8190/ZN (NAND2_X1)                                     0.22       0.40 r
  U3823/ZN (INV_X4)                                       0.00       0.40 f
  U3824/ZN (INV_X4)                                       0.11       0.51 r
  U8185/ZN (OAI222_X1)                                    0.06       0.57 f
  memWrData[13] (out)                                     0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U8190/ZN (NAND2_X1)                                     0.22       0.40 r
  U3823/ZN (INV_X4)                                       0.00       0.40 f
  U3824/ZN (INV_X4)                                       0.11       0.51 r
  U8184/ZN (OAI222_X1)                                    0.06       0.57 f
  memWrData[14] (out)                                     0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U8190/ZN (NAND2_X1)                                     0.22       0.40 r
  U3823/ZN (INV_X4)                                       0.00       0.40 f
  U3824/ZN (INV_X4)                                       0.11       0.51 r
  U8183/ZN (OAI222_X1)                                    0.06       0.57 f
  memWrData[15] (out)                                     0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ex_mem/imm32_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[12] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[2]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[2]/QN (DFFR_X1)       0.15       0.15 r
  U4748/ZN (NAND2_X1)                      0.05       0.20 f
  U5728/ZN (NAND2_X4)                      0.04       0.25 r
  U3970/ZN (INV_X4)                        0.01       0.26 f
  U3270/ZN (OAI21_X2)                      0.04       0.30 r
  U6573/ZN (NAND2_X2)                      0.03       0.33 f
  U6575/ZN (NAND3_X4)                      0.03       0.35 r
  U4932/ZN (NAND2_X4)                      0.02       0.38 f
  U5353/ZN (NAND2_X4)                      0.02       0.40 r
  U5352/ZN (NAND2_X4)                      0.02       0.42 f
  U4027/ZN (NAND2_X2)                      0.04       0.46 r
  U3953/ZN (OAI21_X2)                      0.03       0.49 f
  U6603/ZN (OAI21_X4)                      0.04       0.53 r
  U6605/ZN (NAND3_X4)                      0.04       0.57 f
  iAddr[12] (out)                          0.00       0.57 f
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U8190/ZN (NAND2_X1)                                     0.22       0.40 r
  U3823/ZN (INV_X4)                                       0.00       0.40 f
  U3824/ZN (INV_X4)                                       0.11       0.51 r
  U8002/ZN (OAI222_X2)                                    0.05       0.56 f
  memWrData[25] (out)                                     0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U8190/ZN (NAND2_X1)                                     0.22       0.40 r
  U3823/ZN (INV_X4)                                       0.00       0.40 f
  U3824/ZN (INV_X4)                                       0.11       0.51 r
  U8004/ZN (OAI222_X2)                                    0.05       0.56 f
  memWrData[27] (out)                                     0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U8190/ZN (NAND2_X1)                                     0.22       0.40 r
  U3823/ZN (INV_X4)                                       0.00       0.40 f
  U3824/ZN (INV_X4)                                       0.11       0.51 r
  U8005/ZN (OAI222_X2)                                    0.05       0.56 f
  memWrData[28] (out)                                     0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U8190/ZN (NAND2_X1)                                     0.22       0.40 r
  U3823/ZN (INV_X4)                                       0.00       0.40 f
  U3824/ZN (INV_X4)                                       0.11       0.51 r
  U8006/ZN (OAI222_X2)                                    0.05       0.56 f
  memWrData[29] (out)                                     0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U8190/ZN (NAND2_X1)                                     0.22       0.40 r
  U3823/ZN (INV_X4)                                       0.00       0.40 f
  U3824/ZN (INV_X4)                                       0.11       0.51 r
  U8007/ZN (OAI222_X2)                                    0.05       0.56 f
  memWrData[30] (out)                                     0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U8190/ZN (NAND2_X1)                                     0.22       0.40 r
  U3823/ZN (INV_X4)                                       0.00       0.40 f
  U3824/ZN (INV_X4)                                       0.11       0.51 r
  U8008/ZN (OAI222_X2)                                    0.05       0.56 f
  memWrData[31] (out)                                     0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ex_mem/imm32_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[2]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[2]/QN (DFFR_X1)       0.15       0.15 r
  U4748/ZN (NAND2_X1)                      0.05       0.20 f
  U5728/ZN (NAND2_X4)                      0.04       0.25 r
  U3970/ZN (INV_X4)                        0.01       0.26 f
  U3270/ZN (OAI21_X2)                      0.04       0.30 r
  U6573/ZN (NAND2_X2)                      0.03       0.33 f
  U6575/ZN (NAND3_X4)                      0.03       0.35 r
  U4932/ZN (NAND2_X4)                      0.02       0.38 f
  U5353/ZN (NAND2_X4)                      0.02       0.40 r
  U5352/ZN (NAND2_X4)                      0.02       0.42 f
  U3858/Z (BUF_X4)                         0.05       0.47 f
  U3380/ZN (OAI211_X2)                     0.05       0.52 r
  U3981/ZN (NAND3_X2)                      0.05       0.56 f
  iAddr[9] (out)                           0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ex_mem/imm32_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[13] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[2]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[2]/QN (DFFR_X1)       0.15       0.15 r
  U4748/ZN (NAND2_X1)                      0.05       0.20 f
  U5728/ZN (NAND2_X4)                      0.04       0.25 r
  U3970/ZN (INV_X4)                        0.01       0.26 f
  U3270/ZN (OAI21_X2)                      0.04       0.30 r
  U6573/ZN (NAND2_X2)                      0.03       0.33 f
  U6575/ZN (NAND3_X4)                      0.03       0.35 r
  U4932/ZN (NAND2_X4)                      0.02       0.38 f
  U3935/ZN (NAND2_X1)                      0.04       0.41 r
  U3907/ZN (OAI21_X2)                      0.03       0.44 f
  U6599/ZN (XNOR2_X2)                      0.07       0.51 f
  U3982/ZN (OAI211_X4)                     0.05       0.56 r
  iAddr[13] (out)                          0.00       0.56 r
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/Q (DFF_X2)            0.17       0.17 f
  U6073/ZN (NAND2_X4)                      0.02       0.19 r
  U2953/ZN (INV_X4)                        0.01       0.20 f
  U6420/ZN (NAND2_X4)                      0.02       0.23 r
  U6117/ZN (INV_X8)                        0.02       0.25 f
  U2740/ZN (INV_X32)                       0.02       0.26 r
  U4625/ZN (NOR2_X4)                       0.01       0.28 f
  U4770/ZN (NAND2_X4)                      0.02       0.30 r
  U5480/ZN (NAND2_X4)                      0.02       0.33 f
  U5988/Z (BUF_X32)                        0.16       0.48 f
  U4581/ZN (INV_X1)                        0.05       0.53 r
  U7714/ZN (NAND2_X2)                      0.02       0.55 f
  regWrData[30] (out)                      0.00       0.55 f
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ex_mem/op0_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/op0_q_reg/CK (DFFR_X1)            0.00       0.00 r
  ex_mem/op0_q_reg/QN (DFFR_X1)            0.13       0.13 r
  U4303/ZN (XNOR2_X2)                      0.02       0.15 f
  U3255/ZN (OAI21_X2)                      0.05       0.20 r
  U3700/ZN (INV_X4)                        0.02       0.22 f
  U3750/ZN (INV_X4)                        0.04       0.25 r
  U3742/ZN (NAND2_X2)                      0.03       0.28 f
  U3095/ZN (INV_X4)                        0.10       0.38 r
  U5483/ZN (NAND3_X1)                      0.03       0.41 f
  U3166/ZN (OAI21_X1)                      0.08       0.49 r
  U6837/ZN (INV_X4)                        0.01       0.50 f
  U3375/ZN (OAI21_X2)                      0.04       0.55 r
  iAddr[0] (out)                           0.00       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.12       0.12 r
  U6090/ZN (INV_X8)                        0.02       0.15 f
  U4312/ZN (INV_X16)                       0.03       0.18 r
  U6113/ZN (NAND3_X4)                      0.03       0.20 f
  U6137/ZN (INV_X8)                        0.02       0.23 r
  U5043/ZN (NAND2_X4)                      0.02       0.24 f
  U2636/ZN (INV_X8)                        0.02       0.26 r
  U6033/ZN (NAND2_X4)                      0.01       0.27 f
  U7334/ZN (INV_X4)                        0.02       0.29 r
  U7335/ZN (AOI21_X4)                      0.02       0.31 f
  U4539/Z (BUF_X32)                        0.16       0.47 f
  U6341/ZN (NAND2_X1)                      0.07       0.54 r
  regWrData[12] (out)                      0.00       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ex_mem/imm32_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[3]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/imm32_q_reg[3]/QN (DFFR_X2)       0.13       0.13 r
  U5462/ZN (XNOR2_X2)                      0.07       0.19 r
  U5728/ZN (NAND2_X4)                      0.02       0.21 f
  U3969/ZN (AOI21_X2)                      0.05       0.26 r
  U6516/ZN (OAI21_X4)                      0.03       0.29 f
  U6565/ZN (NAND2_X2)                      0.04       0.34 r
  U4314/ZN (NAND2_X4)                      0.02       0.36 f
  U3967/ZN (OAI21_X2)                      0.06       0.42 r
  U6580/ZN (OAI211_X2)                     0.03       0.45 f
  U3379/ZN (NAND3_X2)                      0.08       0.53 r
  iAddr[7] (out)                           0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: ex_mem/op0_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/op0_q_reg/CK (DFFR_X1)            0.00       0.00 r
  ex_mem/op0_q_reg/QN (DFFR_X1)            0.13       0.13 r
  U4303/ZN (XNOR2_X2)                      0.02       0.15 f
  U3255/ZN (OAI21_X2)                      0.05       0.20 r
  U3700/ZN (INV_X4)                        0.02       0.22 f
  U3750/ZN (INV_X4)                        0.04       0.25 r
  U3742/ZN (NAND2_X2)                      0.03       0.28 f
  U3095/ZN (INV_X4)                        0.10       0.38 r
  U6769/ZN (NAND2_X2)                      0.02       0.40 f
  U3165/ZN (OAI21_X1)                      0.08       0.48 r
  U6834/ZN (INV_X4)                        0.01       0.49 f
  U3376/ZN (OAI21_X2)                      0.04       0.53 r
  iAddr[1] (out)                           0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: ex_mem/imm32_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[0]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[0]/Q (DFFR_X1)        0.19       0.19 f
  U5485/ZN (NAND2_X4)                      0.04       0.24 r
  U6513/ZN (INV_X4)                        0.01       0.25 f
  U6080/ZN (NAND2_X4)                      0.03       0.28 r
  U3123/ZN (INV_X4)                        0.02       0.29 f
  U6516/ZN (OAI21_X4)                      0.03       0.33 r
  U6565/ZN (NAND2_X2)                      0.03       0.36 f
  U4314/ZN (NAND2_X4)                      0.03       0.39 r
  U4313/ZN (NAND2_X2)                      0.02       0.41 f
  U6587/ZN (XNOR2_X2)                      0.07       0.47 f
  U5863/ZN (OAI211_X4)                     0.05       0.52 r
  iAddr[6] (out)                           0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[6]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.08       0.08 f
  U6382/ZN (INV_X4)                        0.03       0.11 r
  U4506/ZN (INV_X16)                       0.02       0.12 f
  U5591/Z (BUF_X8)                         0.07       0.19 f
  U3588/ZN (NOR2_X4)                       0.03       0.22 r
  U2651/ZN (NAND3_X2)                      0.03       0.25 f
  U2973/Z (BUF_X32)                        0.16       0.41 f
  U4757/ZN (INV_X1)                        0.05       0.45 r
  U3204/ZN (NOR2_X2)                       0.02       0.47 f
  U3202/ZN (NAND3_X2)                      0.05       0.52 r
  regWrData[6] (out)                       0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: ex_mem/imm32_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[2]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[2]/QN (DFFR_X1)       0.15       0.15 r
  U4748/ZN (NAND2_X1)                      0.05       0.20 f
  U5728/ZN (NAND2_X4)                      0.04       0.25 r
  U3970/ZN (INV_X4)                        0.01       0.26 f
  U3270/ZN (OAI21_X2)                      0.04       0.30 r
  U6573/ZN (NAND2_X2)                      0.03       0.33 f
  U6575/ZN (NAND3_X4)                      0.03       0.35 r
  U4932/ZN (NAND2_X4)                      0.02       0.38 f
  U6584/ZN (XNOR2_X2)                      0.06       0.44 f
  U6586/ZN (OAI221_X2)                     0.06       0.50 r
  iAddr[8] (out)                           0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ex_mem/op0_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/op0_q_reg/CK (DFFR_X1)            0.00       0.00 r
  ex_mem/op0_q_reg/QN (DFFR_X1)            0.13       0.13 r
  U4303/ZN (XNOR2_X2)                      0.02       0.15 f
  U3255/ZN (OAI21_X2)                      0.05       0.20 r
  U3700/ZN (INV_X4)                        0.02       0.22 f
  U3750/ZN (INV_X4)                        0.04       0.25 r
  U3742/ZN (NAND2_X2)                      0.03       0.28 f
  U3095/ZN (INV_X4)                        0.10       0.38 r
  U6582/ZN (OAI211_X2)                     0.05       0.43 f
  U3378/ZN (NAND3_X2)                      0.06       0.49 r
  iAddr[5] (out)                           0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ex_mem/imm32_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[0]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[0]/Q (DFFR_X1)        0.19       0.19 f
  U5485/ZN (NAND2_X4)                      0.04       0.24 r
  U6513/ZN (INV_X4)                        0.01       0.25 f
  U6080/ZN (NAND2_X4)                      0.03       0.28 r
  U5281/ZN (NAND3_X2)                      0.03       0.31 f
  U6594/ZN (INV_X4)                        0.02       0.33 r
  U4234/ZN (OAI21_X4)                      0.02       0.35 f
  U6595/ZN (XNOR2_X2)                      0.07       0.41 f
  U4969/ZN (OAI221_X4)                     0.05       0.47 r
  iAddr[4] (out)                           0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U8190/ZN (NAND2_X1)                                     0.22       0.40 r
  U8189/ZN (OAI222_X1)                                    0.07       0.46 f
  memWrData[0] (out)                                      0.00       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ex_mem/op0_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/op0_q_reg/CK (DFFR_X1)            0.00       0.00 r
  ex_mem/op0_q_reg/QN (DFFR_X1)            0.13       0.13 r
  U4303/ZN (XNOR2_X2)                      0.06       0.19 r
  U3255/ZN (OAI21_X2)                      0.03       0.22 f
  U3700/ZN (INV_X4)                        0.02       0.24 r
  U3750/ZN (INV_X4)                        0.02       0.26 f
  U6436/ZN (NAND2_X4)                      0.09       0.35 r
  U5350/ZN (INV_X16)                       0.04       0.39 f
  U4655/ZN (NAND2_X4)                      0.03       0.41 r
  U3377/ZN (OAI211_X2)                     0.05       0.46 f
  iAddr[3] (out)                           0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: ex_mem/op0_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/op0_q_reg/CK (DFFR_X1)            0.00       0.00 r
  ex_mem/op0_q_reg/QN (DFFR_X1)            0.13       0.13 r
  U4303/ZN (XNOR2_X2)                      0.06       0.19 r
  U3255/ZN (OAI21_X2)                      0.03       0.22 f
  U3700/ZN (INV_X4)                        0.02       0.24 r
  U3750/ZN (INV_X4)                        0.02       0.26 f
  U6436/ZN (NAND2_X4)                      0.09       0.35 r
  U5350/ZN (INV_X16)                       0.04       0.39 f
  U5122/ZN (NAND2_X4)                      0.03       0.42 r
  U5978/ZN (OAI211_X4)                     0.04       0.46 f
  iAddr[2] (out)                           0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U8190/ZN (NAND2_X1)                                     0.22       0.40 r
  U7995/ZN (OAI222_X2)                                    0.05       0.45 f
  memWrData[16] (out)                                     0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U8190/ZN (NAND2_X1)                                     0.22       0.40 r
  U7996/ZN (OAI222_X2)                                    0.05       0.45 f
  memWrData[17] (out)                                     0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U8190/ZN (NAND2_X1)                                     0.22       0.40 r
  U7997/ZN (OAI222_X2)                                    0.05       0.45 f
  memWrData[18] (out)                                     0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U8190/ZN (NAND2_X1)                                     0.22       0.40 r
  U4447/ZN (OAI222_X2)                                    0.05       0.45 f
  memWrData[19] (out)                                     0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U8190/ZN (NAND2_X1)                                     0.22       0.40 r
  U7998/ZN (OAI222_X2)                                    0.05       0.45 f
  memWrData[20] (out)                                     0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U8190/ZN (NAND2_X1)                                     0.22       0.40 r
  U7999/ZN (OAI222_X2)                                    0.05       0.45 f
  memWrData[22] (out)                                     0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U8190/ZN (NAND2_X1)                                     0.22       0.40 r
  U8000/ZN (OAI222_X2)                                    0.05       0.45 f
  memWrData[23] (out)                                     0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U8190/ZN (NAND2_X1)                                     0.22       0.40 r
  U8001/ZN (OAI222_X2)                                    0.05       0.45 f
  memWrData[24] (out)                                     0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[3]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/Q (DFF_X2)             0.17       0.17 f
  U7118/ZN (NOR3_X4)                       0.05       0.22 r
  U2891/ZN (INV_X8)                        0.02       0.24 f
  U7923/ZN (INV_X8)                        0.02       0.26 r
  U6431/ZN (NAND2_X2)                      0.02       0.28 f
  U7134/ZN (OAI22_X2)                      0.07       0.35 r
  U6107/ZN (INV_X1)                        0.02       0.37 f
  U3201/ZN (NAND3_X1)                      0.07       0.44 r
  regWrData[3] (out)                       0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: mem_wb/fp_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       0.00 r
  mem_wb/fp_q_reg/QN (DFF_X2)              0.11       0.11 r
  U4467/ZN (INV_X4)                        0.02       0.14 f
  U4469/ZN (NAND2_X4)                      0.03       0.17 r
  U4943/ZN (INV_X8)                        0.02       0.19 f
  U2721/ZN (INV_X32)                       0.02       0.20 r
  U4504/ZN (NAND2_X4)                      0.02       0.22 f
  U4227/ZN (INV_X16)                       0.02       0.25 r
  U4944/ZN (INV_X16)                       0.01       0.26 f
  U5398/ZN (INV_X16)                       0.02       0.28 r
  U4728/ZN (INV_X32)                       0.02       0.29 f
  U3045/ZN (OAI22_X4)                      0.05       0.34 r
  U3044/Z (BUF_X4)                         0.04       0.38 r
  U5205/ZN (INV_X1)                        0.02       0.40 f
  U7710/ZN (NAND2_X2)                      0.03       0.43 r
  regWrData[29] (out)                      0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: mem_wb/fp_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       0.00 r
  mem_wb/fp_q_reg/QN (DFF_X2)              0.11       0.11 r
  U4467/ZN (INV_X4)                        0.02       0.14 f
  U4469/ZN (NAND2_X4)                      0.03       0.17 r
  U4943/ZN (INV_X8)                        0.02       0.19 f
  U2721/ZN (INV_X32)                       0.02       0.20 r
  U4504/ZN (NAND2_X4)                      0.02       0.22 f
  U4227/ZN (INV_X16)                       0.02       0.25 r
  U4944/ZN (INV_X16)                       0.01       0.26 f
  U5398/ZN (INV_X16)                       0.02       0.28 r
  U4728/ZN (INV_X32)                       0.02       0.29 f
  U7213/ZN (OAI22_X2)                      0.06       0.36 r
  U7214/ZN (INV_X4)                        0.02       0.38 f
  U5057/ZN (NAND2_X1)                      0.05       0.42 r
  regWrData[13] (out)                      0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.12       0.12 r
  U6090/ZN (INV_X8)                        0.02       0.15 f
  U5840/ZN (INV_X16)                       0.02       0.17 r
  U4505/ZN (NAND2_X4)                      0.02       0.19 f
  U3057/ZN (INV_X16)                       0.02       0.20 r
  U4329/ZN (INV_X8)                        0.02       0.22 f
  U4811/ZN (NOR2_X1)                       0.05       0.28 r
  U7298/ZN (NAND2_X2)                      0.03       0.31 f
  U5235/ZN (NAND3_X1)                      0.05       0.36 r
  U3844/ZN (NOR2_X2)                       0.03       0.39 f
  U7692/ZN (INV_X4)                        0.02       0.41 r
  regWrData[0] (out)                       0.00       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: mem_wb/fp_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[9]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       0.00 r
  mem_wb/fp_q_reg/QN (DFF_X2)              0.11       0.11 r
  U4467/ZN (INV_X4)                        0.02       0.14 f
  U4469/ZN (NAND2_X4)                      0.03       0.17 r
  U4943/ZN (INV_X8)                        0.02       0.19 f
  U2721/ZN (INV_X32)                       0.02       0.20 r
  U4504/ZN (NAND2_X4)                      0.02       0.22 f
  U4227/ZN (INV_X16)                       0.02       0.25 r
  U4944/ZN (INV_X16)                       0.01       0.26 f
  U5398/ZN (INV_X16)                       0.02       0.28 r
  U4728/ZN (INV_X32)                       0.02       0.29 f
  U4321/ZN (NOR2_X1)                       0.06       0.35 r
  U7702/ZN (INV_X4)                        0.01       0.36 f
  U3371/ZN (NAND3_X2)                      0.04       0.40 r
  regWrData[9] (out)                       0.00       0.40 r
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: mem_wb/dSize_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/dSize_q_reg[1]/CK (DFF_X2)        0.00       0.00 r
  mem_wb/dSize_q_reg[1]/QN (DFF_X2)        0.11       0.11 r
  U6119/ZN (INV_X4)                        0.02       0.14 f
  U6120/ZN (INV_X16)                       0.02       0.16 r
  U5621/ZN (NOR2_X4)                       0.02       0.17 f
  U6344/ZN (NAND2_X4)                      0.03       0.21 r
  U4138/ZN (INV_X8)                        0.01       0.22 f
  U4898/ZN (NAND2_X4)                      0.03       0.25 r
  U4897/ZN (INV_X16)                       0.02       0.27 f
  U4556/ZN (NAND2_X1)                      0.04       0.31 r
  U4557/ZN (AND2_X4)                       0.05       0.36 r
  U4793/ZN (NAND3_X4)                      0.03       0.40 f
  regWrData[15] (out)                      0.00       0.40 f
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: mem_wb/dSize_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/dSize_q_reg[1]/CK (DFF_X2)        0.00       0.00 r
  mem_wb/dSize_q_reg[1]/QN (DFF_X2)        0.11       0.11 r
  U6119/ZN (INV_X4)                        0.02       0.14 f
  U6120/ZN (INV_X16)                       0.02       0.16 r
  U5621/ZN (NOR2_X4)                       0.02       0.17 f
  U6344/ZN (NAND2_X4)                      0.03       0.21 r
  U5765/ZN (INV_X8)                        0.03       0.23 f
  U5861/ZN (NAND3_X2)                      0.06       0.29 r
  U5792/ZN (NAND3_X1)                      0.04       0.33 f
  U3843/ZN (NOR2_X2)                       0.05       0.38 r
  U7131/ZN (INV_X4)                        0.01       0.40 f
  regWrData[1] (out)                       0.00       0.40 f
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[8]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.12       0.12 r
  U6090/ZN (INV_X8)                        0.02       0.15 f
  U4312/ZN (INV_X16)                       0.03       0.18 r
  U6344/ZN (NAND2_X4)                      0.03       0.20 f
  U4138/ZN (INV_X8)                        0.02       0.22 r
  U4898/ZN (NAND2_X4)                      0.02       0.24 f
  U4897/ZN (INV_X16)                       0.03       0.27 r
  U4151/ZN (INV_X32)                       0.02       0.28 f
  U7316/ZN (NOR2_X4)                       0.03       0.32 r
  U6133/ZN (NOR2_X1)                       0.03       0.34 f
  U4271/ZN (NAND3_X2)                      0.05       0.39 r
  regWrData[8] (out)                       0.00       0.39 r
  data arrival time                                   0.39

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.12       0.12 r
  U6090/ZN (INV_X8)                        0.02       0.15 f
  U4312/ZN (INV_X16)                       0.03       0.18 r
  U6344/ZN (NAND2_X4)                      0.03       0.20 f
  U4138/ZN (INV_X8)                        0.02       0.22 r
  U4898/ZN (NAND2_X4)                      0.02       0.24 f
  U4897/ZN (INV_X16)                       0.03       0.27 r
  U4151/ZN (INV_X32)                       0.02       0.28 f
  U5504/ZN (OAI22_X2)                      0.06       0.35 r
  U5503/ZN (INV_X4)                        0.02       0.37 f
  U7994/ZN (NAND2_X2)                      0.03       0.39 r
  regWrData[25] (out)                      0.00       0.39 r
  data arrival time                                   0.39

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: mem_wb/fp_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[4]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       0.00 r
  mem_wb/fp_q_reg/QN (DFF_X2)              0.11       0.11 r
  U4467/ZN (INV_X4)                        0.02       0.14 f
  U4468/ZN (NAND2_X4)                      0.03       0.17 r
  U6261/ZN (INV_X8)                        0.02       0.19 f
  U3033/ZN (INV_X32)                       0.02       0.20 r
  U3032/ZN (INV_X32)                       0.01       0.22 f
  U6456/ZN (INV_X32)                       0.02       0.24 r
  U7940/ZN (NAND2_X4)                      0.02       0.26 f
  U5182/ZN (INV_X8)                        0.01       0.27 r
  U6414/ZN (NAND2_X2)                      0.02       0.29 f
  U6031/ZN (NAND2_X4)                      0.03       0.32 r
  U5995/ZN (INV_X8)                        0.01       0.33 f
  U5770/ZN (NAND3_X4)                      0.02       0.35 r
  U4971/ZN (INV_X8)                        0.01       0.36 f
  U5232/ZN (INV_X1)                        0.03       0.39 r
  regWrData[4] (out)                       0.00       0.39 r
  data arrival time                                   0.39

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: mem_wb/dSize_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/dSize_q_reg[1]/CK (DFF_X2)        0.00       0.00 r
  mem_wb/dSize_q_reg[1]/QN (DFF_X2)        0.11       0.11 r
  U6119/ZN (INV_X4)                        0.02       0.14 f
  U6120/ZN (INV_X16)                       0.02       0.16 r
  U5621/ZN (NOR2_X4)                       0.02       0.17 f
  U6344/ZN (NAND2_X4)                      0.03       0.21 r
  U4138/ZN (INV_X8)                        0.01       0.22 f
  U4898/ZN (NAND2_X4)                      0.03       0.25 r
  U4897/ZN (INV_X16)                       0.02       0.27 f
  U3069/ZN (NAND2_X1)                      0.08       0.35 r
  U7209/ZN (NAND3_X4)                      0.04       0.39 f
  regWrData[16] (out)                      0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: mem_wb/dSize_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[2]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/dSize_q_reg[1]/CK (DFF_X2)        0.00       0.00 r
  mem_wb/dSize_q_reg[1]/QN (DFF_X2)        0.11       0.11 r
  U6119/ZN (INV_X4)                        0.02       0.14 f
  U2657/ZN (INV_X2)                        0.04       0.17 r
  U5541/ZN (NAND3_X2)                      0.04       0.21 f
  U4328/ZN (NOR2_X1)                       0.05       0.26 r
  U5372/ZN (NAND2_X2)                      0.03       0.29 f
  U5370/ZN (OAI21_X4)                      0.05       0.33 r
  U7125/ZN (INV_X4)                        0.02       0.35 f
  U7126/ZN (NAND2_X2)                      0.04       0.39 r
  regWrData[2] (out)                       0.00       0.39 r
  data arrival time                                   0.39

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: mem_wb/fp_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       0.00 r
  mem_wb/fp_q_reg/QN (DFF_X2)              0.11       0.11 r
  U4467/ZN (INV_X4)                        0.02       0.14 f
  U4469/ZN (NAND2_X4)                      0.03       0.17 r
  U4943/ZN (INV_X8)                        0.02       0.19 f
  U2721/ZN (INV_X32)                       0.02       0.20 r
  U4504/ZN (NAND2_X4)                      0.02       0.22 f
  U4227/ZN (INV_X16)                       0.02       0.25 r
  U4944/ZN (INV_X16)                       0.01       0.26 f
  U5398/ZN (INV_X16)                       0.02       0.28 r
  U4728/ZN (INV_X32)                       0.02       0.29 f
  U7496/ZN (OAI22_X2)                      0.05       0.34 r
  U7497/ZN (INV_X4)                        0.02       0.36 f
  U7992/ZN (NAND2_X2)                      0.03       0.38 r
  regWrData[18] (out)                      0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/Q (DFF_X2)             0.17       0.17 f
  U7118/ZN (NOR3_X4)                       0.05       0.22 r
  U2891/ZN (INV_X8)                        0.02       0.24 f
  U5611/ZN (NOR3_X4)                       0.03       0.28 r
  U5612/ZN (INV_X4)                        0.01       0.29 f
  U3030/ZN (NAND2_X1)                      0.05       0.33 r
  U5422/ZN (INV_X2)                        0.02       0.35 f
  U3372/ZN (NAND2_X2)                      0.03       0.38 r
  regWrData[11] (out)                      0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: mem_wb/fp_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       0.00 r
  mem_wb/fp_q_reg/QN (DFF_X2)              0.11       0.11 r
  U4467/ZN (INV_X4)                        0.02       0.14 f
  U4469/ZN (NAND2_X4)                      0.03       0.17 r
  U4943/ZN (INV_X8)                        0.02       0.19 f
  U2721/ZN (INV_X32)                       0.02       0.20 r
  U4504/ZN (NAND2_X4)                      0.02       0.22 f
  U4227/ZN (INV_X16)                       0.02       0.25 r
  U2967/ZN (INV_X4)                        0.02       0.27 f
  U3648/ZN (OAI22_X4)                      0.07       0.34 r
  U8220/ZN (NOR2_X4)                       0.03       0.37 f
  U8221/ZN (INV_X4)                        0.02       0.38 r
  regWrData[10] (out)                      0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/Q (DFF_X2)            0.17       0.17 f
  U6073/ZN (NAND2_X4)                      0.02       0.19 r
  U2953/ZN (INV_X4)                        0.01       0.20 f
  U6420/ZN (NAND2_X4)                      0.02       0.23 r
  U6117/ZN (INV_X8)                        0.02       0.25 f
  U2740/ZN (INV_X32)                       0.02       0.26 r
  U4768/ZN (NOR2_X4)                       0.01       0.28 f
  U5650/ZN (NAND2_X4)                      0.02       0.30 r
  U5651/ZN (NAND2_X4)                      0.02       0.32 f
  U7656/ZN (NOR2_X4)                       0.05       0.37 r
  U5166/ZN (INV_X2)                        0.01       0.38 f
  regWrData[27] (out)                      0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: mem_wb/fp_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       0.00 r
  mem_wb/fp_q_reg/QN (DFF_X2)              0.11       0.11 r
  U4467/ZN (INV_X4)                        0.02       0.14 f
  U4469/ZN (NAND2_X4)                      0.03       0.17 r
  U4943/ZN (INV_X8)                        0.02       0.19 f
  U2721/ZN (INV_X32)                       0.02       0.20 r
  U4504/ZN (NAND2_X4)                      0.02       0.22 f
  U4227/ZN (INV_X16)                       0.02       0.25 r
  U4944/ZN (INV_X16)                       0.01       0.26 f
  U5398/ZN (INV_X16)                       0.02       0.28 r
  U4728/ZN (INV_X32)                       0.02       0.29 f
  U3754/ZN (INV_X8)                        0.01       0.31 r
  U7211/ZN (NAND2_X2)                      0.02       0.33 f
  U3374/ZN (NAND3_X2)                      0.05       0.37 r
  regWrData[21] (out)                      0.00       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: mem_wb/fp_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[5]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       0.00 r
  mem_wb/fp_q_reg/QN (DFF_X2)              0.11       0.11 r
  U4467/ZN (INV_X4)                        0.02       0.14 f
  U4468/ZN (NAND2_X4)                      0.03       0.17 r
  U6261/ZN (INV_X8)                        0.02       0.19 f
  U3033/ZN (INV_X32)                       0.02       0.20 r
  U3032/ZN (INV_X32)                       0.01       0.22 f
  U4337/ZN (INV_X16)                       0.03       0.24 r
  U6198/ZN (NAND3_X2)                      0.04       0.28 f
  U5944/ZN (NAND2_X4)                      0.04       0.33 r
  U7181/ZN (INV_X4)                        0.01       0.34 f
  U7182/ZN (NAND2_X2)                      0.03       0.37 r
  regWrData[5] (out)                       0.00       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: mem_wb/fp_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       0.00 r
  mem_wb/fp_q_reg/QN (DFF_X2)              0.11       0.11 r
  U4467/ZN (INV_X4)                        0.02       0.14 f
  U4468/ZN (NAND2_X4)                      0.03       0.17 r
  U6261/ZN (INV_X8)                        0.02       0.19 f
  U3033/ZN (INV_X32)                       0.02       0.20 r
  U3032/ZN (INV_X32)                       0.01       0.22 f
  U6456/ZN (INV_X32)                       0.02       0.24 r
  U6199/ZN (NAND4_X1)                      0.04       0.28 f
  U7197/ZN (OAI21_X4)                      0.05       0.33 r
  U7198/ZN (INV_X4)                        0.01       0.34 f
  U7199/ZN (NAND2_X2)                      0.03       0.37 r
  regWrData[17] (out)                      0.00       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: mem_wb/fp_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       0.00 r
  mem_wb/fp_q_reg/QN (DFF_X2)              0.11       0.11 r
  U4467/ZN (INV_X4)                        0.02       0.14 f
  U4469/ZN (NAND2_X4)                      0.03       0.17 r
  U4943/ZN (INV_X8)                        0.02       0.19 f
  U2721/ZN (INV_X32)                       0.02       0.20 r
  U5440/ZN (NAND2_X4)                      0.02       0.22 f
  U3632/ZN (INV_X8)                        0.03       0.26 r
  U3630/ZN (INV_X16)                       0.02       0.28 f
  U5733/ZN (OAI222_X2)                     0.09       0.37 r
  regWrData[23] (out)                      0.00       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: mem_wb/fp_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       0.00 r
  mem_wb/fp_q_reg/QN (DFF_X2)              0.11       0.11 r
  U4467/ZN (INV_X4)                        0.02       0.14 f
  U4469/ZN (NAND2_X4)                      0.03       0.17 r
  U4943/ZN (INV_X8)                        0.02       0.19 f
  U2721/ZN (INV_X32)                       0.02       0.20 r
  U5440/ZN (NAND2_X4)                      0.02       0.22 f
  U3632/ZN (INV_X8)                        0.03       0.26 r
  U3630/ZN (INV_X16)                       0.02       0.28 f
  U6202/ZN (OAI222_X2)                     0.09       0.37 r
  regWrData[31] (out)                      0.00       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: mem_wb/fp_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       0.00 r
  mem_wb/fp_q_reg/QN (DFF_X2)              0.11       0.11 r
  U4467/ZN (INV_X4)                        0.02       0.14 f
  U4469/ZN (NAND2_X4)                      0.03       0.17 r
  U4943/ZN (INV_X8)                        0.02       0.19 f
  U2721/ZN (INV_X32)                       0.02       0.20 r
  U4504/ZN (NAND2_X4)                      0.02       0.22 f
  U4227/ZN (INV_X16)                       0.02       0.25 r
  U2967/ZN (INV_X4)                        0.02       0.27 f
  U4746/ZN (OAI222_X4)                     0.10       0.37 r
  regWrData[20] (out)                      0.00       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[7]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6382/ZN (INV_X4)                        0.02       0.13 f
  U4506/ZN (INV_X16)                       0.02       0.16 r
  U5591/Z (BUF_X8)                         0.05       0.21 r
  U5929/ZN (NOR2_X2)                       0.02       0.23 f
  U5723/ZN (NAND3_X2)                      0.05       0.28 r
  U2986/ZN (NAND2_X2)                      0.03       0.31 f
  U4156/ZN (NOR2_X4)                       0.04       0.35 r
  U4544/ZN (INV_X4)                        0.02       0.37 f
  regWrData[7] (out)                       0.00       0.37 f
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: mem_wb/dSize_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/dSize_q_reg[1]/CK (DFF_X2)        0.00       0.00 r
  mem_wb/dSize_q_reg[1]/QN (DFF_X2)        0.11       0.11 r
  U6119/ZN (INV_X4)                        0.02       0.14 f
  U6120/ZN (INV_X16)                       0.02       0.16 r
  U5621/ZN (NOR2_X4)                       0.02       0.17 f
  U6344/ZN (NAND2_X4)                      0.03       0.21 r
  U4138/ZN (INV_X8)                        0.01       0.22 f
  U4898/ZN (NAND2_X4)                      0.03       0.25 r
  U4897/ZN (INV_X16)                       0.02       0.27 f
  U3071/ZN (NAND2_X1)                      0.06       0.33 r
  U5212/ZN (NAND4_X4)                      0.03       0.37 f
  regWrData[14] (out)                      0.00       0.37 f
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.12       0.12 r
  U6090/ZN (INV_X8)                        0.02       0.15 f
  U4312/ZN (INV_X16)                       0.03       0.18 r
  U6344/ZN (NAND2_X4)                      0.03       0.20 f
  U4138/ZN (INV_X8)                        0.02       0.22 r
  U4898/ZN (NAND2_X4)                      0.02       0.24 f
  U4897/ZN (INV_X16)                       0.03       0.27 r
  U4151/ZN (INV_X32)                       0.02       0.28 f
  U4580/ZN (OAI222_X4)                     0.08       0.36 r
  regWrData[22] (out)                      0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: mem_wb/dSize_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/dSize_q_reg[1]/CK (DFF_X2)        0.00       0.00 r
  mem_wb/dSize_q_reg[1]/QN (DFF_X2)        0.11       0.11 r
  U6119/ZN (INV_X4)                        0.02       0.14 f
  U6120/ZN (INV_X16)                       0.02       0.16 r
  U5621/ZN (NOR2_X4)                       0.02       0.17 f
  U6344/ZN (NAND2_X4)                      0.03       0.21 r
  U4138/ZN (INV_X8)                        0.01       0.22 f
  U4898/ZN (NAND2_X4)                      0.03       0.25 r
  U4897/ZN (INV_X16)                       0.02       0.27 f
  U7491/ZN (NAND2_X2)                      0.05       0.32 r
  U7637/ZN (NAND3_X4)                      0.03       0.36 f
  regWrData[26] (out)                      0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: mem_wb/fp_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       0.00 r
  mem_wb/fp_q_reg/QN (DFF_X2)              0.11       0.11 r
  U4467/ZN (INV_X4)                        0.02       0.14 f
  U4469/ZN (NAND2_X4)                      0.03       0.17 r
  U4943/ZN (INV_X8)                        0.02       0.19 f
  U2721/ZN (INV_X32)                       0.02       0.20 r
  U4504/ZN (NAND2_X4)                      0.02       0.22 f
  U4227/ZN (INV_X16)                       0.02       0.25 r
  U2641/ZN (INV_X16)                       0.01       0.26 f
  U6122/ZN (OAI222_X2)                     0.10       0.35 r
  regWrData[19] (out)                      0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs2[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/QN (DFFR_X2)       0.13       0.13 r
  U3865/ZN (INV_X4)                        0.03       0.16 f
  U2921/ZN (NAND2_X4)                      0.03       0.19 r
  U3310/ZN (INV_X4)                        0.01       0.21 f
  U3331/ZN (NAND2_X2)                      0.05       0.26 r
  U3292/ZN (INV_X4)                        0.01       0.27 f
  U2948/ZN (NAND2_X4)                      0.05       0.32 r
  U6669/ZN (NAND2_X2)                      0.03       0.35 f
  rs2[1] (out)                             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs2[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/QN (DFFR_X2)       0.13       0.13 r
  U3865/ZN (INV_X4)                        0.03       0.16 f
  U2921/ZN (NAND2_X4)                      0.03       0.19 r
  U3310/ZN (INV_X4)                        0.01       0.21 f
  U3331/ZN (NAND2_X2)                      0.05       0.26 r
  U3292/ZN (INV_X4)                        0.01       0.27 f
  U2948/ZN (NAND2_X4)                      0.05       0.32 r
  U6670/ZN (NAND2_X2)                      0.03       0.35 f
  rs2[3] (out)                             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs2[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/QN (DFFR_X2)       0.13       0.13 r
  U3865/ZN (INV_X4)                        0.03       0.16 f
  U2921/ZN (NAND2_X4)                      0.03       0.19 r
  U3310/ZN (INV_X4)                        0.01       0.21 f
  U3331/ZN (NAND2_X2)                      0.05       0.26 r
  U3292/ZN (INV_X4)                        0.01       0.27 f
  U2948/ZN (NAND2_X4)                      0.05       0.32 r
  U6671/ZN (NAND2_X2)                      0.03       0.35 f
  rs2[4] (out)                             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: mem_wb/fp_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       0.00 r
  mem_wb/fp_q_reg/QN (DFF_X2)              0.11       0.11 r
  U4467/ZN (INV_X4)                        0.02       0.14 f
  U4469/ZN (NAND2_X4)                      0.03       0.17 r
  U4943/ZN (INV_X8)                        0.02       0.19 f
  U2721/ZN (INV_X32)                       0.02       0.20 r
  U4504/ZN (NAND2_X4)                      0.02       0.22 f
  U4227/ZN (INV_X16)                       0.02       0.25 r
  U4944/ZN (INV_X16)                       0.01       0.26 f
  U2611/ZN (OAI222_X4)                     0.10       0.35 r
  regWrData[28] (out)                      0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs2[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/QN (DFFR_X2)       0.13       0.13 r
  U3865/ZN (INV_X4)                        0.03       0.16 f
  U2921/ZN (NAND2_X4)                      0.03       0.19 r
  U3310/ZN (INV_X4)                        0.01       0.21 f
  U3331/ZN (NAND2_X2)                      0.05       0.26 r
  U3292/ZN (INV_X4)                        0.01       0.27 f
  U2948/ZN (NAND2_X4)                      0.05       0.32 r
  U2945/ZN (NAND2_X2)                      0.03       0.35 f
  rs2[0] (out)                             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs2[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/QN (DFFR_X2)       0.13       0.13 r
  U3865/ZN (INV_X4)                        0.03       0.16 f
  U2921/ZN (NAND2_X4)                      0.03       0.19 r
  U3310/ZN (INV_X4)                        0.01       0.21 f
  U3331/ZN (NAND2_X2)                      0.05       0.26 r
  U3292/ZN (INV_X4)                        0.01       0.27 f
  U2948/ZN (NAND2_X4)                      0.05       0.32 r
  U2947/ZN (NAND2_X4)                      0.03       0.35 f
  rs2[2] (out)                             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.12       0.12 r
  U4446/ZN (INV_X4)                                       0.02       0.14 f
  U4445/ZN (INV_X16)                                      0.03       0.17 r
  U4473/ZN (INV_X16)                                      0.01       0.18 f
  U6104/ZN (NAND2_X4)                                     0.02       0.20 r
  U6108/ZN (INV_X8)                                       0.02       0.22 f
  U6441/ZN (INV_X32)                                      0.02       0.24 r
  U5308/ZN (INV_X16)                                      0.01       0.25 f
  U5589/ZN (AOI22_X4)                                     0.05       0.30 r
  U4382/ZN (NAND2_X4)                                     0.02       0.32 f
  U4110/ZN (INV_X8)                                       0.02       0.34 r
  U6336/ZN (NAND2_X4)                                     0.01       0.36 f
  U5259/Z (MUX2_X2)                                       0.10       0.46 f
  U3058/ZN (INV_X8)                                       0.02       0.48 r
  U4633/ZN (NAND2_X4)                                     0.02       0.50 f
  U4602/ZN (INV_X8)                                       0.01       0.51 r
  U5533/ZN (NAND2_X4)                                     0.01       0.52 f
  U7269/ZN (NOR2_X4)                                      0.02       0.55 r
  U6177/ZN (NAND2_X4)                                     0.02       0.57 f
  U6370/ZN (INV_X8)                                       0.02       0.59 r
  U6360/ZN (NAND2_X4)                                     0.02       0.61 f
  U6271/ZN (INV_X16)                                      0.03       0.63 r
  U2994/ZN (NAND2_X4)                                     0.02       0.65 f
  U6128/ZN (OAI211_X4)                                    0.04       0.69 r
  U5867/ZN (INV_X8)                                       0.01       0.70 f
  U7903/ZN (NOR2_X4)                                      0.03       0.73 r
  U7904/ZN (OAI21_X4)                                     0.02       0.75 f
  U7968/ZN (INV_X4)                                       0.02       0.77 r
  U7969/ZN (NOR3_X4)                                      0.01       0.79 f
  U6105/ZN (AOI21_X4)                                     0.03       0.82 r
  U7970/ZN (OAI21_X4)                                     0.03       0.86 f
  U6280/ZN (NAND2_X4)                                     0.03       0.89 r
  U5681/ZN (NAND2_X4)                                     0.02       0.91 f
  U4409/ZN (NAND2_X4)                                     0.02       0.93 r
  U4405/ZN (OAI21_X4)                                     0.02       0.96 f
  U4404/ZN (NOR2_X4)                                      0.03       0.99 r
  ex_mem/aluRes_q_reg[0]/D (DFFR_X1)                      0.00       0.99 r
  data arrival time                                                  0.99

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ex_mem/aluRes_q_reg[0]/CK (DFFR_X1)                     0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.12       0.12 r
  U4446/ZN (INV_X4)                                       0.02       0.14 f
  U4445/ZN (INV_X16)                                      0.03       0.17 r
  U4473/ZN (INV_X16)                                      0.01       0.18 f
  U6104/ZN (NAND2_X4)                                     0.02       0.20 r
  U6108/ZN (INV_X8)                                       0.02       0.22 f
  U6441/ZN (INV_X32)                                      0.02       0.24 r
  U5308/ZN (INV_X16)                                      0.01       0.25 f
  U5589/ZN (AOI22_X4)                                     0.05       0.30 r
  U4382/ZN (NAND2_X4)                                     0.02       0.32 f
  U4110/ZN (INV_X8)                                       0.02       0.34 r
  U6336/ZN (NAND2_X4)                                     0.01       0.36 f
  U5259/Z (MUX2_X2)                                       0.10       0.46 f
  U3058/ZN (INV_X8)                                       0.02       0.48 r
  U4633/ZN (NAND2_X4)                                     0.02       0.50 f
  U4602/ZN (INV_X8)                                       0.01       0.51 r
  U5533/ZN (NAND2_X4)                                     0.01       0.52 f
  U7269/ZN (NOR2_X4)                                      0.02       0.55 r
  U6177/ZN (NAND2_X4)                                     0.02       0.57 f
  U6370/ZN (INV_X8)                                       0.02       0.59 r
  U6360/ZN (NAND2_X4)                                     0.02       0.61 f
  U6271/ZN (INV_X16)                                      0.03       0.63 r
  U6615/ZN (NAND2_X2)                                     0.02       0.65 f
  U5528/ZN (OAI211_X4)                                    0.05       0.70 r
  U6020/ZN (NAND2_X4)                                     0.02       0.72 f
  U5987/ZN (OAI21_X4)                                     0.04       0.76 r
  U7618/ZN (INV_X4)                                       0.02       0.78 f
  U5675/ZN (NAND2_X4)                                     0.02       0.80 r
  U5623/ZN (INV_X4)                                       0.01       0.82 f
  U6383/ZN (OAI221_X4)                                    0.08       0.90 r
  U4389/ZN (AOI22_X2)                                     0.04       0.94 f
  U7871/ZN (NAND4_X2)                                     0.04       0.98 r
  ex_mem/aluRes_q_reg[2]/D (DFFR_X1)                      0.00       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ex_mem/aluRes_q_reg[2]/CK (DFFR_X1)                     0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.12       0.12 r
  U4446/ZN (INV_X4)                                       0.02       0.14 f
  U4445/ZN (INV_X16)                                      0.03       0.17 r
  U4473/ZN (INV_X16)                                      0.01       0.18 f
  U6104/ZN (NAND2_X4)                                     0.02       0.20 r
  U6108/ZN (INV_X8)                                       0.02       0.22 f
  U6441/ZN (INV_X32)                                      0.02       0.24 r
  U5308/ZN (INV_X16)                                      0.01       0.25 f
  U5589/ZN (AOI22_X4)                                     0.05       0.30 r
  U4382/ZN (NAND2_X4)                                     0.02       0.32 f
  U4110/ZN (INV_X8)                                       0.02       0.34 r
  U6336/ZN (NAND2_X4)                                     0.01       0.36 f
  U5259/Z (MUX2_X2)                                       0.10       0.46 f
  U3058/ZN (INV_X8)                                       0.02       0.48 r
  U4633/ZN (NAND2_X4)                                     0.02       0.50 f
  U4602/ZN (INV_X8)                                       0.01       0.51 r
  U5533/ZN (NAND2_X4)                                     0.01       0.52 f
  U7269/ZN (NOR2_X4)                                      0.02       0.55 r
  U6177/ZN (NAND2_X4)                                     0.02       0.57 f
  U6370/ZN (INV_X8)                                       0.02       0.59 r
  U6360/ZN (NAND2_X4)                                     0.02       0.61 f
  U6271/ZN (INV_X16)                                      0.03       0.63 r
  U6615/ZN (NAND2_X2)                                     0.02       0.65 f
  U5528/ZN (OAI211_X4)                                    0.05       0.70 r
  U6020/ZN (NAND2_X4)                                     0.02       0.72 f
  U5987/ZN (OAI21_X4)                                     0.04       0.76 r
  U7618/ZN (INV_X4)                                       0.02       0.78 f
  U3613/ZN (NAND2_X2)                                     0.04       0.82 r
  U4360/ZN (NAND2_X4)                                     0.02       0.84 f
  U4341/ZN (NAND4_X2)                                     0.07       0.90 r
  U7795/ZN (AOI22_X2)                                     0.03       0.93 f
  U7796/ZN (NAND4_X2)                                     0.05       0.98 r
  ex_mem/aluRes_q_reg[30]/D (DFFR_X1)                     0.00       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ex_mem/aluRes_q_reg[30]/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.12       0.12 r
  U4446/ZN (INV_X4)                                       0.02       0.14 f
  U4445/ZN (INV_X16)                                      0.03       0.17 r
  U4473/ZN (INV_X16)                                      0.01       0.18 f
  U6104/ZN (NAND2_X4)                                     0.02       0.20 r
  U6108/ZN (INV_X8)                                       0.02       0.22 f
  U6441/ZN (INV_X32)                                      0.02       0.24 r
  U5308/ZN (INV_X16)                                      0.01       0.25 f
  U5589/ZN (AOI22_X4)                                     0.05       0.30 r
  U4382/ZN (NAND2_X4)                                     0.02       0.32 f
  U4110/ZN (INV_X8)                                       0.02       0.34 r
  U6336/ZN (NAND2_X4)                                     0.01       0.36 f
  U5259/Z (MUX2_X2)                                       0.10       0.46 f
  U3058/ZN (INV_X8)                                       0.02       0.48 r
  U4633/ZN (NAND2_X4)                                     0.02       0.50 f
  U4602/ZN (INV_X8)                                       0.01       0.51 r
  U5533/ZN (NAND2_X4)                                     0.01       0.52 f
  U7269/ZN (NOR2_X4)                                      0.02       0.55 r
  U6177/ZN (NAND2_X4)                                     0.02       0.57 f
  U6370/ZN (INV_X8)                                       0.02       0.59 r
  U6175/ZN (NAND2_X4)                                     0.02       0.61 f
  U6413/ZN (INV_X16)                                      0.03       0.64 r
  U2782/ZN (NAND2_X4)                                     0.02       0.66 f
  U7332/ZN (NAND3_X2)                                     0.05       0.71 r
  U4042/ZN (NAND2_X2)                                     0.02       0.73 f
  U6190/ZN (NAND2_X4)                                     0.04       0.77 r
  U4041/ZN (INV_X8)                                       0.01       0.78 f
  U5664/ZN (OAI22_X4)                                     0.05       0.83 r
  U7844/ZN (NOR3_X4)                                      0.03       0.86 f
  U4076/ZN (OAI22_X2)                                     0.04       0.90 r
  U5694/ZN (NOR2_X2)                                      0.02       0.92 f
  U7850/ZN (OAI221_X2)                                    0.04       0.97 r
  ex_mem/aluRes_q_reg[7]/D (DFFR_X1)                      0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ex_mem/aluRes_q_reg[7]/CK (DFFR_X1)                     0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.12       0.12 r
  U4446/ZN (INV_X4)                                       0.02       0.14 f
  U4445/ZN (INV_X16)                                      0.03       0.17 r
  U4473/ZN (INV_X16)                                      0.01       0.18 f
  U6104/ZN (NAND2_X4)                                     0.02       0.20 r
  U6108/ZN (INV_X8)                                       0.02       0.22 f
  U6441/ZN (INV_X32)                                      0.02       0.24 r
  U7540/ZN (INV_X2)                                       0.02       0.25 f
  U4390/ZN (AOI22_X4)                                     0.06       0.31 r
  U4039/ZN (OAI21_X4)                                     0.04       0.35 f
  U8245/ZN (INV_X16)                                      0.02       0.37 r
  U8244/ZN (NAND2_X4)                                     0.02       0.38 f
  U4247/ZN (INV_X8)                                       0.02       0.40 r
  U5734/Z (MUX2_X2)                                       0.05       0.45 r
  U8271/ZN (NAND2_X4)                                     0.02       0.47 f
  U7284/ZN (NOR3_X4)                                      0.06       0.52 r
  U5811/ZN (NAND3_X2)                                     0.03       0.55 f
  U6395/ZN (NAND2_X4)                                     0.03       0.58 r
  U5604/ZN (INV_X8)                                       0.02       0.60 f
  U6461/ZN (INV_X32)                                      0.03       0.63 r
  U6366/ZN (OAI211_X4)                                    0.04       0.67 f
  U6195/ZN (AOI21_X2)                                     0.05       0.72 r
  U6194/ZN (NAND2_X4)                                     0.03       0.75 f
  U7521/ZN (NAND2_X2)                                     0.04       0.79 r
  U6159/ZN (NAND4_X4)                                     0.04       0.83 f
  U4094/ZN (AOI222_X2)                                    0.12       0.95 r
  U4455/ZN (NAND2_X2)                                     0.02       0.97 f
  ex_mem/aluRes_q_reg[17]/D (DFFR_X1)                     0.00       0.97 f
  data arrival time                                                  0.97

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ex_mem/aluRes_q_reg[17]/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.12       0.12 r
  U4446/ZN (INV_X4)                                       0.02       0.14 f
  U4445/ZN (INV_X16)                                      0.03       0.17 r
  U4473/ZN (INV_X16)                                      0.01       0.18 f
  U6104/ZN (NAND2_X4)                                     0.02       0.20 r
  U6108/ZN (INV_X8)                                       0.02       0.22 f
  U6441/ZN (INV_X32)                                      0.02       0.24 r
  U5308/ZN (INV_X16)                                      0.01       0.25 f
  U5589/ZN (AOI22_X4)                                     0.05       0.30 r
  U4382/ZN (NAND2_X4)                                     0.02       0.32 f
  U4110/ZN (INV_X8)                                       0.02       0.34 r
  U6336/ZN (NAND2_X4)                                     0.01       0.36 f
  U5259/Z (MUX2_X2)                                       0.10       0.46 f
  U3058/ZN (INV_X8)                                       0.02       0.48 r
  U4633/ZN (NAND2_X4)                                     0.02       0.50 f
  U4602/ZN (INV_X8)                                       0.01       0.51 r
  U5533/ZN (NAND2_X4)                                     0.01       0.52 f
  U7269/ZN (NOR2_X4)                                      0.02       0.55 r
  U6177/ZN (NAND2_X4)                                     0.02       0.57 f
  U6370/ZN (INV_X8)                                       0.02       0.59 r
  U6360/ZN (NAND2_X4)                                     0.02       0.61 f
  U6271/ZN (INV_X16)                                      0.03       0.63 r
  U6615/ZN (NAND2_X2)                                     0.02       0.65 f
  U5528/ZN (OAI211_X4)                                    0.05       0.70 r
  U6020/ZN (NAND2_X4)                                     0.02       0.72 f
  U5987/ZN (OAI21_X4)                                     0.04       0.76 r
  U7618/ZN (INV_X4)                                       0.02       0.78 f
  U5675/ZN (NAND2_X4)                                     0.02       0.80 r
  U5623/ZN (INV_X4)                                       0.01       0.82 f
  U6383/ZN (OAI221_X4)                                    0.08       0.90 r
  U5564/ZN (AOI22_X2)                                     0.04       0.94 f
  U5561/ZN (NAND3_X2)                                     0.04       0.98 r
  ex_mem/aluRes_q_reg[29]/D (DFFR_X1)                     0.00       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ex_mem/aluRes_q_reg[29]/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.12       0.12 r
  U4446/ZN (INV_X4)                                       0.02       0.14 f
  U4445/ZN (INV_X16)                                      0.03       0.17 r
  U4473/ZN (INV_X16)                                      0.01       0.18 f
  U6104/ZN (NAND2_X4)                                     0.02       0.20 r
  U6108/ZN (INV_X8)                                       0.02       0.22 f
  U6441/ZN (INV_X32)                                      0.02       0.24 r
  U7540/ZN (INV_X2)                                       0.02       0.25 f
  U4390/ZN (AOI22_X4)                                     0.06       0.31 r
  U4039/ZN (OAI21_X4)                                     0.04       0.35 f
  U8245/ZN (INV_X16)                                      0.02       0.37 r
  U8244/ZN (NAND2_X4)                                     0.02       0.38 f
  U4247/ZN (INV_X8)                                       0.02       0.40 r
  U5734/Z (MUX2_X2)                                       0.05       0.45 r
  U8271/ZN (NAND2_X4)                                     0.02       0.47 f
  U7284/ZN (NOR3_X4)                                      0.06       0.52 r
  U5811/ZN (NAND3_X2)                                     0.03       0.55 f
  U6395/ZN (NAND2_X4)                                     0.03       0.58 r
  U5604/ZN (INV_X8)                                       0.02       0.60 f
  U6461/ZN (INV_X32)                                      0.03       0.63 r
  U5519/ZN (NAND2_X4)                                     0.02       0.66 f
  U5429/ZN (INV_X8)                                       0.02       0.67 r
  U6206/ZN (NAND2_X4)                                     0.02       0.69 f
  U4054/ZN (INV_X8)                                       0.02       0.71 r
  U7604/ZN (OAI21_X4)                                     0.02       0.72 f
  U7605/ZN (OAI21_X4)                                     0.04       0.76 r
  U5780/ZN (NAND3_X4)                                     0.03       0.79 f
  U5665/ZN (AOI22_X4)                                     0.07       0.86 r
  U5226/ZN (NAND3_X2)                                     0.02       0.89 f
  U5848/ZN (NAND2_X2)                                     0.02       0.91 r
  U4236/ZN (AND2_X2)                                      0.05       0.96 r
  U5847/ZN (NAND3_X2)                                     0.02       0.97 f
  ex_mem/aluRes_q_reg[8]/D (DFFR_X1)                      0.00       0.97 f
  data arrival time                                                  0.97

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ex_mem/aluRes_q_reg[8]/CK (DFFR_X1)                     0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.12       0.12 r
  U4446/ZN (INV_X4)                                       0.02       0.14 f
  U4445/ZN (INV_X16)                                      0.03       0.17 r
  U4473/ZN (INV_X16)                                      0.01       0.18 f
  U6104/ZN (NAND2_X4)                                     0.02       0.20 r
  U6108/ZN (INV_X8)                                       0.02       0.22 f
  U6441/ZN (INV_X32)                                      0.02       0.24 r
  U5308/ZN (INV_X16)                                      0.01       0.25 f
  U5589/ZN (AOI22_X4)                                     0.05       0.30 r
  U4382/ZN (NAND2_X4)                                     0.02       0.32 f
  U4110/ZN (INV_X8)                                       0.02       0.34 r
  U6336/ZN (NAND2_X4)                                     0.01       0.36 f
  U5259/Z (MUX2_X2)                                       0.10       0.46 f
  U3058/ZN (INV_X8)                                       0.02       0.48 r
  U4633/ZN (NAND2_X4)                                     0.02       0.50 f
  U4602/ZN (INV_X8)                                       0.01       0.51 r
  U5533/ZN (NAND2_X4)                                     0.01       0.52 f
  U7269/ZN (NOR2_X4)                                      0.02       0.55 r
  U6177/ZN (NAND2_X4)                                     0.02       0.57 f
  U6370/ZN (INV_X8)                                       0.02       0.59 r
  U6360/ZN (NAND2_X4)                                     0.02       0.61 f
  U6271/ZN (INV_X16)                                      0.03       0.63 r
  U6615/ZN (NAND2_X2)                                     0.02       0.65 f
  U5528/ZN (OAI211_X4)                                    0.05       0.70 r
  U6020/ZN (NAND2_X4)                                     0.02       0.72 f
  U5987/ZN (OAI21_X4)                                     0.04       0.76 r
  U7618/ZN (INV_X4)                                       0.02       0.78 f
  U3613/ZN (NAND2_X2)                                     0.04       0.82 r
  U4360/ZN (NAND2_X4)                                     0.02       0.84 f
  U4350/ZN (NAND4_X2)                                     0.06       0.89 r
  U7882/ZN (AOI22_X2)                                     0.03       0.93 f
  U7909/ZN (NAND4_X2)                                     0.05       0.98 r
  ex_mem/aluRes_q_reg[31]/D (DFFR_X1)                     0.00       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ex_mem/aluRes_q_reg[31]/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.12       0.12 r
  U4446/ZN (INV_X4)                                       0.02       0.14 f
  U4445/ZN (INV_X16)                                      0.03       0.17 r
  U4473/ZN (INV_X16)                                      0.01       0.18 f
  U6104/ZN (NAND2_X4)                                     0.02       0.20 r
  U6108/ZN (INV_X8)                                       0.02       0.22 f
  U6441/ZN (INV_X32)                                      0.02       0.24 r
  U5308/ZN (INV_X16)                                      0.01       0.25 f
  U5589/ZN (AOI22_X4)                                     0.05       0.30 r
  U4382/ZN (NAND2_X4)                                     0.02       0.32 f
  U4110/ZN (INV_X8)                                       0.02       0.34 r
  U6336/ZN (NAND2_X4)                                     0.01       0.36 f
  U5259/Z (MUX2_X2)                                       0.10       0.46 f
  U3058/ZN (INV_X8)                                       0.02       0.48 r
  U4633/ZN (NAND2_X4)                                     0.02       0.50 f
  U4602/ZN (INV_X8)                                       0.01       0.51 r
  U5533/ZN (NAND2_X4)                                     0.01       0.52 f
  U7269/ZN (NOR2_X4)                                      0.02       0.55 r
  U6177/ZN (NAND2_X4)                                     0.02       0.57 f
  U6370/ZN (INV_X8)                                       0.02       0.59 r
  U6360/ZN (NAND2_X4)                                     0.02       0.61 f
  U6271/ZN (INV_X16)                                      0.03       0.63 r
  U7575/ZN (NAND3_X2)                                     0.03       0.66 f
  U4540/ZN (OAI211_X4)                                    0.04       0.70 r
  U3016/ZN (INV_X8)                                       0.01       0.72 f
  U6071/ZN (NAND2_X4)                                     0.02       0.74 r
  U4000/ZN (INV_X8)                                       0.02       0.76 f
  U3606/ZN (OAI211_X4)                                    0.05       0.81 r
  U7579/ZN (AOI22_X2)                                     0.04       0.85 f
  U6368/ZN (NAND2_X4)                                     0.05       0.90 r
  U3307/ZN (NAND2_X2)                                     0.02       0.92 f
  U5837/ZN (NAND3_X2)                                     0.03       0.95 r
  U5838/ZN (INV_X4)                                       0.01       0.96 f
  U3619/ZN (NAND2_X2)                                     0.02       0.98 r
  ex_mem/aluRes_q_reg[19]/D (DFFR_X2)                     0.00       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ex_mem/aluRes_q_reg[19]/CK (DFFR_X2)                    0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.08       0.08 f
  U6382/ZN (INV_X4)                        0.03       0.11 r
  U4506/ZN (INV_X16)                       0.02       0.12 f
  U5591/Z (BUF_X8)                         0.07       0.19 f
  U3588/ZN (NOR2_X4)                       0.03       0.22 r
  U5996/ZN (NAND3_X2)                      0.03       0.26 f
  U4756/ZN (NAND2_X4)                      0.03       0.29 r
  U2969/ZN (INV_X8)                        0.01       0.30 f
  U6204/ZN (NAND2_X4)                      0.02       0.32 r
  U2622/ZN (NAND2_X1)                      0.02       0.34 f
  U3147/ZN (OAI211_X2)                     0.05       0.39 r
  U6184/ZN (NAND2_X4)                      0.02       0.42 f
  U4978/ZN (NAND2_X4)                      0.03       0.45 r
  U8272/ZN (INV_X4)                        0.01       0.46 f
  U5377/ZN (NAND3_X4)                      0.02       0.48 r
  U5161/ZN (NOR3_X4)                       0.01       0.50 f
  U6424/ZN (NAND3_X2)                      0.04       0.53 r
  U6160/ZN (INV_X8)                        0.02       0.56 f
  U5798/ZN (NAND2_X2)                      0.04       0.60 r
  U4790/ZN (INV_X8)                        0.02       0.62 f
  U4901/ZN (AND3_X2)                       0.05       0.67 f
  U7620/ZN (NOR2_X4)                       0.03       0.70 r
  U4021/ZN (NAND2_X4)                      0.02       0.73 f
  U5852/ZN (INV_X8)                        0.02       0.74 r
  U5675/ZN (NAND2_X4)                      0.02       0.76 f
  U7621/ZN (AOI22_X2)                      0.07       0.83 r
  U5552/ZN (OAI221_X4)                     0.05       0.88 f
  U2958/ZN (AOI22_X2)                      0.07       0.94 r
  U7672/ZN (NAND4_X2)                      0.03       0.97 f
  ex_mem/aluRes_q_reg[27]/D (DFFR_X1)      0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ex_mem/aluRes_q_reg[27]/CK (DFFR_X1)     0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.03


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.12       0.12 r
  U4446/ZN (INV_X4)                                       0.02       0.14 f
  U4445/ZN (INV_X16)                                      0.03       0.17 r
  U4473/ZN (INV_X16)                                      0.01       0.18 f
  U6104/ZN (NAND2_X4)                                     0.02       0.20 r
  U6108/ZN (INV_X8)                                       0.02       0.22 f
  U6441/ZN (INV_X32)                                      0.02       0.24 r
  U5308/ZN (INV_X16)                                      0.01       0.25 f
  U5589/ZN (AOI22_X4)                                     0.05       0.30 r
  U4382/ZN (NAND2_X4)                                     0.02       0.32 f
  U4110/ZN (INV_X8)                                       0.02       0.34 r
  U6336/ZN (NAND2_X4)                                     0.01       0.36 f
  U5259/Z (MUX2_X2)                                       0.10       0.46 f
  U3058/ZN (INV_X8)                                       0.02       0.48 r
  U5377/ZN (NAND3_X4)                                     0.02       0.50 f
  U5161/ZN (NOR3_X4)                                      0.03       0.53 r
  U6424/ZN (NAND3_X2)                                     0.03       0.56 f
  U6160/ZN (INV_X8)                                       0.03       0.59 r
  U6392/ZN (NAND2_X4)                                     0.02       0.61 f
  U2671/ZN (INV_X8)                                       0.02       0.63 r
  U3240/ZN (NAND2_X2)                                     0.02       0.65 f
  U5519/ZN (NAND2_X4)                                     0.03       0.68 r
  U5429/ZN (INV_X8)                                       0.01       0.69 f
  U6206/ZN (NAND2_X4)                                     0.02       0.71 r
  U4054/ZN (INV_X8)                                       0.01       0.73 f
  U7604/ZN (OAI21_X4)                                     0.03       0.76 r
  U7605/ZN (OAI21_X4)                                     0.02       0.78 f
  U5780/ZN (NAND3_X4)                                     0.03       0.81 r
  U5665/ZN (AOI22_X4)                                     0.03       0.84 f
  U6394/ZN (NAND3_X2)                                     0.04       0.88 r
  U5401/ZN (INV_X4)                                       0.02       0.89 f
  U7931/ZN (OAI221_X2)                                    0.07       0.96 r
  ex_mem/aluRes_q_reg[23]/D (DFFR_X1)                     0.00       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ex_mem/aluRes_q_reg[23]/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.12       0.12 r
  U4446/ZN (INV_X4)                                       0.02       0.14 f
  U4445/ZN (INV_X16)                                      0.03       0.17 r
  U4473/ZN (INV_X16)                                      0.01       0.18 f
  U6104/ZN (NAND2_X4)                                     0.02       0.20 r
  U6108/ZN (INV_X8)                                       0.02       0.22 f
  U6441/ZN (INV_X32)                                      0.02       0.24 r
  U5308/ZN (INV_X16)                                      0.01       0.25 f
  U5589/ZN (AOI22_X4)                                     0.05       0.30 r
  U4382/ZN (NAND2_X4)                                     0.02       0.32 f
  U4110/ZN (INV_X8)                                       0.02       0.34 r
  U6336/ZN (NAND2_X4)                                     0.01       0.36 f
  U5259/Z (MUX2_X2)                                       0.10       0.46 f
  U3058/ZN (INV_X8)                                       0.02       0.48 r
  U4633/ZN (NAND2_X4)                                     0.02       0.50 f
  U4602/ZN (INV_X8)                                       0.01       0.51 r
  U5533/ZN (NAND2_X4)                                     0.01       0.52 f
  U7269/ZN (NOR2_X4)                                      0.02       0.55 r
  U6177/ZN (NAND2_X4)                                     0.02       0.57 f
  U6370/ZN (INV_X8)                                       0.02       0.59 r
  U6360/ZN (NAND2_X4)                                     0.02       0.61 f
  U6271/ZN (INV_X16)                                      0.03       0.63 r
  U6615/ZN (NAND2_X2)                                     0.02       0.65 f
  U5528/ZN (OAI211_X4)                                    0.05       0.70 r
  U6020/ZN (NAND2_X4)                                     0.02       0.72 f
  U5987/ZN (OAI21_X4)                                     0.04       0.76 r
  U7618/ZN (INV_X4)                                       0.02       0.78 f
  U3613/ZN (NAND2_X2)                                     0.04       0.82 r
  U4360/ZN (NAND2_X4)                                     0.02       0.84 f
  U4341/ZN (NAND4_X2)                                     0.07       0.90 r
  U7864/ZN (AOI22_X2)                                     0.03       0.93 f
  U7865/ZN (NAND4_X2)                                     0.04       0.97 r
  ex_mem/aluRes_q_reg[1]/D (DFFR_X1)                      0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ex_mem/aluRes_q_reg[1]/CK (DFFR_X1)                     0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.12       0.12 r
  U4446/ZN (INV_X4)                                       0.02       0.14 f
  U4445/ZN (INV_X16)                                      0.03       0.17 r
  U6439/ZN (NAND2_X4)                                     0.02       0.19 f
  U6230/ZN (INV_X16)                                      0.03       0.22 r
  U6438/ZN (INV_X32)                                      0.01       0.24 f
  U7159/ZN (NOR2_X4)                                      0.02       0.26 r
  U7160/ZN (NAND3_X2)                                     0.02       0.28 f
  U5046/ZN (NAND2_X4)                                     0.03       0.31 r
  U2714/ZN (INV_X8)                                       0.01       0.32 f
  U5825/ZN (NAND4_X4)                                     0.04       0.36 r
  U5821/ZN (NAND2_X4)                                     0.02       0.38 f
  U2957/ZN (INV_X8)                                       0.02       0.40 r
  U4628/ZN (NAND2_X4)                                     0.01       0.42 f
  U5819/ZN (NAND2_X4)                                     0.03       0.44 r
  U6379/ZN (NAND2_X4)                                     0.02       0.46 f
  U6229/ZN (NAND2_X4)                                     0.03       0.49 r
  U5193/ZN (INV_X8)                                       0.01       0.50 f
  U6421/ZN (NAND2_X4)                                     0.02       0.53 r
  U5402/ZN (INV_X4)                                       0.01       0.54 f
  U7399/ZN (OAI21_X4)                                     0.03       0.58 r
  U6397/ZN (NAND2_X4)                                     0.02       0.60 f
  U6039/ZN (OAI211_X4)                                    0.04       0.64 r
  U6208/ZN (NAND2_X4)                                     0.02       0.66 f
  U6106/ZN (INV_X8)                                       0.02       0.68 r
  U6327/ZN (NAND2_X4)                                     0.02       0.69 f
  U5516/ZN (INV_X4)                                       0.02       0.72 r
  U7935/ZN (OAI21_X4)                                     0.02       0.74 f
  U3110/ZN (INV_X4)                                       0.02       0.76 r
  U5632/ZN (NAND2_X4)                                     0.01       0.77 f
  U4272/ZN (NAND2_X4)                                     0.03       0.80 r
  U4900/ZN (INV_X8)                                       0.01       0.81 f
  U4899/ZN (INV_X4)                                       0.02       0.83 r
  U5454/ZN (NOR2_X1)                                      0.02       0.85 f
  U3988/ZN (NOR3_X2)                                      0.07       0.92 r
  U7936/ZN (OAI221_X2)                                    0.04       0.96 f
  ex_mem/aluRes_q_reg[22]/D (DFFR_X1)                     0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ex_mem/aluRes_q_reg[22]/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.12       0.12 r
  U4446/ZN (INV_X4)                                       0.02       0.14 f
  U4445/ZN (INV_X16)                                      0.03       0.17 r
  U4473/ZN (INV_X16)                                      0.01       0.18 f
  U6104/ZN (NAND2_X4)                                     0.02       0.20 r
  U6108/ZN (INV_X8)                                       0.02       0.22 f
  U6441/ZN (INV_X32)                                      0.02       0.24 r
  U5308/ZN (INV_X16)                                      0.01       0.25 f
  U5589/ZN (AOI22_X4)                                     0.05       0.30 r
  U4382/ZN (NAND2_X4)                                     0.02       0.32 f
  U4110/ZN (INV_X8)                                       0.02       0.34 r
  U6336/ZN (NAND2_X4)                                     0.01       0.36 f
  U5259/Z (MUX2_X2)                                       0.10       0.46 f
  U3058/ZN (INV_X8)                                       0.02       0.48 r
  U4633/ZN (NAND2_X4)                                     0.02       0.50 f
  U4602/ZN (INV_X8)                                       0.01       0.51 r
  U5533/ZN (NAND2_X4)                                     0.01       0.52 f
  U7269/ZN (NOR2_X4)                                      0.02       0.55 r
  U6177/ZN (NAND2_X4)                                     0.02       0.57 f
  U6370/ZN (INV_X8)                                       0.02       0.59 r
  U6360/ZN (NAND2_X4)                                     0.02       0.61 f
  U6271/ZN (INV_X16)                                      0.03       0.63 r
  U7575/ZN (NAND3_X2)                                     0.03       0.66 f
  U4540/ZN (OAI211_X4)                                    0.04       0.70 r
  U3016/ZN (INV_X8)                                       0.01       0.72 f
  U6071/ZN (NAND2_X4)                                     0.02       0.74 r
  U4000/ZN (INV_X8)                                       0.02       0.76 f
  U3606/ZN (OAI211_X4)                                    0.05       0.81 r
  U4001/ZN (AND2_X4)                                      0.06       0.87 r
  U3059/ZN (NOR3_X4)                                      0.02       0.89 f
  U7856/ZN (OAI221_X2)                                    0.07       0.96 r
  ex_mem/aluRes_q_reg[6]/D (DFFR_X1)                      0.00       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ex_mem/aluRes_q_reg[6]/CK (DFFR_X1)                     0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.12       0.12 r
  U4446/ZN (INV_X4)                                       0.02       0.14 f
  U4445/ZN (INV_X16)                                      0.03       0.17 r
  U4473/ZN (INV_X16)                                      0.01       0.18 f
  U6104/ZN (NAND2_X4)                                     0.02       0.20 r
  U6108/ZN (INV_X8)                                       0.02       0.22 f
  U6441/ZN (INV_X32)                                      0.02       0.24 r
  U5308/ZN (INV_X16)                                      0.01       0.25 f
  U5589/ZN (AOI22_X4)                                     0.05       0.30 r
  U4382/ZN (NAND2_X4)                                     0.02       0.32 f
  U4110/ZN (INV_X8)                                       0.02       0.34 r
  U6336/ZN (NAND2_X4)                                     0.01       0.36 f
  U5259/Z (MUX2_X2)                                       0.10       0.46 f
  U3058/ZN (INV_X8)                                       0.02       0.48 r
  U4633/ZN (NAND2_X4)                                     0.02       0.50 f
  U4602/ZN (INV_X8)                                       0.01       0.51 r
  U5533/ZN (NAND2_X4)                                     0.01       0.52 f
  U7269/ZN (NOR2_X4)                                      0.02       0.55 r
  U6177/ZN (NAND2_X4)                                     0.02       0.57 f
  U6370/ZN (INV_X8)                                       0.02       0.59 r
  U6360/ZN (NAND2_X4)                                     0.02       0.61 f
  U6271/ZN (INV_X16)                                      0.03       0.63 r
  U7575/ZN (NAND3_X2)                                     0.03       0.66 f
  U4540/ZN (OAI211_X4)                                    0.04       0.70 r
  U3016/ZN (INV_X8)                                       0.01       0.72 f
  U6071/ZN (NAND2_X4)                                     0.02       0.74 r
  U4000/ZN (INV_X8)                                       0.02       0.76 f
  U3606/ZN (OAI211_X4)                                    0.05       0.81 r
  U4001/ZN (AND2_X4)                                      0.06       0.87 r
  U3059/ZN (NOR3_X4)                                      0.02       0.89 f
  U7634/ZN (OAI221_X2)                                    0.07       0.96 r
  ex_mem/aluRes_q_reg[5]/D (DFFR_X1)                      0.00       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ex_mem/aluRes_q_reg[5]/CK (DFFR_X1)                     0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.12       0.12 r
  U4446/ZN (INV_X4)                                       0.02       0.14 f
  U4445/ZN (INV_X16)                                      0.03       0.17 r
  U4473/ZN (INV_X16)                                      0.01       0.18 f
  U6104/ZN (NAND2_X4)                                     0.02       0.20 r
  U6108/ZN (INV_X8)                                       0.02       0.22 f
  U6441/ZN (INV_X32)                                      0.02       0.24 r
  U5308/ZN (INV_X16)                                      0.01       0.25 f
  U5589/ZN (AOI22_X4)                                     0.05       0.30 r
  U4382/ZN (NAND2_X4)                                     0.02       0.32 f
  U4110/ZN (INV_X8)                                       0.02       0.34 r
  U6336/ZN (NAND2_X4)                                     0.01       0.36 f
  U5259/Z (MUX2_X2)                                       0.10       0.46 f
  U3058/ZN (INV_X8)                                       0.02       0.48 r
  U4633/ZN (NAND2_X4)                                     0.02       0.50 f
  U4602/ZN (INV_X8)                                       0.01       0.51 r
  U5533/ZN (NAND2_X4)                                     0.01       0.52 f
  U7269/ZN (NOR2_X4)                                      0.02       0.55 r
  U6177/ZN (NAND2_X4)                                     0.02       0.57 f
  U6370/ZN (INV_X8)                                       0.02       0.59 r
  U6360/ZN (NAND2_X4)                                     0.02       0.61 f
  U6271/ZN (INV_X16)                                      0.03       0.63 r
  U7575/ZN (NAND3_X2)                                     0.03       0.66 f
  U4540/ZN (OAI211_X4)                                    0.04       0.70 r
  U3016/ZN (INV_X8)                                       0.01       0.72 f
  U6071/ZN (NAND2_X4)                                     0.02       0.74 r
  U4000/ZN (INV_X8)                                       0.02       0.76 f
  U3606/ZN (OAI211_X4)                                    0.05       0.81 r
  U4001/ZN (AND2_X4)                                      0.06       0.87 r
  U3059/ZN (NOR3_X4)                                      0.02       0.89 f
  U7915/ZN (OAI221_X2)                                    0.07       0.96 r
  ex_mem/aluRes_q_reg[25]/D (DFFR_X1)                     0.00       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ex_mem/aluRes_q_reg[25]/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.12       0.12 r
  U4446/ZN (INV_X4)                                       0.02       0.14 f
  U4445/ZN (INV_X16)                                      0.03       0.17 r
  U4473/ZN (INV_X16)                                      0.01       0.18 f
  U6104/ZN (NAND2_X4)                                     0.02       0.20 r
  U6108/ZN (INV_X8)                                       0.02       0.22 f
  U6441/ZN (INV_X32)                                      0.02       0.24 r
  U5308/ZN (INV_X16)                                      0.01       0.25 f
  U5589/ZN (AOI22_X4)                                     0.05       0.30 r
  U4382/ZN (NAND2_X4)                                     0.02       0.32 f
  U4110/ZN (INV_X8)                                       0.02       0.34 r
  U6336/ZN (NAND2_X4)                                     0.01       0.36 f
  U5259/Z (MUX2_X2)                                       0.10       0.46 f
  U3058/ZN (INV_X8)                                       0.02       0.48 r
  U4633/ZN (NAND2_X4)                                     0.02       0.50 f
  U4602/ZN (INV_X8)                                       0.01       0.51 r
  U5533/ZN (NAND2_X4)                                     0.01       0.52 f
  U7269/ZN (NOR2_X4)                                      0.02       0.55 r
  U6177/ZN (NAND2_X4)                                     0.02       0.57 f
  U6370/ZN (INV_X8)                                       0.02       0.59 r
  U6360/ZN (NAND2_X4)                                     0.02       0.61 f
  U6271/ZN (INV_X16)                                      0.03       0.63 r
  U7575/ZN (NAND3_X2)                                     0.03       0.66 f
  U4540/ZN (OAI211_X4)                                    0.04       0.70 r
  U3016/ZN (INV_X8)                                       0.01       0.72 f
  U6071/ZN (NAND2_X4)                                     0.02       0.74 r
  U4000/ZN (INV_X8)                                       0.02       0.76 f
  U3606/ZN (OAI211_X4)                                    0.05       0.81 r
  U4001/ZN (AND2_X4)                                      0.06       0.87 r
  U3059/ZN (NOR3_X4)                                      0.02       0.89 f
  U7653/ZN (OAI221_X2)                                    0.07       0.96 r
  ex_mem/aluRes_q_reg[26]/D (DFFR_X1)                     0.00       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ex_mem/aluRes_q_reg[26]/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.12       0.12 r
  U4446/ZN (INV_X4)                                       0.02       0.14 f
  U4445/ZN (INV_X16)                                      0.03       0.17 r
  U5957/ZN (NAND2_X2)                                     0.03       0.19 f
  U5253/ZN (INV_X8)                                       0.02       0.22 r
  U2799/ZN (INV_X16)                                      0.01       0.23 f
  U3050/ZN (NOR3_X2)                                      0.05       0.27 r
  U6218/ZN (AOI211_X4)                                    0.03       0.30 f
  U6209/ZN (NAND2_X4)                                     0.03       0.33 r
  U5084/ZN (NOR2_X4)                                      0.02       0.35 f
  U6619/Z (MUX2_X2)                                       0.10       0.45 f
  U8232/ZN (NAND2_X4)                                     0.03       0.47 r
  U4817/ZN (INV_X4)                                       0.01       0.49 f
  U4816/ZN (NAND3_X4)                                     0.03       0.51 r
  U7273/ZN (NOR3_X4)                                      0.02       0.53 f
  U6175/ZN (NAND2_X4)                                     0.04       0.57 r
  U6413/ZN (INV_X16)                                      0.02       0.59 f
  U6060/ZN (NAND2_X1)                                     0.04       0.64 r
  U7337/ZN (NAND3_X2)                                     0.03       0.67 f
  U7584/ZN (AOI22_X2)                                     0.08       0.74 r
  U3956/ZN (NAND2_X4)                                     0.03       0.77 f
  U3998/ZN (NAND2_X4)                                     0.03       0.81 r
  U6169/ZN (NAND4_X4)                                     0.04       0.84 f
  U5236/ZN (AOI222_X4)                                    0.10       0.95 r
  U4808/ZN (NAND2_X4)                                     0.02       0.97 f
  ex_mem/aluRes_q_reg[20]/D (DFFR_X1)                     0.00       0.97 f
  data arrival time                                                  0.97

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ex_mem/aluRes_q_reg[20]/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.12       0.12 r
  U4446/ZN (INV_X4)                                       0.02       0.14 f
  U4445/ZN (INV_X16)                                      0.03       0.17 r
  U4473/ZN (INV_X16)                                      0.01       0.18 f
  U6104/ZN (NAND2_X4)                                     0.02       0.20 r
  U6108/ZN (INV_X8)                                       0.02       0.22 f
  U6441/ZN (INV_X32)                                      0.02       0.24 r
  U5308/ZN (INV_X16)                                      0.01       0.25 f
  U5589/ZN (AOI22_X4)                                     0.05       0.30 r
  U4382/ZN (NAND2_X4)                                     0.02       0.32 f
  U4110/ZN (INV_X8)                                       0.02       0.34 r
  U6336/ZN (NAND2_X4)                                     0.01       0.36 f
  U5259/Z (MUX2_X2)                                       0.10       0.46 f
  U3058/ZN (INV_X8)                                       0.02       0.48 r
  U4633/ZN (NAND2_X4)                                     0.02       0.50 f
  U4602/ZN (INV_X8)                                       0.01       0.51 r
  U5533/ZN (NAND2_X4)                                     0.01       0.52 f
  U7269/ZN (NOR2_X4)                                      0.02       0.55 r
  U6177/ZN (NAND2_X4)                                     0.02       0.57 f
  U6370/ZN (INV_X8)                                       0.02       0.59 r
  U6175/ZN (NAND2_X4)                                     0.02       0.61 f
  U6413/ZN (INV_X16)                                      0.03       0.64 r
  U2614/ZN (NAND2_X1)                                     0.02       0.66 f
  U5018/ZN (NAND3_X2)                                     0.05       0.71 r
  U7510/ZN (NAND2_X2)                                     0.03       0.74 f
  U5551/ZN (OAI211_X4)                                    0.05       0.79 r
  U4966/ZN (AOI22_X2)                                     0.04       0.83 f
  U6337/ZN (NAND2_X4)                                     0.04       0.87 r
  U5340/ZN (NAND2_X2)                                     0.02       0.89 f
  U7542/ZN (INV_X4)                                       0.02       0.91 r
  U4697/ZN (NOR2_X2)                                      0.01       0.92 f
  U7548/ZN (NAND4_X2)                                     0.05       0.97 r
  ex_mem/aluRes_q_reg[18]/D (DFFR_X1)                     0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ex_mem/aluRes_q_reg[18]/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.12       0.12 r
  U4446/ZN (INV_X4)                                       0.02       0.14 f
  U4445/ZN (INV_X16)                                      0.03       0.17 r
  U4473/ZN (INV_X16)                                      0.01       0.18 f
  U6104/ZN (NAND2_X4)                                     0.02       0.20 r
  U6108/ZN (INV_X8)                                       0.02       0.22 f
  U6441/ZN (INV_X32)                                      0.02       0.24 r
  U7540/ZN (INV_X2)                                       0.02       0.25 f
  U4390/ZN (AOI22_X4)                                     0.06       0.31 r
  U4039/ZN (OAI21_X4)                                     0.04       0.35 f
  U8245/ZN (INV_X16)                                      0.02       0.37 r
  U8244/ZN (NAND2_X4)                                     0.02       0.38 f
  U4247/ZN (INV_X8)                                       0.02       0.40 r
  U5734/Z (MUX2_X2)                                       0.05       0.45 r
  U8271/ZN (NAND2_X4)                                     0.02       0.47 f
  U7284/ZN (NOR3_X4)                                      0.06       0.52 r
  U5811/ZN (NAND3_X2)                                     0.03       0.55 f
  U6395/ZN (NAND2_X4)                                     0.03       0.58 r
  U5604/ZN (INV_X8)                                       0.02       0.60 f
  U6461/ZN (INV_X32)                                      0.03       0.63 r
  U5519/ZN (NAND2_X4)                                     0.02       0.66 f
  U5429/ZN (INV_X8)                                       0.02       0.67 r
  U6206/ZN (NAND2_X4)                                     0.02       0.69 f
  U4054/ZN (INV_X8)                                       0.02       0.71 r
  U7604/ZN (OAI21_X4)                                     0.02       0.72 f
  U7605/ZN (OAI21_X4)                                     0.04       0.76 r
  U5780/ZN (NAND3_X4)                                     0.03       0.79 f
  U5665/ZN (AOI22_X4)                                     0.07       0.86 r
  U4462/ZN (NAND3_X1)                                     0.03       0.89 f
  U6013/ZN (NAND2_X1)                                     0.05       0.94 r
  U7928/ZN (NAND3_X2)                                     0.03       0.96 f
  ex_mem/aluRes_q_reg[24]/D (DFFR_X1)                     0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ex_mem/aluRes_q_reg[24]/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.12       0.12 r
  U4446/ZN (INV_X4)                                       0.02       0.14 f
  U4445/ZN (INV_X16)                                      0.03       0.17 r
  U4473/ZN (INV_X16)                                      0.01       0.18 f
  U6104/ZN (NAND2_X4)                                     0.02       0.20 r
  U6108/ZN (INV_X8)                                       0.02       0.22 f
  U6441/ZN (INV_X32)                                      0.02       0.24 r
  U5308/ZN (INV_X16)                                      0.01       0.25 f
  U5589/ZN (AOI22_X4)                                     0.05       0.30 r
  U4382/ZN (NAND2_X4)                                     0.02       0.32 f
  U4110/ZN (INV_X8)                                       0.02       0.34 r
  U6336/ZN (NAND2_X4)                                     0.01       0.36 f
  U5259/Z (MUX2_X2)                                       0.10       0.46 f
  U3058/ZN (INV_X8)                                       0.02       0.48 r
  U4633/ZN (NAND2_X4)                                     0.02       0.50 f
  U4602/ZN (INV_X8)                                       0.01       0.51 r
  U5533/ZN (NAND2_X4)                                     0.01       0.52 f
  U7269/ZN (NOR2_X4)                                      0.02       0.55 r
  U6177/ZN (NAND2_X4)                                     0.02       0.57 f
  U6370/ZN (INV_X8)                                       0.02       0.59 r
  U6360/ZN (NAND2_X4)                                     0.02       0.61 f
  U6271/ZN (INV_X16)                                      0.03       0.63 r
  U6615/ZN (NAND2_X2)                                     0.02       0.65 f
  U5528/ZN (OAI211_X4)                                    0.05       0.70 r
  U6020/ZN (NAND2_X4)                                     0.02       0.72 f
  U5987/ZN (OAI21_X4)                                     0.04       0.76 r
  U7618/ZN (INV_X4)                                       0.02       0.78 f
  U5675/ZN (NAND2_X4)                                     0.02       0.80 r
  U5623/ZN (INV_X4)                                       0.01       0.82 f
  U6383/ZN (OAI221_X4)                                    0.08       0.90 r
  U8230/ZN (NAND2_X1)                                     0.04       0.93 f
  U5627/ZN (NAND3_X2)                                     0.03       0.97 r
  ex_mem/aluRes_q_reg[28]/D (DFFR_X1)                     0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ex_mem/aluRes_q_reg[28]/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.12       0.12 r
  U4446/ZN (INV_X4)                                       0.02       0.14 f
  U4445/ZN (INV_X16)                                      0.03       0.17 r
  U4473/ZN (INV_X16)                                      0.01       0.18 f
  U6104/ZN (NAND2_X4)                                     0.02       0.20 r
  U6108/ZN (INV_X8)                                       0.02       0.22 f
  U6441/ZN (INV_X32)                                      0.02       0.24 r
  U5308/ZN (INV_X16)                                      0.01       0.25 f
  U5589/ZN (AOI22_X4)                                     0.05       0.30 r
  U4382/ZN (NAND2_X4)                                     0.02       0.32 f
  U4110/ZN (INV_X8)                                       0.02       0.34 r
  U6336/ZN (NAND2_X4)                                     0.01       0.36 f
  U5259/Z (MUX2_X2)                                       0.10       0.46 f
  U3058/ZN (INV_X8)                                       0.02       0.48 r
  U4633/ZN (NAND2_X4)                                     0.02       0.50 f
  U4602/ZN (INV_X8)                                       0.01       0.51 r
  U5533/ZN (NAND2_X4)                                     0.01       0.52 f
  U7269/ZN (NOR2_X4)                                      0.02       0.55 r
  U6177/ZN (NAND2_X4)                                     0.02       0.57 f
  U6370/ZN (INV_X8)                                       0.02       0.59 r
  U6360/ZN (NAND2_X4)                                     0.02       0.61 f
  U6271/ZN (INV_X16)                                      0.03       0.63 r
  U6615/ZN (NAND2_X2)                                     0.02       0.65 f
  U5528/ZN (OAI211_X4)                                    0.05       0.70 r
  U6019/ZN (NAND2_X1)                                     0.03       0.73 f
  U6154/ZN (NAND3_X2)                                     0.06       0.79 r
  U7325/ZN (NAND2_X2)                                     0.03       0.82 f
  U3575/ZN (NAND4_X4)                                     0.04       0.86 r
  U3021/ZN (AOI22_X1)                                     0.05       0.91 f
  U7596/ZN (NAND4_X2)                                     0.06       0.96 r
  ex_mem/aluRes_q_reg[14]/D (DFFR_X1)                     0.00       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ex_mem/aluRes_q_reg[14]/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.12       0.12 r
  U4446/ZN (INV_X4)                                       0.02       0.14 f
  U4445/ZN (INV_X16)                                      0.03       0.17 r
  U4473/ZN (INV_X16)                                      0.01       0.18 f
  U6104/ZN (NAND2_X4)                                     0.02       0.20 r
  U6108/ZN (INV_X8)                                       0.02       0.22 f
  U6441/ZN (INV_X32)                                      0.02       0.24 r
  U5308/ZN (INV_X16)                                      0.01       0.25 f
  U5589/ZN (AOI22_X4)                                     0.05       0.30 r
  U4382/ZN (NAND2_X4)                                     0.02       0.32 f
  U4110/ZN (INV_X8)                                       0.02       0.34 r
  U6336/ZN (NAND2_X4)                                     0.01       0.36 f
  U5259/Z (MUX2_X2)                                       0.10       0.46 f
  U3058/ZN (INV_X8)                                       0.02       0.48 r
  U4633/ZN (NAND2_X4)                                     0.02       0.50 f
  U4602/ZN (INV_X8)                                       0.01       0.51 r
  U5533/ZN (NAND2_X4)                                     0.01       0.52 f
  U7269/ZN (NOR2_X4)                                      0.02       0.55 r
  U6177/ZN (NAND2_X4)                                     0.02       0.57 f
  U6370/ZN (INV_X8)                                       0.02       0.59 r
  U6360/ZN (NAND2_X4)                                     0.02       0.61 f
  U6271/ZN (INV_X16)                                      0.03       0.63 r
  U5976/ZN (NAND2_X4)                                     0.02       0.65 f
  U7350/ZN (NAND3_X2)                                     0.06       0.71 r
  U7623/ZN (OAI21_X4)                                     0.04       0.75 f
  U5711/ZN (OAI22_X4)                                     0.07       0.82 r
  U7834/ZN (NOR3_X4)                                      0.03       0.85 f
  U5984/ZN (NOR2_X2)                                      0.03       0.89 r
  U4137/ZN (NOR3_X2)                                      0.02       0.91 f
  U7876/ZN (OAI221_X2)                                    0.05       0.96 r
  ex_mem/aluRes_q_reg[9]/D (DFFR_X1)                      0.00       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ex_mem/aluRes_q_reg[9]/CK (DFFR_X1)                     0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.12       0.12 r
  U4446/ZN (INV_X4)                                       0.02       0.14 f
  U4445/ZN (INV_X16)                                      0.03       0.17 r
  U4473/ZN (INV_X16)                                      0.01       0.18 f
  U6104/ZN (NAND2_X4)                                     0.02       0.20 r
  U6108/ZN (INV_X8)                                       0.02       0.22 f
  U6441/ZN (INV_X32)                                      0.02       0.24 r
  U5308/ZN (INV_X16)                                      0.01       0.25 f
  U5589/ZN (AOI22_X4)                                     0.05       0.30 r
  U4382/ZN (NAND2_X4)                                     0.02       0.32 f
  U4110/ZN (INV_X8)                                       0.02       0.34 r
  U6336/ZN (NAND2_X4)                                     0.01       0.36 f
  U5259/Z (MUX2_X2)                                       0.10       0.46 f
  U3058/ZN (INV_X8)                                       0.02       0.48 r
  U4633/ZN (NAND2_X4)                                     0.02       0.50 f
  U4602/ZN (INV_X8)                                       0.01       0.51 r
  U5533/ZN (NAND2_X4)                                     0.01       0.52 f
  U7269/ZN (NOR2_X4)                                      0.02       0.55 r
  U6177/ZN (NAND2_X4)                                     0.02       0.57 f
  U6370/ZN (INV_X8)                                       0.02       0.59 r
  U6360/ZN (NAND2_X4)                                     0.02       0.61 f
  U6271/ZN (INV_X16)                                      0.03       0.63 r
  U5976/ZN (NAND2_X4)                                     0.02       0.65 f
  U7350/ZN (NAND3_X2)                                     0.06       0.71 r
  U7539/ZN (AOI22_X2)                                     0.03       0.75 f
  U6348/ZN (NAND3_X2)                                     0.06       0.80 r
  U3930/ZN (NAND2_X4)                                     0.02       0.82 f
  U6169/ZN (NAND4_X4)                                     0.05       0.87 r
  U2772/ZN (INV_X4)                                       0.01       0.89 f
  U3926/ZN (OAI22_X4)                                     0.03       0.92 r
  U7854/ZN (NOR2_X2)                                      0.02       0.94 f
  U3591/ZN (NAND2_X2)                                     0.03       0.97 r
  ex_mem/aluRes_q_reg[11]/D (DFFR_X1)                     0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ex_mem/aluRes_q_reg[11]/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.12       0.12 r
  U4446/ZN (INV_X4)                                       0.02       0.14 f
  U4445/ZN (INV_X16)                                      0.03       0.17 r
  U4473/ZN (INV_X16)                                      0.01       0.18 f
  U6104/ZN (NAND2_X4)                                     0.02       0.20 r
  U6108/ZN (INV_X8)                                       0.02       0.22 f
  U6441/ZN (INV_X32)                                      0.02       0.24 r
  U5308/ZN (INV_X16)                                      0.01       0.25 f
  U5589/ZN (AOI22_X4)                                     0.05       0.30 r
  U4382/ZN (NAND2_X4)                                     0.02       0.32 f
  U4110/ZN (INV_X8)                                       0.02       0.34 r
  U6336/ZN (NAND2_X4)                                     0.01       0.36 f
  U5259/Z (MUX2_X2)                                       0.10       0.46 f
  U3058/ZN (INV_X8)                                       0.02       0.48 r
  U4633/ZN (NAND2_X4)                                     0.02       0.50 f
  U4602/ZN (INV_X8)                                       0.01       0.51 r
  U5533/ZN (NAND2_X4)                                     0.01       0.52 f
  U7269/ZN (NOR2_X4)                                      0.02       0.55 r
  U6177/ZN (NAND2_X4)                                     0.02       0.57 f
  U6370/ZN (INV_X8)                                       0.02       0.59 r
  U6360/ZN (NAND2_X4)                                     0.02       0.61 f
  U6271/ZN (INV_X16)                                      0.03       0.63 r
  U5976/ZN (NAND2_X4)                                     0.02       0.65 f
  U7350/ZN (NAND3_X2)                                     0.06       0.71 r
  U7539/ZN (AOI22_X2)                                     0.03       0.75 f
  U6348/ZN (NAND3_X2)                                     0.06       0.80 r
  U3930/ZN (NAND2_X4)                                     0.02       0.82 f
  U6169/ZN (NAND4_X4)                                     0.05       0.87 r
  U5406/ZN (AOI21_X1)                                     0.04       0.91 f
  U7939/ZN (NAND4_X2)                                     0.05       0.96 r
  ex_mem/aluRes_q_reg[21]/D (DFFR_X1)                     0.00       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ex_mem/aluRes_q_reg[21]/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.12       0.12 r
  U4446/ZN (INV_X4)                                       0.02       0.14 f
  U4445/ZN (INV_X16)                                      0.03       0.17 r
  U4473/ZN (INV_X16)                                      0.01       0.18 f
  U6104/ZN (NAND2_X4)                                     0.02       0.20 r
  U6108/ZN (INV_X8)                                       0.02       0.22 f
  U6441/ZN (INV_X32)                                      0.02       0.24 r
  U5308/ZN (INV_X16)                                      0.01       0.25 f
  U5589/ZN (AOI22_X4)                                     0.05       0.30 r
  U4382/ZN (NAND2_X4)                                     0.02       0.32 f
  U4110/ZN (INV_X8)                                       0.02       0.34 r
  U6336/ZN (NAND2_X4)                                     0.01       0.36 f
  U5259/Z (MUX2_X2)                                       0.10       0.46 f
  U3058/ZN (INV_X8)                                       0.02       0.48 r
  U4633/ZN (NAND2_X4)                                     0.02       0.50 f
  U4602/ZN (INV_X8)                                       0.01       0.51 r
  U5533/ZN (NAND2_X4)                                     0.01       0.52 f
  U7269/ZN (NOR2_X4)                                      0.02       0.55 r
  U6177/ZN (NAND2_X4)                                     0.02       0.57 f
  U6370/ZN (INV_X8)                                       0.02       0.59 r
  U6360/ZN (NAND2_X4)                                     0.02       0.61 f
  U6271/ZN (INV_X16)                                      0.03       0.63 r
  U6615/ZN (NAND2_X2)                                     0.02       0.65 f
  U5528/ZN (OAI211_X4)                                    0.05       0.70 r
  U6020/ZN (NAND2_X4)                                     0.02       0.72 f
  U5987/ZN (OAI21_X4)                                     0.04       0.76 r
  U7618/ZN (INV_X4)                                       0.02       0.78 f
  U5675/ZN (NAND2_X4)                                     0.02       0.80 r
  U5623/ZN (INV_X4)                                       0.01       0.82 f
  U6383/ZN (OAI221_X4)                                    0.08       0.90 r
  U5251/ZN (NAND2_X1)                                     0.04       0.93 f
  U7860/ZN (NAND2_X2)                                     0.03       0.96 r
  ex_mem/aluRes_q_reg[3]/D (DFFR_X2)                      0.00       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ex_mem/aluRes_q_reg[3]/CK (DFFR_X2)                     0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.12       0.12 r
  U4446/ZN (INV_X4)                                       0.02       0.14 f
  U4445/ZN (INV_X16)                                      0.03       0.17 r
  U5957/ZN (NAND2_X2)                                     0.03       0.19 f
  U5253/ZN (INV_X8)                                       0.02       0.22 r
  U2799/ZN (INV_X16)                                      0.01       0.23 f
  U3050/ZN (NOR3_X2)                                      0.05       0.27 r
  U6218/ZN (AOI211_X4)                                    0.03       0.30 f
  U6209/ZN (NAND2_X4)                                     0.03       0.33 r
  U5084/ZN (NOR2_X4)                                      0.02       0.35 f
  U6619/Z (MUX2_X2)                                       0.10       0.45 f
  U8232/ZN (NAND2_X4)                                     0.03       0.47 r
  U4817/ZN (INV_X4)                                       0.01       0.49 f
  U4816/ZN (NAND3_X4)                                     0.03       0.51 r
  U4695/ZN (NOR3_X4)                                      0.02       0.53 f
  U6360/ZN (NAND2_X4)                                     0.04       0.57 r
  U6271/ZN (INV_X16)                                      0.02       0.59 f
  U7538/ZN (NAND2_X2)                                     0.05       0.64 r
  U5537/ZN (INV_X4)                                       0.01       0.65 f
  U2592/ZN (AOI21_X2)                                     0.04       0.69 r
  U4342/ZN (NAND2_X4)                                     0.03       0.71 f
  U5237/ZN (NAND2_X2)                                     0.03       0.75 r
  U6348/ZN (NAND3_X2)                                     0.03       0.78 f
  U5601/ZN (NAND2_X2)                                     0.05       0.82 r
  U5600/ZN (NAND3_X4)                                     0.04       0.86 f
  U7819/ZN (INV_X4)                                       0.02       0.88 r
  U7820/ZN (OAI22_X2)                                     0.02       0.90 f
  U7826/ZN (NOR2_X2)                                      0.04       0.94 r
  U3593/ZN (NAND2_X2)                                     0.02       0.96 f
  ex_mem/aluRes_q_reg[12]/D (DFFR_X1)                     0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ex_mem/aluRes_q_reg[12]/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.12       0.12 r
  U4446/ZN (INV_X4)                                       0.02       0.14 f
  U4445/ZN (INV_X16)                                      0.03       0.17 r
  U4473/ZN (INV_X16)                                      0.01       0.18 f
  U6104/ZN (NAND2_X4)                                     0.02       0.20 r
  U6108/ZN (INV_X8)                                       0.02       0.22 f
  U6441/ZN (INV_X32)                                      0.02       0.24 r
  U5308/ZN (INV_X16)                                      0.01       0.25 f
  U5589/ZN (AOI22_X4)                                     0.05       0.30 r
  U4382/ZN (NAND2_X4)                                     0.02       0.32 f
  U4110/ZN (INV_X8)                                       0.02       0.34 r
  U6336/ZN (NAND2_X4)                                     0.01       0.36 f
  U5259/Z (MUX2_X2)                                       0.10       0.46 f
  U3058/ZN (INV_X8)                                       0.02       0.48 r
  U4633/ZN (NAND2_X4)                                     0.02       0.50 f
  U4602/ZN (INV_X8)                                       0.01       0.51 r
  U5533/ZN (NAND2_X4)                                     0.01       0.52 f
  U7269/ZN (NOR2_X4)                                      0.02       0.55 r
  U6177/ZN (NAND2_X4)                                     0.02       0.57 f
  U6370/ZN (INV_X8)                                       0.02       0.59 r
  U6360/ZN (NAND2_X4)                                     0.02       0.61 f
  U6271/ZN (INV_X16)                                      0.03       0.63 r
  U6615/ZN (NAND2_X2)                                     0.02       0.65 f
  U5528/ZN (OAI211_X4)                                    0.05       0.70 r
  U6020/ZN (NAND2_X4)                                     0.02       0.72 f
  U5987/ZN (OAI21_X4)                                     0.04       0.76 r
  U7618/ZN (INV_X4)                                       0.02       0.78 f
  U5675/ZN (NAND2_X4)                                     0.02       0.80 r
  U7621/ZN (AOI22_X2)                                     0.03       0.83 f
  U5552/ZN (OAI221_X4)                                    0.05       0.89 r
  U5245/ZN (NAND2_X2)                                     0.02       0.91 f
  U7881/ZN (NAND4_X2)                                     0.04       0.96 r
  ex_mem/aluRes_q_reg[4]/D (DFFR_X1)                      0.00       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ex_mem/aluRes_q_reg[4]/CK (DFFR_X1)                     0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: id_ex/busB_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[1]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[1]/QN (DFFR_X2)                    0.12       0.12 r
  U4443/ZN (INV_X4)                                       0.02       0.14 f
  U4442/ZN (INV_X16)                                      0.02       0.16 r
  U2942/ZN (INV_X16)                                      0.01       0.17 f
  U2752/ZN (AND2_X2)                                      0.06       0.23 f
  U3595/ZN (INV_X8)                                       0.02       0.25 r
  U3594/ZN (NOR3_X4)                                      0.02       0.27 f
  U6035/ZN (NAND2_X4)                                     0.03       0.30 r
  U5629/ZN (NAND3_X4)                                     0.03       0.32 f
  U5633/ZN (INV_X4)                                       0.02       0.34 r
  U5408/ZN (NAND3_X2)                                     0.02       0.36 f
  U6047/ZN (NAND2_X4)                                     0.03       0.39 r
  U2802/ZN (INV_X8)                                       0.01       0.40 f
  U4722/ZN (NAND2_X4)                                     0.02       0.42 r
  U2668/ZN (NAND2_X4)                                     0.02       0.44 f
  U6372/ZN (NAND2_X4)                                     0.02       0.46 r
  U6371/ZN (NAND2_X4)                                     0.02       0.48 f
  U5782/ZN (INV_X8)                                       0.02       0.50 r
  U2771/ZN (INV_X8)                                       0.01       0.51 f
  U7422/ZN (NOR3_X4)                                      0.05       0.56 r
  U7428/ZN (NAND3_X2)                                     0.03       0.59 f
  U3636/ZN (INV_X1)                                       0.05       0.63 r
  U6352/ZN (NAND2_X4)                                     0.03       0.66 f
  U4226/ZN (NAND3_X2)                                     0.04       0.70 r
  U2930/ZN (OAI21_X4)                                     0.02       0.72 f
  U7562/ZN (XNOR2_X2)                                     0.07       0.79 f
  U2776/ZN (INV_X1)                                       0.04       0.82 r
  U3943/ZN (OAI21_X2)                                     0.03       0.85 f
  U2922/ZN (AOI211_X4)                                    0.08       0.93 r
  U7564/ZN (NAND3_X2)                                     0.02       0.95 f
  ex_mem/aluRes_q_reg[15]/D (DFFR_X1)                     0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ex_mem/aluRes_q_reg[15]/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.12       0.12 r
  U4446/ZN (INV_X4)                                       0.02       0.14 f
  U4445/ZN (INV_X16)                                      0.03       0.17 r
  U4473/ZN (INV_X16)                                      0.01       0.18 f
  U6104/ZN (NAND2_X4)                                     0.02       0.20 r
  U6108/ZN (INV_X8)                                       0.02       0.22 f
  U6441/ZN (INV_X32)                                      0.02       0.24 r
  U5308/ZN (INV_X16)                                      0.01       0.25 f
  U5589/ZN (AOI22_X4)                                     0.05       0.30 r
  U4382/ZN (NAND2_X4)                                     0.02       0.32 f
  U4110/ZN (INV_X8)                                       0.02       0.34 r
  U6336/ZN (NAND2_X4)                                     0.01       0.36 f
  U5259/Z (MUX2_X2)                                       0.10       0.46 f
  U3058/ZN (INV_X8)                                       0.02       0.48 r
  U4633/ZN (NAND2_X4)                                     0.02       0.50 f
  U4602/ZN (INV_X8)                                       0.01       0.51 r
  U5533/ZN (NAND2_X4)                                     0.01       0.52 f
  U7269/ZN (NOR2_X4)                                      0.02       0.55 r
  U6177/ZN (NAND2_X4)                                     0.02       0.57 f
  U6370/ZN (INV_X8)                                       0.02       0.59 r
  U6360/ZN (NAND2_X4)                                     0.02       0.61 f
  U6271/ZN (INV_X16)                                      0.03       0.63 r
  U5976/ZN (NAND2_X4)                                     0.02       0.65 f
  U7350/ZN (NAND3_X2)                                     0.06       0.71 r
  U7539/ZN (AOI22_X2)                                     0.03       0.75 f
  U6348/ZN (NAND3_X2)                                     0.06       0.80 r
  U3930/ZN (NAND2_X4)                                     0.02       0.82 f
  U6169/ZN (NAND4_X4)                                     0.05       0.87 r
  U5405/ZN (AOI21_X1)                                     0.04       0.91 f
  U7811/ZN (NAND3_X2)                                     0.04       0.96 r
  ex_mem/aluRes_q_reg[10]/D (DFFR_X1)                     0.00       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ex_mem/aluRes_q_reg[10]/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3816/ZN (NAND2_X2)                      0.02       0.46 f
  U5434/ZN (NAND3_X2)                      0.05       0.51 r
  U5082/ZN (NAND3_X2)                      0.04       0.55 f
  U4618/ZN (XNOR2_X2)                      0.07       0.61 f
  U6262/ZN (OAI211_X4)                     0.06       0.68 r
  U4687/ZN (NAND2_X4)                      0.02       0.70 f
  U5267/ZN (NOR2_X4)                       0.03       0.73 r
  U2929/ZN (NAND2_X4)                      0.02       0.75 f
  U6673/ZN (NOR3_X4)                       0.03       0.78 r
  U6248/ZN (NAND2_X4)                      0.02       0.80 f
  U4802/ZN (XNOR2_X2)                      0.06       0.85 f
  U6814/Z (MUX2_X2)                        0.09       0.95 f
  if_id/incPC_q_reg[31]/D (DFFR_X1)        0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  if_id/incPC_q_reg[31]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.12       0.12 r
  U4446/ZN (INV_X4)                                       0.02       0.14 f
  U4445/ZN (INV_X16)                                      0.03       0.17 r
  U5957/ZN (NAND2_X2)                                     0.03       0.19 f
  U5253/ZN (INV_X8)                                       0.02       0.22 r
  U2799/ZN (INV_X16)                                      0.01       0.23 f
  U3050/ZN (NOR3_X2)                                      0.05       0.27 r
  U6218/ZN (AOI211_X4)                                    0.03       0.30 f
  U6209/ZN (NAND2_X4)                                     0.03       0.33 r
  U5084/ZN (NOR2_X4)                                      0.02       0.35 f
  U6619/Z (MUX2_X2)                                       0.10       0.45 f
  U8232/ZN (NAND2_X4)                                     0.03       0.47 r
  U4817/ZN (INV_X4)                                       0.01       0.49 f
  U4816/ZN (NAND3_X4)                                     0.03       0.51 r
  U4695/ZN (NOR3_X4)                                      0.02       0.53 f
  U6360/ZN (NAND2_X4)                                     0.04       0.57 r
  U6271/ZN (INV_X16)                                      0.02       0.59 f
  U7538/ZN (NAND2_X2)                                     0.05       0.64 r
  U5537/ZN (INV_X4)                                       0.01       0.65 f
  U2592/ZN (AOI21_X2)                                     0.04       0.69 r
  U4342/ZN (NAND2_X4)                                     0.03       0.71 f
  U5237/ZN (NAND2_X2)                                     0.03       0.75 r
  U6348/ZN (NAND3_X2)                                     0.03       0.78 f
  U5601/ZN (NAND2_X2)                                     0.05       0.82 r
  U5600/ZN (NAND3_X4)                                     0.04       0.86 f
  U7817/ZN (AOI22_X2)                                     0.06       0.92 r
  U7818/ZN (NAND4_X2)                                     0.03       0.95 f
  ex_mem/aluRes_q_reg[13]/D (DFFR_X1)                     0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ex_mem/aluRes_q_reg[13]/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3816/ZN (NAND2_X2)                      0.02       0.46 f
  U5434/ZN (NAND3_X2)                      0.05       0.51 r
  U5082/ZN (NAND3_X2)                      0.04       0.55 f
  U4618/ZN (XNOR2_X2)                      0.07       0.61 f
  U6262/ZN (OAI211_X4)                     0.06       0.68 r
  U4687/ZN (NAND2_X4)                      0.02       0.70 f
  U5267/ZN (NOR2_X4)                       0.03       0.73 r
  U2929/ZN (NAND2_X4)                      0.02       0.75 f
  U6673/ZN (NOR3_X4)                       0.03       0.78 r
  U6248/ZN (NAND2_X4)                      0.02       0.80 f
  U2932/ZN (XNOR2_X1)                      0.06       0.86 f
  U3568/Z (MUX2_X2)                        0.10       0.95 f
  ifetch/dffa/q_reg[31]/D (DFFRS_X1)       0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ifetch/dffa/q_reg[31]/CK (DFFRS_X1)      0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3955/ZN (INV_X2)                        0.02       0.46 f
  U5659/ZN (NAND2_X4)                      0.02       0.49 r
  U4638/ZN (NAND2_X4)                      0.02       0.51 f
  U4026/ZN (NAND2_X4)                      0.02       0.53 r
  U4991/ZN (NAND2_X4)                      0.02       0.55 f
  U6570/ZN (OAI21_X4)                      0.03       0.58 r
  U2870/ZN (INV_X4)                        0.02       0.59 f
  U6686/ZN (NOR2_X4)                       0.04       0.63 r
  U6338/ZN (NAND4_X4)                      0.03       0.66 f
  U3874/ZN (INV_X8)                        0.02       0.68 r
  U6079/ZN (NAND3_X4)                      0.03       0.71 f
  U4025/ZN (INV_X8)                        0.02       0.73 r
  U6296/ZN (NAND2_X4)                      0.02       0.75 f
  U5306/ZN (INV_X16)                       0.02       0.77 r
  U6053/ZN (NAND2_X4)                      0.02       0.79 f
  U3618/ZN (XNOR2_X2)                      0.06       0.85 f
  U7072/Z (MUX2_X2)                        0.10       0.94 f
  if_id/incPC_q_reg[27]/D (DFFR_X1)        0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  if_id/incPC_q_reg[27]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.08       0.08 f
  U6382/ZN (INV_X4)                        0.03       0.11 r
  U4506/ZN (INV_X16)                       0.02       0.12 f
  U5591/Z (BUF_X8)                         0.07       0.19 f
  U3588/ZN (NOR2_X4)                       0.03       0.22 r
  U5996/ZN (NAND3_X2)                      0.03       0.26 f
  U4756/ZN (NAND2_X4)                      0.03       0.29 r
  U2969/ZN (INV_X8)                        0.01       0.30 f
  U6204/ZN (NAND2_X4)                      0.02       0.32 r
  U2622/ZN (NAND2_X1)                      0.02       0.34 f
  U3147/ZN (OAI211_X2)                     0.05       0.39 r
  U6184/ZN (NAND2_X4)                      0.02       0.42 f
  U4978/ZN (NAND2_X4)                      0.03       0.45 r
  U8272/ZN (INV_X4)                        0.01       0.46 f
  U5377/ZN (NAND3_X4)                      0.02       0.48 r
  U5161/ZN (NOR3_X4)                       0.01       0.50 f
  U6424/ZN (NAND3_X2)                      0.04       0.53 r
  U6160/ZN (INV_X8)                        0.02       0.56 f
  U5798/ZN (NAND2_X2)                      0.04       0.60 r
  U4790/ZN (INV_X8)                        0.02       0.62 f
  U3051/ZN (NAND2_X4)                      0.03       0.64 r
  U7332/ZN (NAND3_X2)                      0.03       0.67 f
  U7333/ZN (NAND2_X2)                      0.04       0.71 r
  U7339/ZN (NAND3_X4)                      0.04       0.75 f
  U7340/ZN (NAND2_X2)                      0.05       0.79 r
  U3575/ZN (NAND4_X4)                      0.04       0.83 f
  U3022/ZN (AOI22_X1)                      0.09       0.91 r
  U7946/ZN (NAND3_X2)                      0.02       0.94 f
  ex_mem/aluRes_q_reg[16]/D (DFFR_X1)      0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ex_mem/aluRes_q_reg[16]/CK (DFFR_X1)     0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (VIOLATED: increase signficant digits)        0.00


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3955/ZN (INV_X2)                        0.02       0.46 f
  U5659/ZN (NAND2_X4)                      0.02       0.49 r
  U4638/ZN (NAND2_X4)                      0.02       0.51 f
  U4026/ZN (NAND2_X4)                      0.02       0.53 r
  U4991/ZN (NAND2_X4)                      0.02       0.55 f
  U6570/ZN (OAI21_X4)                      0.03       0.58 r
  U2870/ZN (INV_X4)                        0.02       0.59 f
  U6686/ZN (NOR2_X4)                       0.04       0.63 r
  U6338/ZN (NAND4_X4)                      0.03       0.66 f
  U3874/ZN (INV_X8)                        0.02       0.68 r
  U6079/ZN (NAND3_X4)                      0.03       0.71 f
  U4025/ZN (INV_X8)                        0.02       0.73 r
  U6296/ZN (NAND2_X4)                      0.02       0.75 f
  U5306/ZN (INV_X16)                       0.02       0.77 r
  U5933/ZN (NAND2_X4)                      0.02       0.79 f
  U3553/ZN (XNOR2_X2)                      0.06       0.85 f
  U7076/Z (MUX2_X2)                        0.09       0.94 f
  if_id/incPC_q_reg[25]/D (DFFR_X1)        0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  if_id/incPC_q_reg[25]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (VIOLATED: increase signficant digits)        0.00


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3816/ZN (NAND2_X2)                      0.02       0.46 f
  U5434/ZN (NAND3_X2)                      0.05       0.51 r
  U5082/ZN (NAND3_X2)                      0.04       0.55 f
  U4618/ZN (XNOR2_X2)                      0.07       0.61 f
  U6262/ZN (OAI211_X4)                     0.06       0.68 r
  U3961/ZN (AND3_X4)                       0.06       0.74 r
  U5432/ZN (NAND2_X4)                      0.02       0.75 f
  U5435/ZN (INV_X8)                        0.02       0.77 r
  U3559/ZN (NAND4_X2)                      0.02       0.79 f
  U6797/ZN (XNOR2_X2)                      0.06       0.86 f
  U5441/Z (MUX2_X2)                        0.09       0.95 f
  ifetch/dffa/q_reg[30]/D (DFFRS_X1)       0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ifetch/dffa/q_reg[30]/CK (DFFRS_X1)      0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (VIOLATED: increase signficant digits)        0.00


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3816/ZN (NAND2_X2)                      0.02       0.46 f
  U5434/ZN (NAND3_X2)                      0.05       0.51 r
  U5431/ZN (AND2_X2)                       0.05       0.56 r
  U2781/ZN (NAND2_X2)                      0.03       0.59 f
  U2755/ZN (AOI211_X4)                     0.04       0.62 r
  U3563/ZN (OAI221_X2)                     0.03       0.65 f
  U3961/ZN (AND3_X4)                       0.06       0.71 f
  U5432/ZN (NAND2_X4)                      0.03       0.74 r
  U5435/ZN (INV_X8)                        0.01       0.75 f
  U3548/ZN (NAND2_X4)                      0.03       0.78 r
  U2820/ZN (INV_X8)                        0.01       0.79 f
  U2845/ZN (XNOR2_X2)                      0.05       0.84 f
  U7068/Z (MUX2_X2)                        0.09       0.94 f
  if_id/incPC_q_reg[29]/D (DFFR_X1)        0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  if_id/incPC_q_reg[29]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (VIOLATED: increase signficant digits)        0.00


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/aluCtrl_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/QN (DFFR_X2)       0.13       0.13 r
  U3865/ZN (INV_X4)                        0.03       0.16 f
  U2921/ZN (NAND2_X4)                      0.03       0.19 r
  U3310/ZN (INV_X4)                        0.01       0.21 f
  U3331/ZN (NAND2_X2)                      0.05       0.26 r
  U3292/ZN (INV_X4)                        0.01       0.27 f
  U2948/ZN (NAND2_X4)                      0.05       0.32 r
  U6670/ZN (NAND2_X2)                      0.03       0.35 f
  U6701/ZN (INV_X4)                        0.02       0.38 r
  U6702/ZN (XNOR2_X2)                      0.06       0.44 r
  U6705/ZN (NOR3_X2)                       0.03       0.47 f
  U6706/ZN (NAND2_X2)                      0.05       0.51 r
  U6707/ZN (INV_X4)                        0.01       0.53 f
  U6714/ZN (OAI21_X4)                      0.04       0.56 r
  U3326/ZN (OAI21_X2)                      0.03       0.59 f
  U3711/ZN (INV_X4)                        0.04       0.63 r
  U3680/ZN (INV_X8)                        0.03       0.66 f
  U3698/ZN (INV_X16)                       0.04       0.70 r
  U3348/ZN (NAND2_X2)                      0.03       0.72 f
  U3527/ZN (INV_X4)                        0.02       0.75 r
  U3522/ZN (NAND3_X1)                      0.03       0.77 f
  U3311/ZN (NOR2_X2)                       0.05       0.82 r
  U6860/ZN (NAND2_X2)                      0.02       0.84 f
  U3869/ZN (AND3_X2)                       0.07       0.90 f
  U6861/ZN (NAND3_X2)                      0.04       0.94 r
  id_ex/aluCtrl_q_reg[1]/D (DFFR_X2)       0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  id_ex/aluCtrl_q_reg[1]/CK (DFFR_X2)      0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3955/ZN (INV_X2)                        0.02       0.46 f
  U5659/ZN (NAND2_X4)                      0.02       0.49 r
  U4638/ZN (NAND2_X4)                      0.02       0.51 f
  U4026/ZN (NAND2_X4)                      0.02       0.53 r
  U4991/ZN (NAND2_X4)                      0.02       0.55 f
  U6570/ZN (OAI21_X4)                      0.03       0.58 r
  U2870/ZN (INV_X4)                        0.02       0.59 f
  U2867/Z (BUF_X32)                        0.16       0.75 f
  U6782/ZN (XNOR2_X2)                      0.08       0.83 f
  U3863/Z (MUX2_X2)                        0.11       0.95 f
  ifetch/dffa/q_reg[15]/D (DFFRS_X1)       0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ifetch/dffa/q_reg[15]/CK (DFFRS_X1)      0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3955/ZN (INV_X2)                        0.02       0.46 f
  U5659/ZN (NAND2_X4)                      0.02       0.49 r
  U4638/ZN (NAND2_X4)                      0.02       0.51 f
  U4026/ZN (NAND2_X4)                      0.02       0.53 r
  U4991/ZN (NAND2_X4)                      0.02       0.55 f
  U6570/ZN (OAI21_X4)                      0.03       0.58 r
  U2870/ZN (INV_X4)                        0.02       0.59 f
  U6686/ZN (NOR2_X4)                       0.04       0.63 r
  U6338/ZN (NAND4_X4)                      0.03       0.66 f
  U3874/ZN (INV_X8)                        0.02       0.68 r
  U6079/ZN (NAND3_X4)                      0.03       0.71 f
  U2912/ZN (NOR3_X4)                       0.06       0.77 r
  U3548/ZN (NAND2_X4)                      0.03       0.80 f
  U3333/ZN (NAND2_X2)                      0.03       0.83 r
  U6796/ZN (INV_X4)                        0.01       0.84 f
  U7070/Z (MUX2_X2)                        0.09       0.93 f
  if_id/incPC_q_reg[28]/D (DFFR_X1)        0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  if_id/incPC_q_reg[28]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3797/ZN (NAND2_X4)                      0.03       0.47 f
  U5113/ZN (INV_X2)                        0.04       0.51 r
  U6620/ZN (NOR2_X4)                       0.02       0.53 f
  U6622/ZN (AOI21_X4)                      0.03       0.56 r
  U6623/ZN (XNOR2_X2)                      0.07       0.63 r
  U6299/ZN (OAI211_X4)                     0.03       0.66 f
  U6192/ZN (NAND2_X4)                      0.03       0.69 r
  U6058/ZN (INV_X8)                        0.01       0.70 f
  U5385/ZN (NAND3_X4)                      0.02       0.72 r
  U2912/ZN (NOR3_X4)                       0.02       0.74 f
  U2913/ZN (INV_X4)                        0.02       0.76 r
  U4196/ZN (INV_X1)                        0.02       0.78 f
  U3335/ZN (NOR2_X2)                       0.03       0.81 r
  U3334/ZN (NOR2_X2)                       0.02       0.83 f
  U4198/Z (MUX2_X1)                        0.11       0.94 f
  ifetch/dffa/q_reg[24]/D (DFFRS_X1)       0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ifetch/dffa/q_reg[24]/CK (DFFRS_X1)      0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3955/ZN (INV_X2)                        0.02       0.46 f
  U5659/ZN (NAND2_X4)                      0.02       0.49 r
  U4638/ZN (NAND2_X4)                      0.02       0.51 f
  U4026/ZN (NAND2_X4)                      0.02       0.53 r
  U4991/ZN (NAND2_X4)                      0.02       0.55 f
  U6570/ZN (OAI21_X4)                      0.03       0.58 r
  U2870/ZN (INV_X4)                        0.02       0.59 f
  U6686/ZN (NOR2_X4)                       0.04       0.63 r
  U6338/ZN (NAND4_X4)                      0.03       0.66 f
  U3874/ZN (INV_X8)                        0.02       0.68 r
  U6079/ZN (NAND3_X4)                      0.03       0.71 f
  U4025/ZN (INV_X8)                        0.02       0.73 r
  U6296/ZN (NAND2_X4)                      0.02       0.75 f
  U5306/ZN (INV_X16)                       0.02       0.77 r
  U5933/ZN (NAND2_X4)                      0.02       0.79 f
  U2804/ZN (XNOR2_X1)                      0.06       0.85 f
  U3960/Z (MUX2_X2)                        0.09       0.94 f
  ifetch/dffa/q_reg[25]/D (DFFRS_X1)       0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ifetch/dffa/q_reg[25]/CK (DFFRS_X1)      0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: ex_mem/incPC_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/incPC_q_reg[3]/CK (DFFR_X2)                      0.00       0.00 r
  ex_mem/incPC_q_reg[3]/QN (DFFR_X2)                      0.08       0.08 f
  U5016/ZN (INV_X4)                                       0.03       0.11 r
  U3818/ZN (INV_X4)                                       0.02       0.13 f
  U3637/ZN (NOR3_X2)                                      0.08       0.21 r
  U3557/ZN (NAND4_X2)                                     0.04       0.25 f
  U3318/ZN (INV_X4)                                       0.02       0.27 r
  U3317/ZN (NAND2_X2)                                     0.02       0.28 f
  U3316/ZN (INV_X4)                                       0.02       0.31 r
  U3078/ZN (NAND2_X4)                                     0.02       0.32 f
  U6468/ZN (INV_X4)                                       0.02       0.34 r
  U5744/ZN (NAND2_X4)                                     0.01       0.35 f
  U3164/ZN (INV_X4)                                       0.02       0.37 r
  U5950/ZN (NAND2_X4)                                     0.02       0.39 f
  U6470/ZN (INV_X4)                                       0.02       0.41 r
  U2924/ZN (NAND2_X4)                                     0.02       0.43 f
  U2923/ZN (INV_X8)                                       0.02       0.44 r
  U5949/ZN (NAND2_X4)                                     0.02       0.46 f
  U6472/ZN (INV_X4)                                       0.02       0.48 r
  U5521/ZN (NAND2_X4)                                     0.02       0.49 f
  U5074/ZN (NOR2_X4)                                      0.04       0.53 r
  U2939/ZN (NAND3_X4)                                     0.03       0.57 f
  U3315/ZN (INV_X4)                                       0.02       0.59 r
  U6350/ZN (NAND2_X4)                                     0.02       0.61 f
  U6473/ZN (INV_X4)                                       0.02       0.63 r
  U6193/ZN (NAND2_X4)                                     0.02       0.64 f
  U5745/ZN (INV_X8)                                       0.02       0.66 r
  U6351/ZN (NAND2_X4)                                     0.02       0.68 f
  U6474/ZN (INV_X4)                                       0.02       0.69 r
  U2975/ZN (NAND2_X4)                                     0.02       0.71 f
  U2925/ZN (NOR2_X4)                                      0.03       0.74 r
  U3321/ZN (NAND2_X2)                                     0.02       0.76 f
  U3320/ZN (INV_X4)                                       0.02       0.78 r
  U2976/ZN (NAND2_X4)                                     0.02       0.80 f
  U2936/ZN (XNOR2_X2)                                     0.06       0.86 f
  U2938/Z (MUX2_X2)                                       0.09       0.95 f
  mem_wb/reg31Val_q_reg[30]/D (DFF_X1)                    0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/reg31Val_q_reg[30]/CK (DFF_X1)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: ex_mem/incPC_q_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/incPC_q_reg[5]/CK (DFFR_X2)                      0.00       0.00 r
  ex_mem/incPC_q_reg[5]/Q (DFFR_X2)                       0.19       0.19 f
  U3557/ZN (NAND4_X2)                                     0.05       0.24 r
  U3318/ZN (INV_X4)                                       0.01       0.25 f
  U3317/ZN (NAND2_X2)                                     0.03       0.28 r
  U3316/ZN (INV_X4)                                       0.02       0.30 f
  U3078/ZN (NAND2_X4)                                     0.02       0.32 r
  U6468/ZN (INV_X4)                                       0.01       0.33 f
  U5744/ZN (NAND2_X4)                                     0.02       0.35 r
  U3164/ZN (INV_X4)                                       0.02       0.37 f
  U5950/ZN (NAND2_X4)                                     0.02       0.39 r
  U6470/ZN (INV_X4)                                       0.01       0.40 f
  U2924/ZN (NAND2_X4)                                     0.02       0.42 r
  U2923/ZN (INV_X8)                                       0.01       0.44 f
  U5949/ZN (NAND2_X4)                                     0.02       0.46 r
  U6472/ZN (INV_X4)                                       0.01       0.47 f
  U5521/ZN (NAND2_X4)                                     0.02       0.49 r
  U5074/ZN (NOR2_X4)                                      0.02       0.52 f
  U2939/ZN (NAND3_X4)                                     0.02       0.54 r
  U3315/ZN (INV_X4)                                       0.01       0.55 f
  U6350/ZN (NAND2_X4)                                     0.03       0.58 r
  U6473/ZN (INV_X4)                                       0.01       0.59 f
  U6193/ZN (NAND2_X4)                                     0.02       0.62 r
  U5745/ZN (INV_X8)                                       0.01       0.63 f
  U6351/ZN (NAND2_X4)                                     0.02       0.65 r
  U6474/ZN (INV_X4)                                       0.01       0.66 f
  U2975/ZN (NAND2_X4)                                     0.02       0.69 r
  U2925/ZN (NOR2_X4)                                      0.02       0.70 f
  U3321/ZN (NAND2_X2)                                     0.03       0.73 r
  U3320/ZN (INV_X4)                                       0.02       0.75 f
  U2976/ZN (NAND2_X4)                                     0.03       0.78 r
  U2940/ZN (NOR2_X4)                                      0.02       0.80 f
  U6475/ZN (XNOR2_X2)                                     0.06       0.85 f
  U5450/Z (MUX2_X2)                                       0.10       0.95 f
  mem_wb/reg31Val_q_reg[31]/D (DFF_X1)                    0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/reg31Val_q_reg[31]/CK (DFF_X1)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: if_id/instr_q_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/aluCtrl_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[31]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[31]/QN (DFFR_X2)       0.15       0.15 r
  U3770/ZN (AND2_X4)                       0.06       0.21 r
  U3331/ZN (NAND2_X2)                      0.03       0.24 f
  U3292/ZN (INV_X4)                        0.02       0.26 r
  U2948/ZN (NAND2_X4)                      0.03       0.29 f
  U6669/ZN (NAND2_X2)                      0.05       0.34 r
  U6695/ZN (INV_X4)                        0.02       0.36 f
  U6696/ZN (XNOR2_X2)                      0.06       0.42 f
  U6698/ZN (NOR3_X2)                       0.06       0.48 r
  U6706/ZN (NAND2_X2)                      0.03       0.51 f
  U6707/ZN (INV_X4)                        0.02       0.53 r
  U6714/ZN (OAI21_X4)                      0.02       0.55 f
  U3326/ZN (OAI21_X2)                      0.04       0.59 r
  U3711/ZN (INV_X4)                        0.03       0.62 f
  U3680/ZN (INV_X8)                        0.05       0.67 r
  U3697/ZN (INV_X4)                        0.02       0.68 f
  U6850/ZN (NAND2_X2)                      0.03       0.72 r
  U6851/ZN (INV_X4)                        0.02       0.74 f
  U3330/ZN (NAND2_X2)                      0.04       0.77 r
  U3131/ZN (NOR3_X2)                       0.02       0.80 f
  U3732/ZN (AND2_X4)                       0.06       0.86 f
  U3312/ZN (AOI21_X2)                      0.04       0.90 r
  U6869/ZN (NAND4_X2)                      0.03       0.93 f
  id_ex/aluCtrl_q_reg[0]/D (DFFR_X2)       0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  id_ex/aluCtrl_q_reg[0]/CK (DFFR_X2)      0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3816/ZN (NAND2_X2)                      0.02       0.46 f
  U5434/ZN (NAND3_X2)                      0.05       0.51 r
  U5431/ZN (AND2_X2)                       0.05       0.56 r
  U2781/ZN (NAND2_X2)                      0.03       0.59 f
  U2755/ZN (AOI211_X4)                     0.04       0.62 r
  U3563/ZN (OAI221_X2)                     0.03       0.65 f
  U3961/ZN (AND3_X4)                       0.06       0.71 f
  U5432/ZN (NAND2_X4)                      0.03       0.74 r
  U5435/ZN (INV_X8)                        0.01       0.75 f
  U3548/ZN (NAND2_X4)                      0.03       0.78 r
  U2820/ZN (INV_X8)                        0.01       0.79 f
  U2831/ZN (XNOR2_X1)                      0.06       0.85 f
  U3922/Z (MUX2_X2)                        0.10       0.94 f
  ifetch/dffa/q_reg[29]/D (DFFRS_X1)       0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ifetch/dffa/q_reg[29]/CK (DFFRS_X1)      0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3816/ZN (NAND2_X2)                      0.02       0.46 f
  U5434/ZN (NAND3_X2)                      0.05       0.51 r
  U6170/ZN (NAND4_X2)                      0.04       0.55 f
  U4626/ZN (NAND2_X4)                      0.03       0.58 r
  U6652/ZN (INV_X4)                        0.01       0.59 f
  U6653/ZN (NOR2_X4)                       0.02       0.62 r
  U6654/ZN (XNOR2_X2)                      0.07       0.68 r
  U6173/ZN (OAI211_X4)                     0.03       0.71 f
  U4806/ZN (INV_X2)                        0.05       0.76 r
  U4803/ZN (INV_X4)                        0.01       0.77 f
  U3559/ZN (NAND4_X2)                      0.05       0.82 r
  U6797/ZN (XNOR2_X2)                      0.07       0.88 r
  U3567/ZN (NAND2_X1)                      0.03       0.92 f
  U5244/ZN (NAND2_X2)                      0.03       0.94 r
  if_id/incPC_q_reg[30]/D (DFFR_X1)        0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  if_id/incPC_q_reg[30]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: ex_mem/imm32_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[0]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[0]/Q (DFFR_X1)        0.19       0.19 f
  U5485/ZN (NAND2_X4)                      0.04       0.24 r
  U6513/ZN (INV_X4)                        0.01       0.25 f
  U6080/ZN (NAND2_X4)                      0.03       0.28 r
  U5281/ZN (NAND3_X2)                      0.03       0.31 f
  U6594/ZN (INV_X4)                        0.02       0.33 r
  U4234/ZN (OAI21_X4)                      0.02       0.35 f
  U6595/ZN (XNOR2_X2)                      0.07       0.41 f
  U4969/ZN (OAI221_X4)                     0.05       0.47 r
  U3951/ZN (NAND3_X4)                      0.04       0.51 f
  U5203/ZN (INV_X4)                        0.02       0.54 r
  U5862/ZN (NAND2_X4)                      0.02       0.55 f
  U5977/ZN (INV_X8)                        0.02       0.57 r
  U6682/ZN (NAND3_X4)                      0.03       0.60 f
  U5905/ZN (INV_X8)                        0.02       0.63 r
  U6324/ZN (NAND3_X2)                      0.02       0.65 f
  U3278/ZN (INV_X4)                        0.03       0.68 r
  U2911/ZN (NAND3_X4)                      0.03       0.71 f
  U6778/ZN (INV_X4)                        0.02       0.72 r
  U6779/ZN (NAND2_X2)                      0.02       0.74 f
  U6780/ZN (INV_X4)                        0.02       0.76 r
  U3839/ZN (NAND2_X2)                      0.02       0.78 f
  U6781/ZN (INV_X4)                        0.02       0.79 r
  U4224/ZN (AOI21_X1)                      0.04       0.83 f
  U7098/Z (MUX2_X2)                        0.10       0.93 f
  if_id/incPC_q_reg[14]/D (DFFR_X1)        0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  if_id/incPC_q_reg[14]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: if_id/instr_q_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/aluCtrl_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[31]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[31]/QN (DFFR_X2)       0.15       0.15 r
  U3770/ZN (AND2_X4)                       0.06       0.21 r
  U3331/ZN (NAND2_X2)                      0.03       0.24 f
  U3292/ZN (INV_X4)                        0.02       0.26 r
  U2948/ZN (NAND2_X4)                      0.03       0.29 f
  U6669/ZN (NAND2_X2)                      0.05       0.34 r
  U6695/ZN (INV_X4)                        0.02       0.36 f
  U6696/ZN (XNOR2_X2)                      0.06       0.42 f
  U6698/ZN (NOR3_X2)                       0.06       0.48 r
  U6706/ZN (NAND2_X2)                      0.03       0.51 f
  U6707/ZN (INV_X4)                        0.02       0.53 r
  U6714/ZN (OAI21_X4)                      0.02       0.55 f
  U3326/ZN (OAI21_X2)                      0.04       0.59 r
  U3711/ZN (INV_X4)                        0.03       0.62 f
  U3680/ZN (INV_X8)                        0.05       0.67 r
  U3697/ZN (INV_X4)                        0.02       0.68 f
  U6850/ZN (NAND2_X2)                      0.03       0.72 r
  U6851/ZN (INV_X4)                        0.02       0.74 f
  U3330/ZN (NAND2_X2)                      0.04       0.77 r
  U3131/ZN (NOR3_X2)                       0.02       0.80 f
  U3732/ZN (AND2_X4)                       0.06       0.86 f
  U3415/ZN (NOR2_X2)                       0.04       0.90 r
  U6852/ZN (NAND4_X2)                      0.03       0.93 f
  id_ex/aluCtrl_q_reg[2]/D (DFFR_X1)       0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  id_ex/aluCtrl_q_reg[2]/CK (DFFR_X1)      0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3955/ZN (INV_X2)                        0.02       0.46 f
  U5659/ZN (NAND2_X4)                      0.02       0.49 r
  U4638/ZN (NAND2_X4)                      0.02       0.51 f
  U4026/ZN (NAND2_X4)                      0.02       0.53 r
  U4991/ZN (NAND2_X4)                      0.02       0.55 f
  U6570/ZN (OAI21_X4)                      0.03       0.58 r
  U2870/ZN (INV_X4)                        0.02       0.59 f
  U6686/ZN (NOR2_X4)                       0.04       0.63 r
  U6338/ZN (NAND4_X4)                      0.03       0.66 f
  U3874/ZN (INV_X8)                        0.02       0.68 r
  U6079/ZN (NAND3_X4)                      0.03       0.71 f
  U4025/ZN (INV_X8)                        0.02       0.73 r
  U6296/ZN (NAND2_X4)                      0.02       0.75 f
  U5306/ZN (INV_X16)                       0.02       0.77 r
  U6053/ZN (NAND2_X4)                      0.02       0.79 f
  U3618/ZN (XNOR2_X2)                      0.06       0.85 f
  U3991/Z (MUX2_X2)                        0.09       0.94 f
  ifetch/dffa/q_reg[27]/D (DFFRS_X1)       0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ifetch/dffa/q_reg[27]/CK (DFFRS_X1)      0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: if_id/instr_q_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/busA_sel_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[31]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[31]/QN (DFFR_X2)       0.15       0.15 r
  U3770/ZN (AND2_X4)                       0.06       0.21 r
  U3331/ZN (NAND2_X2)                      0.03       0.24 f
  U3292/ZN (INV_X4)                        0.02       0.26 r
  U2948/ZN (NAND2_X4)                      0.03       0.29 f
  U6669/ZN (NAND2_X2)                      0.05       0.34 r
  U6695/ZN (INV_X4)                        0.02       0.36 f
  U6696/ZN (XNOR2_X2)                      0.06       0.42 f
  U6698/ZN (NOR3_X2)                       0.06       0.48 r
  U6706/ZN (NAND2_X2)                      0.03       0.51 f
  U6707/ZN (INV_X4)                        0.02       0.53 r
  U6714/ZN (OAI21_X4)                      0.02       0.55 f
  U3326/ZN (OAI21_X2)                      0.04       0.59 r
  U3711/ZN (INV_X4)                        0.03       0.62 f
  U3680/ZN (INV_X8)                        0.05       0.67 r
  U3697/ZN (INV_X4)                        0.02       0.68 f
  U3777/ZN (AND2_X4)                       0.06       0.75 f
  U7727/Z (MUX2_X2)                        0.11       0.86 f
  U3835/ZN (AND4_X4)                       0.07       0.93 f
  id_ex/busA_sel_q_reg[1]/D (DFFR_X2)      0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  id_ex/busA_sel_q_reg[1]/CK (DFFR_X2)     0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3955/ZN (INV_X2)                        0.02       0.46 f
  U5659/ZN (NAND2_X4)                      0.02       0.49 r
  U4638/ZN (NAND2_X4)                      0.02       0.51 f
  U4026/ZN (NAND2_X4)                      0.02       0.53 r
  U4991/ZN (NAND2_X4)                      0.02       0.55 f
  U6570/ZN (OAI21_X4)                      0.03       0.58 r
  U2870/ZN (INV_X4)                        0.02       0.59 f
  U6686/ZN (NOR2_X4)                       0.04       0.63 r
  U6338/ZN (NAND4_X4)                      0.03       0.66 f
  U3874/ZN (INV_X8)                        0.02       0.68 r
  U6785/ZN (NAND3_X4)                      0.02       0.71 f
  U5103/ZN (INV_X8)                        0.02       0.72 r
  U6340/ZN (NAND2_X4)                      0.02       0.75 f
  U4996/ZN (INV_X8)                        0.02       0.77 r
  U5102/ZN (NAND2_X4)                      0.01       0.78 f
  U3549/ZN (XNOR2_X2)                      0.05       0.84 f
  U7084/Z (MUX2_X2)                        0.09       0.93 f
  if_id/incPC_q_reg[21]/D (DFFR_X1)        0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  if_id/incPC_q_reg[21]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3797/ZN (NAND2_X4)                      0.03       0.47 f
  U5113/ZN (INV_X2)                        0.04       0.51 r
  U6620/ZN (NOR2_X4)                       0.02       0.53 f
  U6622/ZN (AOI21_X4)                      0.03       0.56 r
  U6623/ZN (XNOR2_X2)                      0.07       0.63 r
  U6299/ZN (OAI211_X4)                     0.03       0.66 f
  U6192/ZN (NAND2_X4)                      0.03       0.69 r
  U6058/ZN (INV_X8)                        0.01       0.70 f
  U5385/ZN (NAND3_X4)                      0.02       0.72 r
  U6297/ZN (INV_X8)                        0.01       0.73 f
  U6296/ZN (NAND2_X4)                      0.03       0.76 r
  U5306/ZN (INV_X16)                       0.01       0.77 f
  U6792/ZN (XNOR2_X2)                      0.06       0.83 f
  U7080/Z (MUX2_X2)                        0.09       0.93 f
  if_id/incPC_q_reg[23]/D (DFFR_X1)        0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  if_id/incPC_q_reg[23]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3955/ZN (INV_X2)                        0.02       0.46 f
  U5659/ZN (NAND2_X4)                      0.02       0.49 r
  U4638/ZN (NAND2_X4)                      0.02       0.51 f
  U4637/ZN (INV_X4)                        0.02       0.53 r
  U4990/ZN (NAND2_X4)                      0.01       0.54 f
  U4991/ZN (NAND2_X4)                      0.03       0.57 r
  U6570/ZN (OAI21_X4)                      0.02       0.59 f
  U2870/ZN (INV_X4)                        0.02       0.61 r
  U6686/ZN (NOR2_X4)                       0.02       0.63 f
  U6338/ZN (NAND4_X4)                      0.04       0.67 r
  U3874/ZN (INV_X8)                        0.02       0.69 f
  U6785/ZN (NAND3_X4)                      0.02       0.71 r
  U5103/ZN (INV_X8)                        0.01       0.72 f
  U6340/ZN (NAND2_X4)                      0.03       0.76 r
  U3555/ZN (INV_X4)                        0.01       0.77 f
  U6788/ZN (XNOR2_X2)                      0.06       0.83 f
  U7088/Z (MUX2_X2)                        0.10       0.93 f
  if_id/incPC_q_reg[19]/D (DFFR_X1)        0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  if_id/incPC_q_reg[19]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3955/ZN (INV_X2)                        0.02       0.46 f
  U5659/ZN (NAND2_X4)                      0.02       0.49 r
  U4638/ZN (NAND2_X4)                      0.02       0.51 f
  U4026/ZN (NAND2_X4)                      0.02       0.53 r
  U4991/ZN (NAND2_X4)                      0.02       0.55 f
  U6570/ZN (OAI21_X4)                      0.03       0.58 r
  U2870/ZN (INV_X4)                        0.02       0.59 f
  U6686/ZN (NOR2_X4)                       0.04       0.63 r
  U6338/ZN (NAND4_X4)                      0.03       0.66 f
  U3874/ZN (INV_X8)                        0.02       0.68 r
  U6785/ZN (NAND3_X4)                      0.02       0.71 f
  U5103/ZN (INV_X8)                        0.02       0.72 r
  U6340/ZN (NAND2_X4)                      0.02       0.75 f
  U4996/ZN (INV_X8)                        0.02       0.77 r
  U3592/ZN (NAND2_X4)                      0.02       0.79 f
  U3550/ZN (XNOR2_X1)                      0.06       0.84 f
  U4201/Z (MUX2_X2)                        0.09       0.94 f
  ifetch/dffa/q_reg[21]/D (DFFRS_X1)       0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ifetch/dffa/q_reg[21]/CK (DFFRS_X1)      0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: if_id/instr_q_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/imm32_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[31]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[31]/QN (DFFR_X2)       0.15       0.15 r
  U3770/ZN (AND2_X4)                       0.06       0.21 r
  U3331/ZN (NAND2_X2)                      0.03       0.24 f
  U3292/ZN (INV_X4)                        0.02       0.26 r
  U2948/ZN (NAND2_X4)                      0.03       0.29 f
  U6669/ZN (NAND2_X2)                      0.05       0.34 r
  U6695/ZN (INV_X4)                        0.02       0.36 f
  U6696/ZN (XNOR2_X2)                      0.06       0.42 f
  U6698/ZN (NOR3_X2)                       0.06       0.48 r
  U6706/ZN (NAND2_X2)                      0.03       0.51 f
  U6707/ZN (INV_X4)                        0.02       0.53 r
  U6714/ZN (OAI21_X4)                      0.02       0.55 f
  U3326/ZN (OAI21_X2)                      0.04       0.59 r
  U3711/ZN (INV_X4)                        0.03       0.62 f
  U3680/ZN (INV_X8)                        0.05       0.67 r
  U6459/ZN (INV_X32)                       0.04       0.70 f
  U6936/ZN (NAND2_X2)                      0.04       0.74 r
  U6948/ZN (INV_X4)                        0.01       0.76 f
  U6949/ZN (NAND2_X2)                      0.04       0.79 r
  U6952/ZN (NOR3_X4)                       0.03       0.82 f
  U6237/ZN (AOI21_X1)                      0.08       0.91 r
  U6964/ZN (NAND2_X2)                      0.02       0.93 f
  id_ex/imm32_q_reg[26]/D (DFFR_X1)        0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  id_ex/imm32_q_reg[26]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: if_id/instr_q_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/imm32_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[31]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[31]/QN (DFFR_X2)       0.15       0.15 r
  U3770/ZN (AND2_X4)                       0.06       0.21 r
  U3331/ZN (NAND2_X2)                      0.03       0.24 f
  U3292/ZN (INV_X4)                        0.02       0.26 r
  U2948/ZN (NAND2_X4)                      0.03       0.29 f
  U6669/ZN (NAND2_X2)                      0.05       0.34 r
  U6695/ZN (INV_X4)                        0.02       0.36 f
  U6696/ZN (XNOR2_X2)                      0.06       0.42 f
  U6698/ZN (NOR3_X2)                       0.06       0.48 r
  U6706/ZN (NAND2_X2)                      0.03       0.51 f
  U6707/ZN (INV_X4)                        0.02       0.53 r
  U6714/ZN (OAI21_X4)                      0.02       0.55 f
  U3326/ZN (OAI21_X2)                      0.04       0.59 r
  U3711/ZN (INV_X4)                        0.03       0.62 f
  U3680/ZN (INV_X8)                        0.05       0.67 r
  U6459/ZN (INV_X32)                       0.04       0.70 f
  U6936/ZN (NAND2_X2)                      0.04       0.74 r
  U6948/ZN (INV_X4)                        0.01       0.76 f
  U6949/ZN (NAND2_X2)                      0.04       0.79 r
  U6952/ZN (NOR3_X4)                       0.03       0.82 f
  U6238/ZN (AOI21_X1)                      0.08       0.91 r
  U6962/ZN (NAND2_X2)                      0.02       0.93 f
  id_ex/imm32_q_reg[27]/D (DFFR_X1)        0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  id_ex/imm32_q_reg[27]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: if_id/instr_q_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/imm32_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[31]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[31]/QN (DFFR_X2)       0.15       0.15 r
  U3770/ZN (AND2_X4)                       0.06       0.21 r
  U3331/ZN (NAND2_X2)                      0.03       0.24 f
  U3292/ZN (INV_X4)                        0.02       0.26 r
  U2948/ZN (NAND2_X4)                      0.03       0.29 f
  U6669/ZN (NAND2_X2)                      0.05       0.34 r
  U6695/ZN (INV_X4)                        0.02       0.36 f
  U6696/ZN (XNOR2_X2)                      0.06       0.42 f
  U6698/ZN (NOR3_X2)                       0.06       0.48 r
  U6706/ZN (NAND2_X2)                      0.03       0.51 f
  U6707/ZN (INV_X4)                        0.02       0.53 r
  U6714/ZN (OAI21_X4)                      0.02       0.55 f
  U3326/ZN (OAI21_X2)                      0.04       0.59 r
  U3711/ZN (INV_X4)                        0.03       0.62 f
  U3680/ZN (INV_X8)                        0.05       0.67 r
  U6459/ZN (INV_X32)                       0.04       0.70 f
  U6936/ZN (NAND2_X2)                      0.04       0.74 r
  U6948/ZN (INV_X4)                        0.01       0.76 f
  U6949/ZN (NAND2_X2)                      0.04       0.79 r
  U6952/ZN (NOR3_X4)                       0.03       0.82 f
  U6239/ZN (AOI21_X1)                      0.08       0.91 r
  U6960/ZN (NAND2_X2)                      0.02       0.93 f
  id_ex/imm32_q_reg[28]/D (DFFR_X1)        0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  id_ex/imm32_q_reg[28]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: if_id/instr_q_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/imm32_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[31]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[31]/QN (DFFR_X2)       0.15       0.15 r
  U3770/ZN (AND2_X4)                       0.06       0.21 r
  U3331/ZN (NAND2_X2)                      0.03       0.24 f
  U3292/ZN (INV_X4)                        0.02       0.26 r
  U2948/ZN (NAND2_X4)                      0.03       0.29 f
  U6669/ZN (NAND2_X2)                      0.05       0.34 r
  U6695/ZN (INV_X4)                        0.02       0.36 f
  U6696/ZN (XNOR2_X2)                      0.06       0.42 f
  U6698/ZN (NOR3_X2)                       0.06       0.48 r
  U6706/ZN (NAND2_X2)                      0.03       0.51 f
  U6707/ZN (INV_X4)                        0.02       0.53 r
  U6714/ZN (OAI21_X4)                      0.02       0.55 f
  U3326/ZN (OAI21_X2)                      0.04       0.59 r
  U3711/ZN (INV_X4)                        0.03       0.62 f
  U3680/ZN (INV_X8)                        0.05       0.67 r
  U6459/ZN (INV_X32)                       0.04       0.70 f
  U6936/ZN (NAND2_X2)                      0.04       0.74 r
  U6948/ZN (INV_X4)                        0.01       0.76 f
  U6949/ZN (NAND2_X2)                      0.04       0.79 r
  U6952/ZN (NOR3_X4)                       0.03       0.82 f
  U6240/ZN (AOI21_X1)                      0.08       0.91 r
  U6958/ZN (NAND2_X2)                      0.02       0.93 f
  id_ex/imm32_q_reg[29]/D (DFFR_X1)        0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  id_ex/imm32_q_reg[29]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: if_id/instr_q_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/imm32_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[31]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[31]/QN (DFFR_X2)       0.15       0.15 r
  U3770/ZN (AND2_X4)                       0.06       0.21 r
  U3331/ZN (NAND2_X2)                      0.03       0.24 f
  U3292/ZN (INV_X4)                        0.02       0.26 r
  U2948/ZN (NAND2_X4)                      0.03       0.29 f
  U6669/ZN (NAND2_X2)                      0.05       0.34 r
  U6695/ZN (INV_X4)                        0.02       0.36 f
  U6696/ZN (XNOR2_X2)                      0.06       0.42 f
  U6698/ZN (NOR3_X2)                       0.06       0.48 r
  U6706/ZN (NAND2_X2)                      0.03       0.51 f
  U6707/ZN (INV_X4)                        0.02       0.53 r
  U6714/ZN (OAI21_X4)                      0.02       0.55 f
  U3326/ZN (OAI21_X2)                      0.04       0.59 r
  U3711/ZN (INV_X4)                        0.03       0.62 f
  U3680/ZN (INV_X8)                        0.05       0.67 r
  U6459/ZN (INV_X32)                       0.04       0.70 f
  U6936/ZN (NAND2_X2)                      0.04       0.74 r
  U6948/ZN (INV_X4)                        0.01       0.76 f
  U6949/ZN (NAND2_X2)                      0.04       0.79 r
  U6952/ZN (NOR3_X4)                       0.03       0.82 f
  U6241/ZN (AOI21_X1)                      0.08       0.91 r
  U6956/ZN (NAND2_X2)                      0.02       0.93 f
  id_ex/imm32_q_reg[30]/D (DFFR_X1)        0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  id_ex/imm32_q_reg[30]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: if_id/instr_q_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/imm32_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[31]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[31]/QN (DFFR_X2)       0.15       0.15 r
  U3770/ZN (AND2_X4)                       0.06       0.21 r
  U3331/ZN (NAND2_X2)                      0.03       0.24 f
  U3292/ZN (INV_X4)                        0.02       0.26 r
  U2948/ZN (NAND2_X4)                      0.03       0.29 f
  U6669/ZN (NAND2_X2)                      0.05       0.34 r
  U6695/ZN (INV_X4)                        0.02       0.36 f
  U6696/ZN (XNOR2_X2)                      0.06       0.42 f
  U6698/ZN (NOR3_X2)                       0.06       0.48 r
  U6706/ZN (NAND2_X2)                      0.03       0.51 f
  U6707/ZN (INV_X4)                        0.02       0.53 r
  U6714/ZN (OAI21_X4)                      0.02       0.55 f
  U3326/ZN (OAI21_X2)                      0.04       0.59 r
  U3711/ZN (INV_X4)                        0.03       0.62 f
  U3680/ZN (INV_X8)                        0.05       0.67 r
  U6459/ZN (INV_X32)                       0.04       0.70 f
  U6936/ZN (NAND2_X2)                      0.04       0.74 r
  U6948/ZN (INV_X4)                        0.01       0.76 f
  U6949/ZN (NAND2_X2)                      0.04       0.79 r
  U6952/ZN (NOR3_X4)                       0.03       0.82 f
  U6242/ZN (AOI21_X1)                      0.08       0.91 r
  U6954/ZN (NAND2_X2)                      0.02       0.93 f
  id_ex/imm32_q_reg[31]/D (DFFR_X1)        0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  id_ex/imm32_q_reg[31]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3955/ZN (INV_X2)                        0.02       0.46 f
  U5659/ZN (NAND2_X4)                      0.02       0.49 r
  U4638/ZN (NAND2_X4)                      0.02       0.51 f
  U4026/ZN (NAND2_X4)                      0.02       0.53 r
  U4991/ZN (NAND2_X4)                      0.02       0.55 f
  U6570/ZN (OAI21_X4)                      0.03       0.58 r
  U2870/ZN (INV_X4)                        0.02       0.59 f
  U2867/Z (BUF_X32)                        0.16       0.75 f
  U6782/ZN (XNOR2_X2)                      0.08       0.83 f
  U7096/Z (MUX2_X2)                        0.09       0.93 f
  if_id/incPC_q_reg[15]/D (DFFR_X1)        0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  if_id/incPC_q_reg[15]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/regWr_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/QN (DFFR_X2)       0.13       0.13 r
  U3865/ZN (INV_X4)                        0.03       0.16 f
  U2921/ZN (NAND2_X4)                      0.03       0.19 r
  U3310/ZN (INV_X4)                        0.01       0.21 f
  U3331/ZN (NAND2_X2)                      0.05       0.26 r
  U3292/ZN (INV_X4)                        0.01       0.27 f
  U2948/ZN (NAND2_X4)                      0.05       0.32 r
  U6670/ZN (NAND2_X2)                      0.03       0.35 f
  U6701/ZN (INV_X4)                        0.02       0.38 r
  U6702/ZN (XNOR2_X2)                      0.06       0.44 r
  U6705/ZN (NOR3_X2)                       0.03       0.47 f
  U6706/ZN (NAND2_X2)                      0.05       0.51 r
  U6707/ZN (INV_X4)                        0.01       0.53 f
  U6714/ZN (OAI21_X4)                      0.04       0.56 r
  U3326/ZN (OAI21_X2)                      0.03       0.59 f
  U3711/ZN (INV_X4)                        0.04       0.63 r
  U3738/ZN (INV_X4)                        0.03       0.65 f
  U3686/ZN (INV_X16)                       0.10       0.75 r
  U7013/ZN (NAND2_X2)                      0.04       0.79 f
  U7738/ZN (INV_X4)                        0.03       0.82 r
  U7740/ZN (NOR2_X4)                       0.01       0.83 f
  U7742/ZN (NAND2_X2)                      0.02       0.86 r
  U7744/ZN (AOI211_X2)                     0.03       0.88 f
  U7748/ZN (OAI211_X2)                     0.05       0.93 r
  id_ex/regWr_q_reg/D (DFFR_X1)            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  id_ex/regWr_q_reg/CK (DFFR_X1)           0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/setInv_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/QN (DFFR_X2)       0.13       0.13 r
  U3865/ZN (INV_X4)                        0.03       0.16 f
  U2921/ZN (NAND2_X4)                      0.03       0.19 r
  U3310/ZN (INV_X4)                        0.01       0.21 f
  U3331/ZN (NAND2_X2)                      0.05       0.26 r
  U3292/ZN (INV_X4)                        0.01       0.27 f
  U2948/ZN (NAND2_X4)                      0.05       0.32 r
  U6670/ZN (NAND2_X2)                      0.03       0.35 f
  U6701/ZN (INV_X4)                        0.02       0.38 r
  U6702/ZN (XNOR2_X2)                      0.06       0.44 r
  U6705/ZN (NOR3_X2)                       0.03       0.47 f
  U6706/ZN (NAND2_X2)                      0.05       0.51 r
  U6707/ZN (INV_X4)                        0.01       0.53 f
  U6714/ZN (OAI21_X4)                      0.04       0.56 r
  U3326/ZN (OAI21_X2)                      0.03       0.59 f
  U3711/ZN (INV_X4)                        0.04       0.63 r
  U3680/ZN (INV_X8)                        0.03       0.66 f
  U3698/ZN (INV_X16)                       0.04       0.70 r
  U3348/ZN (NAND2_X2)                      0.03       0.72 f
  U3527/ZN (INV_X4)                        0.02       0.75 r
  U3299/ZN (NAND3_X2)                      0.02       0.77 f
  U2916/ZN (NOR2_X1)                       0.06       0.83 r
  U3418/ZN (AOI21_X2)                      0.02       0.85 f
  U4596/ZN (NAND4_X1)                      0.07       0.93 r
  id_ex/setInv_q_reg/D (DFFR_X1)           0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  id_ex/setInv_q_reg/CK (DFFR_X1)          0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/imm32_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/QN (DFFR_X2)       0.13       0.13 r
  U3865/ZN (INV_X4)                        0.03       0.16 f
  U2921/ZN (NAND2_X4)                      0.03       0.19 r
  U3310/ZN (INV_X4)                        0.01       0.21 f
  U3331/ZN (NAND2_X2)                      0.05       0.26 r
  U3292/ZN (INV_X4)                        0.01       0.27 f
  U2948/ZN (NAND2_X4)                      0.05       0.32 r
  U6670/ZN (NAND2_X2)                      0.03       0.35 f
  U6701/ZN (INV_X4)                        0.02       0.38 r
  U6702/ZN (XNOR2_X2)                      0.06       0.44 r
  U6705/ZN (NOR3_X2)                       0.03       0.47 f
  U6706/ZN (NAND2_X2)                      0.05       0.51 r
  U6707/ZN (INV_X4)                        0.01       0.53 f
  U6714/ZN (OAI21_X4)                      0.04       0.56 r
  U3326/ZN (OAI21_X2)                      0.03       0.59 f
  U3711/ZN (INV_X4)                        0.04       0.63 r
  U3680/ZN (INV_X8)                        0.03       0.66 f
  U6459/ZN (INV_X32)                       0.05       0.70 r
  U6936/ZN (NAND2_X2)                      0.03       0.73 f
  U6948/ZN (INV_X4)                        0.02       0.76 r
  U6949/ZN (NAND2_X2)                      0.02       0.78 f
  U6952/ZN (NOR3_X4)                       0.06       0.84 r
  U6437/ZN (NAND2_X4)                      0.05       0.89 f
  U6993/ZN (NAND3_X2)                      0.04       0.93 r
  id_ex/imm32_q_reg[16]/D (DFFR_X1)        0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  id_ex/imm32_q_reg[16]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/imm32_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/QN (DFFR_X2)       0.13       0.13 r
  U3865/ZN (INV_X4)                        0.03       0.16 f
  U2921/ZN (NAND2_X4)                      0.03       0.19 r
  U3310/ZN (INV_X4)                        0.01       0.21 f
  U3331/ZN (NAND2_X2)                      0.05       0.26 r
  U3292/ZN (INV_X4)                        0.01       0.27 f
  U2948/ZN (NAND2_X4)                      0.05       0.32 r
  U6670/ZN (NAND2_X2)                      0.03       0.35 f
  U6701/ZN (INV_X4)                        0.02       0.38 r
  U6702/ZN (XNOR2_X2)                      0.06       0.44 r
  U6705/ZN (NOR3_X2)                       0.03       0.47 f
  U6706/ZN (NAND2_X2)                      0.05       0.51 r
  U6707/ZN (INV_X4)                        0.01       0.53 f
  U6714/ZN (OAI21_X4)                      0.04       0.56 r
  U3326/ZN (OAI21_X2)                      0.03       0.59 f
  U3711/ZN (INV_X4)                        0.04       0.63 r
  U3680/ZN (INV_X8)                        0.03       0.66 f
  U6459/ZN (INV_X32)                       0.05       0.70 r
  U6936/ZN (NAND2_X2)                      0.03       0.73 f
  U6948/ZN (INV_X4)                        0.02       0.76 r
  U6949/ZN (NAND2_X2)                      0.02       0.78 f
  U6952/ZN (NOR3_X4)                       0.06       0.84 r
  U6437/ZN (NAND2_X4)                      0.05       0.89 f
  U6979/ZN (NAND3_X2)                      0.04       0.93 r
  id_ex/imm32_q_reg[21]/D (DFFR_X1)        0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  id_ex/imm32_q_reg[21]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/imm32_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/QN (DFFR_X2)       0.13       0.13 r
  U3865/ZN (INV_X4)                        0.03       0.16 f
  U2921/ZN (NAND2_X4)                      0.03       0.19 r
  U3310/ZN (INV_X4)                        0.01       0.21 f
  U3331/ZN (NAND2_X2)                      0.05       0.26 r
  U3292/ZN (INV_X4)                        0.01       0.27 f
  U2948/ZN (NAND2_X4)                      0.05       0.32 r
  U6670/ZN (NAND2_X2)                      0.03       0.35 f
  U6701/ZN (INV_X4)                        0.02       0.38 r
  U6702/ZN (XNOR2_X2)                      0.06       0.44 r
  U6705/ZN (NOR3_X2)                       0.03       0.47 f
  U6706/ZN (NAND2_X2)                      0.05       0.51 r
  U6707/ZN (INV_X4)                        0.01       0.53 f
  U6714/ZN (OAI21_X4)                      0.04       0.56 r
  U3326/ZN (OAI21_X2)                      0.03       0.59 f
  U3711/ZN (INV_X4)                        0.04       0.63 r
  U3680/ZN (INV_X8)                        0.03       0.66 f
  U6459/ZN (INV_X32)                       0.05       0.70 r
  U6936/ZN (NAND2_X2)                      0.03       0.73 f
  U6948/ZN (INV_X4)                        0.02       0.76 r
  U6949/ZN (NAND2_X2)                      0.02       0.78 f
  U6952/ZN (NOR3_X4)                       0.06       0.84 r
  U6437/ZN (NAND2_X4)                      0.05       0.89 f
  U6990/ZN (NAND3_X2)                      0.04       0.93 r
  id_ex/imm32_q_reg[17]/D (DFFR_X1)        0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  id_ex/imm32_q_reg[17]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/imm32_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/QN (DFFR_X2)       0.13       0.13 r
  U3865/ZN (INV_X4)                        0.03       0.16 f
  U2921/ZN (NAND2_X4)                      0.03       0.19 r
  U3310/ZN (INV_X4)                        0.01       0.21 f
  U3331/ZN (NAND2_X2)                      0.05       0.26 r
  U3292/ZN (INV_X4)                        0.01       0.27 f
  U2948/ZN (NAND2_X4)                      0.05       0.32 r
  U6670/ZN (NAND2_X2)                      0.03       0.35 f
  U6701/ZN (INV_X4)                        0.02       0.38 r
  U6702/ZN (XNOR2_X2)                      0.06       0.44 r
  U6705/ZN (NOR3_X2)                       0.03       0.47 f
  U6706/ZN (NAND2_X2)                      0.05       0.51 r
  U6707/ZN (INV_X4)                        0.01       0.53 f
  U6714/ZN (OAI21_X4)                      0.04       0.56 r
  U3326/ZN (OAI21_X2)                      0.03       0.59 f
  U3711/ZN (INV_X4)                        0.04       0.63 r
  U3680/ZN (INV_X8)                        0.03       0.66 f
  U6459/ZN (INV_X32)                       0.05       0.70 r
  U6936/ZN (NAND2_X2)                      0.03       0.73 f
  U6948/ZN (INV_X4)                        0.02       0.76 r
  U6949/ZN (NAND2_X2)                      0.02       0.78 f
  U6952/ZN (NOR3_X4)                       0.06       0.84 r
  U6437/ZN (NAND2_X4)                      0.05       0.89 f
  U6987/ZN (NAND3_X2)                      0.04       0.93 r
  id_ex/imm32_q_reg[18]/D (DFFR_X1)        0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  id_ex/imm32_q_reg[18]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/imm32_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/QN (DFFR_X2)       0.13       0.13 r
  U3865/ZN (INV_X4)                        0.03       0.16 f
  U2921/ZN (NAND2_X4)                      0.03       0.19 r
  U3310/ZN (INV_X4)                        0.01       0.21 f
  U3331/ZN (NAND2_X2)                      0.05       0.26 r
  U3292/ZN (INV_X4)                        0.01       0.27 f
  U2948/ZN (NAND2_X4)                      0.05       0.32 r
  U6670/ZN (NAND2_X2)                      0.03       0.35 f
  U6701/ZN (INV_X4)                        0.02       0.38 r
  U6702/ZN (XNOR2_X2)                      0.06       0.44 r
  U6705/ZN (NOR3_X2)                       0.03       0.47 f
  U6706/ZN (NAND2_X2)                      0.05       0.51 r
  U6707/ZN (INV_X4)                        0.01       0.53 f
  U6714/ZN (OAI21_X4)                      0.04       0.56 r
  U3326/ZN (OAI21_X2)                      0.03       0.59 f
  U3711/ZN (INV_X4)                        0.04       0.63 r
  U3680/ZN (INV_X8)                        0.03       0.66 f
  U6459/ZN (INV_X32)                       0.05       0.70 r
  U6936/ZN (NAND2_X2)                      0.03       0.73 f
  U6948/ZN (INV_X4)                        0.02       0.76 r
  U6949/ZN (NAND2_X2)                      0.02       0.78 f
  U6952/ZN (NOR3_X4)                       0.06       0.84 r
  U6437/ZN (NAND2_X4)                      0.05       0.89 f
  U6984/ZN (NAND3_X2)                      0.04       0.93 r
  id_ex/imm32_q_reg[19]/D (DFFR_X1)        0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  id_ex/imm32_q_reg[19]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/imm32_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/QN (DFFR_X2)       0.13       0.13 r
  U3865/ZN (INV_X4)                        0.03       0.16 f
  U2921/ZN (NAND2_X4)                      0.03       0.19 r
  U3310/ZN (INV_X4)                        0.01       0.21 f
  U3331/ZN (NAND2_X2)                      0.05       0.26 r
  U3292/ZN (INV_X4)                        0.01       0.27 f
  U2948/ZN (NAND2_X4)                      0.05       0.32 r
  U6670/ZN (NAND2_X2)                      0.03       0.35 f
  U6701/ZN (INV_X4)                        0.02       0.38 r
  U6702/ZN (XNOR2_X2)                      0.06       0.44 r
  U6705/ZN (NOR3_X2)                       0.03       0.47 f
  U6706/ZN (NAND2_X2)                      0.05       0.51 r
  U6707/ZN (INV_X4)                        0.01       0.53 f
  U6714/ZN (OAI21_X4)                      0.04       0.56 r
  U3326/ZN (OAI21_X2)                      0.03       0.59 f
  U3711/ZN (INV_X4)                        0.04       0.63 r
  U3680/ZN (INV_X8)                        0.03       0.66 f
  U6459/ZN (INV_X32)                       0.05       0.70 r
  U6936/ZN (NAND2_X2)                      0.03       0.73 f
  U6948/ZN (INV_X4)                        0.02       0.76 r
  U6949/ZN (NAND2_X2)                      0.02       0.78 f
  U6952/ZN (NOR3_X4)                       0.06       0.84 r
  U6437/ZN (NAND2_X4)                      0.05       0.89 f
  U6982/ZN (NAND3_X2)                      0.04       0.93 r
  id_ex/imm32_q_reg[20]/D (DFFR_X1)        0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  id_ex/imm32_q_reg[20]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/imm32_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/QN (DFFR_X2)       0.13       0.13 r
  U3865/ZN (INV_X4)                        0.03       0.16 f
  U2921/ZN (NAND2_X4)                      0.03       0.19 r
  U3310/ZN (INV_X4)                        0.01       0.21 f
  U3331/ZN (NAND2_X2)                      0.05       0.26 r
  U3292/ZN (INV_X4)                        0.01       0.27 f
  U2948/ZN (NAND2_X4)                      0.05       0.32 r
  U6670/ZN (NAND2_X2)                      0.03       0.35 f
  U6701/ZN (INV_X4)                        0.02       0.38 r
  U6702/ZN (XNOR2_X2)                      0.06       0.44 r
  U6705/ZN (NOR3_X2)                       0.03       0.47 f
  U6706/ZN (NAND2_X2)                      0.05       0.51 r
  U6707/ZN (INV_X4)                        0.01       0.53 f
  U6714/ZN (OAI21_X4)                      0.04       0.56 r
  U3326/ZN (OAI21_X2)                      0.03       0.59 f
  U3711/ZN (INV_X4)                        0.04       0.63 r
  U3680/ZN (INV_X8)                        0.03       0.66 f
  U6459/ZN (INV_X32)                       0.05       0.70 r
  U6936/ZN (NAND2_X2)                      0.03       0.73 f
  U6948/ZN (INV_X4)                        0.02       0.76 r
  U6949/ZN (NAND2_X2)                      0.02       0.78 f
  U6952/ZN (NOR3_X4)                       0.06       0.84 r
  U6437/ZN (NAND2_X4)                      0.05       0.89 f
  U6976/ZN (NAND3_X2)                      0.04       0.93 r
  id_ex/imm32_q_reg[22]/D (DFFR_X1)        0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  id_ex/imm32_q_reg[22]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/imm32_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/QN (DFFR_X2)       0.13       0.13 r
  U3865/ZN (INV_X4)                        0.03       0.16 f
  U2921/ZN (NAND2_X4)                      0.03       0.19 r
  U3310/ZN (INV_X4)                        0.01       0.21 f
  U3331/ZN (NAND2_X2)                      0.05       0.26 r
  U3292/ZN (INV_X4)                        0.01       0.27 f
  U2948/ZN (NAND2_X4)                      0.05       0.32 r
  U6670/ZN (NAND2_X2)                      0.03       0.35 f
  U6701/ZN (INV_X4)                        0.02       0.38 r
  U6702/ZN (XNOR2_X2)                      0.06       0.44 r
  U6705/ZN (NOR3_X2)                       0.03       0.47 f
  U6706/ZN (NAND2_X2)                      0.05       0.51 r
  U6707/ZN (INV_X4)                        0.01       0.53 f
  U6714/ZN (OAI21_X4)                      0.04       0.56 r
  U3326/ZN (OAI21_X2)                      0.03       0.59 f
  U3711/ZN (INV_X4)                        0.04       0.63 r
  U3680/ZN (INV_X8)                        0.03       0.66 f
  U6459/ZN (INV_X32)                       0.05       0.70 r
  U6936/ZN (NAND2_X2)                      0.03       0.73 f
  U6948/ZN (INV_X4)                        0.02       0.76 r
  U6949/ZN (NAND2_X2)                      0.02       0.78 f
  U6952/ZN (NOR3_X4)                       0.06       0.84 r
  U6437/ZN (NAND2_X4)                      0.05       0.89 f
  U6973/ZN (NAND3_X2)                      0.04       0.93 r
  id_ex/imm32_q_reg[23]/D (DFFR_X1)        0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  id_ex/imm32_q_reg[23]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/imm32_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/QN (DFFR_X2)       0.13       0.13 r
  U3865/ZN (INV_X4)                        0.03       0.16 f
  U2921/ZN (NAND2_X4)                      0.03       0.19 r
  U3310/ZN (INV_X4)                        0.01       0.21 f
  U3331/ZN (NAND2_X2)                      0.05       0.26 r
  U3292/ZN (INV_X4)                        0.01       0.27 f
  U2948/ZN (NAND2_X4)                      0.05       0.32 r
  U6670/ZN (NAND2_X2)                      0.03       0.35 f
  U6701/ZN (INV_X4)                        0.02       0.38 r
  U6702/ZN (XNOR2_X2)                      0.06       0.44 r
  U6705/ZN (NOR3_X2)                       0.03       0.47 f
  U6706/ZN (NAND2_X2)                      0.05       0.51 r
  U6707/ZN (INV_X4)                        0.01       0.53 f
  U6714/ZN (OAI21_X4)                      0.04       0.56 r
  U3326/ZN (OAI21_X2)                      0.03       0.59 f
  U3711/ZN (INV_X4)                        0.04       0.63 r
  U3680/ZN (INV_X8)                        0.03       0.66 f
  U6459/ZN (INV_X32)                       0.05       0.70 r
  U6936/ZN (NAND2_X2)                      0.03       0.73 f
  U6948/ZN (INV_X4)                        0.02       0.76 r
  U6949/ZN (NAND2_X2)                      0.02       0.78 f
  U6952/ZN (NOR3_X4)                       0.06       0.84 r
  U6437/ZN (NAND2_X4)                      0.05       0.89 f
  U6970/ZN (NAND3_X2)                      0.04       0.93 r
  id_ex/imm32_q_reg[24]/D (DFFR_X1)        0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  id_ex/imm32_q_reg[24]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/imm32_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/QN (DFFR_X2)       0.13       0.13 r
  U3865/ZN (INV_X4)                        0.03       0.16 f
  U2921/ZN (NAND2_X4)                      0.03       0.19 r
  U3310/ZN (INV_X4)                        0.01       0.21 f
  U3331/ZN (NAND2_X2)                      0.05       0.26 r
  U3292/ZN (INV_X4)                        0.01       0.27 f
  U2948/ZN (NAND2_X4)                      0.05       0.32 r
  U6670/ZN (NAND2_X2)                      0.03       0.35 f
  U6701/ZN (INV_X4)                        0.02       0.38 r
  U6702/ZN (XNOR2_X2)                      0.06       0.44 r
  U6705/ZN (NOR3_X2)                       0.03       0.47 f
  U6706/ZN (NAND2_X2)                      0.05       0.51 r
  U6707/ZN (INV_X4)                        0.01       0.53 f
  U6714/ZN (OAI21_X4)                      0.04       0.56 r
  U3326/ZN (OAI21_X2)                      0.03       0.59 f
  U3711/ZN (INV_X4)                        0.04       0.63 r
  U3680/ZN (INV_X8)                        0.03       0.66 f
  U6459/ZN (INV_X32)                       0.05       0.70 r
  U6936/ZN (NAND2_X2)                      0.03       0.73 f
  U6948/ZN (INV_X4)                        0.02       0.76 r
  U6949/ZN (NAND2_X2)                      0.02       0.78 f
  U6952/ZN (NOR3_X4)                       0.06       0.84 r
  U6437/ZN (NAND2_X4)                      0.05       0.89 f
  U6967/ZN (NAND3_X2)                      0.04       0.93 r
  id_ex/imm32_q_reg[25]/D (DFFR_X1)        0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  id_ex/imm32_q_reg[25]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3797/ZN (NAND2_X4)                      0.03       0.47 f
  U5113/ZN (INV_X2)                        0.04       0.51 r
  U6620/ZN (NOR2_X4)                       0.02       0.53 f
  U6622/ZN (AOI21_X4)                      0.03       0.56 r
  U6623/ZN (XNOR2_X2)                      0.07       0.63 r
  U6299/ZN (OAI211_X4)                     0.03       0.66 f
  U6192/ZN (NAND2_X4)                      0.03       0.69 r
  U6058/ZN (INV_X8)                        0.01       0.70 f
  U5385/ZN (NAND3_X4)                      0.02       0.72 r
  U2912/ZN (NOR3_X4)                       0.02       0.74 f
  U2913/ZN (INV_X4)                        0.02       0.76 r
  U5758/ZN (OAI21_X1)                      0.03       0.79 f
  U3554/ZN (NAND2_X2)                      0.03       0.82 r
  U6794/ZN (INV_X4)                        0.01       0.83 f
  U7074/Z (MUX2_X2)                        0.09       0.93 f
  if_id/incPC_q_reg[26]/D (DFFR_X1)        0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  if_id/incPC_q_reg[26]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3955/ZN (INV_X2)                        0.02       0.46 f
  U5659/ZN (NAND2_X4)                      0.02       0.49 r
  U4638/ZN (NAND2_X4)                      0.02       0.51 f
  U4026/ZN (NAND2_X4)                      0.02       0.53 r
  U4991/ZN (NAND2_X4)                      0.02       0.55 f
  U6570/ZN (OAI21_X4)                      0.03       0.58 r
  U2870/ZN (INV_X4)                        0.02       0.59 f
  U6686/ZN (NOR2_X4)                       0.04       0.63 r
  U6338/ZN (NAND4_X4)                      0.03       0.66 f
  U3873/ZN (INV_X1)                        0.04       0.70 r
  U3927/ZN (NAND2_X1)                      0.03       0.73 f
  U6144/ZN (XNOR2_X1)                      0.08       0.81 f
  U6784/Z (MUX2_X2)                        0.12       0.94 f
  ifetch/dffa/q_reg[17]/D (DFFRS_X1)       0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ifetch/dffa/q_reg[17]/CK (DFFRS_X1)      0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3797/ZN (NAND2_X4)                      0.03       0.47 f
  U5113/ZN (INV_X2)                        0.04       0.51 r
  U6620/ZN (NOR2_X4)                       0.02       0.53 f
  U6622/ZN (AOI21_X4)                      0.03       0.56 r
  U6623/ZN (XNOR2_X2)                      0.07       0.63 r
  U6299/ZN (OAI211_X4)                     0.03       0.66 f
  U6192/ZN (NAND2_X4)                      0.03       0.69 r
  U6058/ZN (INV_X8)                        0.01       0.70 f
  U5385/ZN (NAND3_X4)                      0.02       0.72 r
  U2912/ZN (NOR3_X4)                       0.02       0.74 f
  U2913/ZN (INV_X4)                        0.02       0.76 r
  U4196/ZN (INV_X1)                        0.02       0.78 f
  U3335/ZN (NOR2_X2)                       0.03       0.81 r
  U3334/ZN (NOR2_X2)                       0.02       0.83 f
  U7078/Z (MUX2_X2)                        0.09       0.92 f
  if_id/incPC_q_reg[24]/D (DFFR_X1)        0.00       0.92 f
  data arrival time                                   0.92

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  if_id/incPC_q_reg[24]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.92
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3955/ZN (INV_X2)                        0.02       0.46 f
  U5659/ZN (NAND2_X4)                      0.02       0.49 r
  U4638/ZN (NAND2_X4)                      0.02       0.51 f
  U4026/ZN (NAND2_X4)                      0.02       0.53 r
  U4991/ZN (NAND2_X4)                      0.02       0.55 f
  U6570/ZN (OAI21_X4)                      0.03       0.58 r
  U2870/ZN (INV_X4)                        0.02       0.59 f
  U6686/ZN (NOR2_X4)                       0.04       0.63 r
  U6338/ZN (NAND4_X4)                      0.03       0.66 f
  U3874/ZN (INV_X8)                        0.02       0.68 r
  U6079/ZN (NAND3_X4)                      0.03       0.71 f
  U4025/ZN (INV_X8)                        0.02       0.73 r
  U6296/ZN (NAND2_X4)                      0.02       0.75 f
  U5306/ZN (INV_X16)                       0.02       0.77 r
  U3876/ZN (INV_X1)                        0.02       0.79 f
  U3875/ZN (NAND2_X2)                      0.03       0.82 r
  U6791/ZN (INV_X4)                        0.01       0.83 f
  U7082/Z (MUX2_X2)                        0.09       0.92 f
  if_id/incPC_q_reg[22]/D (DFFR_X1)        0.00       0.92 f
  data arrival time                                   0.92

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  if_id/incPC_q_reg[22]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.92
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3955/ZN (INV_X2)                        0.02       0.46 f
  U5659/ZN (NAND2_X4)                      0.02       0.49 r
  U4638/ZN (NAND2_X4)                      0.02       0.51 f
  U4637/ZN (INV_X4)                        0.02       0.53 r
  U4990/ZN (NAND2_X4)                      0.01       0.54 f
  U4991/ZN (NAND2_X4)                      0.03       0.57 r
  U6570/ZN (OAI21_X4)                      0.02       0.59 f
  U2870/ZN (INV_X4)                        0.02       0.61 r
  U6686/ZN (NOR2_X4)                       0.02       0.63 f
  U6338/ZN (NAND4_X4)                      0.04       0.67 r
  U3874/ZN (INV_X8)                        0.02       0.69 f
  U6785/ZN (NAND3_X4)                      0.02       0.71 r
  U5103/ZN (INV_X8)                        0.01       0.72 f
  U6340/ZN (NAND2_X4)                      0.03       0.76 r
  U3558/ZN (NOR2_X2)                       0.03       0.78 f
  U3560/ZN (OAI21_X4)                      0.04       0.82 r
  U6789/ZN (INV_X4)                        0.01       0.83 f
  U7086/Z (MUX2_X2)                        0.09       0.92 f
  if_id/incPC_q_reg[20]/D (DFFR_X1)        0.00       0.92 f
  data arrival time                                   0.92

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  if_id/incPC_q_reg[20]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.92
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3955/ZN (INV_X2)                        0.02       0.46 f
  U5659/ZN (NAND2_X4)                      0.02       0.49 r
  U4638/ZN (NAND2_X4)                      0.02       0.51 f
  U4026/ZN (NAND2_X4)                      0.02       0.53 r
  U4991/ZN (NAND2_X4)                      0.02       0.55 f
  U6570/ZN (OAI21_X4)                      0.03       0.58 r
  U2870/ZN (INV_X4)                        0.02       0.59 f
  U6686/ZN (NOR2_X4)                       0.04       0.63 r
  U6338/ZN (NAND4_X4)                      0.03       0.66 f
  U3874/ZN (INV_X8)                        0.02       0.68 r
  U6079/ZN (NAND3_X4)                      0.03       0.71 f
  U2912/ZN (NOR3_X4)                       0.06       0.77 r
  U3548/ZN (NAND2_X4)                      0.03       0.80 f
  U3333/ZN (NAND2_X2)                      0.03       0.83 r
  U6796/ZN (INV_X4)                        0.01       0.84 f
  U3859/Z (MUX2_X2)                        0.09       0.93 f
  ifetch/dffa/q_reg[28]/D (DFFRS_X1)       0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ifetch/dffa/q_reg[28]/CK (DFFRS_X1)      0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/aluCtrl_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/QN (DFFR_X2)       0.13       0.13 r
  U3865/ZN (INV_X4)                        0.03       0.16 f
  U2921/ZN (NAND2_X4)                      0.03       0.19 r
  U3310/ZN (INV_X4)                        0.01       0.21 f
  U3331/ZN (NAND2_X2)                      0.05       0.26 r
  U3292/ZN (INV_X4)                        0.01       0.27 f
  U2948/ZN (NAND2_X4)                      0.05       0.32 r
  U6670/ZN (NAND2_X2)                      0.03       0.35 f
  U6701/ZN (INV_X4)                        0.02       0.38 r
  U6702/ZN (XNOR2_X2)                      0.06       0.44 r
  U6705/ZN (NOR3_X2)                       0.03       0.47 f
  U6706/ZN (NAND2_X2)                      0.05       0.51 r
  U6707/ZN (INV_X4)                        0.01       0.53 f
  U6714/ZN (OAI21_X4)                      0.04       0.56 r
  U3326/ZN (OAI21_X2)                      0.03       0.59 f
  U3711/ZN (INV_X4)                        0.04       0.63 r
  U3680/ZN (INV_X8)                        0.03       0.66 f
  U3698/ZN (INV_X16)                       0.04       0.70 r
  U3348/ZN (NAND2_X2)                      0.03       0.72 f
  U3527/ZN (INV_X4)                        0.02       0.75 r
  U3299/ZN (NAND3_X2)                      0.02       0.77 f
  U4572/ZN (AOI21_X1)                      0.08       0.85 r
  U3169/ZN (NOR2_X2)                       0.03       0.88 f
  U7034/ZN (NAND4_X2)                      0.04       0.92 r
  id_ex/aluCtrl_q_reg[3]/D (DFFR_X2)       0.00       0.92 r
  data arrival time                                   0.92

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  id_ex/aluCtrl_q_reg[3]/CK (DFFR_X2)      0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.92
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: ex_mem/imm32_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[0]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[0]/Q (DFFR_X1)        0.19       0.19 f
  U5485/ZN (NAND2_X4)                      0.04       0.24 r
  U6513/ZN (INV_X4)                        0.01       0.25 f
  U6080/ZN (NAND2_X4)                      0.03       0.28 r
  U5281/ZN (NAND3_X2)                      0.03       0.31 f
  U6594/ZN (INV_X4)                        0.02       0.33 r
  U4234/ZN (OAI21_X4)                      0.02       0.35 f
  U6595/ZN (XNOR2_X2)                      0.07       0.41 f
  U4969/ZN (OAI221_X4)                     0.05       0.47 r
  U3951/ZN (NAND3_X4)                      0.04       0.51 f
  U5203/ZN (INV_X4)                        0.02       0.54 r
  U5862/ZN (NAND2_X4)                      0.02       0.55 f
  U5977/ZN (INV_X8)                        0.02       0.57 r
  U6682/ZN (NAND3_X4)                      0.03       0.60 f
  U5905/ZN (INV_X8)                        0.02       0.63 r
  U6324/ZN (NAND3_X2)                      0.02       0.65 f
  U3278/ZN (INV_X4)                        0.03       0.68 r
  U2911/ZN (NAND3_X4)                      0.03       0.71 f
  U6778/ZN (INV_X4)                        0.02       0.72 r
  U6779/ZN (NAND2_X2)                      0.02       0.74 f
  U6780/ZN (INV_X4)                        0.02       0.76 r
  U3839/ZN (NAND2_X2)                      0.02       0.78 f
  U6781/ZN (INV_X4)                        0.02       0.79 r
  U4224/ZN (AOI21_X1)                      0.04       0.83 f
  U3868/Z (MUX2_X2)                        0.10       0.93 f
  ifetch/dffa/q_reg[14]/D (DFFRS_X1)       0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ifetch/dffa/q_reg[14]/CK (DFFRS_X1)      0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: if_id/instr_q_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/dSize_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[31]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[31]/QN (DFFR_X2)       0.15       0.15 r
  U3770/ZN (AND2_X4)                       0.06       0.21 r
  U3331/ZN (NAND2_X2)                      0.03       0.24 f
  U3292/ZN (INV_X4)                        0.02       0.26 r
  U2948/ZN (NAND2_X4)                      0.03       0.29 f
  U6669/ZN (NAND2_X2)                      0.05       0.34 r
  U6695/ZN (INV_X4)                        0.02       0.36 f
  U6696/ZN (XNOR2_X2)                      0.06       0.42 f
  U6698/ZN (NOR3_X2)                       0.06       0.48 r
  U6706/ZN (NAND2_X2)                      0.03       0.51 f
  U6707/ZN (INV_X4)                        0.02       0.53 r
  U6714/ZN (OAI21_X4)                      0.02       0.55 f
  U3326/ZN (OAI21_X2)                      0.04       0.59 r
  U3711/ZN (INV_X4)                        0.03       0.62 f
  U3680/ZN (INV_X8)                        0.05       0.67 r
  U6459/ZN (INV_X32)                       0.04       0.70 f
  U3850/ZN (INV_X4)                        0.12       0.82 r
  U7021/ZN (NAND2_X2)                      0.02       0.84 f
  U4570/ZN (OAI221_X1)                     0.07       0.91 r
  id_ex/dSize_q_reg[1]/D (DFFR_X1)         0.00       0.91 r
  data arrival time                                   0.91

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  id_ex/dSize_q_reg[1]/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.91
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3797/ZN (NAND2_X4)                      0.03       0.47 f
  U5113/ZN (INV_X2)                        0.04       0.51 r
  U6620/ZN (NOR2_X4)                       0.02       0.53 f
  U6622/ZN (AOI21_X4)                      0.03       0.56 r
  U6623/ZN (XNOR2_X2)                      0.07       0.63 r
  U6299/ZN (OAI211_X4)                     0.03       0.66 f
  U6192/ZN (NAND2_X4)                      0.03       0.69 r
  U6058/ZN (INV_X8)                        0.01       0.70 f
  U5385/ZN (NAND3_X4)                      0.02       0.72 r
  U6297/ZN (INV_X8)                        0.01       0.73 f
  U6296/ZN (NAND2_X4)                      0.03       0.76 r
  U5306/ZN (INV_X16)                       0.01       0.77 f
  U6792/ZN (XNOR2_X2)                      0.06       0.83 f
  U3878/Z (MUX2_X2)                        0.09       0.93 f
  ifetch/dffa/q_reg[23]/D (DFFRS_X1)       0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ifetch/dffa/q_reg[23]/CK (DFFRS_X1)      0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3955/ZN (INV_X2)                        0.02       0.46 f
  U5659/ZN (NAND2_X4)                      0.02       0.49 r
  U4638/ZN (NAND2_X4)                      0.02       0.51 f
  U4026/ZN (NAND2_X4)                      0.02       0.53 r
  U4991/ZN (NAND2_X4)                      0.02       0.55 f
  U6570/ZN (OAI21_X4)                      0.03       0.58 r
  U2870/ZN (INV_X4)                        0.02       0.59 f
  U6686/ZN (NOR2_X4)                       0.04       0.63 r
  U6338/ZN (NAND4_X4)                      0.03       0.66 f
  U3873/ZN (INV_X1)                        0.04       0.70 r
  U3927/ZN (NAND2_X1)                      0.03       0.73 f
  U6142/ZN (OAI21_X1)                      0.06       0.79 r
  U6143/ZN (INV_X2)                        0.02       0.81 f
  U6783/Z (MUX2_X2)                        0.11       0.93 f
  ifetch/dffa/q_reg[16]/D (DFFRS_X2)       0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ifetch/dffa/q_reg[16]/CK (DFFRS_X2)      0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3955/ZN (INV_X2)                        0.02       0.46 f
  U5659/ZN (NAND2_X4)                      0.02       0.49 r
  U4638/ZN (NAND2_X4)                      0.02       0.51 f
  U4637/ZN (INV_X4)                        0.02       0.53 r
  U4990/ZN (NAND2_X4)                      0.01       0.54 f
  U4991/ZN (NAND2_X4)                      0.03       0.57 r
  U6570/ZN (OAI21_X4)                      0.02       0.59 f
  U2870/ZN (INV_X4)                        0.02       0.61 r
  U6686/ZN (NOR2_X4)                       0.02       0.63 f
  U6338/ZN (NAND4_X4)                      0.04       0.67 r
  U3874/ZN (INV_X8)                        0.02       0.69 f
  U6785/ZN (NAND3_X4)                      0.02       0.71 r
  U5103/ZN (INV_X8)                        0.01       0.72 f
  U6340/ZN (NAND2_X4)                      0.03       0.76 r
  U3555/ZN (INV_X4)                        0.01       0.77 f
  U6788/ZN (XNOR2_X2)                      0.06       0.83 f
  U3857/Z (MUX2_X2)                        0.10       0.93 f
  ifetch/dffa/q_reg[19]/D (DFFRS_X1)       0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ifetch/dffa/q_reg[19]/CK (DFFRS_X1)      0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3955/ZN (INV_X2)                        0.02       0.46 f
  U5659/ZN (NAND2_X4)                      0.02       0.49 r
  U4638/ZN (NAND2_X4)                      0.02       0.51 f
  U4637/ZN (INV_X4)                        0.02       0.53 r
  U4990/ZN (NAND2_X4)                      0.01       0.54 f
  U4991/ZN (NAND2_X4)                      0.03       0.57 r
  U6570/ZN (OAI21_X4)                      0.02       0.59 f
  U2870/ZN (INV_X4)                        0.02       0.61 r
  U6686/ZN (NOR2_X4)                       0.02       0.63 f
  U6338/ZN (NAND4_X4)                      0.04       0.67 r
  U3874/ZN (INV_X8)                        0.02       0.69 f
  U6785/ZN (NAND3_X4)                      0.02       0.71 r
  U5103/ZN (INV_X8)                        0.01       0.72 f
  U6340/ZN (NAND2_X4)                      0.03       0.76 r
  U3555/ZN (INV_X4)                        0.01       0.77 f
  U3597/ZN (AOI21_X1)                      0.09       0.86 r
  U7090/Z (MUX2_X2)                        0.06       0.93 r
  if_id/incPC_q_reg[18]/D (DFFR_X1)        0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  if_id/incPC_q_reg[18]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3955/ZN (INV_X2)                        0.02       0.46 f
  U5659/ZN (NAND2_X4)                      0.02       0.49 r
  U4638/ZN (NAND2_X4)                      0.02       0.51 f
  U4026/ZN (NAND2_X4)                      0.02       0.53 r
  U4991/ZN (NAND2_X4)                      0.02       0.55 f
  U6570/ZN (OAI21_X4)                      0.03       0.58 r
  U2870/ZN (INV_X4)                        0.02       0.59 f
  U6686/ZN (NOR2_X4)                       0.04       0.63 r
  U6338/ZN (NAND4_X4)                      0.03       0.66 f
  U3873/ZN (INV_X1)                        0.04       0.70 r
  U3927/ZN (NAND2_X1)                      0.03       0.73 f
  U6144/ZN (XNOR2_X1)                      0.08       0.81 f
  U7092/Z (MUX2_X2)                        0.10       0.92 f
  if_id/incPC_q_reg[17]/D (DFFR_X1)        0.00       0.92 f
  data arrival time                                   0.92

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  if_id/incPC_q_reg[17]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.92
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3955/ZN (INV_X2)                        0.02       0.46 f
  U5659/ZN (NAND2_X4)                      0.02       0.49 r
  U4638/ZN (NAND2_X4)                      0.02       0.51 f
  U4026/ZN (NAND2_X4)                      0.02       0.53 r
  U4991/ZN (NAND2_X4)                      0.02       0.55 f
  U6570/ZN (OAI21_X4)                      0.03       0.58 r
  U2870/ZN (INV_X4)                        0.02       0.59 f
  U6686/ZN (NOR2_X4)                       0.04       0.63 r
  U6338/ZN (NAND4_X4)                      0.03       0.66 f
  U3874/ZN (INV_X8)                        0.02       0.68 r
  U6785/ZN (NAND3_X4)                      0.02       0.71 f
  U5103/ZN (INV_X8)                        0.02       0.72 r
  U6340/ZN (NAND2_X4)                      0.02       0.75 f
  U3555/ZN (INV_X4)                        0.02       0.77 r
  U3597/ZN (AOI21_X1)                      0.04       0.81 f
  U6787/Z (MUX2_X2)                        0.12       0.93 f
  ifetch/dffa/q_reg[18]/D (DFFRS_X1)       0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ifetch/dffa/q_reg[18]/CK (DFFRS_X1)      0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3955/ZN (INV_X2)                        0.02       0.46 f
  U5659/ZN (NAND2_X4)                      0.02       0.49 r
  U4638/ZN (NAND2_X4)                      0.02       0.51 f
  U4026/ZN (NAND2_X4)                      0.02       0.53 r
  U4991/ZN (NAND2_X4)                      0.02       0.55 f
  U6570/ZN (OAI21_X4)                      0.03       0.58 r
  U2870/ZN (INV_X4)                        0.02       0.59 f
  U6686/ZN (NOR2_X4)                       0.04       0.63 r
  U6338/ZN (NAND4_X4)                      0.03       0.66 f
  U3874/ZN (INV_X8)                        0.02       0.68 r
  U6079/ZN (NAND3_X4)                      0.03       0.71 f
  U2912/ZN (NOR3_X4)                       0.06       0.77 r
  U2913/ZN (INV_X4)                        0.02       0.79 f
  U5758/ZN (OAI21_X1)                      0.05       0.84 r
  U3554/ZN (NAND2_X2)                      0.02       0.87 f
  U6794/ZN (INV_X4)                        0.02       0.89 r
  U3547/Z (MUX2_X2)                        0.05       0.93 r
  ifetch/dffa/q_reg[26]/D (DFFRS_X1)       0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ifetch/dffa/q_reg[26]/CK (DFFRS_X1)      0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: ex_mem/incPC_q_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/incPC_q_reg[5]/CK (DFFR_X2)                      0.00       0.00 r
  ex_mem/incPC_q_reg[5]/Q (DFFR_X2)                       0.19       0.19 f
  U3557/ZN (NAND4_X2)                                     0.05       0.24 r
  U3318/ZN (INV_X4)                                       0.01       0.25 f
  U3317/ZN (NAND2_X2)                                     0.03       0.28 r
  U3316/ZN (INV_X4)                                       0.02       0.30 f
  U3078/ZN (NAND2_X4)                                     0.02       0.32 r
  U6468/ZN (INV_X4)                                       0.01       0.33 f
  U5744/ZN (NAND2_X4)                                     0.02       0.35 r
  U3164/ZN (INV_X4)                                       0.02       0.37 f
  U5950/ZN (NAND2_X4)                                     0.02       0.39 r
  U6470/ZN (INV_X4)                                       0.01       0.40 f
  U2924/ZN (NAND2_X4)                                     0.02       0.42 r
  U2923/ZN (INV_X8)                                       0.01       0.44 f
  U5949/ZN (NAND2_X4)                                     0.02       0.46 r
  U6472/ZN (INV_X4)                                       0.01       0.47 f
  U5521/ZN (NAND2_X4)                                     0.02       0.49 r
  U5074/ZN (NOR2_X4)                                      0.02       0.52 f
  U2939/ZN (NAND3_X4)                                     0.02       0.54 r
  U3315/ZN (INV_X4)                                       0.01       0.55 f
  U6350/ZN (NAND2_X4)                                     0.03       0.58 r
  U6473/ZN (INV_X4)                                       0.01       0.59 f
  U6193/ZN (NAND2_X4)                                     0.02       0.62 r
  U5745/ZN (INV_X8)                                       0.01       0.63 f
  U6351/ZN (NAND2_X4)                                     0.02       0.65 r
  U6474/ZN (INV_X4)                                       0.01       0.66 f
  U2975/ZN (NAND2_X4)                                     0.02       0.69 r
  U2925/ZN (NOR2_X4)                                      0.02       0.70 f
  U3321/ZN (NAND2_X2)                                     0.03       0.73 r
  U3320/ZN (INV_X4)                                       0.02       0.75 f
  U2903/ZN (XNOR2_X1)                                     0.06       0.81 f
  U6751/Z (MUX2_X2)                                       0.12       0.93 f
  mem_wb/reg31Val_q_reg[29]/D (DFF_X2)                    0.00       0.93 f
  data arrival time                                                  0.93

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/reg31Val_q_reg[29]/CK (DFF_X2)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3955/ZN (INV_X2)                        0.02       0.46 f
  U5659/ZN (NAND2_X4)                      0.02       0.49 r
  U4638/ZN (NAND2_X4)                      0.02       0.51 f
  U4026/ZN (NAND2_X4)                      0.02       0.53 r
  U4991/ZN (NAND2_X4)                      0.02       0.55 f
  U6570/ZN (OAI21_X4)                      0.03       0.58 r
  U2870/ZN (INV_X4)                        0.02       0.59 f
  U6686/ZN (NOR2_X4)                       0.04       0.63 r
  U6338/ZN (NAND4_X4)                      0.03       0.66 f
  U3874/ZN (INV_X8)                        0.02       0.68 r
  U6079/ZN (NAND3_X4)                      0.03       0.71 f
  U4025/ZN (INV_X8)                        0.02       0.73 r
  U6296/ZN (NAND2_X4)                      0.02       0.75 f
  U5306/ZN (INV_X16)                       0.02       0.77 r
  U3876/ZN (INV_X1)                        0.02       0.79 f
  U3875/ZN (NAND2_X2)                      0.03       0.82 r
  U6791/ZN (INV_X4)                        0.01       0.83 f
  U3861/Z (MUX2_X2)                        0.09       0.92 f
  ifetch/dffa/q_reg[22]/D (DFFRS_X1)       0.00       0.92 f
  data arrival time                                   0.92

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ifetch/dffa/q_reg[22]/CK (DFFRS_X1)      0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.92
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3955/ZN (INV_X2)                        0.02       0.46 f
  U5659/ZN (NAND2_X4)                      0.02       0.49 r
  U4638/ZN (NAND2_X4)                      0.02       0.51 f
  U4637/ZN (INV_X4)                        0.02       0.53 r
  U4990/ZN (NAND2_X4)                      0.01       0.54 f
  U4991/ZN (NAND2_X4)                      0.03       0.57 r
  U6570/ZN (OAI21_X4)                      0.02       0.59 f
  U2870/ZN (INV_X4)                        0.02       0.61 r
  U6686/ZN (NOR2_X4)                       0.02       0.63 f
  U6338/ZN (NAND4_X4)                      0.04       0.67 r
  U3874/ZN (INV_X8)                        0.02       0.69 f
  U6785/ZN (NAND3_X4)                      0.02       0.71 r
  U5103/ZN (INV_X8)                        0.01       0.72 f
  U6340/ZN (NAND2_X4)                      0.03       0.76 r
  U3558/ZN (NOR2_X2)                       0.03       0.78 f
  U3560/ZN (OAI21_X4)                      0.04       0.82 r
  U6789/ZN (INV_X4)                        0.01       0.83 f
  U3872/Z (MUX2_X2)                        0.09       0.92 f
  ifetch/dffa/q_reg[20]/D (DFFRS_X1)       0.00       0.92 f
  data arrival time                                   0.92

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ifetch/dffa/q_reg[20]/CK (DFFRS_X1)      0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.92
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: ex_mem/incPC_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/incPC_q_reg[3]/CK (DFFR_X2)                      0.00       0.00 r
  ex_mem/incPC_q_reg[3]/QN (DFFR_X2)                      0.08       0.08 f
  U5016/ZN (INV_X4)                                       0.03       0.11 r
  U3818/ZN (INV_X4)                                       0.02       0.13 f
  U3637/ZN (NOR3_X2)                                      0.08       0.21 r
  U3557/ZN (NAND4_X2)                                     0.04       0.25 f
  U3318/ZN (INV_X4)                                       0.02       0.27 r
  U3317/ZN (NAND2_X2)                                     0.02       0.28 f
  U3316/ZN (INV_X4)                                       0.02       0.31 r
  U3078/ZN (NAND2_X4)                                     0.02       0.32 f
  U6468/ZN (INV_X4)                                       0.02       0.34 r
  U5744/ZN (NAND2_X4)                                     0.01       0.35 f
  U3164/ZN (INV_X4)                                       0.02       0.37 r
  U5950/ZN (NAND2_X4)                                     0.02       0.39 f
  U6470/ZN (INV_X4)                                       0.02       0.41 r
  U2924/ZN (NAND2_X4)                                     0.02       0.43 f
  U2923/ZN (INV_X8)                                       0.02       0.44 r
  U5949/ZN (NAND2_X4)                                     0.02       0.46 f
  U6472/ZN (INV_X4)                                       0.02       0.48 r
  U5521/ZN (NAND2_X4)                                     0.02       0.49 f
  U5074/ZN (NOR2_X4)                                      0.04       0.53 r
  U2939/ZN (NAND3_X4)                                     0.03       0.57 f
  U3315/ZN (INV_X4)                                       0.02       0.59 r
  U6350/ZN (NAND2_X4)                                     0.02       0.61 f
  U6473/ZN (INV_X4)                                       0.02       0.63 r
  U6193/ZN (NAND2_X4)                                     0.02       0.64 f
  U5745/ZN (INV_X8)                                       0.02       0.66 r
  U6351/ZN (NAND2_X4)                                     0.02       0.68 f
  U6474/ZN (INV_X4)                                       0.02       0.69 r
  U2975/ZN (NAND2_X4)                                     0.02       0.71 f
  U2925/ZN (NOR2_X4)                                      0.03       0.74 r
  U2902/ZN (INV_X2)                                       0.01       0.75 f
  U6401/ZN (XNOR2_X1)                                     0.06       0.81 f
  U6750/Z (MUX2_X2)                                       0.12       0.93 f
  mem_wb/reg31Val_q_reg[28]/D (DFF_X2)                    0.00       0.93 f
  data arrival time                                                  0.93

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem_wb/reg31Val_q_reg[28]/CK (DFF_X2)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.13       0.13 r
  U6496/ZN (XNOR2_X2)                      0.07       0.19 r
  U6497/ZN (INV_X4)                        0.02       0.21 f
  U3578/ZN (OAI211_X4)                     0.04       0.26 r
  U4173/ZN (NAND3_X2)                      0.03       0.28 f
  U5934/ZN (AOI21_X4)                      0.03       0.32 r
  U6508/ZN (OAI21_X4)                      0.03       0.35 f
  U6052/ZN (INV_X8)                        0.02       0.37 r
  U6525/ZN (OAI21_X4)                      0.02       0.39 f
  U6528/ZN (OAI21_X4)                      0.05       0.44 r
  U3955/ZN (INV_X2)                        0.02       0.46 f
  U5659/ZN (NAND2_X4)                      0.02       0.49 r
  U4638/ZN (NAND2_X4)                      0.02       0.51 f
  U4026/ZN (NAND2_X4)                      0.02       0.53 r
  U4991/ZN (NAND2_X4)                      0.02       0.55 f
  U6570/ZN (OAI21_X4)                      0.03       0.58 r
  U2870/ZN (INV_X4)                        0.02       0.59 f
  U6686/ZN (NOR2_X4)                       0.04       0.63 r
  U6338/ZN (NAND4_X4)                      0.03       0.66 f
  U3873/ZN (INV_X1)                        0.04       0.70 r
  U3927/ZN (NAND2_X1)                      0.03       0.73 f
  U6142/ZN (OAI21_X1)                      0.06       0.79 r
  U6143/ZN (INV_X2)                        0.02       0.81 f
  U7094/Z (MUX2_X2)                        0.09       0.91 f
  if_id/incPC_q_reg[16]/D (DFFR_X1)        0.00       0.91 f
  data arrival time                                   0.91

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  if_id/incPC_q_reg[16]/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.91
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: if_id/instr_q_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/rd_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[31]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[31]/QN (DFFR_X2)       0.15       0.15 r
  U3770/ZN (AND2_X4)                       0.06       0.21 r
  U3331/ZN (NAND2_X2)                      0.03       0.24 f
  U3292/ZN (INV_X4)                        0.02       0.26 r
  U2948/ZN (NAND2_X4)                      0.03       0.29 f
  U6669/ZN (NAND2_X2)                      0.05       0.34 r
  U6695/ZN (INV_X4)                        0.02       0.36 f
  U6696/ZN (XNOR2_X2)                      0.06       0.42 f
  U6698/ZN (NOR3_X2)                       0.06       0.48 r
  U6706/ZN (NAND2_X2)                      0.03       0.51 f
  U6707/ZN (INV_X4)                        0.02       0.53 r
  U6714/ZN (OAI21_X4)                      0.02       0.55 f
  U3326/ZN (OAI21_X2)                      0.04       0.59 r
  U3711/ZN (INV_X4)                        0.03       0.62 f
  U3680/ZN (INV_X8)                        0.05       0.67 r
  U6459/ZN (INV_X32)                       0.04       0.70 f
  U3850/ZN (INV_X4)                        0.12       0.82 r
  U7035/ZN (NAND2_X2)                      0.03       0.85 f
  U7036/ZN (OAI221_X2)                     0.05       0.90 r
  id_ex/rd_q_reg[0]/D (DFFR_X1)            0.00       0.90 r
  data arrival time                                   0.90

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  id_ex/rd_q_reg[0]/CK (DFFR_X1)           0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.90
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: if_id/instr_q_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/rd_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[31]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[31]/QN (DFFR_X2)       0.15       0.15 r
  U3770/ZN (AND2_X4)                       0.06       0.21 r
  U3331/ZN (NAND2_X2)                      0.03       0.24 f
  U3292/ZN (INV_X4)                        0.02       0.26 r
  U2948/ZN (NAND2_X4)                      0.03       0.29 f
  U6669/ZN (NAND2_X2)                      0.05       0.34 r
  U6695/ZN (INV_X4)                        0.02       0.36 f
  U6696/ZN (XNOR2_X2)                      0.06       0.42 f
  U6698/ZN (NOR3_X2)                       0.06       0.48 r
  U6706/ZN (NAND2_X2)                      0.03       0.51 f
  U6707/ZN (INV_X4)                        0.02       0.53 r
  U6714/ZN (OAI21_X4)                      0.02       0.55 f
  U3326/ZN (OAI21_X2)                      0.04       0.59 r
  U3711/ZN (INV_X4)                        0.03       0.62 f
  U3680/ZN (INV_X8)                        0.05       0.67 r
  U6459/ZN (INV_X32)                       0.04       0.70 f
  U3850/ZN (INV_X4)                        0.12       0.82 r
  U6946/ZN (NAND2_X2)                      0.03       0.85 f
  U6947/ZN (OAI221_X2)                     0.05       0.90 r
  id_ex/rd_q_reg[1]/D (DFFR_X1)            0.00       0.90 r
  data arrival time                                   0.90

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  id_ex/rd_q_reg[1]/CK (DFFR_X1)           0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.90
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: if_id/instr_q_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/rd_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[31]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[31]/QN (DFFR_X2)       0.15       0.15 r
  U3770/ZN (AND2_X4)                       0.06       0.21 r
  U3331/ZN (NAND2_X2)                      0.03       0.24 f
  U3292/ZN (INV_X4)                        0.02       0.26 r
  U2948/ZN (NAND2_X4)                      0.03       0.29 f
  U6669/ZN (NAND2_X2)                      0.05       0.34 r
  U6695/ZN (INV_X4)                        0.02       0.36 f
  U6696/ZN (XNOR2_X2)                      0.06       0.42 f
  U6698/ZN (NOR3_X2)                       0.06       0.48 r
  U6706/ZN (NAND2_X2)                      0.03       0.51 f
  U6707/ZN (INV_X4)                        0.02       0.53 r
  U6714/ZN (OAI21_X4)                      0.02       0.55 f
  U3326/ZN (OAI21_X2)                      0.04       0.59 r
  U3711/ZN (INV_X4)                        0.03       0.62 f
  U3680/ZN (INV_X8)                        0.05       0.67 r
  U6459/ZN (INV_X32)                       0.04       0.70 f
  U3850/ZN (INV_X4)                        0.12       0.82 r
  U6937/ZN (NAND2_X2)                      0.03       0.85 f
  U6938/ZN (OAI221_X2)                     0.05       0.90 r
  id_ex/rd_q_reg[4]/D (DFFR_X1)            0.00       0.90 r
  data arrival time                                   0.90

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  id_ex/rd_q_reg[4]/CK (DFFR_X1)           0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.90
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: if_id/instr_q_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/rd_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[31]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[31]/QN (DFFR_X2)       0.15       0.15 r
  U3770/ZN (AND2_X4)                       0.06       0.21 r
  U3331/ZN (NAND2_X2)                      0.03       0.24 f
  U3292/ZN (INV_X4)                        0.02       0.26 r
  U2948/ZN (NAND2_X4)                      0.03       0.29 f
  U6669/ZN (NAND2_X2)                      0.05       0.34 r
  U6695/ZN (INV_X4)                        0.02       0.36 f
  U6696/ZN (XNOR2_X2)                      0.06       0.42 f
  U6698/ZN (NOR3_X2)                       0.06       0.48 r
  U6706/ZN (NAND2_X2)                      0.03       0.51 f
  U6707/ZN (INV_X4)                        0.02       0.53 r
  U6714/ZN (OAI21_X4)                      0.02       0.55 f
  U3326/ZN (OAI21_X2)                      0.04       0.59 r
  U3711/ZN (INV_X4)                        0.03       0.62 f
  U3680/ZN (INV_X8)                        0.05       0.67 r
  U6459/ZN (INV_X32)                       0.04       0.70 f
  U3850/ZN (INV_X4)                        0.12       0.82 r
  U6940/ZN (NAND2_X2)                      0.03       0.85 f
  U6941/ZN (OAI221_X2)                     0.05       0.90 r
  id_ex/rd_q_reg[3]/D (DFFR_X1)            0.00       0.90 r
  data arrival time                                   0.90

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  id_ex/rd_q_reg[3]/CK (DFFR_X1)           0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.90
  -----------------------------------------------------------
  slack (MET)                                         0.03


1
