#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat May 11 20:12:05 2019
# Process ID: 27416
# Current directory: L:/XILINX_FPGA/02/Miz_sys/Miz_sys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25944 L:\XILINX_FPGA\02\Miz_sys\Miz_sys\Miz_sys.xpr
# Log file: L:/XILINX_FPGA/02/Miz_sys/Miz_sys/vivado.log
# Journal file: L:/XILINX_FPGA/02/Miz_sys/Miz_sys\vivado.jou
#-----------------------------------------------------------
start_gui
open_project L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.xpr
update_compile_order -fileset sources_1
open_bd_design {L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
launch_sdk -workspace L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk -hwspec L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
launch_sdk -workspace L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk -hwspec L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
launch_sdk -workspace L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk -hwspec L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
open_bd_design {L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
ipx::edit_ip_in_project -upgrade true -name MSXBO_OVSensorRGB565_v1_0_project -directory L:/XILINX_FPGA/02/Miz_sys/Miz_sys/user_src/MSXBO_OVSensorRGB565_1.0/prj/MSXBO_OVSensorRGB565_v1_0_project l:/XILINX_FPGA/02/Miz_sys/Miz_sys/user_src/MSXBO_OVSensorRGB565_1.0/IPSRC/component.xml
update_compile_order -fileset sources_1
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 9 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path l:/XILINX_FPGA/02/Miz_sys/Miz_sys/user_src
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:MSXBO_OVSensorRGB565:1.0 [get_ips  system_MSXBO_OVSensorRGB565_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_MSXBO_OVSensorRGB565_0_0] -no_script -sync -force -quiet
generate_target all [get_files  L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -directory L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.ip_user_files/sim_scripts -ip_user_files_dir L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.ip_user_files -ipstatic_source_dir L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.ip_user_files/ipstatic -lib_map_path [list {modelsim=L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.cache/compile_simlib/modelsim} {questa=L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.cache/compile_simlib/questa} {riviera=L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.cache/compile_simlib/riviera} {activehdl=L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
report_ip_status -name ip_status 
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.runs/impl_1/system_wrapper.sysdef L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk/system_wrapper.hdf

launch_sdk -workspace L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk -hwspec L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
file copy -force L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.runs/impl_1/system_wrapper.sysdef L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk/system_wrapper.hdf

launch_sdk -workspace L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk -hwspec L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
