library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity OUTPUT is
	port(EN_OUT: in std_logic;
		BUS_DATA: in std_logic_vector(7 downto 0);
		OUTPUT_DATA: out std_logic_vector(7 downto 0));
end OUTPUT;

architecture bhv of OUTPUT is
begin
	OUTPUT_DATA <= BUS_DATA when EN_OUT = '1' else "ZZZZZZZZ";
end bhv;