// Seed: 2401939531
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    output tri0 id_2,
    output wand id_3,
    output tri id_4,
    output supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input uwire id_8,
    output wire id_9,
    input tri1 id_10,
    output uwire id_11,
    output uwire id_12
    , id_14
);
  logic [-1 : 1] id_15;
  wire id_16;
  wire id_17;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input wand id_2,
    output wor id_3,
    input uwire id_4,
    output supply0 id_5,
    input uwire id_6,
    input wor id_7,
    input wor id_8,
    output supply1 id_9,
    input tri0 id_10,
    input tri0 id_11,
    input tri0 id_12,
    output uwire id_13,
    output supply1 id_14,
    input tri1 id_15,
    input supply0 id_16,
    input supply0 id_17
);
  module_0 modCall_1 (
      id_4,
      id_16,
      id_0,
      id_3,
      id_13,
      id_13,
      id_4,
      id_10,
      id_11,
      id_5,
      id_2,
      id_5,
      id_14
  );
  assign modCall_1.id_10 = 0;
endmodule
