# compile vhdl design source files
vhdl xil_defaultlib  "../../../Shiki.srcs/sources_1/new/clk_divider.vhd"
vhdl xil_defaultlib  "../../../Shiki.srcs/sources_1/new/sim.vhd"

# Do not sort compile order
nosort
