


ARM Macro Assembler    Page 1 


    1 00000000 40023800 
                       RCC_BASE
                               EQU              0x40023800
    2 00000000 00000030 
                       AHB1ENR_OFFSET
                               EQU              0x30
    3 00000000 40023830 
                       RCC_AHB1ENR
                               EQU              RCC_BASE + AHB1ENR_OFFSET
    4 00000000         
    5 00000000 40020000 
                       GPIOA_BASE
                               EQU              0x40020000
    6 00000000 00000000 
                       GPIOA_MODER_OFFSET
                               EQU              0x00
    7 00000000 40020000 
                       GPIOA_MODER
                               EQU              GPIOA_BASE + GPIOA_MODER_OFFSET
    8 00000000         
    9 00000000 00000014 
                       GPIOA_ODR_OFFSET
                               EQU              0x14
   10 00000000 40020014 
                       GPIOA_ODR
                               EQU              GPIOA_BASE + GPIOA_ODR_OFFSET
   11 00000000         
   12 00000000 00000018 
                       GPIOA_BSRR_OFFSET
                               EQU              0x18
   13 00000000 40020018 
                       GPIOA_BSRR
                               EQU              GPIOA_BASE + GPIOA_BSRR_OFFSET
   14 00000000         
   15 00000000         
   16 00000000 00000044 
                       APB2ENR_OFFSET
                               EQU              0x44
   17 00000000 40023844 
                       RCC_APB2ENR
                               EQU              RCC_BASE + APB2ENR_OFFSET
   18 00000000         
   19 00000000         
   20 00000000 40012000 
                       ADC1_BASE
                               EQU              0x40012000
   21 00000000         
   22 00000000 00000000 
                       ADC1_SR_OFFSET
                               EQU              0x00
   23 00000000 40012000 
                       ADC1_SR EQU              ADC1_BASE + ADC1_SR_OFFSET
   24 00000000         
   25 00000000 00000008 
                       ADC1_CR2_OFFSET
                               EQU              0x08
   26 00000000 40012008 
                       ADC1_CR2
                               EQU              ADC1_BASE + ADC1_CR2_OFFSET



ARM Macro Assembler    Page 2 


   27 00000000         
   28 00000000 0000002C 
                       ADC1_SQR1_OFFSET
                               EQU              0x2C
   29 00000000 4001202C 
                       ADC1_SQR1
                               EQU              ADC1_BASE + ADC1_SQR1_OFFSET
   30 00000000         
   31 00000000 00000034 
                       ADC1_SQR3_OFFSET
                               EQU              0x34
   32 00000000 40012034 
                       ADC1_SQR3
                               EQU              ADC1_BASE +  ADC1_SQR3_OFFSET
   33 00000000         
   34 00000000 0000004C 
                       ADC1_DR_OFFSET
                               EQU              0x4C
   35 00000000 4001204C 
                       ADC1_DR EQU              ADC1_BASE  + ADC1_DR_OFFSET
   36 00000000         
   37 00000000 00000001 
                       GPIOA_EN
                               EQU              1<< 0
   38 00000000 00000400 
                       MODER5_OUT
                               EQU              1 << 10
   39 00000000         
   40 00000000 00000020 
                       BSRR_5_SET
                               EQU              1 << 5
   41 00000000 00200000 
                       BSRR_5_RESET
                               EQU              1 << 21
   42 00000000         
   43 00000000 00000100 
                       ADC1_EN EQU              0x100
   44 00000000 0000000C 
                       MODER1_ANLG_SLT
                               EQU              0xC
   45 00000000         
   46 00000000 00000001 
                       CR2_CNF EQU              0x01        ;enbable ADC1
   47 00000000 00000000 
                       SQR1_CNF
                               EQU              0           ;conversion sequenc
                                                            e length =1
   48 00000000 00000001 
                       SQR3_CNF
                               EQU              1           ;conversion sequenc
                                                            e starts at ch1
   49 00000000 40000000 
                       CR2_STRT_CNV
                               EQU              0x40000000  ;start conversion
   50 00000000 00000000 
                       CR2_SW_TRIG
                               EQU              0
   51 00000000 00000002 
                       ADC1_SR_FLG



ARM Macro Assembler    Page 3 


                               EQU              0x02
   52 00000000         
   53 00000000 00000BB8 
                       SENS_THRH
                               EQU              3000
   54 00000000         
   55 00000000         
   56 00000000                 AREA             |.text|,CODE,READONLY,ALIGN=2
   57 00000000                 THUMB
   58 00000000                 EXPORT           GPIOA_Init
   59 00000000                 EXPORT           ADC1_Init
   60 00000000                 EXPORT           ADC1_Read
   61 00000000                 EXPORT           Led_Control
   62 00000000         
   63 00000000         
   64 00000000         
   65 00000000         
   66 00000000         
   67 00000000         
   68 00000000         GPIOA_Init
   69 00000000         ;RCC->AHB1ENR |=GPIOA_EN
   70 00000000 4822            LDR              R0,=RCC_AHB1ENR
   71 00000002 6801            LDR              R1,[R0]
   72 00000004 F041 0101       ORR              R1,#GPIOA_EN
   73 00000008 6001            STR              R1,[R0]
   74 0000000A         
   75 0000000A         ;GPIOA->MODER  |=MODER5_OUT
   76 0000000A 4821            LDR              R0,=GPIOA_MODER
   77 0000000C 6801            LDR              R1,[R0]
   78 0000000E F441 6180       ORR              R1,#MODER5_OUT
   79 00000012 6001            STR              R1,[R0]
   80 00000014         
   81 00000014         ;GPIOA->MODER |=MODER1_ANLG_SLT
   82 00000014 481E            LDR              R0,=GPIOA_MODER
   83 00000016 6801            LDR              R1,[R0]
   84 00000018 F041 010C       ORR              R1,#MODER1_ANLG_SLT
   85 0000001C 6001            STR              R1,[R0]
   86 0000001E         
   87 0000001E 4770            BX               LR
   88 00000020         
   89 00000020         ADC1_Init
   90 00000020         ;RCC->APB2ENR |=ADC1_EN
   91 00000020 481C            LDR              R0,=RCC_APB2ENR
   92 00000022 6801            LDR              R1,[R0]
   93 00000024 F441 7180       ORR              R1,#ADC1_EN
   94 00000028 6001            STR              R1,[R0]
   95 0000002A         
   96 0000002A         ;ADC1->CR2 |=SW_TRIG
   97 0000002A 481B            LDR              R0,=ADC1_CR2
   98 0000002C 6801            LDR              R1,[R0]
   99 0000002E F041 0100       ORR              R1,#CR2_SW_TRIG
  100 00000032 6001            STR              R1,[R0]
  101 00000034         
  102 00000034         ;ADC1->SQR3 =SQR3_CNF
  103 00000034 4819            LDR              R0,=ADC1_SQR3
  104 00000036 F04F 0101       MOV              R1,#SQR3_CNF
  105 0000003A 6001            STR              R1,[R0]
  106 0000003C         
  107 0000003C         ;ADC1->SQR1 =SQR1_CNF



ARM Macro Assembler    Page 4 


  108 0000003C         
  109 0000003C 4818            LDR              R0,=ADC1_SQR1
  110 0000003E F04F 0100       MOV              R1,#SQR1_CNF
  111 00000042 6001            STR              R1,[R0]
  112 00000044         
  113 00000044         ;ADC1->CR2  |= CR2_CNF
  114 00000044 4814            LDR              R0,=ADC1_CR2
  115 00000046 6801            LDR              R1,[R0]
  116 00000048 F041 0101       ORR              R1,#CR2_CNF
  117 0000004C 6001            STR              R1,[R0]
  118 0000004E         
  119 0000004E 4770            BX               LR
  120 00000050         
  121 00000050         ADC1_Read
  122 00000050         ;ADC1->CR2 |=CR2_STRT_CNV
  123 00000050         
  124 00000050 4811            LDR              R0,=ADC1_CR2
  125 00000052 6801            LDR              R1,[R0]
  126 00000054 F041 4180       ORR              R1,#CR2_STRT_CNV
  127 00000058 6001            STR              R1,[R0]
  128 0000005A         
  129 0000005A         ;while(!(ADC1->SR & 2)){}
  130 0000005A 4812    lp1     LDR              R0,=ADC1_SR
  131 0000005C 6801            LDR              R1,[R0]
  132 0000005E F001 0102       AND              R1,#ADC1_SR_FLG
  133 00000062 2900            CMP              R1,#0x00
  134 00000064 D0F9            BEQ              lp1
  135 00000066         
  136 00000066 4A10            LDR              R2,=ADC1_DR
  137 00000068 6810            LDR              R0,[R2]
  138 0000006A 4770            BX               LR
  139 0000006C         
  140 0000006C         Led_Control
  141 0000006C F640 31B8       LDR              R1,=SENS_THRH
  142 00000070 4288            CMP              R0,R1
  143 00000072 DC06            BGT              led_on
  144 00000074 DB00            BLT              led_off
  145 00000076 4770            BX               LR
  146 00000078         
  147 00000078         led_off
  148 00000078 4D0C            LDR              R5,=GPIOA_BSRR
  149 0000007A F44F 1100       MOV              R1,#BSRR_5_RESET
  150 0000007E 6029            STR              R1,[R5]
  151 00000080 4770            BX               LR
  152 00000082         
  153 00000082         led_on
  154 00000082 4D0A            LDR              R5,=GPIOA_BSRR
  155 00000084 F04F 0120       MOV              R1,#BSRR_5_SET
  156 00000088 6029            STR              R1,[R5]
  157 0000008A 4770            BX               LR
  158 0000008C         
  159 0000008C                 ALIGN
  160 0000008C                 END
              40023830 
              40020000 
              40023844 
              40012008 
              40012034 
              4001202C 



ARM Macro Assembler    Page 5 


              40012000 
              4001204C 
              40020018 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=int
erwork --depend=.\objects\adc.d -o.\objects\adc.o -I.\RTE\_stm32 -IC:\Users\Isr
ael\AppData\Local\Arm\Packs\ARM\CMSIS\5.5.1\CMSIS\Core\Include -IC:\Users\Israe
l\AppData\Local\Arm\Packs\Keil\STM32F4xx_DFP\2.14.0\Drivers\CMSIS\Device\ST\STM
32F4xx\Include --predefine="__EVAL SETA 1" --predefine="__UVISION_VERSION SETA 
528" --predefine="_RTE_ SETA 1" --predefine="STM32F411xE SETA 1" --list=.\listi
ngs\adc.lst adc.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 56 in file adc.s
   Uses
      None
Comment: .text unused
ADC1_Init 00000020

Symbol: ADC1_Init
   Definitions
      At line 89 in file adc.s
   Uses
      At line 59 in file adc.s
Comment: ADC1_Init used once
ADC1_Read 00000050

Symbol: ADC1_Read
   Definitions
      At line 121 in file adc.s
   Uses
      At line 60 in file adc.s
Comment: ADC1_Read used once
GPIOA_Init 00000000

Symbol: GPIOA_Init
   Definitions
      At line 68 in file adc.s
   Uses
      At line 58 in file adc.s
Comment: GPIOA_Init used once
Led_Control 0000006C

Symbol: Led_Control
   Definitions
      At line 140 in file adc.s
   Uses
      At line 61 in file adc.s
Comment: Led_Control used once
led_off 00000078

Symbol: led_off
   Definitions
      At line 147 in file adc.s
   Uses
      At line 144 in file adc.s
Comment: led_off used once
led_on 00000082

Symbol: led_on
   Definitions
      At line 153 in file adc.s
   Uses
      At line 143 in file adc.s
Comment: led_on used once
lp1 0000005A

Symbol: lp1



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      At line 130 in file adc.s
   Uses
      At line 134 in file adc.s
Comment: lp1 used once
8 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ADC1_BASE 40012000

Symbol: ADC1_BASE
   Definitions
      At line 20 in file adc.s
   Uses
      At line 23 in file adc.s
      At line 26 in file adc.s
      At line 29 in file adc.s
      At line 32 in file adc.s
      At line 35 in file adc.s

ADC1_CR2 40012008

Symbol: ADC1_CR2
   Definitions
      At line 26 in file adc.s
   Uses
      At line 97 in file adc.s
      At line 114 in file adc.s
      At line 124 in file adc.s

ADC1_CR2_OFFSET 00000008

Symbol: ADC1_CR2_OFFSET
   Definitions
      At line 25 in file adc.s
   Uses
      At line 26 in file adc.s
Comment: ADC1_CR2_OFFSET used once
ADC1_DR 4001204C

Symbol: ADC1_DR
   Definitions
      At line 35 in file adc.s
   Uses
      At line 136 in file adc.s
Comment: ADC1_DR used once
ADC1_DR_OFFSET 0000004C

Symbol: ADC1_DR_OFFSET
   Definitions
      At line 34 in file adc.s
   Uses
      At line 35 in file adc.s
Comment: ADC1_DR_OFFSET used once
ADC1_EN 00000100

Symbol: ADC1_EN
   Definitions
      At line 43 in file adc.s
   Uses
      At line 93 in file adc.s
Comment: ADC1_EN used once
ADC1_SQR1 4001202C

Symbol: ADC1_SQR1
   Definitions
      At line 29 in file adc.s



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 109 in file adc.s
Comment: ADC1_SQR1 used once
ADC1_SQR1_OFFSET 0000002C

Symbol: ADC1_SQR1_OFFSET
   Definitions
      At line 28 in file adc.s
   Uses
      At line 29 in file adc.s
Comment: ADC1_SQR1_OFFSET used once
ADC1_SQR3 40012034

Symbol: ADC1_SQR3
   Definitions
      At line 32 in file adc.s
   Uses
      At line 103 in file adc.s
Comment: ADC1_SQR3 used once
ADC1_SQR3_OFFSET 00000034

Symbol: ADC1_SQR3_OFFSET
   Definitions
      At line 31 in file adc.s
   Uses
      At line 32 in file adc.s
Comment: ADC1_SQR3_OFFSET used once
ADC1_SR 40012000

Symbol: ADC1_SR
   Definitions
      At line 23 in file adc.s
   Uses
      At line 130 in file adc.s
Comment: ADC1_SR used once
ADC1_SR_FLG 00000002

Symbol: ADC1_SR_FLG
   Definitions
      At line 51 in file adc.s
   Uses
      At line 132 in file adc.s
Comment: ADC1_SR_FLG used once
ADC1_SR_OFFSET 00000000

Symbol: ADC1_SR_OFFSET
   Definitions
      At line 22 in file adc.s
   Uses
      At line 23 in file adc.s
Comment: ADC1_SR_OFFSET used once
AHB1ENR_OFFSET 00000030

Symbol: AHB1ENR_OFFSET
   Definitions
      At line 2 in file adc.s
   Uses
      At line 3 in file adc.s
Comment: AHB1ENR_OFFSET used once



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

APB2ENR_OFFSET 00000044

Symbol: APB2ENR_OFFSET
   Definitions
      At line 16 in file adc.s
   Uses
      At line 17 in file adc.s
Comment: APB2ENR_OFFSET used once
BSRR_5_RESET 00200000

Symbol: BSRR_5_RESET
   Definitions
      At line 41 in file adc.s
   Uses
      At line 149 in file adc.s
Comment: BSRR_5_RESET used once
BSRR_5_SET 00000020

Symbol: BSRR_5_SET
   Definitions
      At line 40 in file adc.s
   Uses
      At line 155 in file adc.s
Comment: BSRR_5_SET used once
CR2_CNF 00000001

Symbol: CR2_CNF
   Definitions
      At line 46 in file adc.s
   Uses
      At line 116 in file adc.s
Comment: CR2_CNF used once
CR2_STRT_CNV 40000000

Symbol: CR2_STRT_CNV
   Definitions
      At line 49 in file adc.s
   Uses
      At line 126 in file adc.s
Comment: CR2_STRT_CNV used once
CR2_SW_TRIG 00000000

Symbol: CR2_SW_TRIG
   Definitions
      At line 50 in file adc.s
   Uses
      At line 99 in file adc.s
Comment: CR2_SW_TRIG used once
GPIOA_BASE 40020000

Symbol: GPIOA_BASE
   Definitions
      At line 5 in file adc.s
   Uses
      At line 7 in file adc.s
      At line 10 in file adc.s
      At line 13 in file adc.s

GPIOA_BSRR 40020018



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols


Symbol: GPIOA_BSRR
   Definitions
      At line 13 in file adc.s
   Uses
      At line 148 in file adc.s
      At line 154 in file adc.s

GPIOA_BSRR_OFFSET 00000018

Symbol: GPIOA_BSRR_OFFSET
   Definitions
      At line 12 in file adc.s
   Uses
      At line 13 in file adc.s
Comment: GPIOA_BSRR_OFFSET used once
GPIOA_EN 00000001

Symbol: GPIOA_EN
   Definitions
      At line 37 in file adc.s
   Uses
      At line 72 in file adc.s
Comment: GPIOA_EN used once
GPIOA_MODER 40020000

Symbol: GPIOA_MODER
   Definitions
      At line 7 in file adc.s
   Uses
      At line 76 in file adc.s
      At line 82 in file adc.s

GPIOA_MODER_OFFSET 00000000

Symbol: GPIOA_MODER_OFFSET
   Definitions
      At line 6 in file adc.s
   Uses
      At line 7 in file adc.s
Comment: GPIOA_MODER_OFFSET used once
GPIOA_ODR 40020014

Symbol: GPIOA_ODR
   Definitions
      At line 10 in file adc.s
   Uses
      None
Comment: GPIOA_ODR unused
GPIOA_ODR_OFFSET 00000014

Symbol: GPIOA_ODR_OFFSET
   Definitions
      At line 9 in file adc.s
   Uses
      At line 10 in file adc.s
Comment: GPIOA_ODR_OFFSET used once
MODER1_ANLG_SLT 0000000C




ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

Symbol: MODER1_ANLG_SLT
   Definitions
      At line 44 in file adc.s
   Uses
      At line 84 in file adc.s
Comment: MODER1_ANLG_SLT used once
MODER5_OUT 00000400

Symbol: MODER5_OUT
   Definitions
      At line 38 in file adc.s
   Uses
      At line 78 in file adc.s
Comment: MODER5_OUT used once
RCC_AHB1ENR 40023830

Symbol: RCC_AHB1ENR
   Definitions
      At line 3 in file adc.s
   Uses
      At line 70 in file adc.s
Comment: RCC_AHB1ENR used once
RCC_APB2ENR 40023844

Symbol: RCC_APB2ENR
   Definitions
      At line 17 in file adc.s
   Uses
      At line 91 in file adc.s
Comment: RCC_APB2ENR used once
RCC_BASE 40023800

Symbol: RCC_BASE
   Definitions
      At line 1 in file adc.s
   Uses
      At line 3 in file adc.s
      At line 17 in file adc.s

SENS_THRH 00000BB8

Symbol: SENS_THRH
   Definitions
      At line 53 in file adc.s
   Uses
      At line 141 in file adc.s
Comment: SENS_THRH used once
SQR1_CNF 00000000

Symbol: SQR1_CNF
   Definitions
      At line 47 in file adc.s
   Uses
      At line 110 in file adc.s
Comment: SQR1_CNF used once
SQR3_CNF 00000001

Symbol: SQR3_CNF
   Definitions



ARM Macro Assembler    Page 6 Alphabetic symbol ordering
Absolute symbols

      At line 48 in file adc.s
   Uses
      At line 104 in file adc.s
Comment: SQR3_CNF used once
36 symbols
381 symbols in table
