{"vcs1":{"timestamp_begin":1769634068.528251268, "rt":0.67, "ut":0.27, "st":0.20}}
{"vcselab":{"timestamp_begin":1769634069.375333964, "rt":0.62, "ut":0.45, "st":0.10}}
{"link":{"timestamp_begin":1769634070.132386821, "rt":0.88, "ut":0.36, "st":0.50}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769634067.914315756}
{"VCS_COMP_START_TIME": 1769634067.914315756}
{"VCS_COMP_END_TIME": 1769634071.204140605}
{"VCS_USER_OPTIONS": "-sverilog lab1.sv"}
{"vcs1": {"peak_mem": 3033658}}
{"stitch_vcselab": {"peak_mem": 3033708}}
