#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Nov  3 21:38:51 2018
# Process ID: 617
# Current directory: /home/avin/Documents/embedded_lab3
# Command line: vivado
# Log file: /home/avin/Documents/embedded_lab3/vivado.log
# Journal file: /home/avin/Documents/embedded_lab3/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/avin/Documents/embedded_lab3/lab_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close [ open /home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/sender.vhd w ]
add_files /home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/sender.vhd
update_compile_order -fileset sources_1
close [ open /home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/design_top.vhd w ]
add_files /home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/design_top.vhd
update_compile_order -fileset sources_1
close [ open /home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/clock_div.vhd w ]
add_files /home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/clock_div.vhd
update_compile_order -fileset sources_1
close [ open /home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/debounce.vhd w ]
add_files /home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/debounce.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: design_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6606.781 ; gain = 46.988 ; free physical = 2704 ; free virtual = 9457
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_top' [/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/design_top.vhd:16]
INFO: [Synth 8-3491] module 'debounce' declared at '/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/debounce.vhd:9' bound to instance 'u1' of component 'debounce' [/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/design_top.vhd:60]
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/debounce.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/debounce.vhd:19]
INFO: [Synth 8-3491] module 'debounce' declared at '/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/debounce.vhd:9' bound to instance 'u2' of component 'debounce' [/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/design_top.vhd:67]
INFO: [Synth 8-3491] module 'clock_div' declared at '/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/clock_div.vhd:9' bound to instance 'u3' of component 'clock_div' [/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/design_top.vhd:74]
INFO: [Synth 8-638] synthesizing module 'clock_div' [/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/clock_div.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'clock_div' (2#1) [/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/clock_div.vhd:18]
INFO: [Synth 8-3491] module 'sender' declared at '/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/sender.vhd:8' bound to instance 'u4' of component 'sender' [/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/design_top.vhd:80]
INFO: [Synth 8-638] synthesizing module 'sender' [/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/sender.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sender' (3#1) [/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/sender.vhd:16]
INFO: [Synth 8-3491] module 'uart' declared at '/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/imports/Downloads/uart.vhd:10' bound to instance 'u5' of component 'uart' [/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/design_top.vhd:91]
INFO: [Synth 8-638] synthesizing module 'uart' [/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/imports/Downloads/uart.vhd:21]
INFO: [Synth 8-3491] module 'uart_rx' declared at '/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/imports/Downloads/uart_rx.vhd:12' bound to instance 'r_x' of component 'uart_rx' [/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/imports/Downloads/uart.vhd:40]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/imports/Downloads/uart_rx.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (4#1) [/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/imports/Downloads/uart_rx.vhd:20]
INFO: [Synth 8-3491] module 'uart_tx' declared at '/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/uart_tx.vhd:28' bound to instance 't_x' of component 'uart_tx' [/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/imports/Downloads/uart.vhd:48]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/uart_tx.vhd:36]
INFO: [Synth 8-226] default block is never used [/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/uart_tx.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (5#1) [/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/uart_tx.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'uart' (6#1) [/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/imports/Downloads/uart.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'design_top' (7#1) [/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/design_top.vhd:16]
WARNING: [Synth 8-3917] design design_top has port CTS driven by constant 0
WARNING: [Synth 8-3917] design design_top has port RTS driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 6649.406 ; gain = 89.613 ; free physical = 2715 ; free virtual = 9469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 6649.406 ; gain = 89.613 ; free physical = 2716 ; free virtual = 9470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 6649.406 ; gain = 89.613 ; free physical = 2716 ; free virtual = 9470
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/avin/Documents/embedded_lab3/lab_3.srcs/constrs_1/imports/Downloads/zybo_blinker.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/avin/Documents/embedded_lab3/lab_3.srcs/constrs_1/imports/Downloads/zybo_blinker.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/avin/Documents/embedded_lab3/lab_3.srcs/constrs_1/imports/Downloads/zybo_blinker.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/home/avin/Documents/embedded_lab3/lab_3.srcs/constrs_1/imports/Downloads/zybo_blinker.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/home/avin/Documents/embedded_lab3/lab_3.srcs/constrs_1/imports/Downloads/zybo_blinker.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/avin/Documents/embedded_lab3/lab_3.srcs/constrs_1/imports/Downloads/zybo_blinker.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/avin/Documents/embedded_lab3/lab_3.srcs/constrs_1/imports/Downloads/zybo_blinker.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/avin/Documents/embedded_lab3/lab_3.srcs/constrs_1/imports/Downloads/zybo_blinker.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/avin/Documents/embedded_lab3/lab_3.srcs/constrs_1/imports/Downloads/zybo_blinker.xdc:30]
Finished Parsing XDC File [/home/avin/Documents/embedded_lab3/lab_3.srcs/constrs_1/imports/Downloads/zybo_blinker.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/avin/Documents/embedded_lab3/lab_3.srcs/constrs_1/imports/Downloads/zybo_blinker.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 6991.016 ; gain = 431.223 ; free physical = 2354 ; free virtual = 9155
27 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 6991.016 ; gain = 431.223 ; free physical = 2354 ; free virtual = 9155
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov  3 22:54:06 2018...
