/******************************************************************************
 * Copyright (c) ETSI 2017.
 *
 * This file is subject to copyrights owned by ETSI. Non-exclusive permission
 * is hereby granted, free of charge, to copy, reproduce and amend this file
 * under the following conditions: It is provided "as is", without warranty of any
 * kind, expressed or implied.
 * 
 * ETSI shall never be liable for any claim, damages, or other liability arising
 * from its use or inability of use.This permission does not apply to any documentation
 * associated with this file for which ETSI keeps all rights reserved. The present
 * copyright notice shall be included in all copies of whole or part of this
 * file and shall not imply any sub-license right.
 *
 * Modified by: Adrien Kirjak
 *
 ** @version  0.0.1
 ** @purpose  1:12, Ensure definition of a list of timers is allowed as a single declaration
 ** @verdict  pass accept, noexecution
 ***************************************************/
/*
 * #reqname  /Requirements/12 Declaring timers/Timer declaration syntax
 **/


module Syn_12_toplevel_timer_003 {
    type component TComp{
        timer t_timer1, t_timer2 := 2.0, t_timer_array1[5], t_timer_array2[3] := {0.0, 1.0, 2.0}; 
    }

	testcase TC_Syn_12_toplevel_timer_003() runs on TComp 
	{ setverdict(pass);	}
	
	control
	{ execute(TC_Syn_12_toplevel_timer_003()); }
}
