
---------- Begin Simulation Statistics ----------
final_tick                                 9219040000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    337                       # Simulator instruction rate (inst/s)
host_mem_usage                                7610616                       # Number of bytes of host memory used
host_op_rate                                      346                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19949.29                       # Real time elapsed on the host
host_tick_rate                                 206969                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6722830                       # Number of instructions simulated
sim_ops                                       6897613                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004129                       # Number of seconds simulated
sim_ticks                                  4128880625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             63.766495                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   17106                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                26826                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                361                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2032                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             20613                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3350                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3853                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              503                       # Number of indirect misses.
system.cpu.branchPred.lookups                   40721                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6695                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          501                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      209940                       # Number of instructions committed
system.cpu.committedOps                        236512                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.267857                       # CPI: cycles per instruction
system.cpu.discardedOps                          6457                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             119338                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             56249                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            28145                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          590602                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.234310                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      361                       # number of quiesce instructions executed
system.cpu.numCycles                           895994                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       361                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  133333     56.37%     56.37% # Class of committed instruction
system.cpu.op_class_0::IntMult                    839      0.35%     56.73% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::MemRead                  60582     25.61%     82.34% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 41758     17.66%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   236512                       # Class of committed instruction
system.cpu.quiesceCycles                      5710215                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          305392                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          105                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           502                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              165225                       # Transaction distribution
system.membus.trans_dist::ReadResp             165522                       # Transaction distribution
system.membus.trans_dist::WriteReq              85168                       # Transaction distribution
system.membus.trans_dist::WriteResp             85168                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           47                       # Transaction distribution
system.membus.trans_dist::CleanEvict               47                       # Transaction distribution
system.membus.trans_dist::ReadExReq               105                       # Transaction distribution
system.membus.trans_dist::ReadExResp              105                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            166                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           131                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          345                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          345                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           33                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7771                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       493568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       493568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 501684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        10624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        10624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        17152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7942                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        28942                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15833742                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            250925                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000056                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007469                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  250911     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      14      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              250925                       # Request fanout histogram
system.membus.reqLayer6.occupancy           645269500                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              15.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7324750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              306812                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1383625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5316945                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1006153425                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy             832250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       332615                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       332615                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3374                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5774                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       987136                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       987136                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       992910                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5302                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7942                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15802118                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1714135500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             41.5                       # Network utilization (%)
system.acctest.local_bus.numRequests          1089946                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          696                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.18                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1387590628                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         33.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    824135000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         20.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       164864                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       164864                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        81920                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        81920                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       493568                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       493568                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       300876                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       300876    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       300876                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    698605500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         16.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    906240000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         21.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5242880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19398656                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10551296                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18415616                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       163840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3702784                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       329728                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2295808                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3428477906                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1269806632                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4698284538                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1904709948                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2555485847                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4460195795                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5333187854                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3825292479                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9158480333                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        10624                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        11584                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        10624                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        10624                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          166                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           15                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          181                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2573094                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       232509                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2805603                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2573094                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2573094                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2573094                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       232509                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2805603                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10551296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          14144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10565440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         3008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5242880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5245888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       164864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              165085                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           47                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        81920                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              81967                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2555485847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3425626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2558911473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         728527                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1269806632                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1270535159                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         728527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3825292479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3425626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3829446631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        47.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    246660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000500149750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           80                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           80                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              296093                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              87429                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      165085                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      81967                       # Number of write requests accepted
system.mem_ctrls.readBursts                    165085                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    81967                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    125                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5123                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5318102705                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  824800000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9648302705                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32238.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58488.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       124                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   153886                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   76429                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                165085                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                81967                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  145928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    248                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16618                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    950.891804                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   886.132839                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   216.999873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          331      1.99%      1.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          345      2.08%      4.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          170      1.02%      5.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          303      1.82%      6.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          309      1.86%      8.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          191      1.15%      9.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          242      1.46%     11.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          312      1.88%     13.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14415     86.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16618                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           80                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2065.025000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1876.870033                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    914.936243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           23     28.75%     28.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           40     50.00%     78.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      1.25%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8     10.00%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            8     10.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            80                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           80                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1024.712500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1024.710638                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.969346                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           16     20.00%     20.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           64     80.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            80                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10557440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5246528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10565440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5245888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2556.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1270.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2558.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1270.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4128771875                       # Total gap between requests
system.mem_ctrls.avgGap                      16712.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10543360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        14080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         4672                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5241856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2553563776.138478279114                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3410125.232186871115                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1131541.554316552822                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1269558622.804697751999                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       164864                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          221                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           47                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        81920                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9639022400                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9280305                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5389717250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  75998184500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58466.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41992.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 114674835.11                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    927712.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         8202203.775000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         5723239.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        300026456.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       113927535.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     39505013.100000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     78970070.887500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     22902518.700000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       569257037.662501                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        137.872002                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1165356875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    223230000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2740923125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 722                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9886505.193906                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2324957.603802                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          361    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5611625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11980250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5650011625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3569028375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        82786                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            82786                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        82786                       # number of overall hits
system.cpu.icache.overall_hits::total           82786                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          166                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            166                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          166                       # number of overall misses
system.cpu.icache.overall_misses::total           166                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7206875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7206875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7206875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7206875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        82952                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        82952                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        82952                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        82952                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43414.909639                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43414.909639                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43414.909639                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43414.909639                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          166                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          166                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          166                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          166                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      6943500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6943500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      6943500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6943500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41828.313253                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41828.313253                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41828.313253                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41828.313253                       # average overall mshr miss latency
system.cpu.icache.replacements                     13                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        82786                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           82786                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          166                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           166                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7206875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7206875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        82952                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        82952                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43414.909639                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43414.909639                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          166                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          166                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      6943500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6943500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41828.313253                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41828.313253                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           299.823419                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 126                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                13                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.692308                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   299.823419                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.585593                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.585593                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          305                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          302                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.595703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            166070                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           166070                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        99377                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            99377                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        99377                       # number of overall hits
system.cpu.dcache.overall_hits::total           99377                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          330                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            330                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          330                       # number of overall misses
system.cpu.dcache.overall_misses::total           330                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     24986625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     24986625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     24986625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     24986625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        99707                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        99707                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        99707                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        99707                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003310                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003310                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003310                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003310                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75717.045455                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75717.045455                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75717.045455                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75717.045455                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           47                       # number of writebacks
system.cpu.dcache.writebacks::total                47                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           94                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           94                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           94                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           94                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          236                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          236                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          236                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          236                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3609                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3609                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     17108375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17108375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     17108375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17108375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7845000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7845000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002367                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002367                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002367                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002367                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72493.114407                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72493.114407                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72493.114407                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72493.114407                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2173.732336                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2173.732336                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     81                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        61287                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           61287                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          131                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           131                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      9067500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9067500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        61418                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        61418                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002133                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002133                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69217.557252                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69217.557252                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          131                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          131                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          361                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          361                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8870625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8870625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7845000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7845000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002133                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002133                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67714.694656                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67714.694656                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21731.301939                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21731.301939                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        38090                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          38090                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          199                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          199                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     15919125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     15919125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        38289                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        38289                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005197                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005197                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79995.603015                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79995.603015                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           94                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           94                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3248                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3248                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8237750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8237750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002742                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002742                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78454.761905                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78454.761905                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           394.754349                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              132949                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                81                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1641.345679                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   394.754349                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.771005                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.771005                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          417                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            399064                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           399064                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9219040000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 9219126250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    337                       # Simulator instruction rate (inst/s)
host_mem_usage                                7610616                       # Number of bytes of host memory used
host_op_rate                                      346                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19949.48                       # Real time elapsed on the host
host_tick_rate                                 206971                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6722839                       # Number of instructions simulated
sim_ops                                       6897628                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004129                       # Number of seconds simulated
sim_ticks                                  4128966875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             63.753587                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   17107                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                26833                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                362                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2034                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             20613                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3350                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3853                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              503                       # Number of indirect misses.
system.cpu.branchPred.lookups                   40730                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6697                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          501                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      209949                       # Number of instructions committed
system.cpu.committedOps                        236527                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.268332                       # CPI: cycles per instruction
system.cpu.discardedOps                          6464                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             119359                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             56249                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            28146                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          590693                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.234284                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      361                       # number of quiesce instructions executed
system.cpu.numCycles                           896132                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       361                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  133341     56.37%     56.37% # Class of committed instruction
system.cpu.op_class_0::IntMult                    839      0.35%     56.73% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::MemRead                  60588     25.62%     82.35% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 41758     17.65%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   236527                       # Class of committed instruction
system.cpu.quiesceCycles                      5710215                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          305439                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          106                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           504                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              165225                       # Transaction distribution
system.membus.trans_dist::ReadResp             165523                       # Transaction distribution
system.membus.trans_dist::WriteReq              85168                       # Transaction distribution
system.membus.trans_dist::WriteResp             85168                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           47                       # Transaction distribution
system.membus.trans_dist::CleanEvict               48                       # Transaction distribution
system.membus.trans_dist::ReadExReq               105                       # Transaction distribution
system.membus.trans_dist::ReadExResp              105                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            166                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           132                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          345                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          345                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           33                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       493568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       493568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 501687                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        10624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        10624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        17216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7942                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        29006                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15833806                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            250926                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000056                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007469                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  250912     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      14      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              250926                       # Request fanout histogram
system.membus.reqLayer6.occupancy           645272875                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              15.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7324750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              306812                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1383625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5322695                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1006153425                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy             832250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       332615                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       332615                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3374                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5774                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       987136                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       987136                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       992910                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5302                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7942                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15802118                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1714135500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             41.5                       # Network utilization (%)
system.acctest.local_bus.numRequests          1089946                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          696                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.18                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1387590628                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         33.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    824135000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         20.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       164864                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       164864                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        81920                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        81920                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       493568                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       493568                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       300876                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       300876    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       300876                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    698605500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         16.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    906240000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         21.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5242880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19398656                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10551296                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18415616                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       163840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3702784                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       329728                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2295808                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3428406289                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1269780107                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4698186396                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1904670160                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2555432465                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4460102626                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5333076449                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3825212572                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9158289021                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        10624                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        11584                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        10624                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        10624                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          166                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           15                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          181                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2573041                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       232504                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2805544                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2573041                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2573041                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2573041                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       232504                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2805544                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10551296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          14208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10565504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         3008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5242880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5245888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       164864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              165086                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           47                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        81920                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              81967                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2555432465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3441054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2558873520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         728512                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1269780107                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1270508618                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         728512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3825212572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3441054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3829382138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        47.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    246660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       221.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000500149750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           80                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           80                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              296095                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              87429                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      165086                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      81967                       # Number of write requests accepted
system.mem_ctrls.readBursts                    165086                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    81967                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    125                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5123                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5318102705                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  824805000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9648328955                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32238.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58488.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       124                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   153887                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   76429                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                165086                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                81967                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  145928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    248                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16618                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    950.891804                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   886.132839                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   216.999873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          331      1.99%      1.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          345      2.08%      4.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          170      1.02%      5.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          303      1.82%      6.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          309      1.86%      8.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          191      1.15%      9.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          242      1.46%     11.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          312      1.88%     13.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14415     86.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16618                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           80                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2065.025000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1876.870033                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    914.936243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           23     28.75%     28.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           40     50.00%     78.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      1.25%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8     10.00%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            8     10.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            80                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           80                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1024.712500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1024.710638                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.969346                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           16     20.00%     20.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           64     80.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            80                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10557504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5246528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10565504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5245888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2556.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1270.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2558.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1270.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4128984375                       # Total gap between requests
system.mem_ctrls.avgGap                      16712.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10543360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        14144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         4672                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5241856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2553510434.737987518311                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3425554.243517635390                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1131517.917542024283                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1269532102.991259813309                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       164864                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          222                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           47                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        81920                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9639022400                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9306555                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5389717250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  75998184500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58466.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41921.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 114674835.11                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    927712.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         8202203.775000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         5723239.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           300028275                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       113927535.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     39505013.100000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     78972402.225000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     22902518.700000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       569261187.750001                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        137.870127                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1165356875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    223230000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2741009375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 722                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9886505.193906                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2324957.603802                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          361    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5611625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11980250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5650097875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3569028375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        82798                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            82798                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        82798                       # number of overall hits
system.cpu.icache.overall_hits::total           82798                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          166                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            166                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          166                       # number of overall misses
system.cpu.icache.overall_misses::total           166                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7206875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7206875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7206875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7206875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        82964                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        82964                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        82964                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        82964                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43414.909639                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43414.909639                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43414.909639                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43414.909639                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          166                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          166                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          166                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          166                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      6943500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6943500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      6943500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6943500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41828.313253                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41828.313253                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41828.313253                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41828.313253                       # average overall mshr miss latency
system.cpu.icache.replacements                     13                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        82798                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           82798                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          166                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           166                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7206875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7206875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        82964                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        82964                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43414.909639                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43414.909639                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          166                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          166                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      6943500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6943500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41828.313253                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41828.313253                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           299.823527                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1960612                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               318                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6165.446541                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   299.823527                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.585593                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.585593                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          305                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          302                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.595703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            166094                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           166094                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        99381                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            99381                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        99381                       # number of overall hits
system.cpu.dcache.overall_hits::total           99381                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          331                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            331                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          331                       # number of overall misses
system.cpu.dcache.overall_misses::total           331                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     25047250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     25047250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     25047250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     25047250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        99712                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        99712                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        99712                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        99712                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003320                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003320                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003320                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003320                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75671.450151                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75671.450151                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75671.450151                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75671.450151                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           47                       # number of writebacks
system.cpu.dcache.writebacks::total                47                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           94                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           94                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           94                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           94                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          237                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          237                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          237                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          237                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3609                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3609                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     17167500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17167500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     17167500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17167500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7845000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7845000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002377                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002377                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002377                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002377                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72436.708861                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72436.708861                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72436.708861                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72436.708861                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2173.732336                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2173.732336                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     82                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        61291                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           61291                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          132                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           132                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      9128125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9128125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        61423                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        61423                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002149                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002149                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69152.462121                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69152.462121                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          132                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          132                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          361                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          361                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8929750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8929750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7845000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7845000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002149                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002149                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67649.621212                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67649.621212                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21731.301939                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21731.301939                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        38090                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          38090                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          199                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          199                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     15919125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     15919125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        38289                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        38289                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005197                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005197                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79995.603015                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79995.603015                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           94                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           94                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3248                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3248                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8237750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8237750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002742                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002742                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78454.761905                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78454.761905                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           394.755628                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              232625                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               538                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            432.388476                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   394.755628                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.771007                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.771007                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          416                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            399085                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           399085                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9219126250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
