0.6
2019.2
Nov  6 2019
21:57:16
D:/data/logic_design_lab/labs/lab2/lab2_3/lab2_3.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/data/logic_design_lab/labs/lab2/lab2_3/lab2_3.srcs/sim_1/new/extract_test.v,1646827741,verilog,,,,extract_test,,,,,,,,
D:/data/logic_design_lab/labs/lab2/lab2_3/lab2_3.srcs/sim_1/new/lab1_3.v,1646830565,verilog,,D:/data/logic_design_lab/labs/lab2/lab2_3/lab2_3.srcs/sim_1/new/lab1_3_test.v,,lab1_3,,,,,,,,
D:/data/logic_design_lab/labs/lab2/lab2_3/lab2_3.srcs/sim_1/new/lab1_3_test.v,1646830188,verilog,,,,lab1_3_test,,,,,,,,
D:/data/logic_design_lab/labs/lab2/lab2_3/lab2_3.srcs/sources_1/new/extract.v,1646827366,verilog,,D:/data/logic_design_lab/labs/lab2/lab2_3/lab2_3.srcs/sim_1/new/lab1_3.v,,extract,,,,,,,,
