// Seed: 3580930894
module module_0 (
    input logic id_0,
    input logic id_1
);
  assign id_2 = id_0;
  always @(posedge 1) begin
    id_3 <= 1;
  end
endmodule
