

================================================================
== Vivado HLS Report for 'exp_generic_double_s'
================================================================
* Date:           Fri Mar 28 13:00:11 2025

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lstm_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.514|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   19|   19|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|   2360|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     28|    1130|    577|
|Memory           |        5|      -|       0|      0|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        6|      -|    1907|    323|
+-----------------+---------+-------+--------+-------+
|Total            |       11|     29|    3037|   3260|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|     13|       2|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |LSTM_Top_mul_36nsibs_U66  |LSTM_Top_mul_36nsibs  |        0|      6|  219|  149|
    |LSTM_Top_mul_44nsjbC_U67  |LSTM_Top_mul_44nsjbC  |        0|      9|  233|   85|
    |LSTM_Top_mul_50nskbM_U68  |LSTM_Top_mul_50nskbM  |        0|      9|  237|   87|
    |LSTM_Top_mul_72nshbi_U65  |LSTM_Top_mul_72nshbi  |        0|      4|  441|  256|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     28| 1130|  577|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |LSTM_Top_mac_mulalbW_U69  |LSTM_Top_mac_mulalbW  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |table_exp_Z1_array_s_U  |exp_generic_doubleOg  |        2|  0|   0|   256|   58|     1|        14848|
    |table_f_Z3_array_V_U    |exp_generic_doublfYi  |        1|  0|   0|   256|   26|     1|         6656|
    |table_f_Z2_array_V_U    |exp_generic_doublg8j  |        2|  0|   0|   256|   42|     1|        10752|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                   |                      |        5|  0|   0|   768|  126|     3|        32256|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |exp_Z1P_m_1_l_V_fu_798_p2      |     +    |      0|  0|   59|          52|          52|
    |exp_Z2P_m_1_V_fu_721_p2        |     +    |      0|  0|   51|          44|          44|
    |m_exp_fu_349_p2                |     +    |      0|  0|   12|          11|          12|
    |out_exp_V_fu_965_p2            |     +    |      0|  0|   13|          10|          11|
    |r_exp_V_fu_894_p2              |     +    |      0|  0|   17|           2|          13|
    |ret_V_10_cast_fu_880_p2        |     +    |      0|  0|  114|         107|         107|
    |ret_V_3_fu_513_p2              |     +    |      0|  0|   17|           1|          13|
    |ret_V_6_fu_665_p2              |     +    |      0|  0|   43|          36|          36|
    |ret_V_8_fu_839_p2              |     +    |      0|  0|   66|           5|          59|
    |ret_V_9_fu_874_p2              |     +    |      0|  0|  115|         108|         108|
    |tmp51_fu_789_p2                |     +    |      0|  0|   51|          44|          44|
    |tmp_fu_712_p2                  |     +    |      0|  0|   43|          36|          36|
    |e_frac_V_fu_309_p2             |     -    |      0|  0|   61|           1|          54|
    |ret_V_5_fu_588_p2              |     -    |      0|  0|   80|          73|          73|
    |tmp_s_fu_374_p2                |     -    |      0|  0|   13|          10|          11|
    |ap_block_pp0_stage0_11001      |    and   |      0|  0|    2|           1|           1|
    |not_demorgan_fu_336_p2         |    and   |      0|  0|    2|           1|           1|
    |sel_tmp10_fu_1124_p2           |    and   |      0|  0|    2|           1|           1|
    |sel_tmp12_fu_1025_p2           |    and   |      0|  0|    2|           1|           1|
    |sel_tmp2_fu_992_p2             |    and   |      0|  0|    2|           1|           1|
    |sel_tmp4_fu_1113_p2            |    and   |      0|  0|    2|           1|           1|
    |sel_tmp5_fu_997_p2             |    and   |      0|  0|    2|           1|           1|
    |sel_tmp7_fu_1087_p2            |    and   |      0|  0|    2|           1|           1|
    |sel_tmp8_fu_1007_p2            |    and   |      0|  0|    2|           1|           1|
    |tmp52_fu_986_p2                |    and   |      0|  0|    2|           1|           1|
    |tmp53_fu_1108_p2               |    and   |      0|  0|    2|           1|           1|
    |tmp54_fu_1119_p2               |    and   |      0|  0|    2|           1|           1|
    |tmp55_fu_1130_p2               |    and   |      0|  0|    2|           1|           1|
    |tmp56_fu_1047_p2               |    and   |      0|  0|    2|           1|           1|
    |tmp_13_i_fu_341_p2             |    and   |      0|  0|    2|           1|           1|
    |tmp_37_fu_1160_p2              |    and   |      0|  0|    2|           1|           1|
    |x_is_ninf_fu_1078_p2           |    and   |      0|  0|    2|           1|           1|
    |r_V_4_fu_469_p2                |   ashr   |      0|  0|  182|          64|          64|
    |r_V_fu_403_p2                  |   ashr   |      0|  0|  176|          61|          61|
    |icmp_fu_916_p2                 |   icmp   |      0|  0|    9|           3|           1|
    |tmp_16_fu_507_p2               |   icmp   |      0|  0|   18|          18|           1|
    |tmp_22_fu_455_p2               |   icmp   |      0|  0|   13|          12|           1|
    |tmp_24_fu_550_p2               |   icmp   |      0|  0|   50|          71|          71|
    |tmp_26_fu_927_p2               |   icmp   |      0|  0|   13|          13|          11|
    |tmp_i1_fu_295_p2               |   icmp   |      0|  0|   29|          52|           1|
    |tmp_i_86_fu_289_p2             |   icmp   |      0|  0|   29|          52|           1|
    |tmp_i_fu_331_p2                |   icmp   |      0|  0|   13|          11|           2|
    |ap_block_pp0_stage0_subdone    |    or    |      0|  0|    2|           1|           1|
    |or_cond_fu_922_p2              |    or    |      0|  0|    2|           1|           1|
    |sel_tmp14_fu_1041_p2           |    or    |      0|  0|    2|           1|           1|
    |sel_tmp15_fu_1155_p2           |    or    |      0|  0|    2|           1|           1|
    |sel_tmp44_demorgan_fu_1030_p2  |    or    |      0|  0|    2|           1|           1|
    |sel_tmp9_fu_1013_p2            |    or    |      0|  0|    2|           1|           1|
    |sel_tmp_fu_1097_p2             |    or    |      0|  0|    2|           1|           1|
    |tmp_32_fu_1065_p2              |    or    |      0|  0|    2|           1|           1|
    |tmp_35_fu_1142_p2              |    or    |      0|  0|    2|           1|           1|
    |ap_return                      |  select  |      0|  0|   64|           1|           1|
    |m_exp_2_fu_383_p3              |  select  |      0|  0|   12|           1|          12|
    |p_s_fu_519_p3                  |  select  |      0|  0|   13|           1|          13|
    |r_V_13_fu_419_p3               |  select  |      0|  0|   71|           1|          71|
    |r_exp_V_2_fu_899_p3            |  select  |      0|  0|   13|           1|          13|
    |r_exp_V_3_fu_527_p3            |  select  |      0|  0|   13|           1|          13|
    |tmp_21_fu_315_p3               |  select  |      0|  0|   54|           1|          54|
    |tmp_31_fu_1057_p3              |  select  |      0|  0|   63|           1|          63|
    |tmp_33_fu_1070_p3              |  select  |      0|  0|   64|           1|          64|
    |tmp_34_fu_1134_p3              |  select  |      0|  0|   63|           1|          63|
    |tmp_36_fu_1148_p3              |  select  |      0|  0|   64|           1|          64|
    |tmp_40_fu_535_p3               |  select  |      0|  0|   64|           1|          64|
    |tmp_V_4_fu_953_p3              |  select  |      0|  0|   52|           1|          52|
    |r_V_1_fu_413_p2                |    shl   |      0|  0|  211|          71|          71|
    |r_V_3_fu_464_p2                |    shl   |      0|  0|  182|          64|          64|
    |ap_enable_pp0                  |    xor   |      0|  0|    2|           1|           2|
    |not_Val2_i_fu_849_p2           |    xor   |      0|  0|    2|           1|           2|
    |rev_fu_1082_p2                 |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp11_fu_1019_p2           |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp13_fu_1035_p2           |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp1_fu_981_p2             |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp3_fu_1102_p2            |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp6_fu_1002_p2            |    xor   |      0|  0|    2|           1|           2|
    |tmp_13_i_not_fu_1092_p2        |    xor   |      0|  0|    2|           1|           2|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |Total                          |          |      0|  0| 2360|        1080|        1613|
    +-------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |Z2_V_reg_1304                     |    8|   0|    8|          0|
    |Z3_V_reg_1311                     |    8|   0|    8|          0|
    |Z3_V_reg_1311_pp0_iter9_reg       |    8|   0|    8|          0|
    |Z4_V_reg_1316                     |   35|   0|   35|          0|
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |    1|   0|    1|          0|
    |exp_Z1P_m_1_V_reg_1404            |   50|   0|   50|          0|
    |exp_Z1_V_reg_1399                 |   58|   0|   58|          0|
    |exp_Z1_V_reg_1399_pp0_iter16_reg  |   58|   0|   58|          0|
    |exp_Z1_hi_V_reg_1409              |   50|   0|   50|          0|
    |exp_Z2P_m_1_V_reg_1367            |   44|   0|   44|          0|
    |isNeg_reg_1238                    |    1|   0|    1|          0|
    |m_diff_hi_V_reg_1299              |    8|   0|    8|          0|
    |m_exp_1_cast_reg_1243             |   32|   0|   32|          0|
    |m_fix_hi_V_reg_1259               |   16|   0|   16|          0|
    |m_fix_l_V_reg_1253                |   64|   0|   64|          0|
    |m_frac_l_V_2_cast_reg_1233        |   64|   0|   71|          7|
    |not_demorgan_reg_1220             |    1|   0|    1|          0|
    |p_Result_23_reg_1185              |    1|   0|    1|          0|
    |p_Result_24_reg_1264              |    1|   0|    1|          0|
    |p_Val2_19_reg_1337                |   26|   0|   26|          0|
    |r_V_13_reg_1248                   |   71|   0|   71|          0|
    |r_V_18_reg_1429                   |  100|   0|  100|          0|
    |r_exp_V_3_reg_1277                |   13|   0|   13|          0|
    |ret_V_6_reg_1331                  |   36|   0|   36|          0|
    |ret_V_8_reg_1424                  |   59|   0|   59|          0|
    |sel_tmp1_reg_1440                 |    1|   0|    1|          0|
    |sel_tmp9_reg_1446                 |    1|   0|    1|          0|
    |tmp56_reg_1452                    |    1|   0|    1|          0|
    |tmp_13_i_reg_1226                 |    1|   0|    1|          0|
    |tmp_21_reg_1209                   |   54|   0|   54|          0|
    |tmp_22_reg_1269                   |    1|   0|    1|          0|
    |tmp_24_reg_1284                   |    1|   0|    1|          0|
    |tmp_25_reg_1294                   |   71|   0|   71|          0|
    |tmp_29_reg_1357                   |   20|   0|   20|          0|
    |tmp_33_reg_1457                   |   63|   0|   64|          1|
    |tmp_38_reg_1373                   |   40|   0|   40|          0|
    |tmp_39_reg_1394                   |   36|   0|   36|          0|
    |tmp_46_i_reg_1342                 |   34|   0|   43|          9|
    |tmp_46_i_reg_1342_pp0_iter11_reg  |   34|   0|   43|          9|
    |tmp_79_reg_1435                   |   58|   0|   58|          0|
    |tmp_82_reg_1214                   |    1|   0|    1|          0|
    |tmp_V_reg_1192                    |   11|   0|   11|          0|
    |tmp_i1_reg_1204                   |    1|   0|    1|          0|
    |tmp_i_86_reg_1199                 |    1|   0|    1|          0|
    |Z2_V_reg_1304                     |   64|  32|    8|          0|
    |exp_Z2P_m_1_V_reg_1367            |    1|   1|   44|          0|
    |m_diff_hi_V_reg_1299              |   64|  32|    8|          0|
    |not_demorgan_reg_1220             |   64|  32|    1|          0|
    |p_Result_23_reg_1185              |   64|  32|    1|          0|
    |r_V_13_reg_1248                   |    3|   1|   71|          0|
    |r_exp_V_3_reg_1277                |   64|  32|   13|          0|
    |ret_V_6_reg_1331                  |   64|  32|   36|          0|
    |tmp_13_i_reg_1226                 |   64|  32|    1|          0|
    |tmp_22_reg_1269                   |   64|  32|    1|          0|
    |tmp_24_reg_1284                   |   64|  32|    1|          0|
    |tmp_38_reg_1373                   |    1|   1|   40|          0|
    |tmp_82_reg_1214                   |   64|  32|    1|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1907| 323| 1514|         26|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_done    | out |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_return  | out |   64| ap_ctrl_hs | exp_generic<double> | return value |
|x          |  in |   64|   ap_none  |          x          |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

