-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "09/18/2019 21:49:10"

-- 
-- Device: Altera 5CEBA4F23C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	processador IS
    PORT (
	InstructionOut : OUT STD.STANDARD.bit_vector(10 DOWNTO 0)
	);
END processador;

-- Design Ports Information
-- InstructionOut[0]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionOut[1]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionOut[2]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionOut[3]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionOut[4]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionOut[5]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionOut[6]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionOut[7]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionOut[8]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionOut[9]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InstructionOut[10]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF processador IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_InstructionOut : std_logic_vector(10 DOWNTO 0);
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \control_component|clock_generator|clk~0_combout\ : std_logic;
SIGNAL \dp_component|add_component|Add0~5_sumout\ : std_logic;
SIGNAL \dp_component|pc_component|internal[2]~feeder_combout\ : std_logic;
SIGNAL \dp_component|IFID_component|internal[34]~feeder_combout\ : std_logic;
SIGNAL \dp_component|add_component|Add0~14\ : std_logic;
SIGNAL \dp_component|add_component|Add0~9_sumout\ : std_logic;
SIGNAL \dp_component|pc_component|internal[4]~feeder_combout\ : std_logic;
SIGNAL \dp_component|add_component|Add0~10\ : std_logic;
SIGNAL \dp_component|add_component|Add0~17_sumout\ : std_logic;
SIGNAL \dp_component|pc_component|internal[5]~feeder_combout\ : std_logic;
SIGNAL \dp_component|IFID_component|internal[37]~feeder_combout\ : std_logic;
SIGNAL \dp_component|IDEX_component|internal[213]~feeder_combout\ : std_logic;
SIGNAL \dp_component|add_component|Add0~18\ : std_logic;
SIGNAL \dp_component|add_component|Add0~1_sumout\ : std_logic;
SIGNAL \dp_component|pc_component|internal[6]~feeder_combout\ : std_logic;
SIGNAL \dp_component|instruction_memory_component|Mux10~0_combout\ : std_logic;
SIGNAL \dp_component|sign_extend_component|Mux62~0_combout\ : std_logic;
SIGNAL \dp_component|IDEX_component|internal[211]~feeder_combout\ : std_logic;
SIGNAL \dp_component|add_component_2|Add0~6\ : std_logic;
SIGNAL \dp_component|add_component_2|Add0~14\ : std_logic;
SIGNAL \dp_component|add_component_2|Add0~10\ : std_logic;
SIGNAL \dp_component|add_component_2|Add0~18\ : std_logic;
SIGNAL \dp_component|add_component_2|Add0~1_sumout\ : std_logic;
SIGNAL \dp_component|instruction_memory_component|Mux7~0_combout\ : std_logic;
SIGNAL \dp_component|instruction_memory_component|Mux0~0_combout\ : std_logic;
SIGNAL \dp_component|instruction_memory_component|Mux1~0_combout\ : std_logic;
SIGNAL \dp_component|instruction_memory_component|Mux3~0_combout\ : std_logic;
SIGNAL \control_component|Mux1~0_combout\ : std_logic;
SIGNAL \control_component|Mux1~1_combout\ : std_logic;
SIGNAL \control_component|Mux2~0_combout\ : std_logic;
SIGNAL \control_component|Mux5~0_combout\ : std_logic;
SIGNAL \dp_component|IDEX_component|internal[10]~DUPLICATE_q\ : std_logic;
SIGNAL \dp_component|alu_component|Mux55~0_combout\ : std_logic;
SIGNAL \dp_component|instruction_memory_component|Mux6~0_combout\ : std_logic;
SIGNAL \dp_component|IFID_component|internal[25]~DUPLICATE_q\ : std_logic;
SIGNAL \dp_component|sign_extend_component|Mux61~0_combout\ : std_logic;
SIGNAL \dp_component|sign_extend_component|Mux37~0_combout\ : std_logic;
SIGNAL \control_component|Mux8~0_combout\ : std_logic;
SIGNAL \control_component|Mux8~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux55~1_combout\ : std_logic;
SIGNAL \control_component|Mux9~0_combout\ : std_logic;
SIGNAL \control_component|Mux9~1_combout\ : std_logic;
SIGNAL \control_component|Mux4~0_combout\ : std_logic;
SIGNAL \dp_component|MEMWB_component|internal[134]~feeder_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux61~0_combout\ : std_logic;
SIGNAL \control_component|Mux6~0_combout\ : std_logic;
SIGNAL \dp_component|alu_control_component|Mux1~0_combout\ : std_logic;
SIGNAL \dp_component|sign_extend_component|Mux38~0_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \dp_component|instruction_memory_component|Mux11~0_combout\ : std_logic;
SIGNAL \dp_component|sign_extend_component|Mux53~0_combout\ : std_logic;
SIGNAL \control_component|Mux0~0_combout\ : std_logic;
SIGNAL \dp_component|sign_extend_component|Mux33~0_combout\ : std_logic;
SIGNAL \dp_component|IDEX_component|internal[55]~feeder_combout\ : std_logic;
SIGNAL \dp_component|IDEX_component|internal[54]~0_combout\ : std_logic;
SIGNAL \dp_component|IDEX_component|internal[59]~feeder_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a63\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~258_cout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~194\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~197_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux62~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux62~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux62~2_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \dp_component|alu_component|Mux61~1_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~198\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~249_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux61~3_combout\ : std_logic;
SIGNAL \dp_component|EXMEM_component|internal[71]~feeder_combout\ : std_logic;
SIGNAL \dp_component|sign_extend_component|Mux46~0_combout\ : std_logic;
SIGNAL \dp_component|EXMEM_component|internal[30]~feeder_combout\ : std_logic;
SIGNAL \dp_component|sign_extend_component|Mux37~1_combout\ : std_logic;
SIGNAL \dp_component|IDEX_component|internal[72]~feeder_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a61\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \dp_component|alu_component|Mux56~0_combout\ : std_logic;
SIGNAL \dp_component|sign_extend_component|Mux56~0_combout\ : std_logic;
SIGNAL \dp_component|sign_extend_component|Mux57~0_combout\ : std_logic;
SIGNAL \dp_component|sign_extend_component|Mux58~0_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~250\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~254\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~46\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~50\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~86\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~89_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux56~2_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux56~3_combout\ : std_logic;
SIGNAL \dp_component|sign_extend_component|Mux55~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux55~2_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~90\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~137_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux55~4_combout\ : std_logic;
SIGNAL \dp_component|EXMEM_component|internal[77]~feeder_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~138\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~141_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux54~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux54~2_combout\ : std_logic;
SIGNAL \dp_component|EXMEM_component|internal[78]~feeder_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \dp_component|sign_extend_component|Mux52~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux52~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux52~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~142\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~186\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~189_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux52~2_combout\ : std_logic;
SIGNAL \dp_component|EXMEM_component|internal[23]~feeder_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a61\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~116_combout\ : std_logic;
SIGNAL \dp_component|sign_extend_component|Mux34~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux2~0_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a61\ : std_logic;
SIGNAL \dp_component|alu_component|Mux2~1_combout\ : std_logic;
SIGNAL \dp_component|sign_extend_component|Mux35~0_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a60\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a59\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a58\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a57\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a56\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a55\ : std_logic;
SIGNAL \dp_component|IDEX_component|internal[70]~feeder_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a54\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a53\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a51\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a50\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a49\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a48\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a47\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a46\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a45\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a44\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a43\ : std_logic;
SIGNAL \dp_component|IDEX_component|internal[58]~feeder_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a42\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a41\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a40\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a39\ : std_logic;
SIGNAL \dp_component|IDEX_component|internal[54]~feeder_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a38\ : std_logic;
SIGNAL \dp_component|IDEX_component|internal[53]~feeder_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a37\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a36\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a35\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a34\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a33\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a32\ : std_logic;
SIGNAL \dp_component|sign_extend_component|Mux32~0_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \dp_component|sign_extend_component|Mux39~0_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \dp_component|sign_extend_component|o~0_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~190\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~242\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~246\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~38\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~42\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~94\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~78\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~130\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~134\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~178\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~182\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~234\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~238\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~30\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~34\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~82\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~70\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~122\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~126\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~170\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~174\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~226\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~230\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~22\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~26\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~74\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~62\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~114\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~118\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~162\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~166\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~218\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~222\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~14\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~18\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~66\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~54\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~106\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~110\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~154\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~158\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~210\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~214\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~6\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~10\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~58\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~2\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~98\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~102\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~146\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~149_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux2~2_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[61]~37_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a60\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a60\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~115_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux3~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux3~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~145_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux3~2_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[60]~36_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a59\ : std_logic;
SIGNAL \dp_component|EXMEM_component|internal[64]~feeder_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a59\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~104_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux4~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux4~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~101_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux4~2_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[59]~25_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a58\ : std_logic;
SIGNAL \dp_component|alu_component|Mux5~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux5~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~97_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux5~2_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a58\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~103_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[58]~24_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a57\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a57\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~79_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux6~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~1_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux6~1_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[57]~0_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a56\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~57_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux7~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux7~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux7~2_combout\ : std_logic;
SIGNAL \dp_component|EXMEM_component|internal[61]~feeder_combout\ : std_logic;
SIGNAL \dp_component|EXMEM_component|internal[22]~feeder_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a56\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~93_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[56]~14_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a55\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a55\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~81_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux8~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~9_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux8~1_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[55]~2_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a54\ : std_logic;
SIGNAL \dp_component|EXMEM_component|internal[59]~feeder_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a54\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~80_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux9~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux9~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~5_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux9~2_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[54]~1_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a51\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a51\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~118_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux12~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~157_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux12~1_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[51]~39_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a50\ : std_logic;
SIGNAL \dp_component|EXMEM_component|internal[55]~feeder_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a50\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~117_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~153_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux13~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux13~1_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[50]~38_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a49\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a49\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~106_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~109_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux14~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux14~1_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[49]~27_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a48\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a48\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~105_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~105_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux15~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux15~1_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[48]~26_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a47\ : std_logic;
SIGNAL \dp_component|alu_component|Mux16~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~53_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux16~1_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a47\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~92_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[47]~13_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a46\ : std_logic;
SIGNAL \dp_component|alu_component|Mux17~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~65_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux17~1_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a46\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~95_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[46]~16_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a45\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a45\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~83_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux18~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~17_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux18~1_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[45]~4_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a44\ : std_logic;
SIGNAL \dp_component|EXMEM_component|internal[49]~feeder_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a44\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~82_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~13_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux19~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux19~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux19~2_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[44]~3_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a39\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a39\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~108_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~117_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux24~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux24~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux24~2_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[39]~29_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a38\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a38\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~107_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~113_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux25~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux25~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux25~2_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[38]~28_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a37\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a37\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~94_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux26~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux26~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~61_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux26~2_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[37]~15_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a36\ : std_logic;
SIGNAL \dp_component|EXMEM_component|internal[41]~feeder_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a36\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~97_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~73_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux27~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux27~1_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[36]~18_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a35\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a35\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~85_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux28~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~25_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux28~1_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[35]~6_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a34\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a34\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~84_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~21_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux29~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux29~1_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[34]~5_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~110_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~125_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux34~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux34~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux34~2_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[29]~31_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \dp_component|EXMEM_component|internal[33]~feeder_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~109_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~121_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux35~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux35~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux35~2_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[28]~30_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~69_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux36~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux36~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux36~2_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~96_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[27]~17_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \dp_component|EXMEM_component|internal[31]~feeder_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~99_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux37~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux37~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~81_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux37~2_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[26]~20_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \dp_component|alu_component|Mux57~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~85_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux57~1_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~87_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[25]~8_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \dp_component|EXMEM_component|internal[29]~feeder_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~86_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~29_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux39~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux39~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux39~2_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[24]~7_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~133_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux50~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux44~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux44~1_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~112_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[19]~33_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~129_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux45~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux45~1_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~111_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[18]~32_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~77_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux46~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux46~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux46~2_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~98_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[17]~19_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \dp_component|EXMEM_component|internal[21]~feeder_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~102_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux47~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~93_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux47~1_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[16]~23_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~41_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux48~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux48~1_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~89_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[15]~10_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \dp_component|EXMEM_component|internal[19]~feeder_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~88_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux49~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~37_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux49~1_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[14]~9_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~114_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[9]~35_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~113_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[8]~34_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~101_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[7]~22_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \dp_component|EXMEM_component|internal[11]~feeder_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~100_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[6]~21_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~45_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux59~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux59~2_combout\ : std_logic;
SIGNAL \dp_component|EXMEM_component|internal[58]~feeder_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a63\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~130_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a63\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a62\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~150\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~202\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~205_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux0~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux0~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux0~2_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[63]~51_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a62\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a62\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~129_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~201_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux1~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux1~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux1~2_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[62]~50_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a53\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~213_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux10~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux10~1_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a53\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~132_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[53]~53_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a52\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~209_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux11~1_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a52\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~131_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[52]~52_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a43\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~221_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux20~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux20~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux20~2_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a43\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~134_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[43]~55_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a42\ : std_logic;
SIGNAL \dp_component|alu_component|Mux21~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux21~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~217_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux21~2_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a42\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~133_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[42]~54_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a41\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~165_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux22~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux22~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux22~2_combout\ : std_logic;
SIGNAL \dp_component|EXMEM_component|internal[5]~feeder_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a41\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~120_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[41]~41_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a40\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a40\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~119_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux23~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux23~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~161_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux23~2_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[40]~40_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a33\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a33\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~136_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux30~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~229_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux30~1_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[33]~57_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a32\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a32\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~135_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux31~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux31~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~225_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux31~2_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[32]~56_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \dp_component|alu_component|Mux32~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux32~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~173_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux32~2_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~122_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[31]~43_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~169_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux33~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux33~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux33~2_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~121_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[30]~42_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \dp_component|EXMEM_component|internal[28]~feeder_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~138_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux40~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~237_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux40~1_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[23]~59_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~137_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~233_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux41~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux41~0_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[22]~58_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \dp_component|EXMEM_component|internal[26]~feeder_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~124_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~181_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux42~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux42~1_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[21]~45_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~123_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~177_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux43~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux43~1_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[20]~44_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \dp_component|EXMEM_component|internal[7]~feeder_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~140_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~245_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux50~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux50~2_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[13]~61_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~139_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux51~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~241_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux51~0_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[12]~60_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \dp_component|EXMEM_component|internal[16]~feeder_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~126_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[11]~47_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \dp_component|EXMEM_component|internal[15]~feeder_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~125_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[10]~46_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~142_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[3]~63_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~185_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux53~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux53~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux53~2_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~75_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~141_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[2]~62_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \dp_component|alu_component|Mux60~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~253_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux60~2_combout\ : std_logic;
SIGNAL \dp_component|EXMEM_component|internal[72]~feeder_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0_bypass[8]~feeder_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~78_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~128_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[1]~49_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~193_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux63~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux63~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux63~2_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~77_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~91_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[5]~12_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \dp_component|alu_component|Mux58~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux58~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~49_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux58~2_combout\ : std_logic;
SIGNAL \dp_component|EXMEM_component|internal[74]~feeder_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0_bypass[11]~feeder_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0_bypass[16]~feeder_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~76_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~90_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[4]~11_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \dp_component|alu_component|Add0~33_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux38~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux38~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux38~2_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|LessThan0~10_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|LessThan0~12_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|LessThan0~11_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|LessThan0~13_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|LessThan0~4_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|LessThan0~8_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|LessThan0~7_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|LessThan0~6_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|LessThan0~9_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|LessThan0~3_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|LessThan0~1_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|LessThan0~0_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|LessThan0~2_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|LessThan0~5_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|LessThan0~14_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem~127_combout\ : std_logic;
SIGNAL \dp_component|mux_memory_reg|o[0]~48_combout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a52\ : std_logic;
SIGNAL \dp_component|alu_component|Mux11~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux60~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux61~2_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Equal0~24_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Equal0~25_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Equal0~26_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Equal0~27_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Equal0~28_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Equal0~29_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Equal0~30_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Equal0~17_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Equal0~18_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Equal0~19_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Equal0~20_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Equal0~21_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Equal0~22_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Equal0~23_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux56~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Equal0~6_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Equal0~7_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Equal0~8_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Equal0~9_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Equal0~10_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux59~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Equal0~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Equal0~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Equal0~2_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Equal0~3_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Equal0~4_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Equal0~5_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux55~3_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Mux54~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Equal0~11_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Equal0~12_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Equal0~13_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Equal0~14_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Equal0~15_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Equal0~16_combout\ : std_logic;
SIGNAL \dp_component|alu_component|Equal0~31_combout\ : std_logic;
SIGNAL \dp_component|CB_component|o[0]~0_combout\ : std_logic;
SIGNAL \dp_component|instruction_memory_component|Mux2~0_combout\ : std_logic;
SIGNAL \dp_component|sign_extend_component|Mux60~0_combout\ : std_logic;
SIGNAL \dp_component|add_component_2|Add0~17_sumout\ : std_logic;
SIGNAL \dp_component|instruction_memory_component|Mux4~0_combout\ : std_logic;
SIGNAL \dp_component|sign_extend_component|Mux61~2_combout\ : std_logic;
SIGNAL \dp_component|add_component_2|Add0~9_sumout\ : std_logic;
SIGNAL \dp_component|instruction_memory_component|Mux5~0_combout\ : std_logic;
SIGNAL \dp_component|sign_extend_component|Mux61~1_combout\ : std_logic;
SIGNAL \dp_component|add_component_2|Add0~5_sumout\ : std_logic;
SIGNAL \dp_component|add_component|Add0~6\ : std_logic;
SIGNAL \dp_component|add_component|Add0~13_sumout\ : std_logic;
SIGNAL \dp_component|pc_component|internal[3]~feeder_combout\ : std_logic;
SIGNAL \dp_component|add_component_2|Add0~13_sumout\ : std_logic;
SIGNAL \dp_component|instruction_memory_component|Mux17~0_combout\ : std_logic;
SIGNAL \dp_component|pc_component|internal\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \dp_component|MEMWB_component|internal\ : std_logic_vector(139 DOWNTO 0);
SIGNAL \dp_component|IDEX_component|internal\ : std_logic_vector(286 DOWNTO 0);
SIGNAL \dp_component|data_memory_component|data_o\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \dp_component|data_memory_component|mem_rtl_0_bypass\ : std_logic_vector(0 TO 84);
SIGNAL \dp_component|IFID_component|internal\ : std_logic_vector(95 DOWNTO 0);
SIGNAL \dp_component|EXMEM_component|internal\ : std_logic_vector(209 DOWNTO 0);
SIGNAL \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\ : std_logic;
SIGNAL \dp_component|IFID_component|ALT_INV_internal[25]~DUPLICATE_q\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_data_o\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \control_component|clock_generator|ALT_INV_clk~0_combout\ : std_logic;
SIGNAL \control_component|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux60~2_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~142_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\ : std_logic_vector(84 DOWNTO 0);
SIGNAL \dp_component|alu_component|ALT_INV_Mux61~3_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~141_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~140_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~139_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~138_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~137_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~136_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~135_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~134_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~133_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~132_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~131_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~130_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~129_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~128_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~127_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~126_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~125_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~124_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~123_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~122_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~121_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~120_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~119_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~118_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~117_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~116_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~115_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux54~2_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~114_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux55~4_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~113_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~112_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~111_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~110_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~109_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~108_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~107_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~106_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~105_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~104_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~103_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~102_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux56~2_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~101_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~100_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~99_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~98_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~97_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~96_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~95_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~94_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~93_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~92_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux58~2_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~91_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~90_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~89_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~88_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~87_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~86_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~85_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~84_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~83_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~82_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~81_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~80_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_LessThan0~13_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_LessThan0~12_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_LessThan0~11_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_LessThan0~10_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_LessThan0~9_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_LessThan0~8_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_LessThan0~7_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~79_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~78_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~77_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~76_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|ALT_INV_mem~75_combout\ : std_logic;
SIGNAL \dp_component|IFID_component|ALT_INV_internal\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \dp_component|EXMEM_component|ALT_INV_internal\ : std_logic_vector(204 DOWNTO 71);
SIGNAL \dp_component|IDEX_component|ALT_INV_internal\ : std_logic_vector(275 DOWNTO 10);
SIGNAL \dp_component|MEMWB_component|ALT_INV_internal\ : std_logic_vector(134 DOWNTO 5);
SIGNAL \dp_component|sign_extend_component|ALT_INV_Mux61~0_combout\ : std_logic;
SIGNAL \control_component|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \control_component|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Equal0~30_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Equal0~29_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Equal0~28_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Equal0~27_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Equal0~26_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Equal0~25_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Equal0~24_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux60~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux60~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux61~2_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux61~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux50~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux40~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Equal0~23_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Equal0~22_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Equal0~21_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Equal0~20_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Equal0~19_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Equal0~18_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Equal0~17_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux62~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux62~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux63~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux63~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux52~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux52~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux53~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux53~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux42~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux43~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux32~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux33~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux33~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux23~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Equal0~16_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Equal0~15_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Equal0~14_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Equal0~13_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Equal0~12_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Equal0~11_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux54~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux54~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux55~3_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux55~2_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux44~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux45~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux34~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux34~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux35~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux35~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux24~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Equal0~10_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Equal0~9_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Equal0~8_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Equal0~7_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux47~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux56~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux56~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux57~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux57~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux37~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux37~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux46~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux46~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux36~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux36~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux58~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux58~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux59~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux59~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux48~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux49~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux50~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux38~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux38~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux39~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux39~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux55~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux55~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux61~0_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux41~1_combout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Mux51~1_combout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a12\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a13\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a2~portbdataout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a23\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a32\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a33\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a42\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a43\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a52\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a53\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a62\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a63\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a22~portbdataout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a1\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a10\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a11\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a20\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a21\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a30\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a31\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a40\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a41\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a9\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a18\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a19\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a28\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a29\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a50\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a51\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a60\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a61\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a8~portbdataout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a7\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a16\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a26\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a38\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a39\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a48\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a49\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a58\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a59\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a6~portbdataout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a5\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a15\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a17\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a27\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a36\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a37\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a46\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a47\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a56\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a4~portbdataout\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a24\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a25\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a34\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a35\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a44\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a45\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a54\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a55\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a57\ : std_logic;
SIGNAL \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a14~portbdataout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~253_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~249_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~245_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~241_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~237_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~233_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~229_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~225_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~221_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~217_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~213_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~209_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~205_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~201_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~197_sumout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a1\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a2\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a10\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a11\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a12\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a13\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a20\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a21\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a22\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a23\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a30\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a31\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a32\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a33\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a40\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a41\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a42\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a43\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a52\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a53\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a62\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a63\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a1\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a2\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a10\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a11\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a12\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a13\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a20\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a21\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a22\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a23\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a30\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a31\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a32\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a33\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a40\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a41\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a42\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a43\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a52\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a53\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a62\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a63\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~193_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~189_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~185_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~181_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~177_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~173_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~169_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~165_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~161_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~157_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~153_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~149_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~145_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~141_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~137_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~133_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~129_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~125_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~121_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a5\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a6\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a7\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a8\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a9\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a14\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a15\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a16\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a17\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a18\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a19\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a24\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a25\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a26\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a27\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a28\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a29\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a34\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a35\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a36\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a37\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a38\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a39\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a44\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a45\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a46\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a47\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a48\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a49\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a50\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a51\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a54\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a55\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a56\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a57\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a58\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a59\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a60\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a61\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a4~portbdataout\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a5\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a6\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a7\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a8\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a9\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a14\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a15\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a16\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a17\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a18\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a19\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a24\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a25\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a26\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a27\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a28\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a29\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a34\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a35\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a36\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a37\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a38\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a39\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a44\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a45\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a46\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a47\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a48\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a49\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a50\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a51\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a54\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a55\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a56\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a57\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a58\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a59\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a60\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a61\ : std_logic;
SIGNAL \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a4~portbdataout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \dp_component|alu_component|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \dp_component|add_component|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \dp_component|add_component|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \dp_component|add_component|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \dp_component|add_component|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \dp_component|add_component|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \dp_component|pc_component|ALT_INV_internal\ : std_logic_vector(6 DOWNTO 2);

BEGIN

InstructionOut <= IEEE.STD_LOGIC_1164.TO_BITVECTOR(ww_InstructionOut);
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\dp_component|mux_memory_reg|o[61]~37_combout\ & \dp_component|mux_memory_reg|o[60]~36_combout\ & \dp_component|mux_memory_reg|o[59]~25_combout\ & 
\dp_component|mux_memory_reg|o[58]~24_combout\ & \dp_component|mux_memory_reg|o[57]~0_combout\ & \dp_component|mux_memory_reg|o[56]~14_combout\ & \dp_component|mux_memory_reg|o[55]~2_combout\ & \dp_component|mux_memory_reg|o[54]~1_combout\ & 
\dp_component|mux_memory_reg|o[51]~39_combout\ & \dp_component|mux_memory_reg|o[50]~38_combout\ & \dp_component|mux_memory_reg|o[49]~27_combout\ & \dp_component|mux_memory_reg|o[48]~26_combout\ & \dp_component|mux_memory_reg|o[47]~13_combout\ & 
\dp_component|mux_memory_reg|o[46]~16_combout\ & \dp_component|mux_memory_reg|o[45]~4_combout\ & \dp_component|mux_memory_reg|o[44]~3_combout\ & \dp_component|mux_memory_reg|o[39]~29_combout\ & \dp_component|mux_memory_reg|o[38]~28_combout\ & 
\dp_component|mux_memory_reg|o[37]~15_combout\ & \dp_component|mux_memory_reg|o[36]~18_combout\ & \dp_component|mux_memory_reg|o[35]~6_combout\ & \dp_component|mux_memory_reg|o[34]~5_combout\ & \dp_component|mux_memory_reg|o[29]~31_combout\ & 
\dp_component|mux_memory_reg|o[28]~30_combout\ & \dp_component|mux_memory_reg|o[27]~17_combout\ & \dp_component|mux_memory_reg|o[26]~20_combout\ & \dp_component|mux_memory_reg|o[25]~8_combout\ & \dp_component|mux_memory_reg|o[24]~7_combout\ & 
\dp_component|mux_memory_reg|o[19]~33_combout\ & \dp_component|mux_memory_reg|o[18]~32_combout\ & \dp_component|mux_memory_reg|o[17]~19_combout\ & \dp_component|mux_memory_reg|o[16]~23_combout\ & \dp_component|mux_memory_reg|o[15]~10_combout\ & 
\dp_component|mux_memory_reg|o[14]~9_combout\ & \dp_component|mux_memory_reg|o[9]~35_combout\ & \dp_component|mux_memory_reg|o[8]~34_combout\ & \dp_component|mux_memory_reg|o[7]~22_combout\ & \dp_component|mux_memory_reg|o[6]~21_combout\ & 
\dp_component|mux_memory_reg|o[5]~12_combout\ & \dp_component|mux_memory_reg|o[4]~11_combout\);

\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \dp_component|MEMWB_component|internal\(135));

\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\dp_component|IFID_component|internal\(30) & \dp_component|IFID_component|internal\(30) & \dp_component|IFID_component|internal\(30) & 
\dp_component|IFID_component|internal\(29) & \dp_component|IFID_component|internal\(27));

\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a5\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(1);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a6\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(2);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a7\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(3);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a8\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(4);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a9\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(5);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a14\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(6);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a15\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(7);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a16\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(8);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a17\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(9);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a18\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(10);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a19\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(11);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a24\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(12);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a25\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(13);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a26\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(14);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a27\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(15);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a28\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(16);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a29\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(17);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a34\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(18);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a35\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(19);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a36\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(20);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a37\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(21);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a38\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(22);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a39\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(23);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a44\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(24);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a45\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(25);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a46\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(26);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a47\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(27);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a48\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(28);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a49\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(29);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a50\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(30);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a51\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(31);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a54\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(32);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a55\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(33);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a56\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(34);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a57\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(35);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a58\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(36);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a59\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(37);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a60\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(38);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a61\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(39);

\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\dp_component|mux_memory_reg|o[61]~37_combout\ & \dp_component|mux_memory_reg|o[60]~36_combout\ & \dp_component|mux_memory_reg|o[59]~25_combout\ & 
\dp_component|mux_memory_reg|o[58]~24_combout\ & \dp_component|mux_memory_reg|o[57]~0_combout\ & \dp_component|mux_memory_reg|o[56]~14_combout\ & \dp_component|mux_memory_reg|o[55]~2_combout\ & \dp_component|mux_memory_reg|o[54]~1_combout\ & 
\dp_component|mux_memory_reg|o[51]~39_combout\ & \dp_component|mux_memory_reg|o[50]~38_combout\ & \dp_component|mux_memory_reg|o[49]~27_combout\ & \dp_component|mux_memory_reg|o[48]~26_combout\ & \dp_component|mux_memory_reg|o[47]~13_combout\ & 
\dp_component|mux_memory_reg|o[46]~16_combout\ & \dp_component|mux_memory_reg|o[45]~4_combout\ & \dp_component|mux_memory_reg|o[44]~3_combout\ & \dp_component|mux_memory_reg|o[39]~29_combout\ & \dp_component|mux_memory_reg|o[38]~28_combout\ & 
\dp_component|mux_memory_reg|o[37]~15_combout\ & \dp_component|mux_memory_reg|o[36]~18_combout\ & \dp_component|mux_memory_reg|o[35]~6_combout\ & \dp_component|mux_memory_reg|o[34]~5_combout\ & \dp_component|mux_memory_reg|o[29]~31_combout\ & 
\dp_component|mux_memory_reg|o[28]~30_combout\ & \dp_component|mux_memory_reg|o[27]~17_combout\ & \dp_component|mux_memory_reg|o[26]~20_combout\ & \dp_component|mux_memory_reg|o[25]~8_combout\ & \dp_component|mux_memory_reg|o[24]~7_combout\ & 
\dp_component|mux_memory_reg|o[19]~33_combout\ & \dp_component|mux_memory_reg|o[18]~32_combout\ & \dp_component|mux_memory_reg|o[17]~19_combout\ & \dp_component|mux_memory_reg|o[16]~23_combout\ & \dp_component|mux_memory_reg|o[15]~10_combout\ & 
\dp_component|mux_memory_reg|o[14]~9_combout\ & \dp_component|mux_memory_reg|o[9]~35_combout\ & \dp_component|mux_memory_reg|o[8]~34_combout\ & \dp_component|mux_memory_reg|o[7]~22_combout\ & \dp_component|mux_memory_reg|o[6]~21_combout\ & 
\dp_component|mux_memory_reg|o[5]~12_combout\ & \dp_component|mux_memory_reg|o[4]~11_combout\);

\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTAADDR_bus\(0) <= \dp_component|MEMWB_component|internal\(135);

\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBADDR_bus\(0) <= \control_component|Mux0~0_combout\;

\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4~portbdataout\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a5\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(1);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a6\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(2);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a7\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(3);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a8\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(4);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a9\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(5);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a14\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(6);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a15\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(7);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a16\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(8);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a17\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(9);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a18\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(10);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a19\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(11);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a24\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(12);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a25\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(13);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a26\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(14);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a27\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(15);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a28\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(16);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a29\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(17);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a34\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(18);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a35\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(19);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a36\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(20);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a37\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(21);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a38\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(22);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a39\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(23);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a44\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(24);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a45\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(25);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a46\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(26);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a47\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(27);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a48\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(28);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a49\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(29);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a50\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(30);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a51\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(31);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a54\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(32);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a55\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(33);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a56\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(34);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a57\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(35);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a58\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(36);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a59\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(37);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a60\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(38);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a61\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(39);

\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \dp_component|mux_memory_reg|o[63]~51_combout\ & 
\dp_component|mux_memory_reg|o[62]~50_combout\ & \dp_component|mux_memory_reg|o[53]~53_combout\ & \dp_component|mux_memory_reg|o[52]~52_combout\ & \dp_component|mux_memory_reg|o[43]~55_combout\ & \dp_component|mux_memory_reg|o[42]~54_combout\ & 
\dp_component|mux_memory_reg|o[41]~41_combout\ & \dp_component|mux_memory_reg|o[40]~40_combout\ & \dp_component|mux_memory_reg|o[33]~57_combout\ & \dp_component|mux_memory_reg|o[32]~56_combout\ & \dp_component|mux_memory_reg|o[31]~43_combout\ & 
\dp_component|mux_memory_reg|o[30]~42_combout\ & \dp_component|mux_memory_reg|o[23]~59_combout\ & \dp_component|mux_memory_reg|o[22]~58_combout\ & \dp_component|mux_memory_reg|o[21]~45_combout\ & \dp_component|mux_memory_reg|o[20]~44_combout\ & 
\dp_component|mux_memory_reg|o[13]~61_combout\ & \dp_component|mux_memory_reg|o[12]~60_combout\ & \dp_component|mux_memory_reg|o[11]~47_combout\ & \dp_component|mux_memory_reg|o[10]~46_combout\ & \dp_component|mux_memory_reg|o[3]~63_combout\ & 
\dp_component|mux_memory_reg|o[2]~62_combout\ & \dp_component|mux_memory_reg|o[1]~49_combout\ & \dp_component|mux_memory_reg|o[0]~48_combout\);

\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\(0) <= \dp_component|MEMWB_component|internal\(135);

\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\(0) <= \control_component|Mux0~0_combout\;

\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0~portbdataout\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a1\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a2\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a3\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a10\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a11\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a12\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a13\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a20\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a21\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a22\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a23\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a30\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a31\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a32\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a33\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a40\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a41\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a42\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a43\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a52\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a53\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a62\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a63\ <= \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);

\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \dp_component|mux_memory_reg|o[63]~51_combout\ & 
\dp_component|mux_memory_reg|o[62]~50_combout\ & \dp_component|mux_memory_reg|o[53]~53_combout\ & \dp_component|mux_memory_reg|o[52]~52_combout\ & \dp_component|mux_memory_reg|o[43]~55_combout\ & \dp_component|mux_memory_reg|o[42]~54_combout\ & 
\dp_component|mux_memory_reg|o[41]~41_combout\ & \dp_component|mux_memory_reg|o[40]~40_combout\ & \dp_component|mux_memory_reg|o[33]~57_combout\ & \dp_component|mux_memory_reg|o[32]~56_combout\ & \dp_component|mux_memory_reg|o[31]~43_combout\ & 
\dp_component|mux_memory_reg|o[30]~42_combout\ & \dp_component|mux_memory_reg|o[23]~59_combout\ & \dp_component|mux_memory_reg|o[22]~58_combout\ & \dp_component|mux_memory_reg|o[21]~45_combout\ & \dp_component|mux_memory_reg|o[20]~44_combout\ & 
\dp_component|mux_memory_reg|o[13]~61_combout\ & \dp_component|mux_memory_reg|o[12]~60_combout\ & \dp_component|mux_memory_reg|o[11]~47_combout\ & \dp_component|mux_memory_reg|o[10]~46_combout\ & \dp_component|mux_memory_reg|o[3]~63_combout\ & 
\dp_component|mux_memory_reg|o[2]~62_combout\ & \dp_component|mux_memory_reg|o[1]~49_combout\ & \dp_component|mux_memory_reg|o[0]~48_combout\);

\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \dp_component|MEMWB_component|internal\(135));

\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\dp_component|IFID_component|internal\(30) & \dp_component|IFID_component|internal\(30) & \dp_component|IFID_component|internal\(30) & 
\dp_component|IFID_component|internal\(29) & \dp_component|IFID_component|internal\(27));

\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a1\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a2\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a3\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a10\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a11\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a12\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a13\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a20\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a21\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a22\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a23\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a30\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a31\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a32\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a33\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a40\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a41\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a42\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a43\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a52\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a53\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a62\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a63\ <= \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);

\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ <= (\dp_component|EXMEM_component|internal\(62) & \dp_component|EXMEM_component|internal\(60) & \dp_component|EXMEM_component|internal\(59) & 
\dp_component|EXMEM_component|internal\(50) & \dp_component|EXMEM_component|internal\(49) & \dp_component|EXMEM_component|internal\(40) & \dp_component|EXMEM_component|internal\(39) & \dp_component|EXMEM_component|internal\(30) & 
\dp_component|EXMEM_component|internal\(29) & \dp_component|EXMEM_component|internal\(19));

\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\dp_component|EXMEM_component|internal\(78) & \dp_component|EXMEM_component|internal\(77) & \dp_component|EXMEM_component|internal\(76) & 
\dp_component|EXMEM_component|internal\(75) & \dp_component|EXMEM_component|internal\(74) & \dp_component|EXMEM_component|internal\(73) & \dp_component|EXMEM_component|internal\(72) & \dp_component|EXMEM_component|internal\(71) & 
\dp_component|EXMEM_component|internal\(70) & \dp_component|EXMEM_component|internal\(69));

\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\dp_component|alu_component|Mux52~2_combout\ & \dp_component|alu_component|Mux53~2_combout\ & \dp_component|alu_component|Mux54~2_combout\ & 
\dp_component|alu_component|Mux55~4_combout\ & \dp_component|alu_component|Mux56~3_combout\ & \dp_component|alu_component|Mux57~1_combout\ & \dp_component|alu_component|Mux58~2_combout\ & \dp_component|alu_component|Mux59~2_combout\ & 
\dp_component|alu_component|Mux60~2_combout\ & \dp_component|alu_component|Mux61~3_combout\);

\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a14~portbdataout\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a24\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(1);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a25\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(2);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a34\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(3);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a35\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(4);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a44\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(5);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a45\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(6);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a54\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(7);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a55\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(8);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a57\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(9);

\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\dp_component|EXMEM_component|internal\(61) & \dp_component|EXMEM_component|internal\(52) & \dp_component|EXMEM_component|internal\(51) & 
\dp_component|EXMEM_component|internal\(42) & \dp_component|EXMEM_component|internal\(41) & \dp_component|EXMEM_component|internal\(32) & \dp_component|EXMEM_component|internal\(22) & \dp_component|EXMEM_component|internal\(20) & 
\dp_component|EXMEM_component|internal\(10) & \dp_component|EXMEM_component|internal\(9));

\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\dp_component|EXMEM_component|internal\(78) & \dp_component|EXMEM_component|internal\(77) & \dp_component|EXMEM_component|internal\(76) & 
\dp_component|EXMEM_component|internal\(75) & \dp_component|EXMEM_component|internal\(74) & \dp_component|EXMEM_component|internal\(73) & \dp_component|EXMEM_component|internal\(72) & \dp_component|EXMEM_component|internal\(71) & 
\dp_component|EXMEM_component|internal\(70) & \dp_component|EXMEM_component|internal\(69));

\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\dp_component|alu_component|Mux52~2_combout\ & \dp_component|alu_component|Mux53~2_combout\ & \dp_component|alu_component|Mux54~2_combout\ & 
\dp_component|alu_component|Mux55~4_combout\ & \dp_component|alu_component|Mux56~3_combout\ & \dp_component|alu_component|Mux57~1_combout\ & \dp_component|alu_component|Mux58~2_combout\ & \dp_component|alu_component|Mux59~2_combout\ & 
\dp_component|alu_component|Mux60~2_combout\ & \dp_component|alu_component|Mux61~3_combout\);

\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a4~portbdataout\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a5\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(1);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a15\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(2);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a17\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(3);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a27\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(4);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a36\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(5);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a37\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(6);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a46\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(7);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a47\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(8);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a56\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(9);

\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (\dp_component|EXMEM_component|internal\(64) & \dp_component|EXMEM_component|internal\(63) & \dp_component|EXMEM_component|internal\(54) & 
\dp_component|EXMEM_component|internal\(53) & \dp_component|EXMEM_component|internal\(44) & \dp_component|EXMEM_component|internal\(43) & \dp_component|EXMEM_component|internal\(31) & \dp_component|EXMEM_component|internal\(21) & 
\dp_component|EXMEM_component|internal\(12) & \dp_component|EXMEM_component|internal\(11));

\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\dp_component|EXMEM_component|internal\(78) & \dp_component|EXMEM_component|internal\(77) & \dp_component|EXMEM_component|internal\(76) & 
\dp_component|EXMEM_component|internal\(75) & \dp_component|EXMEM_component|internal\(74) & \dp_component|EXMEM_component|internal\(73) & \dp_component|EXMEM_component|internal\(72) & \dp_component|EXMEM_component|internal\(71) & 
\dp_component|EXMEM_component|internal\(70) & \dp_component|EXMEM_component|internal\(69));

\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\dp_component|alu_component|Mux52~2_combout\ & \dp_component|alu_component|Mux53~2_combout\ & \dp_component|alu_component|Mux54~2_combout\ & 
\dp_component|alu_component|Mux55~4_combout\ & \dp_component|alu_component|Mux56~3_combout\ & \dp_component|alu_component|Mux57~1_combout\ & \dp_component|alu_component|Mux58~2_combout\ & \dp_component|alu_component|Mux59~2_combout\ & 
\dp_component|alu_component|Mux60~2_combout\ & \dp_component|alu_component|Mux61~3_combout\);

\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a6~portbdataout\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a7\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(1);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a16\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(2);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a26\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(3);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a38\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(4);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a39\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(5);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a48\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(6);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a49\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(7);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a58\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(8);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a59\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(9);

\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\dp_component|EXMEM_component|internal\(66) & \dp_component|EXMEM_component|internal\(65) & \dp_component|EXMEM_component|internal\(56) & 
\dp_component|EXMEM_component|internal\(55) & \dp_component|EXMEM_component|internal\(34) & \dp_component|EXMEM_component|internal\(33) & \dp_component|EXMEM_component|internal\(24) & \dp_component|EXMEM_component|internal\(23) & 
\dp_component|EXMEM_component|internal\(14) & \dp_component|EXMEM_component|internal\(13));

\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\dp_component|EXMEM_component|internal\(78) & \dp_component|EXMEM_component|internal\(77) & \dp_component|EXMEM_component|internal\(76) & 
\dp_component|EXMEM_component|internal\(75) & \dp_component|EXMEM_component|internal\(74) & \dp_component|EXMEM_component|internal\(73) & \dp_component|EXMEM_component|internal\(72) & \dp_component|EXMEM_component|internal\(71) & 
\dp_component|EXMEM_component|internal\(70) & \dp_component|EXMEM_component|internal\(69));

\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\dp_component|alu_component|Mux52~2_combout\ & \dp_component|alu_component|Mux53~2_combout\ & \dp_component|alu_component|Mux54~2_combout\ & 
\dp_component|alu_component|Mux55~4_combout\ & \dp_component|alu_component|Mux56~3_combout\ & \dp_component|alu_component|Mux57~1_combout\ & \dp_component|alu_component|Mux58~2_combout\ & \dp_component|alu_component|Mux59~2_combout\ & 
\dp_component|alu_component|Mux60~2_combout\ & \dp_component|alu_component|Mux61~3_combout\);

\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a8~portbdataout\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a9\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(1);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a18\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(2);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a19\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(3);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a28\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(4);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a29\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(5);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a50\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(6);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a51\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(7);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a60\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(8);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a61\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(9);

\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\dp_component|EXMEM_component|internal\(46) & \dp_component|EXMEM_component|internal\(45) & \dp_component|EXMEM_component|internal\(36) & 
\dp_component|EXMEM_component|internal\(35) & \dp_component|EXMEM_component|internal\(26) & \dp_component|EXMEM_component|internal\(25) & \dp_component|EXMEM_component|internal\(16) & \dp_component|EXMEM_component|internal\(15) & 
\dp_component|EXMEM_component|internal\(6) & \dp_component|EXMEM_component|internal\(5));

\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\dp_component|EXMEM_component|internal\(78) & \dp_component|EXMEM_component|internal\(77) & \dp_component|EXMEM_component|internal\(76) & 
\dp_component|EXMEM_component|internal\(75) & \dp_component|EXMEM_component|internal\(74) & \dp_component|EXMEM_component|internal\(73) & \dp_component|EXMEM_component|internal\(72) & \dp_component|EXMEM_component|internal\(71) & 
\dp_component|EXMEM_component|internal\(70) & \dp_component|EXMEM_component|internal\(69));

\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\dp_component|alu_component|Mux52~2_combout\ & \dp_component|alu_component|Mux53~2_combout\ & \dp_component|alu_component|Mux54~2_combout\ & 
\dp_component|alu_component|Mux55~4_combout\ & \dp_component|alu_component|Mux56~3_combout\ & \dp_component|alu_component|Mux57~1_combout\ & \dp_component|alu_component|Mux58~2_combout\ & \dp_component|alu_component|Mux59~2_combout\ & 
\dp_component|alu_component|Mux60~2_combout\ & \dp_component|alu_component|Mux61~3_combout\);

\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a1\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a10\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a11\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a20\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a21\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a30\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a31\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a40\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a41\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);

\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ <= (\dp_component|EXMEM_component|internal\(68) & \dp_component|EXMEM_component|internal\(67) & \dp_component|EXMEM_component|internal\(58) & 
\dp_component|EXMEM_component|internal\(57) & \dp_component|EXMEM_component|internal\(48) & \dp_component|EXMEM_component|internal\(47) & \dp_component|EXMEM_component|internal\(38) & \dp_component|EXMEM_component|internal\(37) & 
\dp_component|EXMEM_component|internal\(28) & \dp_component|EXMEM_component|internal\(27));

\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\dp_component|EXMEM_component|internal\(78) & \dp_component|EXMEM_component|internal\(77) & \dp_component|EXMEM_component|internal\(76) & 
\dp_component|EXMEM_component|internal\(75) & \dp_component|EXMEM_component|internal\(74) & \dp_component|EXMEM_component|internal\(73) & \dp_component|EXMEM_component|internal\(72) & \dp_component|EXMEM_component|internal\(71) & 
\dp_component|EXMEM_component|internal\(70) & \dp_component|EXMEM_component|internal\(69));

\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\dp_component|alu_component|Mux52~2_combout\ & \dp_component|alu_component|Mux53~2_combout\ & \dp_component|alu_component|Mux54~2_combout\ & 
\dp_component|alu_component|Mux55~4_combout\ & \dp_component|alu_component|Mux56~3_combout\ & \dp_component|alu_component|Mux57~1_combout\ & \dp_component|alu_component|Mux58~2_combout\ & \dp_component|alu_component|Mux59~2_combout\ & 
\dp_component|alu_component|Mux60~2_combout\ & \dp_component|alu_component|Mux61~3_combout\);

\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a22~portbdataout\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a23\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(1);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a32\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(2);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a33\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(3);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a42\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(4);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a43\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(5);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a52\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(6);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a53\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(7);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a62\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(8);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a63\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(9);

\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & \dp_component|EXMEM_component|internal\(18) & \dp_component|EXMEM_component|internal\(17) & 
\dp_component|EXMEM_component|internal\(8) & \dp_component|EXMEM_component|internal\(7));

\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\dp_component|EXMEM_component|internal\(78) & \dp_component|EXMEM_component|internal\(77) & \dp_component|EXMEM_component|internal\(76) & 
\dp_component|EXMEM_component|internal\(75) & \dp_component|EXMEM_component|internal\(74) & \dp_component|EXMEM_component|internal\(73) & \dp_component|EXMEM_component|internal\(72) & \dp_component|EXMEM_component|internal\(71) & 
\dp_component|EXMEM_component|internal\(70) & \dp_component|EXMEM_component|internal\(69));

\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\dp_component|alu_component|Mux52~2_combout\ & \dp_component|alu_component|Mux53~2_combout\ & \dp_component|alu_component|Mux54~2_combout\ & 
\dp_component|alu_component|Mux55~4_combout\ & \dp_component|alu_component|Mux56~3_combout\ & \dp_component|alu_component|Mux57~1_combout\ & \dp_component|alu_component|Mux58~2_combout\ & \dp_component|alu_component|Mux59~2_combout\ & 
\dp_component|alu_component|Mux60~2_combout\ & \dp_component|alu_component|Mux61~3_combout\);

\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a2~portbdataout\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a3\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(1);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a12\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(2);
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a13\ <= \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(3);
\dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\ <= NOT \dp_component|IDEX_component|internal[10]~DUPLICATE_q\;
\dp_component|IFID_component|ALT_INV_internal[25]~DUPLICATE_q\ <= NOT \dp_component|IFID_component|internal[25]~DUPLICATE_q\;
\dp_component|data_memory_component|ALT_INV_data_o\(3) <= NOT \dp_component|data_memory_component|data_o\(3);
\dp_component|data_memory_component|ALT_INV_data_o\(2) <= NOT \dp_component|data_memory_component|data_o\(2);
\dp_component|data_memory_component|ALT_INV_data_o\(13) <= NOT \dp_component|data_memory_component|data_o\(13);
\dp_component|data_memory_component|ALT_INV_data_o\(12) <= NOT \dp_component|data_memory_component|data_o\(12);
\dp_component|data_memory_component|ALT_INV_data_o\(23) <= NOT \dp_component|data_memory_component|data_o\(23);
\dp_component|data_memory_component|ALT_INV_data_o\(22) <= NOT \dp_component|data_memory_component|data_o\(22);
\dp_component|data_memory_component|ALT_INV_data_o\(33) <= NOT \dp_component|data_memory_component|data_o\(33);
\dp_component|data_memory_component|ALT_INV_data_o\(32) <= NOT \dp_component|data_memory_component|data_o\(32);
\dp_component|data_memory_component|ALT_INV_data_o\(43) <= NOT \dp_component|data_memory_component|data_o\(43);
\dp_component|data_memory_component|ALT_INV_data_o\(42) <= NOT \dp_component|data_memory_component|data_o\(42);
\dp_component|data_memory_component|ALT_INV_data_o\(53) <= NOT \dp_component|data_memory_component|data_o\(53);
\dp_component|data_memory_component|ALT_INV_data_o\(52) <= NOT \dp_component|data_memory_component|data_o\(52);
\dp_component|data_memory_component|ALT_INV_data_o\(63) <= NOT \dp_component|data_memory_component|data_o\(63);
\dp_component|data_memory_component|ALT_INV_data_o\(62) <= NOT \dp_component|data_memory_component|data_o\(62);
\dp_component|data_memory_component|ALT_INV_data_o\(1) <= NOT \dp_component|data_memory_component|data_o\(1);
\dp_component|data_memory_component|ALT_INV_data_o\(0) <= NOT \dp_component|data_memory_component|data_o\(0);
\dp_component|data_memory_component|ALT_INV_data_o\(11) <= NOT \dp_component|data_memory_component|data_o\(11);
\dp_component|data_memory_component|ALT_INV_data_o\(10) <= NOT \dp_component|data_memory_component|data_o\(10);
\dp_component|data_memory_component|ALT_INV_data_o\(21) <= NOT \dp_component|data_memory_component|data_o\(21);
\dp_component|data_memory_component|ALT_INV_data_o\(20) <= NOT \dp_component|data_memory_component|data_o\(20);
\dp_component|data_memory_component|ALT_INV_data_o\(31) <= NOT \dp_component|data_memory_component|data_o\(31);
\dp_component|data_memory_component|ALT_INV_data_o\(30) <= NOT \dp_component|data_memory_component|data_o\(30);
\dp_component|data_memory_component|ALT_INV_data_o\(41) <= NOT \dp_component|data_memory_component|data_o\(41);
\dp_component|data_memory_component|ALT_INV_data_o\(40) <= NOT \dp_component|data_memory_component|data_o\(40);
\dp_component|data_memory_component|ALT_INV_data_o\(51) <= NOT \dp_component|data_memory_component|data_o\(51);
\dp_component|data_memory_component|ALT_INV_data_o\(50) <= NOT \dp_component|data_memory_component|data_o\(50);
\dp_component|data_memory_component|ALT_INV_data_o\(61) <= NOT \dp_component|data_memory_component|data_o\(61);
\dp_component|data_memory_component|ALT_INV_data_o\(60) <= NOT \dp_component|data_memory_component|data_o\(60);
\dp_component|data_memory_component|ALT_INV_data_o\(9) <= NOT \dp_component|data_memory_component|data_o\(9);
\dp_component|data_memory_component|ALT_INV_data_o\(8) <= NOT \dp_component|data_memory_component|data_o\(8);
\dp_component|data_memory_component|ALT_INV_data_o\(19) <= NOT \dp_component|data_memory_component|data_o\(19);
\dp_component|data_memory_component|ALT_INV_data_o\(18) <= NOT \dp_component|data_memory_component|data_o\(18);
\dp_component|data_memory_component|ALT_INV_data_o\(29) <= NOT \dp_component|data_memory_component|data_o\(29);
\dp_component|data_memory_component|ALT_INV_data_o\(28) <= NOT \dp_component|data_memory_component|data_o\(28);
\dp_component|data_memory_component|ALT_INV_data_o\(39) <= NOT \dp_component|data_memory_component|data_o\(39);
\dp_component|data_memory_component|ALT_INV_data_o\(38) <= NOT \dp_component|data_memory_component|data_o\(38);
\dp_component|data_memory_component|ALT_INV_data_o\(49) <= NOT \dp_component|data_memory_component|data_o\(49);
\dp_component|data_memory_component|ALT_INV_data_o\(48) <= NOT \dp_component|data_memory_component|data_o\(48);
\dp_component|data_memory_component|ALT_INV_data_o\(59) <= NOT \dp_component|data_memory_component|data_o\(59);
\dp_component|data_memory_component|ALT_INV_data_o\(58) <= NOT \dp_component|data_memory_component|data_o\(58);
\dp_component|data_memory_component|ALT_INV_data_o\(16) <= NOT \dp_component|data_memory_component|data_o\(16);
\dp_component|data_memory_component|ALT_INV_data_o\(7) <= NOT \dp_component|data_memory_component|data_o\(7);
\dp_component|data_memory_component|ALT_INV_data_o\(6) <= NOT \dp_component|data_memory_component|data_o\(6);
\dp_component|data_memory_component|ALT_INV_data_o\(26) <= NOT \dp_component|data_memory_component|data_o\(26);
\dp_component|data_memory_component|ALT_INV_data_o\(17) <= NOT \dp_component|data_memory_component|data_o\(17);
\dp_component|data_memory_component|ALT_INV_data_o\(36) <= NOT \dp_component|data_memory_component|data_o\(36);
\dp_component|data_memory_component|ALT_INV_data_o\(27) <= NOT \dp_component|data_memory_component|data_o\(27);
\dp_component|data_memory_component|ALT_INV_data_o\(46) <= NOT \dp_component|data_memory_component|data_o\(46);
\dp_component|data_memory_component|ALT_INV_data_o\(37) <= NOT \dp_component|data_memory_component|data_o\(37);
\dp_component|data_memory_component|ALT_INV_data_o\(56) <= NOT \dp_component|data_memory_component|data_o\(56);
\dp_component|data_memory_component|ALT_INV_data_o\(47) <= NOT \dp_component|data_memory_component|data_o\(47);
\dp_component|data_memory_component|ALT_INV_data_o\(5) <= NOT \dp_component|data_memory_component|data_o\(5);
\dp_component|data_memory_component|ALT_INV_data_o\(4) <= NOT \dp_component|data_memory_component|data_o\(4);
\dp_component|data_memory_component|ALT_INV_data_o\(15) <= NOT \dp_component|data_memory_component|data_o\(15);
\dp_component|data_memory_component|ALT_INV_data_o\(14) <= NOT \dp_component|data_memory_component|data_o\(14);
\dp_component|data_memory_component|ALT_INV_data_o\(25) <= NOT \dp_component|data_memory_component|data_o\(25);
\dp_component|data_memory_component|ALT_INV_data_o\(24) <= NOT \dp_component|data_memory_component|data_o\(24);
\dp_component|data_memory_component|ALT_INV_data_o\(35) <= NOT \dp_component|data_memory_component|data_o\(35);
\dp_component|data_memory_component|ALT_INV_data_o\(34) <= NOT \dp_component|data_memory_component|data_o\(34);
\dp_component|data_memory_component|ALT_INV_data_o\(45) <= NOT \dp_component|data_memory_component|data_o\(45);
\dp_component|data_memory_component|ALT_INV_data_o\(44) <= NOT \dp_component|data_memory_component|data_o\(44);
\dp_component|data_memory_component|ALT_INV_data_o\(55) <= NOT \dp_component|data_memory_component|data_o\(55);
\dp_component|data_memory_component|ALT_INV_data_o\(54) <= NOT \dp_component|data_memory_component|data_o\(54);
\dp_component|data_memory_component|ALT_INV_data_o\(57) <= NOT \dp_component|data_memory_component|data_o\(57);
\control_component|clock_generator|ALT_INV_clk~0_combout\ <= NOT \control_component|clock_generator|clk~0_combout\;
\control_component|ALT_INV_Mux9~0_combout\ <= NOT \control_component|Mux9~0_combout\;
\dp_component|alu_component|ALT_INV_Mux60~2_combout\ <= NOT \dp_component|alu_component|Mux60~2_combout\;
\dp_component|data_memory_component|ALT_INV_mem~142_combout\ <= NOT \dp_component|data_memory_component|mem~142_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(24) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(24);
\dp_component|alu_component|ALT_INV_Mux61~3_combout\ <= NOT \dp_component|alu_component|Mux61~3_combout\;
\dp_component|data_memory_component|ALT_INV_mem~141_combout\ <= NOT \dp_component|data_memory_component|mem~141_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(23) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(23);
\dp_component|data_memory_component|ALT_INV_mem~140_combout\ <= NOT \dp_component|data_memory_component|mem~140_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(34) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(34);
\dp_component|data_memory_component|ALT_INV_mem~139_combout\ <= NOT \dp_component|data_memory_component|mem~139_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(33) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(33);
\dp_component|data_memory_component|ALT_INV_mem~138_combout\ <= NOT \dp_component|data_memory_component|mem~138_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(44) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(44);
\dp_component|data_memory_component|ALT_INV_mem~137_combout\ <= NOT \dp_component|data_memory_component|mem~137_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(43) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(43);
\dp_component|data_memory_component|ALT_INV_mem~136_combout\ <= NOT \dp_component|data_memory_component|mem~136_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(54) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(54);
\dp_component|data_memory_component|ALT_INV_mem~135_combout\ <= NOT \dp_component|data_memory_component|mem~135_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(53) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(53);
\dp_component|data_memory_component|ALT_INV_mem~134_combout\ <= NOT \dp_component|data_memory_component|mem~134_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(64) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(64);
\dp_component|data_memory_component|ALT_INV_mem~133_combout\ <= NOT \dp_component|data_memory_component|mem~133_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(63) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(63);
\dp_component|data_memory_component|ALT_INV_mem~132_combout\ <= NOT \dp_component|data_memory_component|mem~132_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(74) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(74);
\dp_component|data_memory_component|ALT_INV_mem~131_combout\ <= NOT \dp_component|data_memory_component|mem~131_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(73) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(73);
\dp_component|data_memory_component|ALT_INV_mem~130_combout\ <= NOT \dp_component|data_memory_component|mem~130_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(84) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(84);
\dp_component|data_memory_component|ALT_INV_mem~129_combout\ <= NOT \dp_component|data_memory_component|mem~129_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(83) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(83);
\dp_component|data_memory_component|ALT_INV_mem~128_combout\ <= NOT \dp_component|data_memory_component|mem~128_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(22) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(22);
\dp_component|data_memory_component|ALT_INV_mem~127_combout\ <= NOT \dp_component|data_memory_component|mem~127_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(21) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(21);
\dp_component|data_memory_component|ALT_INV_mem~126_combout\ <= NOT \dp_component|data_memory_component|mem~126_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(32) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(32);
\dp_component|data_memory_component|ALT_INV_mem~125_combout\ <= NOT \dp_component|data_memory_component|mem~125_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(31) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(31);
\dp_component|data_memory_component|ALT_INV_mem~124_combout\ <= NOT \dp_component|data_memory_component|mem~124_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(42) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(42);
\dp_component|data_memory_component|ALT_INV_mem~123_combout\ <= NOT \dp_component|data_memory_component|mem~123_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(41) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(41);
\dp_component|data_memory_component|ALT_INV_mem~122_combout\ <= NOT \dp_component|data_memory_component|mem~122_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(52) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(52);
\dp_component|data_memory_component|ALT_INV_mem~121_combout\ <= NOT \dp_component|data_memory_component|mem~121_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(51) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(51);
\dp_component|data_memory_component|ALT_INV_mem~120_combout\ <= NOT \dp_component|data_memory_component|mem~120_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(62) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(62);
\dp_component|data_memory_component|ALT_INV_mem~119_combout\ <= NOT \dp_component|data_memory_component|mem~119_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(61) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(61);
\dp_component|data_memory_component|ALT_INV_mem~118_combout\ <= NOT \dp_component|data_memory_component|mem~118_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(72) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(72);
\dp_component|data_memory_component|ALT_INV_mem~117_combout\ <= NOT \dp_component|data_memory_component|mem~117_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(71) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(71);
\dp_component|data_memory_component|ALT_INV_mem~116_combout\ <= NOT \dp_component|data_memory_component|mem~116_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(82) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(82);
\dp_component|data_memory_component|ALT_INV_mem~115_combout\ <= NOT \dp_component|data_memory_component|mem~115_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(81) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(81);
\dp_component|alu_component|ALT_INV_Mux54~2_combout\ <= NOT \dp_component|alu_component|Mux54~2_combout\;
\dp_component|data_memory_component|ALT_INV_mem~114_combout\ <= NOT \dp_component|data_memory_component|mem~114_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(30) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(30);
\dp_component|alu_component|ALT_INV_Mux55~4_combout\ <= NOT \dp_component|alu_component|Mux55~4_combout\;
\dp_component|data_memory_component|ALT_INV_mem~113_combout\ <= NOT \dp_component|data_memory_component|mem~113_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(29) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(29);
\dp_component|data_memory_component|ALT_INV_mem~112_combout\ <= NOT \dp_component|data_memory_component|mem~112_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(40) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(40);
\dp_component|data_memory_component|ALT_INV_mem~111_combout\ <= NOT \dp_component|data_memory_component|mem~111_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(39) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(39);
\dp_component|data_memory_component|ALT_INV_mem~110_combout\ <= NOT \dp_component|data_memory_component|mem~110_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(50) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(50);
\dp_component|data_memory_component|ALT_INV_mem~109_combout\ <= NOT \dp_component|data_memory_component|mem~109_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(49) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(49);
\dp_component|data_memory_component|ALT_INV_mem~108_combout\ <= NOT \dp_component|data_memory_component|mem~108_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(60) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(60);
\dp_component|data_memory_component|ALT_INV_mem~107_combout\ <= NOT \dp_component|data_memory_component|mem~107_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(59) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(59);
\dp_component|data_memory_component|ALT_INV_mem~106_combout\ <= NOT \dp_component|data_memory_component|mem~106_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(70) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(70);
\dp_component|data_memory_component|ALT_INV_mem~105_combout\ <= NOT \dp_component|data_memory_component|mem~105_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(69) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(69);
\dp_component|data_memory_component|ALT_INV_mem~104_combout\ <= NOT \dp_component|data_memory_component|mem~104_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(80) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(80);
\dp_component|data_memory_component|ALT_INV_mem~103_combout\ <= NOT \dp_component|data_memory_component|mem~103_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(79) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(79);
\dp_component|data_memory_component|ALT_INV_mem~102_combout\ <= NOT \dp_component|data_memory_component|mem~102_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(37) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(37);
\dp_component|alu_component|ALT_INV_Mux56~2_combout\ <= NOT \dp_component|alu_component|Mux56~2_combout\;
\dp_component|data_memory_component|ALT_INV_mem~101_combout\ <= NOT \dp_component|data_memory_component|mem~101_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(28) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(28);
\dp_component|data_memory_component|ALT_INV_mem~100_combout\ <= NOT \dp_component|data_memory_component|mem~100_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(27) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(27);
\dp_component|data_memory_component|ALT_INV_mem~99_combout\ <= NOT \dp_component|data_memory_component|mem~99_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(47) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(47);
\dp_component|data_memory_component|ALT_INV_mem~98_combout\ <= NOT \dp_component|data_memory_component|mem~98_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(38) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(38);
\dp_component|data_memory_component|ALT_INV_mem~97_combout\ <= NOT \dp_component|data_memory_component|mem~97_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(57) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(57);
\dp_component|data_memory_component|ALT_INV_mem~96_combout\ <= NOT \dp_component|data_memory_component|mem~96_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(48) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(48);
\dp_component|data_memory_component|ALT_INV_mem~95_combout\ <= NOT \dp_component|data_memory_component|mem~95_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(67) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(67);
\dp_component|data_memory_component|ALT_INV_mem~94_combout\ <= NOT \dp_component|data_memory_component|mem~94_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(58) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(58);
\dp_component|data_memory_component|ALT_INV_mem~93_combout\ <= NOT \dp_component|data_memory_component|mem~93_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(77) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(77);
\dp_component|data_memory_component|ALT_INV_mem~92_combout\ <= NOT \dp_component|data_memory_component|mem~92_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(68) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(68);
\dp_component|alu_component|ALT_INV_Mux58~2_combout\ <= NOT \dp_component|alu_component|Mux58~2_combout\;
\dp_component|data_memory_component|ALT_INV_mem~91_combout\ <= NOT \dp_component|data_memory_component|mem~91_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(26) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(26);
\dp_component|data_memory_component|ALT_INV_mem~90_combout\ <= NOT \dp_component|data_memory_component|mem~90_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(25) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(25);
\dp_component|data_memory_component|ALT_INV_mem~89_combout\ <= NOT \dp_component|data_memory_component|mem~89_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(36) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(36);
\dp_component|data_memory_component|ALT_INV_mem~88_combout\ <= NOT \dp_component|data_memory_component|mem~88_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(35) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(35);
\dp_component|data_memory_component|ALT_INV_mem~87_combout\ <= NOT \dp_component|data_memory_component|mem~87_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(46) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(46);
\dp_component|data_memory_component|ALT_INV_mem~86_combout\ <= NOT \dp_component|data_memory_component|mem~86_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(45) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(45);
\dp_component|data_memory_component|ALT_INV_mem~85_combout\ <= NOT \dp_component|data_memory_component|mem~85_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(56) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(56);
\dp_component|data_memory_component|ALT_INV_mem~84_combout\ <= NOT \dp_component|data_memory_component|mem~84_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(55) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(55);
\dp_component|data_memory_component|ALT_INV_mem~83_combout\ <= NOT \dp_component|data_memory_component|mem~83_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(66) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(66);
\dp_component|data_memory_component|ALT_INV_mem~82_combout\ <= NOT \dp_component|data_memory_component|mem~82_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(65) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(65);
\dp_component|data_memory_component|ALT_INV_mem~81_combout\ <= NOT \dp_component|data_memory_component|mem~81_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(76) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(76);
\dp_component|data_memory_component|ALT_INV_mem~80_combout\ <= NOT \dp_component|data_memory_component|mem~80_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(75) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(75);
\dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\ <= NOT \dp_component|data_memory_component|LessThan0~14_combout\;
\dp_component|data_memory_component|ALT_INV_LessThan0~13_combout\ <= NOT \dp_component|data_memory_component|LessThan0~13_combout\;
\dp_component|data_memory_component|ALT_INV_LessThan0~12_combout\ <= NOT \dp_component|data_memory_component|LessThan0~12_combout\;
\dp_component|data_memory_component|ALT_INV_LessThan0~11_combout\ <= NOT \dp_component|data_memory_component|LessThan0~11_combout\;
\dp_component|data_memory_component|ALT_INV_LessThan0~10_combout\ <= NOT \dp_component|data_memory_component|LessThan0~10_combout\;
\dp_component|data_memory_component|ALT_INV_LessThan0~9_combout\ <= NOT \dp_component|data_memory_component|LessThan0~9_combout\;
\dp_component|data_memory_component|ALT_INV_LessThan0~8_combout\ <= NOT \dp_component|data_memory_component|LessThan0~8_combout\;
\dp_component|data_memory_component|ALT_INV_LessThan0~7_combout\ <= NOT \dp_component|data_memory_component|LessThan0~7_combout\;
\dp_component|data_memory_component|ALT_INV_LessThan0~6_combout\ <= NOT \dp_component|data_memory_component|LessThan0~6_combout\;
\dp_component|data_memory_component|ALT_INV_LessThan0~5_combout\ <= NOT \dp_component|data_memory_component|LessThan0~5_combout\;
\dp_component|data_memory_component|ALT_INV_LessThan0~4_combout\ <= NOT \dp_component|data_memory_component|LessThan0~4_combout\;
\dp_component|data_memory_component|ALT_INV_LessThan0~3_combout\ <= NOT \dp_component|data_memory_component|LessThan0~3_combout\;
\dp_component|data_memory_component|ALT_INV_LessThan0~2_combout\ <= NOT \dp_component|data_memory_component|LessThan0~2_combout\;
\dp_component|data_memory_component|ALT_INV_LessThan0~1_combout\ <= NOT \dp_component|data_memory_component|LessThan0~1_combout\;
\dp_component|data_memory_component|ALT_INV_LessThan0~0_combout\ <= NOT \dp_component|data_memory_component|LessThan0~0_combout\;
\dp_component|data_memory_component|ALT_INV_mem~79_combout\ <= NOT \dp_component|data_memory_component|mem~79_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(78) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(78);
\dp_component|data_memory_component|ALT_INV_mem~78_combout\ <= NOT \dp_component|data_memory_component|mem~78_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(10) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(10);
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(9) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(9);
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(8) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(8);
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(7) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(7);
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(6) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(6);
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(5) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(5);
\dp_component|data_memory_component|ALT_INV_mem~77_combout\ <= NOT \dp_component|data_memory_component|mem~77_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(4) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(4);
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(3) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(3);
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(2) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(2);
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(1) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(1);
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(0) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(0);
\dp_component|data_memory_component|ALT_INV_mem~76_combout\ <= NOT \dp_component|data_memory_component|mem~76_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(16) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(16);
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(15) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(15);
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(14) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(14);
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(13) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(13);
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(12) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(12);
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(11) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(11);
\dp_component|data_memory_component|ALT_INV_mem~75_combout\ <= NOT \dp_component|data_memory_component|mem~75_combout\;
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(20) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(20);
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(19) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(19);
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(18) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(18);
\dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(17) <= NOT \dp_component|data_memory_component|mem_rtl_0_bypass\(17);
\dp_component|IFID_component|ALT_INV_internal\(37) <= NOT \dp_component|IFID_component|internal\(37);
\dp_component|IFID_component|ALT_INV_internal\(35) <= NOT \dp_component|IFID_component|internal\(35);
\dp_component|EXMEM_component|ALT_INV_internal\(72) <= NOT \dp_component|EXMEM_component|internal\(72);
\dp_component|EXMEM_component|ALT_INV_internal\(71) <= NOT \dp_component|EXMEM_component|internal\(71);
\dp_component|EXMEM_component|ALT_INV_internal\(82) <= NOT \dp_component|EXMEM_component|internal\(82);
\dp_component|EXMEM_component|ALT_INV_internal\(81) <= NOT \dp_component|EXMEM_component|internal\(81);
\dp_component|EXMEM_component|ALT_INV_internal\(92) <= NOT \dp_component|EXMEM_component|internal\(92);
\dp_component|EXMEM_component|ALT_INV_internal\(91) <= NOT \dp_component|EXMEM_component|internal\(91);
\dp_component|EXMEM_component|ALT_INV_internal\(102) <= NOT \dp_component|EXMEM_component|internal\(102);
\dp_component|EXMEM_component|ALT_INV_internal\(101) <= NOT \dp_component|EXMEM_component|internal\(101);
\dp_component|EXMEM_component|ALT_INV_internal\(112) <= NOT \dp_component|EXMEM_component|internal\(112);
\dp_component|EXMEM_component|ALT_INV_internal\(111) <= NOT \dp_component|EXMEM_component|internal\(111);
\dp_component|EXMEM_component|ALT_INV_internal\(122) <= NOT \dp_component|EXMEM_component|internal\(122);
\dp_component|EXMEM_component|ALT_INV_internal\(121) <= NOT \dp_component|EXMEM_component|internal\(121);
\dp_component|EXMEM_component|ALT_INV_internal\(132) <= NOT \dp_component|EXMEM_component|internal\(132);
\dp_component|EXMEM_component|ALT_INV_internal\(131) <= NOT \dp_component|EXMEM_component|internal\(131);
\dp_component|EXMEM_component|ALT_INV_internal\(80) <= NOT \dp_component|EXMEM_component|internal\(80);
\dp_component|EXMEM_component|ALT_INV_internal\(79) <= NOT \dp_component|EXMEM_component|internal\(79);
\dp_component|EXMEM_component|ALT_INV_internal\(90) <= NOT \dp_component|EXMEM_component|internal\(90);
\dp_component|EXMEM_component|ALT_INV_internal\(89) <= NOT \dp_component|EXMEM_component|internal\(89);
\dp_component|EXMEM_component|ALT_INV_internal\(100) <= NOT \dp_component|EXMEM_component|internal\(100);
\dp_component|EXMEM_component|ALT_INV_internal\(99) <= NOT \dp_component|EXMEM_component|internal\(99);
\dp_component|EXMEM_component|ALT_INV_internal\(110) <= NOT \dp_component|EXMEM_component|internal\(110);
\dp_component|EXMEM_component|ALT_INV_internal\(109) <= NOT \dp_component|EXMEM_component|internal\(109);
\dp_component|EXMEM_component|ALT_INV_internal\(120) <= NOT \dp_component|EXMEM_component|internal\(120);
\dp_component|EXMEM_component|ALT_INV_internal\(119) <= NOT \dp_component|EXMEM_component|internal\(119);
\dp_component|EXMEM_component|ALT_INV_internal\(130) <= NOT \dp_component|EXMEM_component|internal\(130);
\dp_component|EXMEM_component|ALT_INV_internal\(129) <= NOT \dp_component|EXMEM_component|internal\(129);
\dp_component|EXMEM_component|ALT_INV_internal\(78) <= NOT \dp_component|EXMEM_component|internal\(78);
\dp_component|EXMEM_component|ALT_INV_internal\(77) <= NOT \dp_component|EXMEM_component|internal\(77);
\dp_component|EXMEM_component|ALT_INV_internal\(88) <= NOT \dp_component|EXMEM_component|internal\(88);
\dp_component|EXMEM_component|ALT_INV_internal\(87) <= NOT \dp_component|EXMEM_component|internal\(87);
\dp_component|EXMEM_component|ALT_INV_internal\(98) <= NOT \dp_component|EXMEM_component|internal\(98);
\dp_component|EXMEM_component|ALT_INV_internal\(97) <= NOT \dp_component|EXMEM_component|internal\(97);
\dp_component|EXMEM_component|ALT_INV_internal\(108) <= NOT \dp_component|EXMEM_component|internal\(108);
\dp_component|EXMEM_component|ALT_INV_internal\(107) <= NOT \dp_component|EXMEM_component|internal\(107);
\dp_component|EXMEM_component|ALT_INV_internal\(118) <= NOT \dp_component|EXMEM_component|internal\(118);
\dp_component|EXMEM_component|ALT_INV_internal\(117) <= NOT \dp_component|EXMEM_component|internal\(117);
\dp_component|EXMEM_component|ALT_INV_internal\(128) <= NOT \dp_component|EXMEM_component|internal\(128);
\dp_component|EXMEM_component|ALT_INV_internal\(127) <= NOT \dp_component|EXMEM_component|internal\(127);
\dp_component|EXMEM_component|ALT_INV_internal\(85) <= NOT \dp_component|EXMEM_component|internal\(85);
\dp_component|EXMEM_component|ALT_INV_internal\(76) <= NOT \dp_component|EXMEM_component|internal\(76);
\dp_component|EXMEM_component|ALT_INV_internal\(75) <= NOT \dp_component|EXMEM_component|internal\(75);
\dp_component|EXMEM_component|ALT_INV_internal\(95) <= NOT \dp_component|EXMEM_component|internal\(95);
\dp_component|EXMEM_component|ALT_INV_internal\(86) <= NOT \dp_component|EXMEM_component|internal\(86);
\dp_component|EXMEM_component|ALT_INV_internal\(105) <= NOT \dp_component|EXMEM_component|internal\(105);
\dp_component|EXMEM_component|ALT_INV_internal\(96) <= NOT \dp_component|EXMEM_component|internal\(96);
\dp_component|EXMEM_component|ALT_INV_internal\(115) <= NOT \dp_component|EXMEM_component|internal\(115);
\dp_component|EXMEM_component|ALT_INV_internal\(106) <= NOT \dp_component|EXMEM_component|internal\(106);
\dp_component|EXMEM_component|ALT_INV_internal\(125) <= NOT \dp_component|EXMEM_component|internal\(125);
\dp_component|EXMEM_component|ALT_INV_internal\(116) <= NOT \dp_component|EXMEM_component|internal\(116);
\dp_component|EXMEM_component|ALT_INV_internal\(74) <= NOT \dp_component|EXMEM_component|internal\(74);
\dp_component|EXMEM_component|ALT_INV_internal\(73) <= NOT \dp_component|EXMEM_component|internal\(73);
\dp_component|EXMEM_component|ALT_INV_internal\(84) <= NOT \dp_component|EXMEM_component|internal\(84);
\dp_component|EXMEM_component|ALT_INV_internal\(83) <= NOT \dp_component|EXMEM_component|internal\(83);
\dp_component|EXMEM_component|ALT_INV_internal\(94) <= NOT \dp_component|EXMEM_component|internal\(94);
\dp_component|EXMEM_component|ALT_INV_internal\(93) <= NOT \dp_component|EXMEM_component|internal\(93);
\dp_component|EXMEM_component|ALT_INV_internal\(104) <= NOT \dp_component|EXMEM_component|internal\(104);
\dp_component|EXMEM_component|ALT_INV_internal\(103) <= NOT \dp_component|EXMEM_component|internal\(103);
\dp_component|EXMEM_component|ALT_INV_internal\(114) <= NOT \dp_component|EXMEM_component|internal\(114);
\dp_component|EXMEM_component|ALT_INV_internal\(113) <= NOT \dp_component|EXMEM_component|internal\(113);
\dp_component|EXMEM_component|ALT_INV_internal\(124) <= NOT \dp_component|EXMEM_component|internal\(124);
\dp_component|EXMEM_component|ALT_INV_internal\(123) <= NOT \dp_component|EXMEM_component|internal\(123);
\dp_component|EXMEM_component|ALT_INV_internal\(126) <= NOT \dp_component|EXMEM_component|internal\(126);
\dp_component|EXMEM_component|ALT_INV_internal\(204) <= NOT \dp_component|EXMEM_component|internal\(204);
\dp_component|IDEX_component|ALT_INV_internal\(213) <= NOT \dp_component|IDEX_component|internal\(213);
\dp_component|IDEX_component|ALT_INV_internal\(211) <= NOT \dp_component|IDEX_component|internal\(211);
\dp_component|IDEX_component|ALT_INV_internal\(212) <= NOT \dp_component|IDEX_component|internal\(212);
\dp_component|IDEX_component|ALT_INV_internal\(210) <= NOT \dp_component|IDEX_component|internal\(210);
\dp_component|MEMWB_component|ALT_INV_internal\(8) <= NOT \dp_component|MEMWB_component|internal\(8);
\dp_component|MEMWB_component|ALT_INV_internal\(72) <= NOT \dp_component|MEMWB_component|internal\(72);
\dp_component|MEMWB_component|ALT_INV_internal\(7) <= NOT \dp_component|MEMWB_component|internal\(7);
\dp_component|MEMWB_component|ALT_INV_internal\(71) <= NOT \dp_component|MEMWB_component|internal\(71);
\dp_component|MEMWB_component|ALT_INV_internal\(18) <= NOT \dp_component|MEMWB_component|internal\(18);
\dp_component|MEMWB_component|ALT_INV_internal\(82) <= NOT \dp_component|MEMWB_component|internal\(82);
\dp_component|MEMWB_component|ALT_INV_internal\(17) <= NOT \dp_component|MEMWB_component|internal\(17);
\dp_component|MEMWB_component|ALT_INV_internal\(81) <= NOT \dp_component|MEMWB_component|internal\(81);
\dp_component|MEMWB_component|ALT_INV_internal\(28) <= NOT \dp_component|MEMWB_component|internal\(28);
\dp_component|MEMWB_component|ALT_INV_internal\(92) <= NOT \dp_component|MEMWB_component|internal\(92);
\dp_component|MEMWB_component|ALT_INV_internal\(27) <= NOT \dp_component|MEMWB_component|internal\(27);
\dp_component|MEMWB_component|ALT_INV_internal\(91) <= NOT \dp_component|MEMWB_component|internal\(91);
\dp_component|MEMWB_component|ALT_INV_internal\(38) <= NOT \dp_component|MEMWB_component|internal\(38);
\dp_component|MEMWB_component|ALT_INV_internal\(102) <= NOT \dp_component|MEMWB_component|internal\(102);
\dp_component|MEMWB_component|ALT_INV_internal\(37) <= NOT \dp_component|MEMWB_component|internal\(37);
\dp_component|MEMWB_component|ALT_INV_internal\(101) <= NOT \dp_component|MEMWB_component|internal\(101);
\dp_component|MEMWB_component|ALT_INV_internal\(48) <= NOT \dp_component|MEMWB_component|internal\(48);
\dp_component|MEMWB_component|ALT_INV_internal\(112) <= NOT \dp_component|MEMWB_component|internal\(112);
\dp_component|MEMWB_component|ALT_INV_internal\(47) <= NOT \dp_component|MEMWB_component|internal\(47);
\dp_component|MEMWB_component|ALT_INV_internal\(111) <= NOT \dp_component|MEMWB_component|internal\(111);
\dp_component|MEMWB_component|ALT_INV_internal\(58) <= NOT \dp_component|MEMWB_component|internal\(58);
\dp_component|MEMWB_component|ALT_INV_internal\(122) <= NOT \dp_component|MEMWB_component|internal\(122);
\dp_component|MEMWB_component|ALT_INV_internal\(57) <= NOT \dp_component|MEMWB_component|internal\(57);
\dp_component|MEMWB_component|ALT_INV_internal\(121) <= NOT \dp_component|MEMWB_component|internal\(121);
\dp_component|MEMWB_component|ALT_INV_internal\(68) <= NOT \dp_component|MEMWB_component|internal\(68);
\dp_component|MEMWB_component|ALT_INV_internal\(132) <= NOT \dp_component|MEMWB_component|internal\(132);
\dp_component|MEMWB_component|ALT_INV_internal\(67) <= NOT \dp_component|MEMWB_component|internal\(67);
\dp_component|MEMWB_component|ALT_INV_internal\(131) <= NOT \dp_component|MEMWB_component|internal\(131);
\dp_component|MEMWB_component|ALT_INV_internal\(6) <= NOT \dp_component|MEMWB_component|internal\(6);
\dp_component|MEMWB_component|ALT_INV_internal\(70) <= NOT \dp_component|MEMWB_component|internal\(70);
\dp_component|MEMWB_component|ALT_INV_internal\(5) <= NOT \dp_component|MEMWB_component|internal\(5);
\dp_component|MEMWB_component|ALT_INV_internal\(69) <= NOT \dp_component|MEMWB_component|internal\(69);
\dp_component|MEMWB_component|ALT_INV_internal\(16) <= NOT \dp_component|MEMWB_component|internal\(16);
\dp_component|MEMWB_component|ALT_INV_internal\(80) <= NOT \dp_component|MEMWB_component|internal\(80);
\dp_component|MEMWB_component|ALT_INV_internal\(15) <= NOT \dp_component|MEMWB_component|internal\(15);
\dp_component|MEMWB_component|ALT_INV_internal\(79) <= NOT \dp_component|MEMWB_component|internal\(79);
\dp_component|MEMWB_component|ALT_INV_internal\(26) <= NOT \dp_component|MEMWB_component|internal\(26);
\dp_component|MEMWB_component|ALT_INV_internal\(90) <= NOT \dp_component|MEMWB_component|internal\(90);
\dp_component|MEMWB_component|ALT_INV_internal\(25) <= NOT \dp_component|MEMWB_component|internal\(25);
\dp_component|MEMWB_component|ALT_INV_internal\(89) <= NOT \dp_component|MEMWB_component|internal\(89);
\dp_component|MEMWB_component|ALT_INV_internal\(36) <= NOT \dp_component|MEMWB_component|internal\(36);
\dp_component|MEMWB_component|ALT_INV_internal\(100) <= NOT \dp_component|MEMWB_component|internal\(100);
\dp_component|MEMWB_component|ALT_INV_internal\(35) <= NOT \dp_component|MEMWB_component|internal\(35);
\dp_component|MEMWB_component|ALT_INV_internal\(99) <= NOT \dp_component|MEMWB_component|internal\(99);
\dp_component|MEMWB_component|ALT_INV_internal\(46) <= NOT \dp_component|MEMWB_component|internal\(46);
\dp_component|MEMWB_component|ALT_INV_internal\(110) <= NOT \dp_component|MEMWB_component|internal\(110);
\dp_component|MEMWB_component|ALT_INV_internal\(45) <= NOT \dp_component|MEMWB_component|internal\(45);
\dp_component|MEMWB_component|ALT_INV_internal\(109) <= NOT \dp_component|MEMWB_component|internal\(109);
\dp_component|MEMWB_component|ALT_INV_internal\(56) <= NOT \dp_component|MEMWB_component|internal\(56);
\dp_component|MEMWB_component|ALT_INV_internal\(120) <= NOT \dp_component|MEMWB_component|internal\(120);
\dp_component|MEMWB_component|ALT_INV_internal\(55) <= NOT \dp_component|MEMWB_component|internal\(55);
\dp_component|MEMWB_component|ALT_INV_internal\(119) <= NOT \dp_component|MEMWB_component|internal\(119);
\dp_component|MEMWB_component|ALT_INV_internal\(66) <= NOT \dp_component|MEMWB_component|internal\(66);
\dp_component|MEMWB_component|ALT_INV_internal\(130) <= NOT \dp_component|MEMWB_component|internal\(130);
\dp_component|MEMWB_component|ALT_INV_internal\(65) <= NOT \dp_component|MEMWB_component|internal\(65);
\dp_component|MEMWB_component|ALT_INV_internal\(129) <= NOT \dp_component|MEMWB_component|internal\(129);
\dp_component|MEMWB_component|ALT_INV_internal\(14) <= NOT \dp_component|MEMWB_component|internal\(14);
\dp_component|MEMWB_component|ALT_INV_internal\(78) <= NOT \dp_component|MEMWB_component|internal\(78);
\dp_component|MEMWB_component|ALT_INV_internal\(13) <= NOT \dp_component|MEMWB_component|internal\(13);
\dp_component|MEMWB_component|ALT_INV_internal\(77) <= NOT \dp_component|MEMWB_component|internal\(77);
\dp_component|MEMWB_component|ALT_INV_internal\(24) <= NOT \dp_component|MEMWB_component|internal\(24);
\dp_component|MEMWB_component|ALT_INV_internal\(88) <= NOT \dp_component|MEMWB_component|internal\(88);
\dp_component|MEMWB_component|ALT_INV_internal\(23) <= NOT \dp_component|MEMWB_component|internal\(23);
\dp_component|MEMWB_component|ALT_INV_internal\(87) <= NOT \dp_component|MEMWB_component|internal\(87);
\dp_component|MEMWB_component|ALT_INV_internal\(34) <= NOT \dp_component|MEMWB_component|internal\(34);
\dp_component|MEMWB_component|ALT_INV_internal\(98) <= NOT \dp_component|MEMWB_component|internal\(98);
\dp_component|MEMWB_component|ALT_INV_internal\(33) <= NOT \dp_component|MEMWB_component|internal\(33);
\dp_component|MEMWB_component|ALT_INV_internal\(97) <= NOT \dp_component|MEMWB_component|internal\(97);
\dp_component|MEMWB_component|ALT_INV_internal\(44) <= NOT \dp_component|MEMWB_component|internal\(44);
\dp_component|MEMWB_component|ALT_INV_internal\(108) <= NOT \dp_component|MEMWB_component|internal\(108);
\dp_component|MEMWB_component|ALT_INV_internal\(43) <= NOT \dp_component|MEMWB_component|internal\(43);
\dp_component|MEMWB_component|ALT_INV_internal\(107) <= NOT \dp_component|MEMWB_component|internal\(107);
\dp_component|MEMWB_component|ALT_INV_internal\(54) <= NOT \dp_component|MEMWB_component|internal\(54);
\dp_component|MEMWB_component|ALT_INV_internal\(118) <= NOT \dp_component|MEMWB_component|internal\(118);
\dp_component|MEMWB_component|ALT_INV_internal\(53) <= NOT \dp_component|MEMWB_component|internal\(53);
\dp_component|MEMWB_component|ALT_INV_internal\(117) <= NOT \dp_component|MEMWB_component|internal\(117);
\dp_component|MEMWB_component|ALT_INV_internal\(64) <= NOT \dp_component|MEMWB_component|internal\(64);
\dp_component|MEMWB_component|ALT_INV_internal\(128) <= NOT \dp_component|MEMWB_component|internal\(128);
\dp_component|MEMWB_component|ALT_INV_internal\(63) <= NOT \dp_component|MEMWB_component|internal\(63);
\dp_component|MEMWB_component|ALT_INV_internal\(127) <= NOT \dp_component|MEMWB_component|internal\(127);
\dp_component|MEMWB_component|ALT_INV_internal\(21) <= NOT \dp_component|MEMWB_component|internal\(21);
\dp_component|MEMWB_component|ALT_INV_internal\(85) <= NOT \dp_component|MEMWB_component|internal\(85);
\dp_component|MEMWB_component|ALT_INV_internal\(12) <= NOT \dp_component|MEMWB_component|internal\(12);
\dp_component|MEMWB_component|ALT_INV_internal\(76) <= NOT \dp_component|MEMWB_component|internal\(76);
\dp_component|IFID_component|ALT_INV_internal\(11) <= NOT \dp_component|IFID_component|internal\(11);
\dp_component|MEMWB_component|ALT_INV_internal\(11) <= NOT \dp_component|MEMWB_component|internal\(11);
\dp_component|MEMWB_component|ALT_INV_internal\(75) <= NOT \dp_component|MEMWB_component|internal\(75);
\dp_component|MEMWB_component|ALT_INV_internal\(31) <= NOT \dp_component|MEMWB_component|internal\(31);
\dp_component|MEMWB_component|ALT_INV_internal\(95) <= NOT \dp_component|MEMWB_component|internal\(95);
\dp_component|MEMWB_component|ALT_INV_internal\(22) <= NOT \dp_component|MEMWB_component|internal\(22);
\dp_component|MEMWB_component|ALT_INV_internal\(86) <= NOT \dp_component|MEMWB_component|internal\(86);
\dp_component|MEMWB_component|ALT_INV_internal\(41) <= NOT \dp_component|MEMWB_component|internal\(41);
\dp_component|MEMWB_component|ALT_INV_internal\(105) <= NOT \dp_component|MEMWB_component|internal\(105);
\dp_component|MEMWB_component|ALT_INV_internal\(32) <= NOT \dp_component|MEMWB_component|internal\(32);
\dp_component|MEMWB_component|ALT_INV_internal\(96) <= NOT \dp_component|MEMWB_component|internal\(96);
\dp_component|MEMWB_component|ALT_INV_internal\(51) <= NOT \dp_component|MEMWB_component|internal\(51);
\dp_component|MEMWB_component|ALT_INV_internal\(115) <= NOT \dp_component|MEMWB_component|internal\(115);
\dp_component|MEMWB_component|ALT_INV_internal\(42) <= NOT \dp_component|MEMWB_component|internal\(42);
\dp_component|MEMWB_component|ALT_INV_internal\(106) <= NOT \dp_component|MEMWB_component|internal\(106);
\dp_component|MEMWB_component|ALT_INV_internal\(61) <= NOT \dp_component|MEMWB_component|internal\(61);
\dp_component|MEMWB_component|ALT_INV_internal\(125) <= NOT \dp_component|MEMWB_component|internal\(125);
\dp_component|MEMWB_component|ALT_INV_internal\(52) <= NOT \dp_component|MEMWB_component|internal\(52);
\dp_component|MEMWB_component|ALT_INV_internal\(116) <= NOT \dp_component|MEMWB_component|internal\(116);
\dp_component|MEMWB_component|ALT_INV_internal\(10) <= NOT \dp_component|MEMWB_component|internal\(10);
\dp_component|MEMWB_component|ALT_INV_internal\(74) <= NOT \dp_component|MEMWB_component|internal\(74);
\dp_component|IFID_component|ALT_INV_internal\(10) <= NOT \dp_component|IFID_component|internal\(10);
\dp_component|MEMWB_component|ALT_INV_internal\(9) <= NOT \dp_component|MEMWB_component|internal\(9);
\dp_component|MEMWB_component|ALT_INV_internal\(73) <= NOT \dp_component|MEMWB_component|internal\(73);
\dp_component|MEMWB_component|ALT_INV_internal\(20) <= NOT \dp_component|MEMWB_component|internal\(20);
\dp_component|MEMWB_component|ALT_INV_internal\(84) <= NOT \dp_component|MEMWB_component|internal\(84);
\dp_component|MEMWB_component|ALT_INV_internal\(19) <= NOT \dp_component|MEMWB_component|internal\(19);
\dp_component|MEMWB_component|ALT_INV_internal\(83) <= NOT \dp_component|MEMWB_component|internal\(83);
\dp_component|MEMWB_component|ALT_INV_internal\(30) <= NOT \dp_component|MEMWB_component|internal\(30);
\dp_component|MEMWB_component|ALT_INV_internal\(94) <= NOT \dp_component|MEMWB_component|internal\(94);
\dp_component|MEMWB_component|ALT_INV_internal\(29) <= NOT \dp_component|MEMWB_component|internal\(29);
\dp_component|MEMWB_component|ALT_INV_internal\(93) <= NOT \dp_component|MEMWB_component|internal\(93);
\dp_component|MEMWB_component|ALT_INV_internal\(40) <= NOT \dp_component|MEMWB_component|internal\(40);
\dp_component|MEMWB_component|ALT_INV_internal\(104) <= NOT \dp_component|MEMWB_component|internal\(104);
\dp_component|MEMWB_component|ALT_INV_internal\(39) <= NOT \dp_component|MEMWB_component|internal\(39);
\dp_component|MEMWB_component|ALT_INV_internal\(103) <= NOT \dp_component|MEMWB_component|internal\(103);
\dp_component|MEMWB_component|ALT_INV_internal\(50) <= NOT \dp_component|MEMWB_component|internal\(50);
\dp_component|MEMWB_component|ALT_INV_internal\(114) <= NOT \dp_component|MEMWB_component|internal\(114);
\dp_component|MEMWB_component|ALT_INV_internal\(49) <= NOT \dp_component|MEMWB_component|internal\(49);
\dp_component|MEMWB_component|ALT_INV_internal\(113) <= NOT \dp_component|MEMWB_component|internal\(113);
\dp_component|MEMWB_component|ALT_INV_internal\(60) <= NOT \dp_component|MEMWB_component|internal\(60);
\dp_component|MEMWB_component|ALT_INV_internal\(124) <= NOT \dp_component|MEMWB_component|internal\(124);
\dp_component|sign_extend_component|ALT_INV_Mux61~0_combout\ <= NOT \dp_component|sign_extend_component|Mux61~0_combout\;
\dp_component|MEMWB_component|ALT_INV_internal\(59) <= NOT \dp_component|MEMWB_component|internal\(59);
\dp_component|MEMWB_component|ALT_INV_internal\(123) <= NOT \dp_component|MEMWB_component|internal\(123);
\control_component|ALT_INV_Mux8~0_combout\ <= NOT \control_component|Mux8~0_combout\;
\dp_component|alu_control_component|ALT_INV_Mux1~0_combout\ <= NOT \dp_component|alu_control_component|Mux1~0_combout\;
\dp_component|IDEX_component|ALT_INV_internal\(273) <= NOT \dp_component|IDEX_component|internal\(273);
\dp_component|MEMWB_component|ALT_INV_internal\(62) <= NOT \dp_component|MEMWB_component|internal\(62);
\dp_component|MEMWB_component|ALT_INV_internal\(126) <= NOT \dp_component|MEMWB_component|internal\(126);
\dp_component|MEMWB_component|ALT_INV_internal\(134) <= NOT \dp_component|MEMWB_component|internal\(134);
\control_component|ALT_INV_Mux1~0_combout\ <= NOT \control_component|Mux1~0_combout\;
\dp_component|IDEX_component|ALT_INV_internal\(214) <= NOT \dp_component|IDEX_component|internal\(214);
\dp_component|alu_component|ALT_INV_Equal0~30_combout\ <= NOT \dp_component|alu_component|Equal0~30_combout\;
\dp_component|alu_component|ALT_INV_Equal0~29_combout\ <= NOT \dp_component|alu_component|Equal0~29_combout\;
\dp_component|alu_component|ALT_INV_Equal0~28_combout\ <= NOT \dp_component|alu_component|Equal0~28_combout\;
\dp_component|alu_component|ALT_INV_Equal0~27_combout\ <= NOT \dp_component|alu_component|Equal0~27_combout\;
\dp_component|alu_component|ALT_INV_Equal0~26_combout\ <= NOT \dp_component|alu_component|Equal0~26_combout\;
\dp_component|alu_component|ALT_INV_Equal0~25_combout\ <= NOT \dp_component|alu_component|Equal0~25_combout\;
\dp_component|alu_component|ALT_INV_Equal0~24_combout\ <= NOT \dp_component|alu_component|Equal0~24_combout\;
\dp_component|alu_component|ALT_INV_Mux60~1_combout\ <= NOT \dp_component|alu_component|Mux60~1_combout\;
\dp_component|alu_component|ALT_INV_Mux60~0_combout\ <= NOT \dp_component|alu_component|Mux60~0_combout\;
\dp_component|alu_component|ALT_INV_Mux61~2_combout\ <= NOT \dp_component|alu_component|Mux61~2_combout\;
\dp_component|alu_component|ALT_INV_Mux61~1_combout\ <= NOT \dp_component|alu_component|Mux61~1_combout\;
\dp_component|IDEX_component|ALT_INV_internal\(18) <= NOT \dp_component|IDEX_component|internal\(18);
\dp_component|alu_component|ALT_INV_Mux50~1_combout\ <= NOT \dp_component|alu_component|Mux50~1_combout\;
\dp_component|alu_component|ALT_INV_Mux40~0_combout\ <= NOT \dp_component|alu_component|Mux40~0_combout\;
\dp_component|alu_component|ALT_INV_Mux30~0_combout\ <= NOT \dp_component|alu_component|Mux30~0_combout\;
\dp_component|alu_component|ALT_INV_Mux31~1_combout\ <= NOT \dp_component|alu_component|Mux31~1_combout\;
\dp_component|alu_component|ALT_INV_Mux31~0_combout\ <= NOT \dp_component|alu_component|Mux31~0_combout\;
\dp_component|alu_component|ALT_INV_Mux20~1_combout\ <= NOT \dp_component|alu_component|Mux20~1_combout\;
\dp_component|alu_component|ALT_INV_Mux20~0_combout\ <= NOT \dp_component|alu_component|Mux20~0_combout\;
\dp_component|alu_component|ALT_INV_Mux21~1_combout\ <= NOT \dp_component|alu_component|Mux21~1_combout\;
\dp_component|alu_component|ALT_INV_Mux21~0_combout\ <= NOT \dp_component|alu_component|Mux21~0_combout\;
\dp_component|alu_component|ALT_INV_Mux10~0_combout\ <= NOT \dp_component|alu_component|Mux10~0_combout\;
\dp_component|alu_component|ALT_INV_Mux11~0_combout\ <= NOT \dp_component|alu_component|Mux11~0_combout\;
\dp_component|alu_component|ALT_INV_Mux0~1_combout\ <= NOT \dp_component|alu_component|Mux0~1_combout\;
\dp_component|alu_component|ALT_INV_Mux0~0_combout\ <= NOT \dp_component|alu_component|Mux0~0_combout\;
\dp_component|alu_component|ALT_INV_Mux1~1_combout\ <= NOT \dp_component|alu_component|Mux1~1_combout\;
\dp_component|alu_component|ALT_INV_Mux1~0_combout\ <= NOT \dp_component|alu_component|Mux1~0_combout\;
\dp_component|alu_component|ALT_INV_Equal0~23_combout\ <= NOT \dp_component|alu_component|Equal0~23_combout\;
\dp_component|alu_component|ALT_INV_Equal0~22_combout\ <= NOT \dp_component|alu_component|Equal0~22_combout\;
\dp_component|alu_component|ALT_INV_Equal0~21_combout\ <= NOT \dp_component|alu_component|Equal0~21_combout\;
\dp_component|alu_component|ALT_INV_Equal0~20_combout\ <= NOT \dp_component|alu_component|Equal0~20_combout\;
\dp_component|alu_component|ALT_INV_Equal0~19_combout\ <= NOT \dp_component|alu_component|Equal0~19_combout\;
\dp_component|alu_component|ALT_INV_Equal0~18_combout\ <= NOT \dp_component|alu_component|Equal0~18_combout\;
\dp_component|alu_component|ALT_INV_Equal0~17_combout\ <= NOT \dp_component|alu_component|Equal0~17_combout\;
\dp_component|alu_component|ALT_INV_Mux62~1_combout\ <= NOT \dp_component|alu_component|Mux62~1_combout\;
\dp_component|alu_component|ALT_INV_Mux62~0_combout\ <= NOT \dp_component|alu_component|Mux62~0_combout\;
\dp_component|IDEX_component|ALT_INV_internal\(17) <= NOT \dp_component|IDEX_component|internal\(17);
\dp_component|alu_component|ALT_INV_Mux63~1_combout\ <= NOT \dp_component|alu_component|Mux63~1_combout\;
\dp_component|alu_component|ALT_INV_Mux63~0_combout\ <= NOT \dp_component|alu_component|Mux63~0_combout\;
\dp_component|alu_component|ALT_INV_Mux52~1_combout\ <= NOT \dp_component|alu_component|Mux52~1_combout\;
\dp_component|alu_component|ALT_INV_Mux52~0_combout\ <= NOT \dp_component|alu_component|Mux52~0_combout\;
\dp_component|IDEX_component|ALT_INV_internal\(27) <= NOT \dp_component|IDEX_component|internal\(27);
\dp_component|alu_component|ALT_INV_Mux53~1_combout\ <= NOT \dp_component|alu_component|Mux53~1_combout\;
\dp_component|alu_component|ALT_INV_Mux53~0_combout\ <= NOT \dp_component|alu_component|Mux53~0_combout\;
\dp_component|IDEX_component|ALT_INV_internal\(26) <= NOT \dp_component|IDEX_component|internal\(26);
\dp_component|alu_component|ALT_INV_Mux42~0_combout\ <= NOT \dp_component|alu_component|Mux42~0_combout\;
\dp_component|alu_component|ALT_INV_Mux43~0_combout\ <= NOT \dp_component|alu_component|Mux43~0_combout\;
\dp_component|alu_component|ALT_INV_Mux32~1_combout\ <= NOT \dp_component|alu_component|Mux32~1_combout\;
\dp_component|alu_component|ALT_INV_Mux32~0_combout\ <= NOT \dp_component|alu_component|Mux32~0_combout\;
\dp_component|alu_component|ALT_INV_Mux33~1_combout\ <= NOT \dp_component|alu_component|Mux33~1_combout\;
\dp_component|alu_component|ALT_INV_Mux33~0_combout\ <= NOT \dp_component|alu_component|Mux33~0_combout\;
\dp_component|alu_component|ALT_INV_Mux22~1_combout\ <= NOT \dp_component|alu_component|Mux22~1_combout\;
\dp_component|alu_component|ALT_INV_Mux22~0_combout\ <= NOT \dp_component|alu_component|Mux22~0_combout\;
\dp_component|alu_component|ALT_INV_Mux23~1_combout\ <= NOT \dp_component|alu_component|Mux23~1_combout\;
\dp_component|alu_component|ALT_INV_Mux23~0_combout\ <= NOT \dp_component|alu_component|Mux23~0_combout\;
\dp_component|alu_component|ALT_INV_Mux12~0_combout\ <= NOT \dp_component|alu_component|Mux12~0_combout\;
\dp_component|alu_component|ALT_INV_Mux13~0_combout\ <= NOT \dp_component|alu_component|Mux13~0_combout\;
\dp_component|alu_component|ALT_INV_Mux2~1_combout\ <= NOT \dp_component|alu_component|Mux2~1_combout\;
\dp_component|alu_component|ALT_INV_Mux2~0_combout\ <= NOT \dp_component|alu_component|Mux2~0_combout\;
\dp_component|alu_component|ALT_INV_Mux3~1_combout\ <= NOT \dp_component|alu_component|Mux3~1_combout\;
\dp_component|alu_component|ALT_INV_Mux3~0_combout\ <= NOT \dp_component|alu_component|Mux3~0_combout\;
\dp_component|alu_component|ALT_INV_Equal0~16_combout\ <= NOT \dp_component|alu_component|Equal0~16_combout\;
\dp_component|alu_component|ALT_INV_Equal0~15_combout\ <= NOT \dp_component|alu_component|Equal0~15_combout\;
\dp_component|alu_component|ALT_INV_Equal0~14_combout\ <= NOT \dp_component|alu_component|Equal0~14_combout\;
\dp_component|alu_component|ALT_INV_Equal0~13_combout\ <= NOT \dp_component|alu_component|Equal0~13_combout\;
\dp_component|alu_component|ALT_INV_Equal0~12_combout\ <= NOT \dp_component|alu_component|Equal0~12_combout\;
\dp_component|alu_component|ALT_INV_Equal0~11_combout\ <= NOT \dp_component|alu_component|Equal0~11_combout\;
\dp_component|alu_component|ALT_INV_Mux54~1_combout\ <= NOT \dp_component|alu_component|Mux54~1_combout\;
\dp_component|alu_component|ALT_INV_Mux54~0_combout\ <= NOT \dp_component|alu_component|Mux54~0_combout\;
\dp_component|alu_component|ALT_INV_Mux55~3_combout\ <= NOT \dp_component|alu_component|Mux55~3_combout\;
\dp_component|alu_component|ALT_INV_Mux55~2_combout\ <= NOT \dp_component|alu_component|Mux55~2_combout\;
\dp_component|IDEX_component|ALT_INV_internal\(24) <= NOT \dp_component|IDEX_component|internal\(24);
\dp_component|alu_component|ALT_INV_Mux44~0_combout\ <= NOT \dp_component|alu_component|Mux44~0_combout\;
\dp_component|alu_component|ALT_INV_Mux45~0_combout\ <= NOT \dp_component|alu_component|Mux45~0_combout\;
\dp_component|alu_component|ALT_INV_Mux34~1_combout\ <= NOT \dp_component|alu_component|Mux34~1_combout\;
\dp_component|alu_component|ALT_INV_Mux34~0_combout\ <= NOT \dp_component|alu_component|Mux34~0_combout\;
\dp_component|alu_component|ALT_INV_Mux35~1_combout\ <= NOT \dp_component|alu_component|Mux35~1_combout\;
\dp_component|alu_component|ALT_INV_Mux35~0_combout\ <= NOT \dp_component|alu_component|Mux35~0_combout\;
\dp_component|alu_component|ALT_INV_Mux24~1_combout\ <= NOT \dp_component|alu_component|Mux24~1_combout\;
\dp_component|alu_component|ALT_INV_Mux24~0_combout\ <= NOT \dp_component|alu_component|Mux24~0_combout\;
\dp_component|alu_component|ALT_INV_Mux25~1_combout\ <= NOT \dp_component|alu_component|Mux25~1_combout\;
\dp_component|alu_component|ALT_INV_Mux25~0_combout\ <= NOT \dp_component|alu_component|Mux25~0_combout\;
\dp_component|alu_component|ALT_INV_Mux14~0_combout\ <= NOT \dp_component|alu_component|Mux14~0_combout\;
\dp_component|alu_component|ALT_INV_Mux15~0_combout\ <= NOT \dp_component|alu_component|Mux15~0_combout\;
\dp_component|alu_component|ALT_INV_Mux4~1_combout\ <= NOT \dp_component|alu_component|Mux4~1_combout\;
\dp_component|alu_component|ALT_INV_Mux4~0_combout\ <= NOT \dp_component|alu_component|Mux4~0_combout\;
\dp_component|alu_component|ALT_INV_Mux5~1_combout\ <= NOT \dp_component|alu_component|Mux5~1_combout\;
\dp_component|alu_component|ALT_INV_Mux5~0_combout\ <= NOT \dp_component|alu_component|Mux5~0_combout\;
\dp_component|alu_component|ALT_INV_Equal0~10_combout\ <= NOT \dp_component|alu_component|Equal0~10_combout\;
\dp_component|alu_component|ALT_INV_Equal0~9_combout\ <= NOT \dp_component|alu_component|Equal0~9_combout\;
\dp_component|alu_component|ALT_INV_Equal0~8_combout\ <= NOT \dp_component|alu_component|Equal0~8_combout\;
\dp_component|alu_component|ALT_INV_Equal0~7_combout\ <= NOT \dp_component|alu_component|Equal0~7_combout\;
\dp_component|alu_component|ALT_INV_Equal0~6_combout\ <= NOT \dp_component|alu_component|Equal0~6_combout\;
\dp_component|alu_component|ALT_INV_Mux47~0_combout\ <= NOT \dp_component|alu_component|Mux47~0_combout\;
\dp_component|alu_component|ALT_INV_Mux56~1_combout\ <= NOT \dp_component|alu_component|Mux56~1_combout\;
\dp_component|alu_component|ALT_INV_Mux56~0_combout\ <= NOT \dp_component|alu_component|Mux56~0_combout\;
\dp_component|alu_component|ALT_INV_Mux57~1_combout\ <= NOT \dp_component|alu_component|Mux57~1_combout\;
\dp_component|alu_component|ALT_INV_Mux57~0_combout\ <= NOT \dp_component|alu_component|Mux57~0_combout\;
\dp_component|alu_component|ALT_INV_Mux37~1_combout\ <= NOT \dp_component|alu_component|Mux37~1_combout\;
\dp_component|alu_component|ALT_INV_Mux37~0_combout\ <= NOT \dp_component|alu_component|Mux37~0_combout\;
\dp_component|alu_component|ALT_INV_Mux46~1_combout\ <= NOT \dp_component|alu_component|Mux46~1_combout\;
\dp_component|alu_component|ALT_INV_Mux46~0_combout\ <= NOT \dp_component|alu_component|Mux46~0_combout\;
\dp_component|IDEX_component|ALT_INV_internal\(33) <= NOT \dp_component|IDEX_component|internal\(33);
\dp_component|alu_component|ALT_INV_Mux27~0_combout\ <= NOT \dp_component|alu_component|Mux27~0_combout\;
\dp_component|alu_component|ALT_INV_Mux36~1_combout\ <= NOT \dp_component|alu_component|Mux36~1_combout\;
\dp_component|alu_component|ALT_INV_Mux36~0_combout\ <= NOT \dp_component|alu_component|Mux36~0_combout\;
\dp_component|IDEX_component|ALT_INV_internal\(42) <= NOT \dp_component|IDEX_component|internal\(42);
\dp_component|alu_component|ALT_INV_Mux17~0_combout\ <= NOT \dp_component|alu_component|Mux17~0_combout\;
\dp_component|alu_component|ALT_INV_Mux26~1_combout\ <= NOT \dp_component|alu_component|Mux26~1_combout\;
\dp_component|alu_component|ALT_INV_Mux26~0_combout\ <= NOT \dp_component|alu_component|Mux26~0_combout\;
\dp_component|alu_component|ALT_INV_Mux7~1_combout\ <= NOT \dp_component|alu_component|Mux7~1_combout\;
\dp_component|alu_component|ALT_INV_Mux7~0_combout\ <= NOT \dp_component|alu_component|Mux7~0_combout\;
\dp_component|alu_component|ALT_INV_Mux16~0_combout\ <= NOT \dp_component|alu_component|Mux16~0_combout\;
\dp_component|alu_component|ALT_INV_Equal0~5_combout\ <= NOT \dp_component|alu_component|Equal0~5_combout\;
\dp_component|alu_component|ALT_INV_Equal0~4_combout\ <= NOT \dp_component|alu_component|Equal0~4_combout\;
\dp_component|alu_component|ALT_INV_Equal0~3_combout\ <= NOT \dp_component|alu_component|Equal0~3_combout\;
\dp_component|alu_component|ALT_INV_Equal0~2_combout\ <= NOT \dp_component|alu_component|Equal0~2_combout\;
\dp_component|alu_component|ALT_INV_Equal0~1_combout\ <= NOT \dp_component|alu_component|Equal0~1_combout\;
\dp_component|alu_component|ALT_INV_Equal0~0_combout\ <= NOT \dp_component|alu_component|Equal0~0_combout\;
\dp_component|alu_component|ALT_INV_Mux58~1_combout\ <= NOT \dp_component|alu_component|Mux58~1_combout\;
\dp_component|alu_component|ALT_INV_Mux58~0_combout\ <= NOT \dp_component|alu_component|Mux58~0_combout\;
\dp_component|alu_component|ALT_INV_Mux59~1_combout\ <= NOT \dp_component|alu_component|Mux59~1_combout\;
\dp_component|alu_component|ALT_INV_Mux59~0_combout\ <= NOT \dp_component|alu_component|Mux59~0_combout\;
\dp_component|IDEX_component|ALT_INV_internal\(19) <= NOT \dp_component|IDEX_component|internal\(19);
\dp_component|alu_component|ALT_INV_Mux48~0_combout\ <= NOT \dp_component|alu_component|Mux48~0_combout\;
\dp_component|alu_component|ALT_INV_Mux49~0_combout\ <= NOT \dp_component|alu_component|Mux49~0_combout\;
\dp_component|alu_component|ALT_INV_Mux50~0_combout\ <= NOT \dp_component|alu_component|Mux50~0_combout\;
\dp_component|alu_component|ALT_INV_Mux38~1_combout\ <= NOT \dp_component|alu_component|Mux38~1_combout\;
\dp_component|alu_component|ALT_INV_Mux38~0_combout\ <= NOT \dp_component|alu_component|Mux38~0_combout\;
\dp_component|alu_component|ALT_INV_Mux39~1_combout\ <= NOT \dp_component|alu_component|Mux39~1_combout\;
\dp_component|alu_component|ALT_INV_Mux39~0_combout\ <= NOT \dp_component|alu_component|Mux39~0_combout\;
\dp_component|IDEX_component|ALT_INV_internal\(40) <= NOT \dp_component|IDEX_component|internal\(40);
\dp_component|alu_component|ALT_INV_Mux28~0_combout\ <= NOT \dp_component|alu_component|Mux28~0_combout\;
\dp_component|alu_component|ALT_INV_Mux29~0_combout\ <= NOT \dp_component|alu_component|Mux29~0_combout\;
\dp_component|alu_component|ALT_INV_Mux18~0_combout\ <= NOT \dp_component|alu_component|Mux18~0_combout\;
\dp_component|alu_component|ALT_INV_Mux19~1_combout\ <= NOT \dp_component|alu_component|Mux19~1_combout\;
\dp_component|alu_component|ALT_INV_Mux19~0_combout\ <= NOT \dp_component|alu_component|Mux19~0_combout\;
\dp_component|alu_component|ALT_INV_Mux8~0_combout\ <= NOT \dp_component|alu_component|Mux8~0_combout\;
\dp_component|IDEX_component|ALT_INV_internal\(49) <= NOT \dp_component|IDEX_component|internal\(49);
\dp_component|alu_component|ALT_INV_Mux55~1_combout\ <= NOT \dp_component|alu_component|Mux55~1_combout\;
\dp_component|alu_component|ALT_INV_Mux55~0_combout\ <= NOT \dp_component|alu_component|Mux55~0_combout\;
\dp_component|alu_component|ALT_INV_Mux9~1_combout\ <= NOT \dp_component|alu_component|Mux9~1_combout\;
\dp_component|alu_component|ALT_INV_Mux9~0_combout\ <= NOT \dp_component|alu_component|Mux9~0_combout\;
\dp_component|alu_component|ALT_INV_Mux6~1_combout\ <= NOT \dp_component|alu_component|Mux6~1_combout\;
\dp_component|alu_component|ALT_INV_Mux6~0_combout\ <= NOT \dp_component|alu_component|Mux6~0_combout\;
\dp_component|IDEX_component|ALT_INV_internal\(272) <= NOT \dp_component|IDEX_component|internal\(272);
\dp_component|alu_component|ALT_INV_Mux61~0_combout\ <= NOT \dp_component|alu_component|Mux61~0_combout\;
\dp_component|IDEX_component|ALT_INV_internal\(10) <= NOT \dp_component|IDEX_component|internal\(10);
\dp_component|IDEX_component|ALT_INV_internal\(274) <= NOT \dp_component|IDEX_component|internal\(274);
\dp_component|IDEX_component|ALT_INV_internal\(275) <= NOT \dp_component|IDEX_component|internal\(275);
\dp_component|EXMEM_component|ALT_INV_internal\(133) <= NOT \dp_component|EXMEM_component|internal\(133);
\dp_component|EXMEM_component|ALT_INV_internal\(198) <= NOT \dp_component|EXMEM_component|internal\(198);
\dp_component|EXMEM_component|ALT_INV_internal\(199) <= NOT \dp_component|EXMEM_component|internal\(199);
\dp_component|EXMEM_component|ALT_INV_internal\(200) <= NOT \dp_component|EXMEM_component|internal\(200);
\dp_component|IFID_component|ALT_INV_internal\(31) <= NOT \dp_component|IFID_component|internal\(31);
\dp_component|IFID_component|ALT_INV_internal\(30) <= NOT \dp_component|IFID_component|internal\(30);
\dp_component|IFID_component|ALT_INV_internal\(29) <= NOT \dp_component|IFID_component|internal\(29);
\dp_component|IFID_component|ALT_INV_internal\(28) <= NOT \dp_component|IFID_component|internal\(28);
\dp_component|IFID_component|ALT_INV_internal\(27) <= NOT \dp_component|IFID_component|internal\(27);
\dp_component|IFID_component|ALT_INV_internal\(26) <= NOT \dp_component|IFID_component|internal\(26);
\dp_component|IFID_component|ALT_INV_internal\(25) <= NOT \dp_component|IFID_component|internal\(25);
\dp_component|IFID_component|ALT_INV_internal\(24) <= NOT \dp_component|IFID_component|internal\(24);
\dp_component|IFID_component|ALT_INV_internal\(0) <= NOT \dp_component|IFID_component|internal\(0);
\dp_component|alu_component|ALT_INV_Mux41~1_combout\ <= NOT \dp_component|alu_component|Mux41~1_combout\;
\dp_component|alu_component|ALT_INV_Mux51~1_combout\ <= NOT \dp_component|alu_component|Mux51~1_combout\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a3\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a3\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a12\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a12\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a13\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a13\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a2~portbdataout\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a2~portbdataout\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a23\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a23\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a32\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a32\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a33\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a33\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a42\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a42\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a43\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a43\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a52\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a52\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a53\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a53\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a62\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a62\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a63\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a63\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a22~portbdataout\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a22~portbdataout\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a1\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a1\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a10\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a10\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a11\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a11\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a20\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a20\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a21\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a21\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a30\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a30\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a31\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a31\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a40\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a40\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a41\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a41\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a9\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a9\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a18\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a18\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a19\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a19\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a28\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a28\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a29\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a29\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a50\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a50\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a51\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a51\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a60\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a60\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a61\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a61\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a8~portbdataout\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a8~portbdataout\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a7\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a7\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a16\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a16\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a26\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a26\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a38\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a38\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a39\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a39\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a48\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a48\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a49\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a49\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a58\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a58\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a59\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a59\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a6~portbdataout\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a6~portbdataout\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a5\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a5\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a15\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a15\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a17\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a17\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a27\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a27\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a36\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a36\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a37\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a37\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a46\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a46\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a47\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a47\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a56\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a56\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a4~portbdataout\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a4~portbdataout\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a24\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a24\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a25\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a25\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a34\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a34\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a35\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a35\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a44\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a44\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a45\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a45\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a54\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a54\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a55\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a55\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a57\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a57\;
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a14~portbdataout\ <= NOT \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a14~portbdataout\;
\dp_component|alu_component|ALT_INV_Add0~253_sumout\ <= NOT \dp_component|alu_component|Add0~253_sumout\;
\dp_component|alu_component|ALT_INV_Add0~249_sumout\ <= NOT \dp_component|alu_component|Add0~249_sumout\;
\dp_component|alu_component|ALT_INV_Add0~245_sumout\ <= NOT \dp_component|alu_component|Add0~245_sumout\;
\dp_component|alu_component|ALT_INV_Add0~241_sumout\ <= NOT \dp_component|alu_component|Add0~241_sumout\;
\dp_component|alu_component|ALT_INV_Add0~237_sumout\ <= NOT \dp_component|alu_component|Add0~237_sumout\;
\dp_component|IDEX_component|ALT_INV_internal\(28) <= NOT \dp_component|IDEX_component|internal\(28);
\dp_component|alu_component|ALT_INV_Add0~233_sumout\ <= NOT \dp_component|alu_component|Add0~233_sumout\;
\dp_component|alu_component|ALT_INV_Add0~229_sumout\ <= NOT \dp_component|alu_component|Add0~229_sumout\;
\dp_component|alu_component|ALT_INV_Add0~225_sumout\ <= NOT \dp_component|alu_component|Add0~225_sumout\;
\dp_component|IDEX_component|ALT_INV_internal\(59) <= NOT \dp_component|IDEX_component|internal\(59);
\dp_component|alu_component|ALT_INV_Add0~221_sumout\ <= NOT \dp_component|alu_component|Add0~221_sumout\;
\dp_component|IDEX_component|ALT_INV_internal\(58) <= NOT \dp_component|IDEX_component|internal\(58);
\dp_component|alu_component|ALT_INV_Add0~217_sumout\ <= NOT \dp_component|alu_component|Add0~217_sumout\;
\dp_component|alu_component|ALT_INV_Add0~213_sumout\ <= NOT \dp_component|alu_component|Add0~213_sumout\;
\dp_component|alu_component|ALT_INV_Add0~209_sumout\ <= NOT \dp_component|alu_component|Add0~209_sumout\;
\dp_component|alu_component|ALT_INV_Add0~205_sumout\ <= NOT \dp_component|alu_component|Add0~205_sumout\;
\dp_component|alu_component|ALT_INV_Add0~201_sumout\ <= NOT \dp_component|alu_component|Add0~201_sumout\;
\dp_component|alu_component|ALT_INV_Add0~197_sumout\ <= NOT \dp_component|alu_component|Add0~197_sumout\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a1\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a1\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a2\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a2\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a3\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a3\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a10\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a10\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a11\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a11\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a12\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a12\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a13\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a13\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a20\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a20\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a21\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a21\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a22\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a22\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a23\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a23\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a30\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a30\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a31\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a31\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a32\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a32\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a33\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a33\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a40\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a40\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a41\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a41\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a42\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a42\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a43\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a43\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a52\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a52\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a53\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a53\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a62\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a62\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a63\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a63\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a1\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a1\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a2\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a2\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a3\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a3\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a10\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a10\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a11\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a11\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a12\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a12\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a13\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a13\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a20\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a20\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a21\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a21\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a22\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a22\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a23\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a23\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a30\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a30\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a31\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a31\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a32\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a32\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a33\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a33\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a40\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a40\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a41\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a41\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a42\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a42\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a43\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a43\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a52\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a52\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a53\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a53\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a62\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a62\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a63\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a63\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0~portbdataout\;
\dp_component|IDEX_component|ALT_INV_internal\(16) <= NOT \dp_component|IDEX_component|internal\(16);
\dp_component|alu_component|ALT_INV_Add0~193_sumout\ <= NOT \dp_component|alu_component|Add0~193_sumout\;
\dp_component|alu_component|ALT_INV_Add0~189_sumout\ <= NOT \dp_component|alu_component|Add0~189_sumout\;
\dp_component|alu_component|ALT_INV_Add0~185_sumout\ <= NOT \dp_component|alu_component|Add0~185_sumout\;
\dp_component|alu_component|ALT_INV_Add0~181_sumout\ <= NOT \dp_component|alu_component|Add0~181_sumout\;
\dp_component|alu_component|ALT_INV_Add0~177_sumout\ <= NOT \dp_component|alu_component|Add0~177_sumout\;
\dp_component|IDEX_component|ALT_INV_internal\(47) <= NOT \dp_component|IDEX_component|internal\(47);
\dp_component|alu_component|ALT_INV_Add0~173_sumout\ <= NOT \dp_component|alu_component|Add0~173_sumout\;
\dp_component|IDEX_component|ALT_INV_internal\(46) <= NOT \dp_component|IDEX_component|internal\(46);
\dp_component|alu_component|ALT_INV_Add0~169_sumout\ <= NOT \dp_component|alu_component|Add0~169_sumout\;
\dp_component|alu_component|ALT_INV_Add0~165_sumout\ <= NOT \dp_component|alu_component|Add0~165_sumout\;
\dp_component|alu_component|ALT_INV_Add0~161_sumout\ <= NOT \dp_component|alu_component|Add0~161_sumout\;
\dp_component|alu_component|ALT_INV_Add0~157_sumout\ <= NOT \dp_component|alu_component|Add0~157_sumout\;
\dp_component|alu_component|ALT_INV_Add0~153_sumout\ <= NOT \dp_component|alu_component|Add0~153_sumout\;
\dp_component|alu_component|ALT_INV_Add0~149_sumout\ <= NOT \dp_component|alu_component|Add0~149_sumout\;
\dp_component|alu_component|ALT_INV_Add0~145_sumout\ <= NOT \dp_component|alu_component|Add0~145_sumout\;
\dp_component|alu_component|ALT_INV_Add0~141_sumout\ <= NOT \dp_component|alu_component|Add0~141_sumout\;
\dp_component|alu_component|ALT_INV_Add0~137_sumout\ <= NOT \dp_component|alu_component|Add0~137_sumout\;
\dp_component|alu_component|ALT_INV_Add0~133_sumout\ <= NOT \dp_component|alu_component|Add0~133_sumout\;
\dp_component|alu_component|ALT_INV_Add0~129_sumout\ <= NOT \dp_component|alu_component|Add0~129_sumout\;
\dp_component|IDEX_component|ALT_INV_internal\(45) <= NOT \dp_component|IDEX_component|internal\(45);
\dp_component|alu_component|ALT_INV_Add0~125_sumout\ <= NOT \dp_component|alu_component|Add0~125_sumout\;
\dp_component|IDEX_component|ALT_INV_internal\(44) <= NOT \dp_component|IDEX_component|internal\(44);
\dp_component|alu_component|ALT_INV_Add0~121_sumout\ <= NOT \dp_component|alu_component|Add0~121_sumout\;
\dp_component|IDEX_component|ALT_INV_internal\(55) <= NOT \dp_component|IDEX_component|internal\(55);
\dp_component|alu_component|ALT_INV_Add0~117_sumout\ <= NOT \dp_component|alu_component|Add0~117_sumout\;
\dp_component|IDEX_component|ALT_INV_internal\(54) <= NOT \dp_component|IDEX_component|internal\(54);
\dp_component|alu_component|ALT_INV_Add0~113_sumout\ <= NOT \dp_component|alu_component|Add0~113_sumout\;
\dp_component|alu_component|ALT_INV_Add0~109_sumout\ <= NOT \dp_component|alu_component|Add0~109_sumout\;
\dp_component|alu_component|ALT_INV_Add0~105_sumout\ <= NOT \dp_component|alu_component|Add0~105_sumout\;
\dp_component|alu_component|ALT_INV_Add0~101_sumout\ <= NOT \dp_component|alu_component|Add0~101_sumout\;
\dp_component|alu_component|ALT_INV_Add0~97_sumout\ <= NOT \dp_component|alu_component|Add0~97_sumout\;
\dp_component|alu_component|ALT_INV_Add0~93_sumout\ <= NOT \dp_component|alu_component|Add0~93_sumout\;
\dp_component|IDEX_component|ALT_INV_internal\(23) <= NOT \dp_component|IDEX_component|internal\(23);
\dp_component|alu_component|ALT_INV_Add0~89_sumout\ <= NOT \dp_component|alu_component|Add0~89_sumout\;
\dp_component|IDEX_component|ALT_INV_internal\(22) <= NOT \dp_component|IDEX_component|internal\(22);
\dp_component|alu_component|ALT_INV_Add0~85_sumout\ <= NOT \dp_component|alu_component|Add0~85_sumout\;
\dp_component|alu_component|ALT_INV_Add0~81_sumout\ <= NOT \dp_component|alu_component|Add0~81_sumout\;
\dp_component|alu_component|ALT_INV_Add0~77_sumout\ <= NOT \dp_component|alu_component|Add0~77_sumout\;
\dp_component|alu_component|ALT_INV_Add0~73_sumout\ <= NOT \dp_component|alu_component|Add0~73_sumout\;
\dp_component|alu_component|ALT_INV_Add0~69_sumout\ <= NOT \dp_component|alu_component|Add0~69_sumout\;
\dp_component|alu_component|ALT_INV_Add0~65_sumout\ <= NOT \dp_component|alu_component|Add0~65_sumout\;
\dp_component|IDEX_component|ALT_INV_internal\(53) <= NOT \dp_component|IDEX_component|internal\(53);
\dp_component|alu_component|ALT_INV_Add0~61_sumout\ <= NOT \dp_component|alu_component|Add0~61_sumout\;
\dp_component|IDEX_component|ALT_INV_internal\(72) <= NOT \dp_component|IDEX_component|internal\(72);
\dp_component|alu_component|ALT_INV_Add0~57_sumout\ <= NOT \dp_component|alu_component|Add0~57_sumout\;
\dp_component|alu_component|ALT_INV_Add0~53_sumout\ <= NOT \dp_component|alu_component|Add0~53_sumout\;
\dp_component|IDEX_component|ALT_INV_internal\(21) <= NOT \dp_component|IDEX_component|internal\(21);
\dp_component|alu_component|ALT_INV_Add0~49_sumout\ <= NOT \dp_component|alu_component|Add0~49_sumout\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a5\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a5\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a6\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a6\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a7\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a7\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a8\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a8\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a9\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a9\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a14\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a14\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a15\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a15\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a16\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a16\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a17\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a17\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a18\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a18\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a19\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a19\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a24\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a24\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a25\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a25\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a26\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a26\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a27\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a27\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a28\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a28\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a29\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a29\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a34\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a34\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a35\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a35\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a36\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a36\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a37\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a37\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a38\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a38\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a39\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a39\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a44\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a44\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a45\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a45\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a46\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a46\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a47\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a47\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a48\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a48\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a49\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a49\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a50\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a50\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a51\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a51\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a54\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a54\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a55\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a55\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a56\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a56\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a57\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a57\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a58\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a58\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a59\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a59\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a60\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a60\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a61\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a61\;
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a4~portbdataout\ <= NOT \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4~portbdataout\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a5\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a5\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a6\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a6\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a7\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a7\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a8\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a8\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a9\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a9\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a14\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a14\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a15\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a15\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a16\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a16\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a17\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a17\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a18\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a18\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a19\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a19\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a24\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a24\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a25\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a25\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a26\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a26\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a27\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a27\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a28\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a28\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a29\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a29\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a34\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a34\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a35\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a35\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a36\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a36\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a37\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a37\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a38\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a38\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a39\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a39\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a44\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a44\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a45\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a45\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a46\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a46\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a47\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a47\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a48\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a48\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a49\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a49\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a50\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a50\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a51\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a51\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a54\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a54\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a55\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a55\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a56\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a56\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a57\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a57\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a58\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a58\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a59\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a59\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a60\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a60\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a61\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a61\;
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a4~portbdataout\ <= NOT \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\;
\dp_component|alu_component|ALT_INV_Add0~45_sumout\ <= NOT \dp_component|alu_component|Add0~45_sumout\;
\dp_component|alu_component|ALT_INV_Add0~41_sumout\ <= NOT \dp_component|alu_component|Add0~41_sumout\;
\dp_component|alu_component|ALT_INV_Add0~37_sumout\ <= NOT \dp_component|alu_component|Add0~37_sumout\;
\dp_component|alu_component|ALT_INV_Add0~33_sumout\ <= NOT \dp_component|alu_component|Add0~33_sumout\;
\dp_component|alu_component|ALT_INV_Add0~29_sumout\ <= NOT \dp_component|alu_component|Add0~29_sumout\;
\dp_component|alu_component|ALT_INV_Add0~25_sumout\ <= NOT \dp_component|alu_component|Add0~25_sumout\;
\dp_component|alu_component|ALT_INV_Add0~21_sumout\ <= NOT \dp_component|alu_component|Add0~21_sumout\;
\dp_component|alu_component|ALT_INV_Add0~17_sumout\ <= NOT \dp_component|alu_component|Add0~17_sumout\;
\dp_component|alu_component|ALT_INV_Add0~13_sumout\ <= NOT \dp_component|alu_component|Add0~13_sumout\;
\dp_component|alu_component|ALT_INV_Add0~9_sumout\ <= NOT \dp_component|alu_component|Add0~9_sumout\;
\dp_component|IDEX_component|ALT_INV_internal\(70) <= NOT \dp_component|IDEX_component|internal\(70);
\dp_component|alu_component|ALT_INV_Add0~5_sumout\ <= NOT \dp_component|alu_component|Add0~5_sumout\;
\dp_component|IDEX_component|ALT_INV_internal\(41) <= NOT \dp_component|IDEX_component|internal\(41);
\dp_component|alu_component|ALT_INV_Add0~1_sumout\ <= NOT \dp_component|alu_component|Add0~1_sumout\;
\dp_component|add_component|ALT_INV_Add0~17_sumout\ <= NOT \dp_component|add_component|Add0~17_sumout\;
\dp_component|add_component|ALT_INV_Add0~13_sumout\ <= NOT \dp_component|add_component|Add0~13_sumout\;
\dp_component|add_component|ALT_INV_Add0~9_sumout\ <= NOT \dp_component|add_component|Add0~9_sumout\;
\dp_component|add_component|ALT_INV_Add0~5_sumout\ <= NOT \dp_component|add_component|Add0~5_sumout\;
\dp_component|add_component|ALT_INV_Add0~1_sumout\ <= NOT \dp_component|add_component|Add0~1_sumout\;
\dp_component|pc_component|ALT_INV_internal\(5) <= NOT \dp_component|pc_component|internal\(5);
\dp_component|pc_component|ALT_INV_internal\(3) <= NOT \dp_component|pc_component|internal\(3);
\dp_component|pc_component|ALT_INV_internal\(4) <= NOT \dp_component|pc_component|internal\(4);
\dp_component|pc_component|ALT_INV_internal\(2) <= NOT \dp_component|pc_component|internal\(2);
\dp_component|pc_component|ALT_INV_internal\(6) <= NOT \dp_component|pc_component|internal\(6);

-- Location: IOOBUF_X54_Y17_N39
\InstructionOut[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_InstructionOut(0));

-- Location: IOOBUF_X14_Y0_N19
\InstructionOut[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dp_component|IFID_component|internal\(0),
	devoe => ww_devoe,
	o => ww_InstructionOut(1));

-- Location: IOOBUF_X16_Y45_N76
\InstructionOut[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_InstructionOut(2));

-- Location: IOOBUF_X0_Y18_N45
\InstructionOut[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dp_component|IFID_component|internal\(24),
	devoe => ww_devoe,
	o => ww_InstructionOut(3));

-- Location: IOOBUF_X10_Y0_N42
\InstructionOut[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dp_component|IFID_component|internal[25]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_InstructionOut(4));

-- Location: IOOBUF_X0_Y19_N56
\InstructionOut[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dp_component|IFID_component|internal\(26),
	devoe => ww_devoe,
	o => ww_InstructionOut(5));

-- Location: IOOBUF_X23_Y0_N42
\InstructionOut[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dp_component|IFID_component|internal\(27),
	devoe => ww_devoe,
	o => ww_InstructionOut(6));

-- Location: IOOBUF_X0_Y18_N79
\InstructionOut[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dp_component|IFID_component|internal\(28),
	devoe => ww_devoe,
	o => ww_InstructionOut(7));

-- Location: IOOBUF_X0_Y18_N96
\InstructionOut[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dp_component|IFID_component|internal\(29),
	devoe => ww_devoe,
	o => ww_InstructionOut(8));

-- Location: IOOBUF_X22_Y0_N36
\InstructionOut[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dp_component|IFID_component|internal\(30),
	devoe => ww_devoe,
	o => ww_InstructionOut(9));

-- Location: IOOBUF_X11_Y0_N36
\InstructionOut[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dp_component|IFID_component|internal\(31),
	devoe => ww_devoe,
	o => ww_InstructionOut(10));

-- Location: LABCELL_X10_Y14_N30
\control_component|clock_generator|clk~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control_component|clock_generator|clk~0_combout\ = ( !\control_component|clock_generator|clk~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \control_component|clock_generator|ALT_INV_clk~0_combout\,
	combout => \control_component|clock_generator|clk~0_combout\);

-- Location: LABCELL_X14_Y13_N30
\dp_component|add_component|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|add_component|Add0~5_sumout\ = SUM(( \dp_component|pc_component|internal\(2) ) + ( VCC ) + ( !VCC ))
-- \dp_component|add_component|Add0~6\ = CARRY(( \dp_component|pc_component|internal\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|pc_component|ALT_INV_internal\(2),
	cin => GND,
	sumout => \dp_component|add_component|Add0~5_sumout\,
	cout => \dp_component|add_component|Add0~6\);

-- Location: LABCELL_X14_Y13_N24
\dp_component|pc_component|internal[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|pc_component|internal[2]~feeder_combout\ = \dp_component|add_component|Add0~5_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|add_component|ALT_INV_Add0~5_sumout\,
	combout => \dp_component|pc_component|internal[2]~feeder_combout\);

-- Location: LABCELL_X14_Y13_N57
\dp_component|IFID_component|internal[34]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|IFID_component|internal[34]~feeder_combout\ = ( \dp_component|pc_component|internal\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|pc_component|ALT_INV_internal\(2),
	combout => \dp_component|IFID_component|internal[34]~feeder_combout\);

-- Location: FF_X14_Y13_N59
\dp_component|IFID_component|internal[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|IFID_component|internal[34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IFID_component|internal\(34));

-- Location: FF_X14_Y13_N55
\dp_component|IDEX_component|internal[210]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|IFID_component|internal\(34),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(210));

-- Location: LABCELL_X14_Y13_N33
\dp_component|add_component|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|add_component|Add0~13_sumout\ = SUM(( \dp_component|pc_component|internal\(3) ) + ( GND ) + ( \dp_component|add_component|Add0~6\ ))
-- \dp_component|add_component|Add0~14\ = CARRY(( \dp_component|pc_component|internal\(3) ) + ( GND ) + ( \dp_component|add_component|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|pc_component|ALT_INV_internal\(3),
	cin => \dp_component|add_component|Add0~6\,
	sumout => \dp_component|add_component|Add0~13_sumout\,
	cout => \dp_component|add_component|Add0~14\);

-- Location: LABCELL_X14_Y13_N36
\dp_component|add_component|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|add_component|Add0~9_sumout\ = SUM(( \dp_component|pc_component|internal\(4) ) + ( GND ) + ( \dp_component|add_component|Add0~14\ ))
-- \dp_component|add_component|Add0~10\ = CARRY(( \dp_component|pc_component|internal\(4) ) + ( GND ) + ( \dp_component|add_component|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|pc_component|ALT_INV_internal\(4),
	cin => \dp_component|add_component|Add0~14\,
	sumout => \dp_component|add_component|Add0~9_sumout\,
	cout => \dp_component|add_component|Add0~10\);

-- Location: LABCELL_X14_Y13_N27
\dp_component|pc_component|internal[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|pc_component|internal[4]~feeder_combout\ = \dp_component|add_component|Add0~9_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|add_component|ALT_INV_Add0~9_sumout\,
	combout => \dp_component|pc_component|internal[4]~feeder_combout\);

-- Location: LABCELL_X14_Y13_N39
\dp_component|add_component|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|add_component|Add0~17_sumout\ = SUM(( \dp_component|pc_component|internal\(5) ) + ( GND ) + ( \dp_component|add_component|Add0~10\ ))
-- \dp_component|add_component|Add0~18\ = CARRY(( \dp_component|pc_component|internal\(5) ) + ( GND ) + ( \dp_component|add_component|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|pc_component|ALT_INV_internal\(5),
	cin => \dp_component|add_component|Add0~10\,
	sumout => \dp_component|add_component|Add0~17_sumout\,
	cout => \dp_component|add_component|Add0~18\);

-- Location: LABCELL_X14_Y13_N18
\dp_component|pc_component|internal[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|pc_component|internal[5]~feeder_combout\ = ( \dp_component|add_component|Add0~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|add_component|ALT_INV_Add0~17_sumout\,
	combout => \dp_component|pc_component|internal[5]~feeder_combout\);

-- Location: MLABCELL_X13_Y13_N24
\dp_component|IFID_component|internal[37]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|IFID_component|internal[37]~feeder_combout\ = ( \dp_component|pc_component|internal\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|pc_component|ALT_INV_internal\(5),
	combout => \dp_component|IFID_component|internal[37]~feeder_combout\);

-- Location: FF_X13_Y13_N25
\dp_component|IFID_component|internal[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|IFID_component|internal[37]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IFID_component|internal\(37));

-- Location: MLABCELL_X13_Y13_N21
\dp_component|IDEX_component|internal[213]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|IDEX_component|internal[213]~feeder_combout\ = ( \dp_component|IFID_component|internal\(37) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|IFID_component|ALT_INV_internal\(37),
	combout => \dp_component|IDEX_component|internal[213]~feeder_combout\);

-- Location: FF_X13_Y13_N22
\dp_component|IDEX_component|internal[213]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|IDEX_component|internal[213]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(213));

-- Location: LABCELL_X14_Y13_N42
\dp_component|add_component|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|add_component|Add0~1_sumout\ = SUM(( \dp_component|pc_component|internal\(6) ) + ( GND ) + ( \dp_component|add_component|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|pc_component|ALT_INV_internal\(6),
	cin => \dp_component|add_component|Add0~18\,
	sumout => \dp_component|add_component|Add0~1_sumout\);

-- Location: LABCELL_X14_Y13_N48
\dp_component|pc_component|internal[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|pc_component|internal[6]~feeder_combout\ = ( \dp_component|add_component|Add0~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|add_component|ALT_INV_Add0~1_sumout\,
	combout => \dp_component|pc_component|internal[6]~feeder_combout\);

-- Location: FF_X13_Y13_N29
\dp_component|IFID_component|internal[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|pc_component|internal\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IFID_component|internal\(38));

-- Location: FF_X13_Y13_N46
\dp_component|IDEX_component|internal[214]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|IFID_component|internal\(38),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(214));

-- Location: FF_X13_Y13_N35
\dp_component|IFID_component|internal[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|pc_component|internal\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IFID_component|internal\(36));

-- Location: FF_X13_Y13_N43
\dp_component|IDEX_component|internal[212]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|IFID_component|internal\(36),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(212));

-- Location: MLABCELL_X13_Y13_N0
\dp_component|instruction_memory_component|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|instruction_memory_component|Mux10~0_combout\ = ( \dp_component|pc_component|internal\(5) & ( (\dp_component|pc_component|internal\(3) & (!\dp_component|pc_component|internal\(6) & (!\dp_component|pc_component|internal\(4) $ 
-- (\dp_component|pc_component|internal\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001001000000000000100100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|pc_component|ALT_INV_internal\(4),
	datab => \dp_component|pc_component|ALT_INV_internal\(2),
	datac => \dp_component|pc_component|ALT_INV_internal\(3),
	datad => \dp_component|pc_component|ALT_INV_internal\(6),
	dataf => \dp_component|pc_component|ALT_INV_internal\(5),
	combout => \dp_component|instruction_memory_component|Mux10~0_combout\);

-- Location: FF_X13_Y13_N1
\dp_component|IFID_component|internal[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|instruction_memory_component|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IFID_component|internal\(11));

-- Location: LABCELL_X17_Y13_N54
\dp_component|sign_extend_component|Mux62~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|sign_extend_component|Mux62~0_combout\ = ( \dp_component|IFID_component|internal\(11) & ( (!\dp_component|IFID_component|internal\(27) & ((!\dp_component|IFID_component|internal\(26)) # (\dp_component|IFID_component|internal\(29)))) ) ) # ( 
-- !\dp_component|IFID_component|internal\(11) & ( (\dp_component|IFID_component|internal\(26) & (\dp_component|IFID_component|internal\(29) & !\dp_component|IFID_component|internal\(27))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000010101111000000001010111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IFID_component|ALT_INV_internal\(26),
	datac => \dp_component|IFID_component|ALT_INV_internal\(29),
	datad => \dp_component|IFID_component|ALT_INV_internal\(27),
	dataf => \dp_component|IFID_component|ALT_INV_internal\(11),
	combout => \dp_component|sign_extend_component|Mux62~0_combout\);

-- Location: FF_X17_Y13_N55
\dp_component|IDEX_component|internal[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|sign_extend_component|Mux62~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(17));

-- Location: FF_X13_Y13_N17
\dp_component|IFID_component|internal[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|pc_component|internal\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IFID_component|internal\(35));

-- Location: MLABCELL_X13_Y13_N18
\dp_component|IDEX_component|internal[211]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|IDEX_component|internal[211]~feeder_combout\ = ( \dp_component|IFID_component|internal\(35) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|IFID_component|ALT_INV_internal\(35),
	combout => \dp_component|IDEX_component|internal[211]~feeder_combout\);

-- Location: FF_X13_Y13_N19
\dp_component|IDEX_component|internal[211]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|IDEX_component|internal[211]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(211));

-- Location: LABCELL_X14_Y13_N0
\dp_component|add_component_2|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|add_component_2|Add0~5_sumout\ = SUM(( \dp_component|IDEX_component|internal\(16) ) + ( \dp_component|IDEX_component|internal\(210) ) + ( !VCC ))
-- \dp_component|add_component_2|Add0~6\ = CARRY(( \dp_component|IDEX_component|internal\(16) ) + ( \dp_component|IDEX_component|internal\(210) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|IDEX_component|ALT_INV_internal\(210),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(16),
	cin => GND,
	sumout => \dp_component|add_component_2|Add0~5_sumout\,
	cout => \dp_component|add_component_2|Add0~6\);

-- Location: LABCELL_X14_Y13_N3
\dp_component|add_component_2|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|add_component_2|Add0~13_sumout\ = SUM(( \dp_component|IDEX_component|internal\(17) ) + ( \dp_component|IDEX_component|internal\(211) ) + ( \dp_component|add_component_2|Add0~6\ ))
-- \dp_component|add_component_2|Add0~14\ = CARRY(( \dp_component|IDEX_component|internal\(17) ) + ( \dp_component|IDEX_component|internal\(211) ) + ( \dp_component|add_component_2|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(17),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(211),
	cin => \dp_component|add_component_2|Add0~6\,
	sumout => \dp_component|add_component_2|Add0~13_sumout\,
	cout => \dp_component|add_component_2|Add0~14\);

-- Location: LABCELL_X14_Y13_N6
\dp_component|add_component_2|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|add_component_2|Add0~9_sumout\ = SUM(( \dp_component|IDEX_component|internal\(18) ) + ( \dp_component|IDEX_component|internal\(212) ) + ( \dp_component|add_component_2|Add0~14\ ))
-- \dp_component|add_component_2|Add0~10\ = CARRY(( \dp_component|IDEX_component|internal\(18) ) + ( \dp_component|IDEX_component|internal\(212) ) + ( \dp_component|add_component_2|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|IDEX_component|ALT_INV_internal\(18),
	dataf => \dp_component|IDEX_component|ALT_INV_internal\(212),
	cin => \dp_component|add_component_2|Add0~14\,
	sumout => \dp_component|add_component_2|Add0~9_sumout\,
	cout => \dp_component|add_component_2|Add0~10\);

-- Location: LABCELL_X14_Y13_N9
\dp_component|add_component_2|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|add_component_2|Add0~17_sumout\ = SUM(( \dp_component|IDEX_component|internal\(19) ) + ( \dp_component|IDEX_component|internal\(213) ) + ( \dp_component|add_component_2|Add0~10\ ))
-- \dp_component|add_component_2|Add0~18\ = CARRY(( \dp_component|IDEX_component|internal\(19) ) + ( \dp_component|IDEX_component|internal\(213) ) + ( \dp_component|add_component_2|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(213),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(19),
	cin => \dp_component|add_component_2|Add0~10\,
	sumout => \dp_component|add_component_2|Add0~17_sumout\,
	cout => \dp_component|add_component_2|Add0~18\);

-- Location: LABCELL_X14_Y13_N12
\dp_component|add_component_2|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|add_component_2|Add0~1_sumout\ = SUM(( \dp_component|IDEX_component|internal\(19) ) + ( \dp_component|IDEX_component|internal\(214) ) + ( \dp_component|add_component_2|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|IDEX_component|ALT_INV_internal\(19),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(214),
	cin => \dp_component|add_component_2|Add0~18\,
	sumout => \dp_component|add_component_2|Add0~1_sumout\);

-- Location: FF_X14_Y13_N13
\dp_component|EXMEM_component|internal[140]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|add_component_2|Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(140));

-- Location: MLABCELL_X13_Y13_N12
\dp_component|instruction_memory_component|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|instruction_memory_component|Mux7~0_combout\ = ( \dp_component|pc_component|internal\(6) & ( \dp_component|pc_component|internal\(3) & ( (!\dp_component|pc_component|internal\(4) & \dp_component|pc_component|internal\(5)) ) ) ) # ( 
-- !\dp_component|pc_component|internal\(6) & ( \dp_component|pc_component|internal\(3) & ( (\dp_component|pc_component|internal\(5) & (!\dp_component|pc_component|internal\(2) $ (\dp_component|pc_component|internal\(4)))) ) ) ) # ( 
-- \dp_component|pc_component|internal\(6) & ( !\dp_component|pc_component|internal\(3) & ( (\dp_component|pc_component|internal\(4) & (!\dp_component|pc_component|internal\(2) $ (!\dp_component|pc_component|internal\(5)))) ) ) ) # ( 
-- !\dp_component|pc_component|internal\(6) & ( !\dp_component|pc_component|internal\(3) & ( (!\dp_component|pc_component|internal\(2) & (!\dp_component|pc_component|internal\(4) & !\dp_component|pc_component|internal\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000110000110000000000110000110000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|pc_component|ALT_INV_internal\(2),
	datac => \dp_component|pc_component|ALT_INV_internal\(4),
	datad => \dp_component|pc_component|ALT_INV_internal\(5),
	datae => \dp_component|pc_component|ALT_INV_internal\(6),
	dataf => \dp_component|pc_component|ALT_INV_internal\(3),
	combout => \dp_component|instruction_memory_component|Mux7~0_combout\);

-- Location: FF_X13_Y13_N14
\dp_component|IFID_component|internal[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|instruction_memory_component|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IFID_component|internal\(24));

-- Location: FF_X21_Y14_N8
\dp_component|IDEX_component|internal[275]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|IFID_component|internal\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(275));

-- Location: FF_X19_Y11_N52
\dp_component|EXMEM_component|internal[198]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|IDEX_component|internal\(275),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(198));

-- Location: MLABCELL_X13_Y13_N36
\dp_component|instruction_memory_component|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|instruction_memory_component|Mux0~0_combout\ = ( \dp_component|pc_component|internal\(5) & ( (!\dp_component|pc_component|internal\(3) & (!\dp_component|pc_component|internal\(2) & (\dp_component|pc_component|internal\(4) & 
-- \dp_component|pc_component|internal\(6)))) # (\dp_component|pc_component|internal\(3) & (!\dp_component|pc_component|internal\(4) $ (((\dp_component|pc_component|internal\(2) & !\dp_component|pc_component|internal\(6)))))) ) ) # ( 
-- !\dp_component|pc_component|internal\(5) & ( (!\dp_component|pc_component|internal\(3) & ((!\dp_component|pc_component|internal\(2) & (!\dp_component|pc_component|internal\(4) & !\dp_component|pc_component|internal\(6))) # 
-- (\dp_component|pc_component|internal\(2) & (\dp_component|pc_component|internal\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001000000010100000100000001001000001010110000100000101011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|pc_component|ALT_INV_internal\(3),
	datab => \dp_component|pc_component|ALT_INV_internal\(2),
	datac => \dp_component|pc_component|ALT_INV_internal\(4),
	datad => \dp_component|pc_component|ALT_INV_internal\(6),
	dataf => \dp_component|pc_component|ALT_INV_internal\(5),
	combout => \dp_component|instruction_memory_component|Mux0~0_combout\);

-- Location: FF_X13_Y13_N38
\dp_component|IFID_component|internal[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|instruction_memory_component|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IFID_component|internal\(31));

-- Location: MLABCELL_X13_Y13_N48
\dp_component|instruction_memory_component|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|instruction_memory_component|Mux1~0_combout\ = ( \dp_component|pc_component|internal\(2) & ( (\dp_component|pc_component|internal\(4) & ((!\dp_component|pc_component|internal\(5) & (!\dp_component|pc_component|internal\(3) & 
-- \dp_component|pc_component|internal\(6))) # (\dp_component|pc_component|internal\(5) & (\dp_component|pc_component|internal\(3) & !\dp_component|pc_component|internal\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001010000000000000101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|pc_component|ALT_INV_internal\(4),
	datab => \dp_component|pc_component|ALT_INV_internal\(5),
	datac => \dp_component|pc_component|ALT_INV_internal\(3),
	datad => \dp_component|pc_component|ALT_INV_internal\(6),
	dataf => \dp_component|pc_component|ALT_INV_internal\(2),
	combout => \dp_component|instruction_memory_component|Mux1~0_combout\);

-- Location: FF_X13_Y13_N49
\dp_component|IFID_component|internal[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|instruction_memory_component|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IFID_component|internal\(30));

-- Location: MLABCELL_X13_Y13_N3
\dp_component|instruction_memory_component|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|instruction_memory_component|Mux3~0_combout\ = ( \dp_component|pc_component|internal\(3) & ( (\dp_component|pc_component|internal\(5) & (!\dp_component|pc_component|internal\(2) $ (\dp_component|pc_component|internal\(4)))) ) ) # ( 
-- !\dp_component|pc_component|internal\(3) & ( (\dp_component|pc_component|internal\(2) & (!\dp_component|pc_component|internal\(5) & \dp_component|pc_component|internal\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|pc_component|ALT_INV_internal\(2),
	datac => \dp_component|pc_component|ALT_INV_internal\(5),
	datad => \dp_component|pc_component|ALT_INV_internal\(4),
	dataf => \dp_component|pc_component|ALT_INV_internal\(3),
	combout => \dp_component|instruction_memory_component|Mux3~0_combout\);

-- Location: FF_X13_Y13_N5
\dp_component|IFID_component|internal[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|instruction_memory_component|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IFID_component|internal\(28));

-- Location: LABCELL_X14_Y14_N42
\control_component|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control_component|Mux1~0_combout\ = ( \dp_component|IFID_component|internal\(28) & ( (!\dp_component|IFID_component|internal\(30) & (!\dp_component|IFID_component|internal\(27) & \dp_component|IFID_component|internal\(26))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IFID_component|ALT_INV_internal\(30),
	datab => \dp_component|IFID_component|ALT_INV_internal\(27),
	datac => \dp_component|IFID_component|ALT_INV_internal\(26),
	dataf => \dp_component|IFID_component|ALT_INV_internal\(28),
	combout => \control_component|Mux1~0_combout\);

-- Location: LABCELL_X14_Y14_N33
\control_component|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control_component|Mux1~1_combout\ = ( \control_component|Mux1~0_combout\ & ( (!\dp_component|IFID_component|internal\(29) & !\dp_component|IFID_component|internal\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IFID_component|ALT_INV_internal\(29),
	datab => \dp_component|IFID_component|ALT_INV_internal\(31),
	dataf => \control_component|ALT_INV_Mux1~0_combout\,
	combout => \control_component|Mux1~1_combout\);

-- Location: FF_X14_Y14_N35
\dp_component|IDEX_component|internal[277]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \control_component|Mux1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(277));

-- Location: FF_X14_Y13_N47
\dp_component|EXMEM_component|internal[200]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|IDEX_component|internal\(277),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(200));

-- Location: LABCELL_X14_Y14_N30
\control_component|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control_component|Mux2~0_combout\ = ( \control_component|Mux1~0_combout\ & ( (\dp_component|IFID_component|internal\(29) & \dp_component|IFID_component|internal\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IFID_component|ALT_INV_internal\(29),
	datab => \dp_component|IFID_component|ALT_INV_internal\(31),
	dataf => \control_component|ALT_INV_Mux1~0_combout\,
	combout => \control_component|Mux2~0_combout\);

-- Location: FF_X14_Y14_N31
\dp_component|IDEX_component|internal[276]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \control_component|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(276));

-- Location: FF_X14_Y13_N17
\dp_component|EXMEM_component|internal[199]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|IDEX_component|internal\(276),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(199));

-- Location: LABCELL_X14_Y14_N6
\control_component|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control_component|Mux5~0_combout\ = ( \dp_component|IFID_component|internal\(29) & ( \dp_component|IFID_component|internal\(30) & ( (!\dp_component|IFID_component|internal\(26) & (\dp_component|IFID_component|internal\(31) & 
-- (!\dp_component|IFID_component|internal\(27) $ (!\dp_component|IFID_component|internal\(28))))) ) ) ) # ( \dp_component|IFID_component|internal\(29) & ( !\dp_component|IFID_component|internal\(30) & ( (\dp_component|IFID_component|internal\(26) & 
-- (!\dp_component|IFID_component|internal\(27) & (\dp_component|IFID_component|internal\(31) & \dp_component|IFID_component|internal\(28)))) ) ) ) # ( !\dp_component|IFID_component|internal\(29) & ( !\dp_component|IFID_component|internal\(30) & ( 
-- (!\dp_component|IFID_component|internal\(26) & (\dp_component|IFID_component|internal\(31) & (!\dp_component|IFID_component|internal\(27) $ (!\dp_component|IFID_component|internal\(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000001000000000000000010000000000000000000000001000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IFID_component|ALT_INV_internal\(26),
	datab => \dp_component|IFID_component|ALT_INV_internal\(27),
	datac => \dp_component|IFID_component|ALT_INV_internal\(31),
	datad => \dp_component|IFID_component|ALT_INV_internal\(28),
	datae => \dp_component|IFID_component|ALT_INV_internal\(29),
	dataf => \dp_component|IFID_component|ALT_INV_internal\(30),
	combout => \control_component|Mux5~0_combout\);

-- Location: FF_X14_Y14_N7
\dp_component|IDEX_component|internal[274]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \control_component|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(274));

-- Location: FF_X18_Y15_N4
\dp_component|IDEX_component|internal[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|IFID_component|internal\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal[10]~DUPLICATE_q\);

-- Location: LABCELL_X21_Y14_N15
\dp_component|alu_component|Mux55~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux55~0_combout\ = (\dp_component|IDEX_component|internal\(274) & \dp_component|IDEX_component|internal[10]~DUPLICATE_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datab => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	combout => \dp_component|alu_component|Mux55~0_combout\);

-- Location: MLABCELL_X13_Y13_N9
\dp_component|instruction_memory_component|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|instruction_memory_component|Mux6~0_combout\ = ( \dp_component|pc_component|internal\(5) & ( (\dp_component|pc_component|internal\(6) & ((!\dp_component|pc_component|internal\(3) & (!\dp_component|pc_component|internal\(2) & 
-- \dp_component|pc_component|internal\(4))) # (\dp_component|pc_component|internal\(3) & (\dp_component|pc_component|internal\(2) & !\dp_component|pc_component|internal\(4))))) ) ) # ( !\dp_component|pc_component|internal\(5) & ( 
-- (!\dp_component|pc_component|internal\(3) & (!\dp_component|pc_component|internal\(2) & (!\dp_component|pc_component|internal\(6) & !\dp_component|pc_component|internal\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000001000010000000000100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|pc_component|ALT_INV_internal\(3),
	datab => \dp_component|pc_component|ALT_INV_internal\(2),
	datac => \dp_component|pc_component|ALT_INV_internal\(6),
	datad => \dp_component|pc_component|ALT_INV_internal\(4),
	dataf => \dp_component|pc_component|ALT_INV_internal\(5),
	combout => \dp_component|instruction_memory_component|Mux6~0_combout\);

-- Location: FF_X13_Y13_N11
\dp_component|IFID_component|internal[25]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|instruction_memory_component|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IFID_component|internal[25]~DUPLICATE_q\);

-- Location: MLABCELL_X13_Y13_N42
\dp_component|sign_extend_component|Mux61~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|sign_extend_component|Mux61~0_combout\ = ( !\dp_component|IFID_component|internal\(29) & ( \dp_component|IFID_component|internal[25]~DUPLICATE_q\ & ( \dp_component|IFID_component|internal\(26) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|IFID_component|ALT_INV_internal\(26),
	datae => \dp_component|IFID_component|ALT_INV_internal\(29),
	dataf => \dp_component|IFID_component|ALT_INV_internal[25]~DUPLICATE_q\,
	combout => \dp_component|sign_extend_component|Mux61~0_combout\);

-- Location: LABCELL_X17_Y13_N30
\dp_component|sign_extend_component|Mux37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|sign_extend_component|Mux37~0_combout\ = ( \dp_component|sign_extend_component|Mux61~0_combout\ & ( !\dp_component|IFID_component|internal\(27) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|IFID_component|ALT_INV_internal\(27),
	datae => \dp_component|sign_extend_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|sign_extend_component|Mux37~0_combout\);

-- Location: FF_X17_Y13_N31
\dp_component|IDEX_component|internal[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|sign_extend_component|Mux37~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(49));

-- Location: LABCELL_X14_Y14_N51
\control_component|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control_component|Mux8~0_combout\ = ( !\dp_component|IFID_component|internal\(26) & ( (\dp_component|IFID_component|internal\(31) & \dp_component|IFID_component|internal\(28)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IFID_component|ALT_INV_internal\(31),
	datac => \dp_component|IFID_component|ALT_INV_internal\(28),
	dataf => \dp_component|IFID_component|ALT_INV_internal\(26),
	combout => \control_component|Mux8~0_combout\);

-- Location: LABCELL_X17_Y13_N27
\control_component|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control_component|Mux8~1_combout\ = ( \control_component|Mux8~0_combout\ & ( (!\dp_component|IFID_component|internal\(27)) # ((\dp_component|IFID_component|internal\(29) & \dp_component|IFID_component|internal\(30))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001101110011011100110111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IFID_component|ALT_INV_internal\(29),
	datab => \dp_component|IFID_component|ALT_INV_internal\(27),
	datac => \dp_component|IFID_component|ALT_INV_internal\(30),
	dataf => \control_component|ALT_INV_Mux8~0_combout\,
	combout => \control_component|Mux8~1_combout\);

-- Location: FF_X17_Y13_N28
\dp_component|IDEX_component|internal[272]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \control_component|Mux8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(272));

-- Location: FF_X18_Y15_N5
\dp_component|IDEX_component|internal[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|IFID_component|internal\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(10));

-- Location: MLABCELL_X18_Y15_N15
\dp_component|alu_component|Mux55~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux55~1_combout\ = (!\dp_component|IDEX_component|internal\(10) & (\dp_component|IDEX_component|internal\(274) & !\dp_component|IDEX_component|internal\(275)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000000100010000000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(10),
	datab => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datad => \dp_component|IDEX_component|ALT_INV_internal\(275),
	combout => \dp_component|alu_component|Mux55~1_combout\);

-- Location: LABCELL_X14_Y14_N45
\control_component|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control_component|Mux9~0_combout\ = ( \dp_component|IFID_component|internal\(28) & ( (\dp_component|IFID_component|internal\(27) & ((!\dp_component|IFID_component|internal\(30)) # ((!\dp_component|IFID_component|internal\(29)) # 
-- (\dp_component|IFID_component|internal\(0))))) ) ) # ( !\dp_component|IFID_component|internal\(28) & ( !\dp_component|IFID_component|internal\(27) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000110011001000110011001100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IFID_component|ALT_INV_internal\(30),
	datab => \dp_component|IFID_component|ALT_INV_internal\(27),
	datac => \dp_component|IFID_component|ALT_INV_internal\(0),
	datad => \dp_component|IFID_component|ALT_INV_internal\(29),
	dataf => \dp_component|IFID_component|ALT_INV_internal\(28),
	combout => \control_component|Mux9~0_combout\);

-- Location: LABCELL_X14_Y14_N24
\control_component|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control_component|Mux9~1_combout\ = ( !\control_component|Mux9~0_combout\ & ( (\dp_component|IFID_component|internal\(31) & !\dp_component|IFID_component|internal\(26)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000000000000001010000010100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IFID_component|ALT_INV_internal\(31),
	datac => \dp_component|IFID_component|ALT_INV_internal\(26),
	datae => \control_component|ALT_INV_Mux9~0_combout\,
	combout => \control_component|Mux9~1_combout\);

-- Location: FF_X14_Y14_N26
\dp_component|IDEX_component|internal[280]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \control_component|Mux9~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(280));

-- Location: FF_X14_Y14_N28
\dp_component|EXMEM_component|internal[203]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|IDEX_component|internal\(280),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(203));

-- Location: FF_X14_Y15_N46
\dp_component|MEMWB_component|internal[133]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(203),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(133));

-- Location: LABCELL_X17_Y13_N24
\control_component|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control_component|Mux4~0_combout\ = ( \control_component|Mux8~0_combout\ & ( (\dp_component|IFID_component|internal\(29) & (\dp_component|IFID_component|internal\(27) & (!\dp_component|IFID_component|internal\(0) & 
-- \dp_component|IFID_component|internal\(30)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IFID_component|ALT_INV_internal\(29),
	datab => \dp_component|IFID_component|ALT_INV_internal\(27),
	datac => \dp_component|IFID_component|ALT_INV_internal\(0),
	datad => \dp_component|IFID_component|ALT_INV_internal\(30),
	dataf => \control_component|ALT_INV_Mux8~0_combout\,
	combout => \control_component|Mux4~0_combout\);

-- Location: FF_X17_Y13_N26
\dp_component|IDEX_component|internal[281]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \control_component|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(281));

-- Location: FF_X17_Y15_N41
\dp_component|EXMEM_component|internal[204]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|IDEX_component|internal\(281),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(204));

-- Location: LABCELL_X17_Y15_N3
\dp_component|MEMWB_component|internal[134]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|MEMWB_component|internal[134]~feeder_combout\ = ( \dp_component|EXMEM_component|internal\(204) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|EXMEM_component|ALT_INV_internal\(204),
	combout => \dp_component|MEMWB_component|internal[134]~feeder_combout\);

-- Location: FF_X17_Y15_N4
\dp_component|MEMWB_component|internal[134]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|MEMWB_component|internal[134]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(134));

-- Location: LABCELL_X21_Y17_N30
\dp_component|alu_component|Mux61~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux61~0_combout\ = ( \dp_component|IDEX_component|internal\(275) & ( (\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & \dp_component|IDEX_component|internal\(274)) ) ) # ( !\dp_component|IDEX_component|internal\(275) & 
-- ( \dp_component|IDEX_component|internal\(274) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(274),
	dataf => \dp_component|IDEX_component|ALT_INV_internal\(275),
	combout => \dp_component|alu_component|Mux61~0_combout\);

-- Location: LABCELL_X14_Y14_N48
\control_component|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control_component|Mux6~0_combout\ = ( \dp_component|IFID_component|internal\(30) & ( (\dp_component|IFID_component|internal\(31) & (!\dp_component|IFID_component|internal\(26) & (!\dp_component|IFID_component|internal\(28) $ 
-- (!\dp_component|IFID_component|internal\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000010000000001000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IFID_component|ALT_INV_internal\(31),
	datab => \dp_component|IFID_component|ALT_INV_internal\(28),
	datac => \dp_component|IFID_component|ALT_INV_internal\(26),
	datad => \dp_component|IFID_component|ALT_INV_internal\(27),
	dataf => \dp_component|IFID_component|ALT_INV_internal\(30),
	combout => \control_component|Mux6~0_combout\);

-- Location: FF_X14_Y14_N49
\dp_component|IDEX_component|internal[273]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \control_component|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(273));

-- Location: LABCELL_X17_Y14_N39
\dp_component|alu_control_component|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_control_component|Mux1~0_combout\ = ( \dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & ( (\dp_component|IDEX_component|internal\(273)) # (\dp_component|IDEX_component|internal\(274)) ) ) # ( 
-- !\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & ( (\dp_component|IDEX_component|internal\(273) & ((!\dp_component|IDEX_component|internal\(274)) # (\dp_component|IDEX_component|internal\(275)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110101000000001111010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(275),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datad => \dp_component|IDEX_component|ALT_INV_internal\(273),
	dataf => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	combout => \dp_component|alu_control_component|Mux1~0_combout\);

-- Location: FF_X13_Y13_N10
\dp_component|IFID_component|internal[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|instruction_memory_component|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IFID_component|internal\(25));

-- Location: LABCELL_X14_Y14_N0
\dp_component|sign_extend_component|Mux38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|sign_extend_component|Mux38~0_combout\ = ( \dp_component|IFID_component|internal\(25) & ( (!\dp_component|IFID_component|internal\(29)) # (\dp_component|IFID_component|internal\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IFID_component|ALT_INV_internal\(29),
	datab => \dp_component|IFID_component|ALT_INV_internal\(27),
	dataf => \dp_component|IFID_component|ALT_INV_internal\(25),
	combout => \dp_component|sign_extend_component|Mux38~0_combout\);

-- Location: FF_X14_Y14_N1
\dp_component|IDEX_component|internal[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|sign_extend_component|Mux38~0_combout\,
	sclr => \dp_component|IFID_component|ALT_INV_internal\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(41));

-- Location: FF_X16_Y14_N47
\dp_component|IDEX_component|internal[282]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|IFID_component|internal\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(282));

-- Location: FF_X16_Y14_N5
\dp_component|EXMEM_component|internal[205]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|IDEX_component|internal\(282),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(205));

-- Location: FF_X16_Y14_N28
\dp_component|MEMWB_component|internal[135]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(205),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(135));

-- Location: MLABCELL_X13_Y15_N54
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: MLABCELL_X13_Y13_N39
\dp_component|instruction_memory_component|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|instruction_memory_component|Mux11~0_combout\ = ( \dp_component|pc_component|internal\(5) & ( (\dp_component|pc_component|internal\(3) & (!\dp_component|pc_component|internal\(6) & (!\dp_component|pc_component|internal\(2) $ 
-- (\dp_component|pc_component|internal\(4))))) ) ) # ( !\dp_component|pc_component|internal\(5) & ( (!\dp_component|pc_component|internal\(3) & (\dp_component|pc_component|internal\(2) & (\dp_component|pc_component|internal\(6) & 
-- \dp_component|pc_component|internal\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001001000000000100000100000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|pc_component|ALT_INV_internal\(3),
	datab => \dp_component|pc_component|ALT_INV_internal\(2),
	datac => \dp_component|pc_component|ALT_INV_internal\(6),
	datad => \dp_component|pc_component|ALT_INV_internal\(4),
	dataf => \dp_component|pc_component|ALT_INV_internal\(5),
	combout => \dp_component|instruction_memory_component|Mux11~0_combout\);

-- Location: FF_X13_Y13_N40
\dp_component|IFID_component|internal[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|instruction_memory_component|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IFID_component|internal\(10));

-- Location: LABCELL_X17_Y13_N18
\dp_component|sign_extend_component|Mux53~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|sign_extend_component|Mux53~0_combout\ = ( \dp_component|IFID_component|internal\(27) & ( \dp_component|IFID_component|internal\(26) & ( \dp_component|IFID_component|internal\(10) ) ) ) # ( !\dp_component|IFID_component|internal\(27) & ( 
-- \dp_component|IFID_component|internal\(26) & ( (!\dp_component|IFID_component|internal\(29) & \dp_component|IFID_component|internal\(10)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IFID_component|ALT_INV_internal\(29),
	datac => \dp_component|IFID_component|ALT_INV_internal\(10),
	datae => \dp_component|IFID_component|ALT_INV_internal\(27),
	dataf => \dp_component|IFID_component|ALT_INV_internal\(26),
	combout => \dp_component|sign_extend_component|Mux53~0_combout\);

-- Location: FF_X17_Y13_N19
\dp_component|IDEX_component|internal[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|sign_extend_component|Mux53~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(26));

-- Location: LABCELL_X17_Y13_N0
\control_component|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control_component|Mux0~0_combout\ = ( \control_component|Mux8~0_combout\ & ( (\dp_component|IFID_component|internal\(0) & (\dp_component|IFID_component|internal\(27) & (\dp_component|IFID_component|internal\(30) & 
-- \dp_component|IFID_component|internal\(29)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IFID_component|ALT_INV_internal\(0),
	datab => \dp_component|IFID_component|ALT_INV_internal\(27),
	datac => \dp_component|IFID_component|ALT_INV_internal\(30),
	datad => \dp_component|IFID_component|ALT_INV_internal\(29),
	dataf => \control_component|ALT_INV_Mux8~0_combout\,
	combout => \control_component|Mux0~0_combout\);

-- Location: LABCELL_X14_Y14_N54
\dp_component|sign_extend_component|Mux33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|sign_extend_component|Mux33~0_combout\ = ( \dp_component|IFID_component|internal\(30) & ( ((!\dp_component|IFID_component|internal\(29) & \dp_component|IFID_component|internal\(25))) # (\dp_component|IFID_component|internal\(27)) ) ) # ( 
-- !\dp_component|IFID_component|internal\(30) & ( (!\dp_component|IFID_component|internal\(29) & (!\dp_component|IFID_component|internal\(27) & \dp_component|IFID_component|internal\(25))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000111011001110110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IFID_component|ALT_INV_internal\(29),
	datab => \dp_component|IFID_component|ALT_INV_internal\(27),
	datac => \dp_component|IFID_component|ALT_INV_internal\(25),
	dataf => \dp_component|IFID_component|ALT_INV_internal\(30),
	combout => \dp_component|sign_extend_component|Mux33~0_combout\);

-- Location: FF_X14_Y14_N55
\dp_component|IDEX_component|internal[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|sign_extend_component|Mux33~0_combout\,
	sclr => \dp_component|IFID_component|ALT_INV_internal\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(46));

-- Location: LABCELL_X17_Y13_N45
\dp_component|IDEX_component|internal[55]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|IDEX_component|internal[55]~feeder_combout\ = \dp_component|IFID_component|internal\(30)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IFID_component|ALT_INV_internal\(30),
	combout => \dp_component|IDEX_component|internal[55]~feeder_combout\);

-- Location: LABCELL_X17_Y13_N6
\dp_component|IDEX_component|internal[54]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|IDEX_component|internal[54]~0_combout\ = (!\dp_component|IFID_component|internal\(26) & \dp_component|IFID_component|internal\(27))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IFID_component|ALT_INV_internal\(26),
	datac => \dp_component|IFID_component|ALT_INV_internal\(27),
	combout => \dp_component|IDEX_component|internal[54]~0_combout\);

-- Location: FF_X17_Y13_N46
\dp_component|IDEX_component|internal[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|IDEX_component|internal[55]~feeder_combout\,
	asdata => \dp_component|sign_extend_component|Mux61~0_combout\,
	sclr => \dp_component|IDEX_component|internal[54]~0_combout\,
	sload => \dp_component|IFID_component|ALT_INV_internal\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(55));

-- Location: LABCELL_X17_Y13_N51
\dp_component|IDEX_component|internal[59]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|IDEX_component|internal[59]~feeder_combout\ = \dp_component|IFID_component|internal\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|IFID_component|ALT_INV_internal\(11),
	combout => \dp_component|IDEX_component|internal[59]~feeder_combout\);

-- Location: FF_X17_Y13_N52
\dp_component|IDEX_component|internal[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|IDEX_component|internal[59]~feeder_combout\,
	asdata => \dp_component|sign_extend_component|Mux61~0_combout\,
	sclr => \dp_component|IDEX_component|internal[54]~0_combout\,
	sload => \dp_component|IFID_component|ALT_INV_internal\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(59));

-- Location: M10K_X11_Y14_N0
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/processador.ram0_dualregfile_d8392312.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "data_path:dp_component|dualregfile:dual_reg_file|altsyncram:ram_rtl_1|altsyncram_mes1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 1,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 1,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \dp_component|MEMWB_component|internal\(133),
	portbre => VCC,
	clk0 => \control_component|clock_generator|clk~0_combout\,
	portadatain => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X18_Y14_N35
\dp_component|EXMEM_component|internal[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a63\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(68));

-- Location: FF_X13_Y16_N56
\dp_component|data_memory_component|mem_rtl_0_bypass[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(68),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(84));

-- Location: FF_X17_Y13_N17
\dp_component|IDEX_component|internal[278]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \control_component|Mux0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(278));

-- Location: FF_X17_Y13_N35
\dp_component|EXMEM_component|internal[201]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|IDEX_component|internal\(278),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(201));

-- Location: M10K_X11_Y13_N0
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/processador.ram0_dualregfile_d8392312.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "data_path:dp_component|dualregfile:dual_reg_file|altsyncram:ram_rtl_0|altsyncram_mes1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \dp_component|MEMWB_component|internal\(133),
	portbre => VCC,
	clk0 => \control_component|clock_generator|clk~0_combout\,
	portadatain => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X19_Y17_N30
\dp_component|alu_component|Add0~258\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~258_cout\ = CARRY(( \dp_component|alu_control_component|Mux1~0_combout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	cin => GND,
	cout => \dp_component|alu_component|Add0~258_cout\);

-- Location: LABCELL_X19_Y17_N33
\dp_component|alu_component|Add0~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~193_sumout\ = SUM(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0~portbdataout\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(16))))) ) + ( \dp_component|alu_component|Add0~258_cout\ ))
-- \dp_component|alu_component|Add0~194\ = CARRY(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0~portbdataout\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(16))))) ) + ( \dp_component|alu_component|Add0~258_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000010100101100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datab => \dp_component|IDEX_component|ALT_INV_internal\(16),
	datac => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datad => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	cin => \dp_component|alu_component|Add0~258_cout\,
	sumout => \dp_component|alu_component|Add0~193_sumout\,
	cout => \dp_component|alu_component|Add0~194\);

-- Location: LABCELL_X19_Y17_N36
\dp_component|alu_component|Add0~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~197_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a1\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(17))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a1\ ) + ( \dp_component|alu_component|Add0~194\ ))
-- \dp_component|alu_component|Add0~198\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a1\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(17))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a1\ ) + ( \dp_component|alu_component|Add0~194\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datab => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(17),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a1\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a1\,
	cin => \dp_component|alu_component|Add0~194\,
	sumout => \dp_component|alu_component|Add0~197_sumout\,
	cout => \dp_component|alu_component|Add0~198\);

-- Location: LABCELL_X19_Y17_N21
\dp_component|alu_component|Mux62~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux62~0_combout\ = ( \dp_component|IDEX_component|internal\(272) & ( (!\dp_component|IDEX_component|internal\(275) & \dp_component|IDEX_component|internal\(17)) ) ) # ( !\dp_component|IDEX_component|internal\(272) & ( 
-- (!\dp_component|IDEX_component|internal\(275) & \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a1\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(275),
	datac => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a1\,
	datad => \dp_component|IDEX_component|ALT_INV_internal\(17),
	dataf => \dp_component|IDEX_component|ALT_INV_internal\(272),
	combout => \dp_component|alu_component|Mux62~0_combout\);

-- Location: LABCELL_X19_Y17_N18
\dp_component|alu_component|Mux62~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux62~1_combout\ = ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a1\ & ( (\dp_component|IDEX_component|internal\(274) & ((\dp_component|IDEX_component|internal[10]~DUPLICATE_q\) # 
-- (\dp_component|alu_component|Mux62~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datac => \dp_component|alu_component|ALT_INV_Mux62~0_combout\,
	datad => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a1\,
	combout => \dp_component|alu_component|Mux62~1_combout\);

-- Location: LABCELL_X20_Y17_N33
\dp_component|alu_component|Mux62~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux62~2_combout\ = ( \dp_component|alu_component|Mux61~0_combout\ & ( \dp_component|alu_component|Mux62~1_combout\ ) ) # ( !\dp_component|alu_component|Mux61~0_combout\ & ( (\dp_component|alu_component|Mux62~1_combout\) # 
-- (\dp_component|alu_component|Add0~197_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Add0~197_sumout\,
	datac => \dp_component|alu_component|ALT_INV_Mux62~1_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Mux62~2_combout\);

-- Location: FF_X20_Y17_N35
\dp_component|EXMEM_component|internal[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux62~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(70));

-- Location: LABCELL_X21_Y17_N27
\dp_component|alu_component|Mux61~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux61~1_combout\ = ( \dp_component|IDEX_component|internal\(275) & ( !\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ ) ) # ( !\dp_component|IDEX_component|internal\(275) & ( 
-- (!\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & ((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a2\))) # (\dp_component|IDEX_component|internal\(272) & 
-- (!\dp_component|IDEX_component|internal\(18))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000000100000111000000010000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(18),
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a2\,
	dataf => \dp_component|IDEX_component|ALT_INV_internal\(275),
	combout => \dp_component|alu_component|Mux61~1_combout\);

-- Location: LABCELL_X19_Y17_N39
\dp_component|alu_component|Add0~249\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~249_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a2\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(18))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a2\ ) + ( \dp_component|alu_component|Add0~198\ ))
-- \dp_component|alu_component|Add0~250\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a2\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(18))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a2\ ) + ( \dp_component|alu_component|Add0~198\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datab => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(18),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a2\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a2\,
	cin => \dp_component|alu_component|Add0~198\,
	sumout => \dp_component|alu_component|Add0~249_sumout\,
	cout => \dp_component|alu_component|Add0~250\);

-- Location: LABCELL_X21_Y17_N57
\dp_component|alu_component|Mux61~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux61~3_combout\ = ( \dp_component|IDEX_component|internal\(274) & ( \dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Mux61~1_combout\ & 
-- \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a2\) ) ) ) # ( \dp_component|IDEX_component|internal\(274) & ( !\dp_component|alu_component|Mux61~0_combout\ & ( ((!\dp_component|alu_component|Mux61~1_combout\ & 
-- \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a2\)) # (\dp_component|alu_component|Add0~249_sumout\) ) ) ) # ( !\dp_component|IDEX_component|internal\(274) & ( !\dp_component|alu_component|Mux61~0_combout\ & ( 
-- \dp_component|alu_component|Add0~249_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001110110011101100000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux61~1_combout\,
	datab => \dp_component|alu_component|ALT_INV_Add0~249_sumout\,
	datac => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a2\,
	datae => \dp_component|IDEX_component|ALT_INV_internal\(274),
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Mux61~3_combout\);

-- Location: LABCELL_X16_Y18_N39
\dp_component|EXMEM_component|internal[71]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|EXMEM_component|internal[71]~feeder_combout\ = ( \dp_component|alu_component|Mux61~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|alu_component|ALT_INV_Mux61~3_combout\,
	combout => \dp_component|EXMEM_component|internal[71]~feeder_combout\);

-- Location: FF_X16_Y18_N41
\dp_component|EXMEM_component|internal[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|EXMEM_component|internal[71]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(71));

-- Location: LABCELL_X17_Y13_N12
\dp_component|sign_extend_component|Mux46~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|sign_extend_component|Mux46~0_combout\ = ( !\dp_component|IFID_component|internal\(27) & ( \dp_component|IFID_component|internal\(0) & ( (\dp_component|IFID_component|internal\(29) & \dp_component|IFID_component|internal\(26)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IFID_component|ALT_INV_internal\(29),
	datac => \dp_component|IFID_component|ALT_INV_internal\(26),
	datae => \dp_component|IFID_component|ALT_INV_internal\(27),
	dataf => \dp_component|IFID_component|ALT_INV_internal\(0),
	combout => \dp_component|sign_extend_component|Mux46~0_combout\);

-- Location: FF_X17_Y13_N13
\dp_component|IDEX_component|internal[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|sign_extend_component|Mux46~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(33));

-- Location: FF_X21_Y15_N11
\dp_component|MEMWB_component|internal[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(94),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(30));

-- Location: LABCELL_X17_Y14_N24
\dp_component|EXMEM_component|internal[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|EXMEM_component|internal[30]~feeder_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a25\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a25\,
	combout => \dp_component|EXMEM_component|internal[30]~feeder_combout\);

-- Location: FF_X17_Y14_N26
\dp_component|EXMEM_component|internal[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|EXMEM_component|internal[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(30));

-- Location: FF_X17_Y16_N38
\dp_component|data_memory_component|mem_rtl_0_bypass[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(46));

-- Location: LABCELL_X17_Y13_N9
\dp_component|sign_extend_component|Mux37~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|sign_extend_component|Mux37~1_combout\ = (!\dp_component|IFID_component|internal\(27) & ((\dp_component|sign_extend_component|Mux61~0_combout\))) # (\dp_component|IFID_component|internal\(27) & (\dp_component|IFID_component|internal\(26)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IFID_component|ALT_INV_internal\(26),
	datac => \dp_component|sign_extend_component|ALT_INV_Mux61~0_combout\,
	datad => \dp_component|IFID_component|ALT_INV_internal\(27),
	combout => \dp_component|sign_extend_component|Mux37~1_combout\);

-- Location: FF_X17_Y13_N10
\dp_component|IDEX_component|internal[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|sign_extend_component|Mux37~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(42));

-- Location: LABCELL_X17_Y13_N39
\dp_component|IDEX_component|internal[72]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|IDEX_component|internal[72]~feeder_combout\ = \dp_component|IFID_component|internal\(24)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|IFID_component|ALT_INV_internal\(24),
	combout => \dp_component|IDEX_component|internal[72]~feeder_combout\);

-- Location: FF_X17_Y13_N40
\dp_component|IDEX_component|internal[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|IDEX_component|internal[72]~feeder_combout\,
	asdata => \dp_component|sign_extend_component|Mux61~0_combout\,
	sclr => \dp_component|IDEX_component|internal[54]~0_combout\,
	sload => \dp_component|IFID_component|ALT_INV_internal\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(72));

-- Location: M10K_X22_Y15_N0
\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/processador.ram0_dualregfile_d8392312.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "data_path:dp_component|dualregfile:dual_reg_file|altsyncram:ram_rtl_1|altsyncram_mes1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 1,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 1,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 1,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 1,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \dp_component|MEMWB_component|internal\(133),
	portbre => VCC,
	clk0 => \control_component|clock_generator|clk~0_combout\,
	portadatain => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: FF_X16_Y14_N17
\dp_component|EXMEM_component|internal[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a61\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(66));

-- Location: FF_X12_Y16_N26
\dp_component|data_memory_component|mem_rtl_0_bypass[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(66),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(82));

-- Location: M10K_X22_Y14_N0
\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/processador.ram0_dualregfile_d8392312.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "data_path:dp_component|dualregfile:dual_reg_file|altsyncram:ram_rtl_0|altsyncram_mes1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \dp_component|MEMWB_component|internal\(133),
	portbre => VCC,
	clk0 => \control_component|clock_generator|clk~0_combout\,
	portadatain => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LABCELL_X21_Y14_N39
\dp_component|alu_component|Mux56~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux56~0_combout\ = ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a7\ & ( \dp_component|IDEX_component|internal\(274) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datae => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a7\,
	combout => \dp_component|alu_component|Mux56~0_combout\);

-- Location: LABCELL_X14_Y14_N36
\dp_component|sign_extend_component|Mux56~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|sign_extend_component|Mux56~0_combout\ = ( \dp_component|IFID_component|internal\(0) & ( ((\dp_component|IFID_component|internal\(29) & !\dp_component|IFID_component|internal\(27))) # (\dp_component|IFID_component|internal\(30)) ) ) # ( 
-- !\dp_component|IFID_component|internal\(0) & ( (\dp_component|IFID_component|internal\(30) & ((!\dp_component|IFID_component|internal\(29)) # (\dp_component|IFID_component|internal\(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100001011000010110000101101001111010011110100111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IFID_component|ALT_INV_internal\(29),
	datab => \dp_component|IFID_component|ALT_INV_internal\(27),
	datac => \dp_component|IFID_component|ALT_INV_internal\(30),
	dataf => \dp_component|IFID_component|ALT_INV_internal\(0),
	combout => \dp_component|sign_extend_component|Mux56~0_combout\);

-- Location: FF_X14_Y14_N37
\dp_component|IDEX_component|internal[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|sign_extend_component|Mux56~0_combout\,
	sclr => \dp_component|IFID_component|ALT_INV_internal\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(23));

-- Location: LABCELL_X14_Y14_N12
\dp_component|sign_extend_component|Mux57~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|sign_extend_component|Mux57~0_combout\ = ( \dp_component|IFID_component|internal\(29) & ( \dp_component|IFID_component|internal\(27) ) ) # ( \dp_component|IFID_component|internal\(29) & ( !\dp_component|IFID_component|internal\(27) & ( 
-- \dp_component|IFID_component|internal\(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dp_component|IFID_component|ALT_INV_internal\(11),
	datae => \dp_component|IFID_component|ALT_INV_internal\(29),
	dataf => \dp_component|IFID_component|ALT_INV_internal\(27),
	combout => \dp_component|sign_extend_component|Mux57~0_combout\);

-- Location: FF_X14_Y14_N13
\dp_component|IDEX_component|internal[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|sign_extend_component|Mux57~0_combout\,
	sclr => \dp_component|IFID_component|ALT_INV_internal\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(22));

-- Location: LABCELL_X14_Y14_N39
\dp_component|sign_extend_component|Mux58~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|sign_extend_component|Mux58~0_combout\ = ( \dp_component|IFID_component|internal\(10) & ( (\dp_component|IFID_component|internal\(27)) # (\dp_component|IFID_component|internal\(29)) ) ) # ( !\dp_component|IFID_component|internal\(10) & ( 
-- \dp_component|IFID_component|internal\(27) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IFID_component|ALT_INV_internal\(29),
	datab => \dp_component|IFID_component|ALT_INV_internal\(27),
	dataf => \dp_component|IFID_component|ALT_INV_internal\(10),
	combout => \dp_component|sign_extend_component|Mux58~0_combout\);

-- Location: FF_X14_Y14_N41
\dp_component|IDEX_component|internal[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|sign_extend_component|Mux58~0_combout\,
	sclr => \dp_component|IFID_component|ALT_INV_internal\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(21));

-- Location: LABCELL_X19_Y17_N42
\dp_component|alu_component|Add0~253\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~253_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a3\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(19))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a3\ ) + ( \dp_component|alu_component|Add0~250\ ))
-- \dp_component|alu_component|Add0~254\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a3\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(19))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a3\ ) + ( \dp_component|alu_component|Add0~250\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011011011000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(19),
	datab => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a3\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a3\,
	cin => \dp_component|alu_component|Add0~250\,
	sumout => \dp_component|alu_component|Add0~253_sumout\,
	cout => \dp_component|alu_component|Add0~254\);

-- Location: LABCELL_X19_Y17_N45
\dp_component|alu_component|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~45_sumout\ = SUM(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4~portbdataout\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(19))))) ) + ( \dp_component|alu_component|Add0~254\ ))
-- \dp_component|alu_component|Add0~46\ = CARRY(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4~portbdataout\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(19))))) ) + ( \dp_component|alu_component|Add0~254\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010010011100100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(19),
	datab => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datad => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a4~portbdataout\,
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a4~portbdataout\,
	cin => \dp_component|alu_component|Add0~254\,
	sumout => \dp_component|alu_component|Add0~45_sumout\,
	cout => \dp_component|alu_component|Add0~46\);

-- Location: LABCELL_X19_Y17_N48
\dp_component|alu_component|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~49_sumout\ = SUM(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a5\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a5\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(21))))) ) + ( \dp_component|alu_component|Add0~46\ ))
-- \dp_component|alu_component|Add0~50\ = CARRY(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a5\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a5\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(21))))) ) + ( \dp_component|alu_component|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010010110001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datab => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(21),
	datad => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a5\,
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a5\,
	cin => \dp_component|alu_component|Add0~46\,
	sumout => \dp_component|alu_component|Add0~49_sumout\,
	cout => \dp_component|alu_component|Add0~50\);

-- Location: LABCELL_X19_Y17_N51
\dp_component|alu_component|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~85_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a6\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(22))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a6\ ) + ( \dp_component|alu_component|Add0~50\ ))
-- \dp_component|alu_component|Add0~86\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a6\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(22))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a6\ ) + ( \dp_component|alu_component|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datab => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(22),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a6\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a6\,
	cin => \dp_component|alu_component|Add0~50\,
	sumout => \dp_component|alu_component|Add0~85_sumout\,
	cout => \dp_component|alu_component|Add0~86\);

-- Location: LABCELL_X19_Y17_N54
\dp_component|alu_component|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~89_sumout\ = SUM(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a7\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a7\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(23))))) ) + ( \dp_component|alu_component|Add0~86\ ))
-- \dp_component|alu_component|Add0~90\ = CARRY(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a7\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a7\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(23))))) ) + ( \dp_component|alu_component|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010010110001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datab => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(23),
	datad => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a7\,
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a7\,
	cin => \dp_component|alu_component|Add0~86\,
	sumout => \dp_component|alu_component|Add0~89_sumout\,
	cout => \dp_component|alu_component|Add0~90\);

-- Location: LABCELL_X21_Y14_N3
\dp_component|alu_component|Mux56~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux56~2_combout\ = ( !\dp_component|IDEX_component|internal\(275) & ( (!\dp_component|IDEX_component|internal\(272) & (\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a7\)) # 
-- (\dp_component|IDEX_component|internal\(272) & ((\dp_component|IDEX_component|internal\(23)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a7\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(23),
	datad => \dp_component|IDEX_component|ALT_INV_internal\(272),
	dataf => \dp_component|IDEX_component|ALT_INV_internal\(275),
	combout => \dp_component|alu_component|Mux56~2_combout\);

-- Location: LABCELL_X20_Y15_N18
\dp_component|alu_component|Mux56~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux56~3_combout\ = ( \dp_component|alu_component|Mux56~2_combout\ & ( \dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & ( ((!\dp_component|alu_component|Mux61~0_combout\ & \dp_component|alu_component|Add0~89_sumout\)) # 
-- (\dp_component|alu_component|Mux56~0_combout\) ) ) ) # ( !\dp_component|alu_component|Mux56~2_combout\ & ( \dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & ( ((!\dp_component|alu_component|Mux61~0_combout\ & 
-- \dp_component|alu_component|Add0~89_sumout\)) # (\dp_component|alu_component|Mux56~0_combout\) ) ) ) # ( \dp_component|alu_component|Mux56~2_combout\ & ( !\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & ( 
-- ((!\dp_component|alu_component|Mux61~0_combout\ & \dp_component|alu_component|Add0~89_sumout\)) # (\dp_component|alu_component|Mux56~0_combout\) ) ) ) # ( !\dp_component|alu_component|Mux56~2_combout\ & ( 
-- !\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & ( (!\dp_component|alu_component|Mux61~0_combout\ & \dp_component|alu_component|Add0~89_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000011111010111100001111101011110000111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datac => \dp_component|alu_component|ALT_INV_Mux56~0_combout\,
	datad => \dp_component|alu_component|ALT_INV_Add0~89_sumout\,
	datae => \dp_component|alu_component|ALT_INV_Mux56~2_combout\,
	dataf => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	combout => \dp_component|alu_component|Mux56~3_combout\);

-- Location: FF_X16_Y17_N38
\dp_component|EXMEM_component|internal[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|alu_component|Mux56~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(76));

-- Location: LABCELL_X21_Y14_N54
\dp_component|sign_extend_component|Mux55~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|sign_extend_component|Mux55~0_combout\ = ( \dp_component|IFID_component|internal\(29) & ( (\dp_component|IFID_component|internal\(26) & (\dp_component|IFID_component|internal\(27) & \dp_component|IFID_component|internal\(30))) ) ) # ( 
-- !\dp_component|IFID_component|internal\(29) & ( (\dp_component|IFID_component|internal\(26) & \dp_component|IFID_component|internal\(30)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|IFID_component|ALT_INV_internal\(26),
	datac => \dp_component|IFID_component|ALT_INV_internal\(27),
	datad => \dp_component|IFID_component|ALT_INV_internal\(30),
	dataf => \dp_component|IFID_component|ALT_INV_internal\(29),
	combout => \dp_component|sign_extend_component|Mux55~0_combout\);

-- Location: FF_X21_Y14_N55
\dp_component|IDEX_component|internal[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|sign_extend_component|Mux55~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(24));

-- Location: LABCELL_X20_Y15_N15
\dp_component|alu_component|Mux55~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux55~2_combout\ = ( !\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & ( ((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a8\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(24)))) # (\dp_component|IDEX_component|internal\(275)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011111111111001001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datab => \dp_component|IDEX_component|ALT_INV_internal\(24),
	datac => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a8\,
	datad => \dp_component|IDEX_component|ALT_INV_internal\(275),
	dataf => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	combout => \dp_component|alu_component|Mux55~2_combout\);

-- Location: LABCELL_X19_Y17_N57
\dp_component|alu_component|Add0~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~137_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a8\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(24))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a8\ ) + ( \dp_component|alu_component|Add0~90\ ))
-- \dp_component|alu_component|Add0~138\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a8\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(24))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a8\ ) + ( \dp_component|alu_component|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datab => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(24),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a8\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a8\,
	cin => \dp_component|alu_component|Add0~90\,
	sumout => \dp_component|alu_component|Add0~137_sumout\,
	cout => \dp_component|alu_component|Add0~138\);

-- Location: LABCELL_X20_Y15_N57
\dp_component|alu_component|Mux55~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux55~4_combout\ = ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a8\ & ( (!\dp_component|IDEX_component|internal\(274) & (((\dp_component|alu_component|Add0~137_sumout\ & 
-- !\dp_component|alu_component|Mux61~0_combout\)))) # (\dp_component|IDEX_component|internal\(274) & ((!\dp_component|alu_component|Mux55~2_combout\) # ((\dp_component|alu_component|Add0~137_sumout\ & !\dp_component|alu_component|Mux61~0_combout\)))) ) ) # 
-- ( !\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a8\ & ( (\dp_component|alu_component|Add0~137_sumout\ & !\dp_component|alu_component|Mux61~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000001001111010001000100111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datab => \dp_component|alu_component|ALT_INV_Mux55~2_combout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~137_sumout\,
	datad => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a8\,
	combout => \dp_component|alu_component|Mux55~4_combout\);

-- Location: LABCELL_X20_Y16_N51
\dp_component|EXMEM_component|internal[77]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|EXMEM_component|internal[77]~feeder_combout\ = ( \dp_component|alu_component|Mux55~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|alu_component|ALT_INV_Mux55~4_combout\,
	combout => \dp_component|EXMEM_component|internal[77]~feeder_combout\);

-- Location: FF_X20_Y16_N53
\dp_component|EXMEM_component|internal[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|EXMEM_component|internal[77]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(77));

-- Location: LABCELL_X19_Y16_N30
\dp_component|alu_component|Add0~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~141_sumout\ = SUM(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a9\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a9\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(24))))) ) + ( \dp_component|alu_component|Add0~138\ ))
-- \dp_component|alu_component|Add0~142\ = CARRY(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a9\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a9\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(24))))) ) + ( \dp_component|alu_component|Add0~138\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010010110001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datab => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(24),
	datad => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a9\,
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a9\,
	cin => \dp_component|alu_component|Add0~138\,
	sumout => \dp_component|alu_component|Add0~141_sumout\,
	cout => \dp_component|alu_component|Add0~142\);

-- Location: LABCELL_X19_Y16_N18
\dp_component|alu_component|Mux54~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux54~0_combout\ = ( !\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & ( ((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a9\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(24)))) # (\dp_component|IDEX_component|internal\(275)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110101110101111111010111010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(275),
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(24),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a9\,
	dataf => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	combout => \dp_component|alu_component|Mux54~0_combout\);

-- Location: LABCELL_X20_Y15_N24
\dp_component|alu_component|Mux54~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux54~2_combout\ = ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a9\ & ( (!\dp_component|alu_component|Mux61~0_combout\ & (((!\dp_component|alu_component|Mux54~0_combout\ & 
-- \dp_component|IDEX_component|internal\(274))) # (\dp_component|alu_component|Add0~141_sumout\))) # (\dp_component|alu_component|Mux61~0_combout\ & (((!\dp_component|alu_component|Mux54~0_combout\ & \dp_component|IDEX_component|internal\(274))))) ) ) # ( 
-- !\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a9\ & ( (!\dp_component|alu_component|Mux61~0_combout\ & \dp_component|alu_component|Add0~141_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010111100100010001011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datab => \dp_component|alu_component|ALT_INV_Add0~141_sumout\,
	datac => \dp_component|alu_component|ALT_INV_Mux54~0_combout\,
	datad => \dp_component|IDEX_component|ALT_INV_internal\(274),
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a9\,
	combout => \dp_component|alu_component|Mux54~2_combout\);

-- Location: LABCELL_X20_Y16_N57
\dp_component|EXMEM_component|internal[78]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|EXMEM_component|internal[78]~feeder_combout\ = ( \dp_component|alu_component|Mux54~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|alu_component|ALT_INV_Mux54~2_combout\,
	combout => \dp_component|EXMEM_component|internal[78]~feeder_combout\);

-- Location: FF_X20_Y16_N59
\dp_component|EXMEM_component|internal[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|EXMEM_component|internal[78]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(78));

-- Location: LABCELL_X14_Y14_N3
\dp_component|sign_extend_component|Mux52~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|sign_extend_component|Mux52~0_combout\ = ( \dp_component|IFID_component|internal\(26) & ( (\dp_component|IFID_component|internal\(11) & ((!\dp_component|IFID_component|internal\(29)) # (\dp_component|IFID_component|internal\(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001011000010110000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IFID_component|ALT_INV_internal\(29),
	datab => \dp_component|IFID_component|ALT_INV_internal\(27),
	datac => \dp_component|IFID_component|ALT_INV_internal\(11),
	dataf => \dp_component|IFID_component|ALT_INV_internal\(26),
	combout => \dp_component|sign_extend_component|Mux52~0_combout\);

-- Location: FF_X14_Y14_N4
\dp_component|IDEX_component|internal[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|sign_extend_component|Mux52~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(27));

-- Location: LABCELL_X21_Y17_N15
\dp_component|alu_component|Mux52~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux52~0_combout\ = ( !\dp_component|IDEX_component|internal\(275) & ( (!\dp_component|IDEX_component|internal\(272) & ((\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a11\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (\dp_component|IDEX_component|internal\(27))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(27),
	datab => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a11\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(272),
	dataf => \dp_component|IDEX_component|ALT_INV_internal\(275),
	combout => \dp_component|alu_component|Mux52~0_combout\);

-- Location: LABCELL_X21_Y17_N36
\dp_component|alu_component|Mux52~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux52~1_combout\ = ( \dp_component|alu_component|Mux52~0_combout\ & ( (\dp_component|IDEX_component|internal\(274) & \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a11\) ) ) # ( 
-- !\dp_component|alu_component|Mux52~0_combout\ & ( (\dp_component|IDEX_component|internal\(274) & (\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a11\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datab => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	datac => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a11\,
	dataf => \dp_component|alu_component|ALT_INV_Mux52~0_combout\,
	combout => \dp_component|alu_component|Mux52~1_combout\);

-- Location: LABCELL_X19_Y16_N33
\dp_component|alu_component|Add0~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~185_sumout\ = SUM(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a10\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a10\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(26))))) ) + ( \dp_component|alu_component|Add0~142\ ))
-- \dp_component|alu_component|Add0~186\ = CARRY(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a10\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a10\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(26))))) ) + ( \dp_component|alu_component|Add0~142\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010010110001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datab => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(26),
	datad => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a10\,
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a10\,
	cin => \dp_component|alu_component|Add0~142\,
	sumout => \dp_component|alu_component|Add0~185_sumout\,
	cout => \dp_component|alu_component|Add0~186\);

-- Location: LABCELL_X19_Y16_N36
\dp_component|alu_component|Add0~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~189_sumout\ = SUM(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a11\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a11\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(27))))) ) + ( \dp_component|alu_component|Add0~186\ ))
-- \dp_component|alu_component|Add0~190\ = CARRY(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a11\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a11\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(27))))) ) + ( \dp_component|alu_component|Add0~186\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010010110001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datab => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(27),
	datad => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a11\,
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a11\,
	cin => \dp_component|alu_component|Add0~186\,
	sumout => \dp_component|alu_component|Add0~189_sumout\,
	cout => \dp_component|alu_component|Add0~190\);

-- Location: LABCELL_X21_Y17_N12
\dp_component|alu_component|Mux52~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux52~2_combout\ = ( \dp_component|alu_component|Mux61~0_combout\ & ( \dp_component|alu_component|Mux52~1_combout\ ) ) # ( !\dp_component|alu_component|Mux61~0_combout\ & ( (\dp_component|alu_component|Add0~189_sumout\) # 
-- (\dp_component|alu_component|Mux52~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|alu_component|ALT_INV_Mux52~1_combout\,
	datad => \dp_component|alu_component|ALT_INV_Add0~189_sumout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Mux52~2_combout\);

-- Location: LABCELL_X12_Y15_N39
\dp_component|EXMEM_component|internal[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|EXMEM_component|internal[23]~feeder_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a18\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a18\,
	combout => \dp_component|EXMEM_component|internal[23]~feeder_combout\);

-- Location: FF_X12_Y15_N41
\dp_component|EXMEM_component|internal[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|EXMEM_component|internal[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(23));

-- Location: FF_X19_Y15_N23
\dp_component|EXMEM_component|internal[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a19\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(24));

-- Location: M10K_X11_Y18_N0
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "data_path:dp_component|ram:data_memory_component|altsyncram:mem_rtl_0|altsyncram_csi1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 10,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 10,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \dp_component|EXMEM_component|internal\(201),
	portbre => VCC,
	clk0 => \control_component|clock_generator|clk~0_combout\,
	clk1 => \control_component|clock_generator|clk~0_combout\,
	ena0 => \dp_component|EXMEM_component|internal\(201),
	portadatain => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LABCELL_X12_Y16_N24
\dp_component|data_memory_component|mem~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~116_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(82) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a61\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(82) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a61\ & ( (!\dp_component|data_memory_component|mem~78_combout\) # ((!\dp_component|data_memory_component|mem~77_combout\) 
-- # ((!\dp_component|data_memory_component|mem~75_combout\) # (!\dp_component|data_memory_component|mem~76_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(82) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a61\ & ( (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & (\dp_component|data_memory_component|mem~75_combout\ & 
-- \dp_component|data_memory_component|mem~76_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(82),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a61\,
	combout => \dp_component|data_memory_component|mem~116_combout\);

-- Location: LABCELL_X12_Y16_N30
\dp_component|data_memory_component|data_o[61]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(61) = ( \dp_component|data_memory_component|LessThan0~14_combout\ & ( \dp_component|data_memory_component|mem~116_combout\ ) ) # ( !\dp_component|data_memory_component|LessThan0~14_combout\ & ( 
-- \dp_component|data_memory_component|data_o\(61) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|data_memory_component|ALT_INV_mem~116_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_data_o\(61),
	dataf => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	combout => \dp_component|data_memory_component|data_o\(61));

-- Location: FF_X12_Y16_N31
\dp_component|MEMWB_component|internal[130]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(61),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(130));

-- Location: LABCELL_X14_Y14_N18
\dp_component|sign_extend_component|Mux34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|sign_extend_component|Mux34~0_combout\ = ( \dp_component|IFID_component|internal\(25) & ( !\dp_component|IFID_component|internal\(29) $ (\dp_component|IFID_component|internal\(27)) ) ) # ( !\dp_component|IFID_component|internal\(25) & ( 
-- (\dp_component|IFID_component|internal\(29) & \dp_component|IFID_component|internal\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000110011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IFID_component|ALT_INV_internal\(29),
	datab => \dp_component|IFID_component|ALT_INV_internal\(27),
	dataf => \dp_component|IFID_component|ALT_INV_internal\(25),
	combout => \dp_component|sign_extend_component|Mux34~0_combout\);

-- Location: FF_X14_Y14_N19
\dp_component|IDEX_component|internal[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|sign_extend_component|Mux34~0_combout\,
	sclr => \dp_component|IFID_component|ALT_INV_internal\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(45));

-- Location: LABCELL_X19_Y11_N33
\dp_component|alu_component|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux2~0_combout\ = ( \dp_component|IDEX_component|internal\(45) & ( (!\dp_component|IDEX_component|internal\(275) & ((\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a61\) # 
-- (\dp_component|IDEX_component|internal\(272)))) ) ) # ( !\dp_component|IDEX_component|internal\(45) & ( (!\dp_component|IDEX_component|internal\(275) & (!\dp_component|IDEX_component|internal\(272) & 
-- \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a61\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(275),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a61\,
	dataf => \dp_component|IDEX_component|ALT_INV_internal\(45),
	combout => \dp_component|alu_component|Mux2~0_combout\);

-- Location: LABCELL_X19_Y11_N30
\dp_component|alu_component|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux2~1_combout\ = ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a61\ & ( (\dp_component|IDEX_component|internal\(274) & ((\dp_component|alu_component|Mux2~0_combout\) # 
-- (\dp_component|IDEX_component|internal[10]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001111110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	datac => \dp_component|alu_component|ALT_INV_Mux2~0_combout\,
	datad => \dp_component|IDEX_component|ALT_INV_internal\(274),
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a61\,
	combout => \dp_component|alu_component|Mux2~1_combout\);

-- Location: LABCELL_X14_Y14_N21
\dp_component|sign_extend_component|Mux35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|sign_extend_component|Mux35~0_combout\ = ( \dp_component|IFID_component|internal\(25) & ( (!\dp_component|IFID_component|internal\(27) & (!\dp_component|IFID_component|internal\(29))) # (\dp_component|IFID_component|internal\(27) & 
-- ((\dp_component|IFID_component|internal\(28)))) ) ) # ( !\dp_component|IFID_component|internal\(25) & ( (\dp_component|IFID_component|internal\(27) & \dp_component|IFID_component|internal\(28)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001110001011100010111000101110001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IFID_component|ALT_INV_internal\(29),
	datab => \dp_component|IFID_component|ALT_INV_internal\(27),
	datac => \dp_component|IFID_component|ALT_INV_internal\(28),
	dataf => \dp_component|IFID_component|ALT_INV_internal\(25),
	combout => \dp_component|sign_extend_component|Mux35~0_combout\);

-- Location: FF_X14_Y14_N22
\dp_component|IDEX_component|internal[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|sign_extend_component|Mux35~0_combout\,
	sclr => \dp_component|IFID_component|ALT_INV_internal\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(44));

-- Location: LABCELL_X17_Y13_N3
\dp_component|IDEX_component|internal[70]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|IDEX_component|internal[70]~feeder_combout\ = \dp_component|IFID_component|internal\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IFID_component|ALT_INV_internal\(0),
	combout => \dp_component|IDEX_component|internal[70]~feeder_combout\);

-- Location: FF_X17_Y13_N4
\dp_component|IDEX_component|internal[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|IDEX_component|internal[70]~feeder_combout\,
	asdata => \dp_component|sign_extend_component|Mux61~0_combout\,
	sclr => \dp_component|IDEX_component|internal[54]~0_combout\,
	sload => \dp_component|IFID_component|ALT_INV_internal\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(70));

-- Location: LABCELL_X17_Y13_N48
\dp_component|IDEX_component|internal[58]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|IDEX_component|internal[58]~feeder_combout\ = ( \dp_component|IFID_component|internal\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|IFID_component|ALT_INV_internal\(10),
	combout => \dp_component|IDEX_component|internal[58]~feeder_combout\);

-- Location: FF_X17_Y13_N49
\dp_component|IDEX_component|internal[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|IDEX_component|internal[58]~feeder_combout\,
	asdata => \dp_component|sign_extend_component|Mux61~0_combout\,
	sclr => \dp_component|IDEX_component|internal[54]~0_combout\,
	sload => \dp_component|IFID_component|ALT_INV_internal\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(58));

-- Location: LABCELL_X17_Y13_N42
\dp_component|IDEX_component|internal[54]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|IDEX_component|internal[54]~feeder_combout\ = ( \dp_component|IFID_component|internal\(29) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|IFID_component|ALT_INV_internal\(29),
	combout => \dp_component|IDEX_component|internal[54]~feeder_combout\);

-- Location: FF_X17_Y13_N44
\dp_component|IDEX_component|internal[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|IDEX_component|internal[54]~feeder_combout\,
	asdata => \dp_component|sign_extend_component|Mux61~0_combout\,
	sclr => \dp_component|IDEX_component|internal[54]~0_combout\,
	sload => \dp_component|IFID_component|ALT_INV_internal\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(54));

-- Location: LABCELL_X17_Y13_N36
\dp_component|IDEX_component|internal[53]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|IDEX_component|internal[53]~feeder_combout\ = \dp_component|IFID_component|internal\(27)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|IFID_component|ALT_INV_internal\(27),
	combout => \dp_component|IDEX_component|internal[53]~feeder_combout\);

-- Location: FF_X17_Y13_N38
\dp_component|IDEX_component|internal[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|IDEX_component|internal[53]~feeder_combout\,
	asdata => \dp_component|sign_extend_component|Mux61~0_combout\,
	sclr => \dp_component|IDEX_component|internal[54]~0_combout\,
	sload => \dp_component|IFID_component|ALT_INV_internal\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(53));

-- Location: LABCELL_X14_Y14_N57
\dp_component|sign_extend_component|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|sign_extend_component|Mux32~0_combout\ = ( \dp_component|IFID_component|internal\(25) & ( (!\dp_component|IFID_component|internal\(27) & (!\dp_component|IFID_component|internal\(29))) # (\dp_component|IFID_component|internal\(27) & 
-- ((\dp_component|IFID_component|internal\(31)))) ) ) # ( !\dp_component|IFID_component|internal\(25) & ( (\dp_component|IFID_component|internal\(27) & \dp_component|IFID_component|internal\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001110001011100010111000101110001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IFID_component|ALT_INV_internal\(29),
	datab => \dp_component|IFID_component|ALT_INV_internal\(27),
	datac => \dp_component|IFID_component|ALT_INV_internal\(31),
	dataf => \dp_component|IFID_component|ALT_INV_internal\(25),
	combout => \dp_component|sign_extend_component|Mux32~0_combout\);

-- Location: FF_X14_Y14_N58
\dp_component|IDEX_component|internal[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|sign_extend_component|Mux32~0_combout\,
	sclr => \dp_component|IFID_component|ALT_INV_internal\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(47));

-- Location: LABCELL_X21_Y14_N9
\dp_component|sign_extend_component|Mux39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|sign_extend_component|Mux39~0_combout\ = ( \dp_component|IFID_component|internal\(26) & ( \dp_component|IFID_component|internal\(24) & ( (!\dp_component|IFID_component|internal\(29)) # (\dp_component|IFID_component|internal\(27)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|IFID_component|ALT_INV_internal\(27),
	datac => \dp_component|IFID_component|ALT_INV_internal\(29),
	datae => \dp_component|IFID_component|ALT_INV_internal\(26),
	dataf => \dp_component|IFID_component|ALT_INV_internal\(24),
	combout => \dp_component|sign_extend_component|Mux39~0_combout\);

-- Location: FF_X21_Y14_N10
\dp_component|IDEX_component|internal[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|sign_extend_component|Mux39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(40));

-- Location: LABCELL_X21_Y14_N30
\dp_component|sign_extend_component|o~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|sign_extend_component|o~0_combout\ = (!\dp_component|IFID_component|internal\(29) & \dp_component|IFID_component|internal\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|IFID_component|ALT_INV_internal\(29),
	datad => \dp_component|IFID_component|ALT_INV_internal\(0),
	combout => \dp_component|sign_extend_component|o~0_combout\);

-- Location: FF_X21_Y14_N31
\dp_component|IDEX_component|internal[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|sign_extend_component|o~0_combout\,
	asdata => \dp_component|IFID_component|internal\(0),
	sclr => \dp_component|IFID_component|ALT_INV_internal\(26),
	sload => \dp_component|IFID_component|internal\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(28));

-- Location: LABCELL_X19_Y16_N39
\dp_component|alu_component|Add0~241\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~241_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a12\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(28))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a12\ ) + ( \dp_component|alu_component|Add0~190\ ))
-- \dp_component|alu_component|Add0~242\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a12\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(28))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a12\ ) + ( \dp_component|alu_component|Add0~190\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datab => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(28),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a12\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a12\,
	cin => \dp_component|alu_component|Add0~190\,
	sumout => \dp_component|alu_component|Add0~241_sumout\,
	cout => \dp_component|alu_component|Add0~242\);

-- Location: LABCELL_X19_Y16_N42
\dp_component|alu_component|Add0~245\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~245_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a13\) # (\dp_component|IDEX_component|internal\(272)))) ) + ( 
-- \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a13\ ) + ( \dp_component|alu_component|Add0~242\ ))
-- \dp_component|alu_component|Add0~246\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a13\) # (\dp_component|IDEX_component|internal\(272)))) ) + ( 
-- \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a13\ ) + ( \dp_component|alu_component|Add0~242\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datab => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datac => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a13\,
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a13\,
	cin => \dp_component|alu_component|Add0~242\,
	sumout => \dp_component|alu_component|Add0~245_sumout\,
	cout => \dp_component|alu_component|Add0~246\);

-- Location: LABCELL_X19_Y16_N45
\dp_component|alu_component|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~37_sumout\ = SUM(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a14\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a14\) # 
-- (\dp_component|IDEX_component|internal\(272)))) ) + ( \dp_component|alu_component|Add0~246\ ))
-- \dp_component|alu_component|Add0~38\ = CARRY(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a14\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a14\) # 
-- (\dp_component|IDEX_component|internal\(272)))) ) + ( \dp_component|alu_component|Add0~246\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110001101100011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datab => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datac => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a14\,
	datad => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a14\,
	cin => \dp_component|alu_component|Add0~246\,
	sumout => \dp_component|alu_component|Add0~37_sumout\,
	cout => \dp_component|alu_component|Add0~38\);

-- Location: LABCELL_X19_Y16_N48
\dp_component|alu_component|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~41_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a15\) # (\dp_component|IDEX_component|internal\(272)))) ) + ( 
-- \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a15\ ) + ( \dp_component|alu_component|Add0~38\ ))
-- \dp_component|alu_component|Add0~42\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a15\) # (\dp_component|IDEX_component|internal\(272)))) ) + ( 
-- \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a15\ ) + ( \dp_component|alu_component|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datab => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datac => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a15\,
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a15\,
	cin => \dp_component|alu_component|Add0~38\,
	sumout => \dp_component|alu_component|Add0~41_sumout\,
	cout => \dp_component|alu_component|Add0~42\);

-- Location: LABCELL_X19_Y16_N51
\dp_component|alu_component|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~93_sumout\ = SUM(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a16\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a16\) # 
-- (\dp_component|IDEX_component|internal\(272)))) ) + ( \dp_component|alu_component|Add0~42\ ))
-- \dp_component|alu_component|Add0~94\ = CARRY(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a16\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a16\) # 
-- (\dp_component|IDEX_component|internal\(272)))) ) + ( \dp_component|alu_component|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000110011000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datab => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datac => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a16\,
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a16\,
	cin => \dp_component|alu_component|Add0~42\,
	sumout => \dp_component|alu_component|Add0~93_sumout\,
	cout => \dp_component|alu_component|Add0~94\);

-- Location: LABCELL_X19_Y16_N54
\dp_component|alu_component|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~77_sumout\ = SUM(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a17\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a17\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(33))))) ) + ( \dp_component|alu_component|Add0~94\ ))
-- \dp_component|alu_component|Add0~78\ = CARRY(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a17\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a17\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(33))))) ) + ( \dp_component|alu_component|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010010110001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datab => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(33),
	datad => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a17\,
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a17\,
	cin => \dp_component|alu_component|Add0~94\,
	sumout => \dp_component|alu_component|Add0~77_sumout\,
	cout => \dp_component|alu_component|Add0~78\);

-- Location: LABCELL_X19_Y16_N57
\dp_component|alu_component|Add0~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~129_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a18\) # (\dp_component|IDEX_component|internal\(272)))) ) + ( 
-- \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a18\ ) + ( \dp_component|alu_component|Add0~78\ ))
-- \dp_component|alu_component|Add0~130\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a18\) # (\dp_component|IDEX_component|internal\(272)))) ) + ( 
-- \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a18\ ) + ( \dp_component|alu_component|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datab => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a18\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a18\,
	cin => \dp_component|alu_component|Add0~78\,
	sumout => \dp_component|alu_component|Add0~129_sumout\,
	cout => \dp_component|alu_component|Add0~130\);

-- Location: LABCELL_X19_Y15_N30
\dp_component|alu_component|Add0~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~133_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a19\) # (\dp_component|IDEX_component|internal\(272)))) ) + ( 
-- \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a19\ ) + ( \dp_component|alu_component|Add0~130\ ))
-- \dp_component|alu_component|Add0~134\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a19\) # (\dp_component|IDEX_component|internal\(272)))) ) + ( 
-- \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a19\ ) + ( \dp_component|alu_component|Add0~130\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datab => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datac => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a19\,
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a19\,
	cin => \dp_component|alu_component|Add0~130\,
	sumout => \dp_component|alu_component|Add0~133_sumout\,
	cout => \dp_component|alu_component|Add0~134\);

-- Location: LABCELL_X19_Y15_N33
\dp_component|alu_component|Add0~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~177_sumout\ = SUM(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a20\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a20\) 
-- # (\dp_component|IDEX_component|internal\(272)))) ) + ( \dp_component|alu_component|Add0~134\ ))
-- \dp_component|alu_component|Add0~178\ = CARRY(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a20\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a20\) # 
-- (\dp_component|IDEX_component|internal\(272)))) ) + ( \dp_component|alu_component|Add0~134\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000110011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datab => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datad => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a20\,
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a20\,
	cin => \dp_component|alu_component|Add0~134\,
	sumout => \dp_component|alu_component|Add0~177_sumout\,
	cout => \dp_component|alu_component|Add0~178\);

-- Location: LABCELL_X19_Y15_N36
\dp_component|alu_component|Add0~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~181_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a21\) # (\dp_component|IDEX_component|internal\(272)))) ) + ( 
-- \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a21\ ) + ( \dp_component|alu_component|Add0~178\ ))
-- \dp_component|alu_component|Add0~182\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a21\) # (\dp_component|IDEX_component|internal\(272)))) ) + ( 
-- \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a21\ ) + ( \dp_component|alu_component|Add0~178\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011100100111001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datab => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datac => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a21\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a21\,
	cin => \dp_component|alu_component|Add0~178\,
	sumout => \dp_component|alu_component|Add0~181_sumout\,
	cout => \dp_component|alu_component|Add0~182\);

-- Location: LABCELL_X19_Y15_N39
\dp_component|alu_component|Add0~233\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~233_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a22\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(28))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a22\ ) + ( \dp_component|alu_component|Add0~182\ ))
-- \dp_component|alu_component|Add0~234\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a22\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(28))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a22\ ) + ( \dp_component|alu_component|Add0~182\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datab => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(28),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a22\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a22\,
	cin => \dp_component|alu_component|Add0~182\,
	sumout => \dp_component|alu_component|Add0~233_sumout\,
	cout => \dp_component|alu_component|Add0~234\);

-- Location: LABCELL_X19_Y15_N42
\dp_component|alu_component|Add0~237\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~237_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a23\) # (\dp_component|IDEX_component|internal\(272)))) ) + ( 
-- \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a23\ ) + ( \dp_component|alu_component|Add0~234\ ))
-- \dp_component|alu_component|Add0~238\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a23\) # (\dp_component|IDEX_component|internal\(272)))) ) + ( 
-- \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a23\ ) + ( \dp_component|alu_component|Add0~234\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011100100111001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datab => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datac => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a23\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a23\,
	cin => \dp_component|alu_component|Add0~234\,
	sumout => \dp_component|alu_component|Add0~237_sumout\,
	cout => \dp_component|alu_component|Add0~238\);

-- Location: LABCELL_X19_Y15_N45
\dp_component|alu_component|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~29_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a24\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(40))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a24\ ) + ( \dp_component|alu_component|Add0~238\ ))
-- \dp_component|alu_component|Add0~30\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a24\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(40))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a24\ ) + ( \dp_component|alu_component|Add0~238\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datab => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(40),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a24\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a24\,
	cin => \dp_component|alu_component|Add0~238\,
	sumout => \dp_component|alu_component|Add0~29_sumout\,
	cout => \dp_component|alu_component|Add0~30\);

-- Location: LABCELL_X19_Y15_N48
\dp_component|alu_component|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~33_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a25\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(41))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a25\ ) + ( \dp_component|alu_component|Add0~30\ ))
-- \dp_component|alu_component|Add0~34\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a25\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(41))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a25\ ) + ( \dp_component|alu_component|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datab => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(41),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a25\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a25\,
	cin => \dp_component|alu_component|Add0~30\,
	sumout => \dp_component|alu_component|Add0~33_sumout\,
	cout => \dp_component|alu_component|Add0~34\);

-- Location: LABCELL_X19_Y15_N51
\dp_component|alu_component|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~81_sumout\ = SUM(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a26\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a26\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(42))))) ) + ( \dp_component|alu_component|Add0~34\ ))
-- \dp_component|alu_component|Add0~82\ = CARRY(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a26\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a26\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(42))))) ) + ( \dp_component|alu_component|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010010110001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datab => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(42),
	datad => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a26\,
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a26\,
	cin => \dp_component|alu_component|Add0~34\,
	sumout => \dp_component|alu_component|Add0~81_sumout\,
	cout => \dp_component|alu_component|Add0~82\);

-- Location: LABCELL_X19_Y15_N54
\dp_component|alu_component|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~69_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a27\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(42))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a27\ ) + ( \dp_component|alu_component|Add0~82\ ))
-- \dp_component|alu_component|Add0~70\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a27\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(42))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a27\ ) + ( \dp_component|alu_component|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datab => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(42),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a27\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a27\,
	cin => \dp_component|alu_component|Add0~82\,
	sumout => \dp_component|alu_component|Add0~69_sumout\,
	cout => \dp_component|alu_component|Add0~70\);

-- Location: LABCELL_X19_Y15_N57
\dp_component|alu_component|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~121_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a28\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(44))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a28\ ) + ( \dp_component|alu_component|Add0~70\ ))
-- \dp_component|alu_component|Add0~122\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a28\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(44))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a28\ ) + ( \dp_component|alu_component|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datab => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(44),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a28\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a28\,
	cin => \dp_component|alu_component|Add0~70\,
	sumout => \dp_component|alu_component|Add0~121_sumout\,
	cout => \dp_component|alu_component|Add0~122\);

-- Location: LABCELL_X19_Y14_N30
\dp_component|alu_component|Add0~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~125_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a29\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(45))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a29\ ) + ( \dp_component|alu_component|Add0~122\ ))
-- \dp_component|alu_component|Add0~126\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a29\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(45))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a29\ ) + ( \dp_component|alu_component|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(45),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a29\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a29\,
	cin => \dp_component|alu_component|Add0~122\,
	sumout => \dp_component|alu_component|Add0~125_sumout\,
	cout => \dp_component|alu_component|Add0~126\);

-- Location: LABCELL_X19_Y14_N33
\dp_component|alu_component|Add0~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~169_sumout\ = SUM(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a30\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a30\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(46))))) ) + ( \dp_component|alu_component|Add0~126\ ))
-- \dp_component|alu_component|Add0~170\ = CARRY(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a30\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a30\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(46))))) ) + ( \dp_component|alu_component|Add0~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010010110010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(46),
	datad => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a30\,
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a30\,
	cin => \dp_component|alu_component|Add0~126\,
	sumout => \dp_component|alu_component|Add0~169_sumout\,
	cout => \dp_component|alu_component|Add0~170\);

-- Location: LABCELL_X19_Y14_N36
\dp_component|alu_component|Add0~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~173_sumout\ = SUM(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a31\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a31\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(47))))) ) + ( \dp_component|alu_component|Add0~170\ ))
-- \dp_component|alu_component|Add0~174\ = CARRY(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a31\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a31\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(47))))) ) + ( \dp_component|alu_component|Add0~170\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010010110010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(47),
	datad => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a31\,
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a31\,
	cin => \dp_component|alu_component|Add0~170\,
	sumout => \dp_component|alu_component|Add0~173_sumout\,
	cout => \dp_component|alu_component|Add0~174\);

-- Location: LABCELL_X19_Y14_N39
\dp_component|alu_component|Add0~225\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~225_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a32\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(70))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a32\ ) + ( \dp_component|alu_component|Add0~174\ ))
-- \dp_component|alu_component|Add0~226\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a32\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(70))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a32\ ) + ( \dp_component|alu_component|Add0~174\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(70),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a32\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a32\,
	cin => \dp_component|alu_component|Add0~174\,
	sumout => \dp_component|alu_component|Add0~225_sumout\,
	cout => \dp_component|alu_component|Add0~226\);

-- Location: LABCELL_X19_Y14_N42
\dp_component|alu_component|Add0~229\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~229_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a33\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(49))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a33\ ) + ( \dp_component|alu_component|Add0~226\ ))
-- \dp_component|alu_component|Add0~230\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a33\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(49))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a33\ ) + ( \dp_component|alu_component|Add0~226\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(49),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a33\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a33\,
	cin => \dp_component|alu_component|Add0~226\,
	sumout => \dp_component|alu_component|Add0~229_sumout\,
	cout => \dp_component|alu_component|Add0~230\);

-- Location: LABCELL_X19_Y14_N45
\dp_component|alu_component|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~21_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a34\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(49))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a34\ ) + ( \dp_component|alu_component|Add0~230\ ))
-- \dp_component|alu_component|Add0~22\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a34\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(49))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a34\ ) + ( \dp_component|alu_component|Add0~230\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(49),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a34\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a34\,
	cin => \dp_component|alu_component|Add0~230\,
	sumout => \dp_component|alu_component|Add0~21_sumout\,
	cout => \dp_component|alu_component|Add0~22\);

-- Location: LABCELL_X19_Y14_N48
\dp_component|alu_component|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~25_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a35\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(49))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a35\ ) + ( \dp_component|alu_component|Add0~22\ ))
-- \dp_component|alu_component|Add0~26\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a35\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(49))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a35\ ) + ( \dp_component|alu_component|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(49),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a35\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a35\,
	cin => \dp_component|alu_component|Add0~22\,
	sumout => \dp_component|alu_component|Add0~25_sumout\,
	cout => \dp_component|alu_component|Add0~26\);

-- Location: LABCELL_X19_Y14_N51
\dp_component|alu_component|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~73_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a36\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(49))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a36\ ) + ( \dp_component|alu_component|Add0~26\ ))
-- \dp_component|alu_component|Add0~74\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a36\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(49))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a36\ ) + ( \dp_component|alu_component|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(49),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a36\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a36\,
	cin => \dp_component|alu_component|Add0~26\,
	sumout => \dp_component|alu_component|Add0~73_sumout\,
	cout => \dp_component|alu_component|Add0~74\);

-- Location: LABCELL_X19_Y14_N54
\dp_component|alu_component|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~61_sumout\ = SUM(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a37\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a37\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(53))))) ) + ( \dp_component|alu_component|Add0~74\ ))
-- \dp_component|alu_component|Add0~62\ = CARRY(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a37\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a37\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(53))))) ) + ( \dp_component|alu_component|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010010110010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(53),
	datad => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a37\,
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a37\,
	cin => \dp_component|alu_component|Add0~74\,
	sumout => \dp_component|alu_component|Add0~61_sumout\,
	cout => \dp_component|alu_component|Add0~62\);

-- Location: LABCELL_X19_Y14_N57
\dp_component|alu_component|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~113_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a38\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(54))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a38\ ) + ( \dp_component|alu_component|Add0~62\ ))
-- \dp_component|alu_component|Add0~114\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a38\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(54))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a38\ ) + ( \dp_component|alu_component|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(54),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a38\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a38\,
	cin => \dp_component|alu_component|Add0~62\,
	sumout => \dp_component|alu_component|Add0~113_sumout\,
	cout => \dp_component|alu_component|Add0~114\);

-- Location: LABCELL_X19_Y13_N30
\dp_component|alu_component|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~117_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a39\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(55))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a39\ ) + ( \dp_component|alu_component|Add0~114\ ))
-- \dp_component|alu_component|Add0~118\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a39\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(55))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a39\ ) + ( \dp_component|alu_component|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(55),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a39\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a39\,
	cin => \dp_component|alu_component|Add0~114\,
	sumout => \dp_component|alu_component|Add0~117_sumout\,
	cout => \dp_component|alu_component|Add0~118\);

-- Location: LABCELL_X19_Y13_N33
\dp_component|alu_component|Add0~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~161_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a40\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(55))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a40\ ) + ( \dp_component|alu_component|Add0~118\ ))
-- \dp_component|alu_component|Add0~162\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a40\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(55))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a40\ ) + ( \dp_component|alu_component|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(55),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a40\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a40\,
	cin => \dp_component|alu_component|Add0~118\,
	sumout => \dp_component|alu_component|Add0~161_sumout\,
	cout => \dp_component|alu_component|Add0~162\);

-- Location: LABCELL_X19_Y13_N36
\dp_component|alu_component|Add0~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~165_sumout\ = SUM(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a41\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a41\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(55))))) ) + ( \dp_component|alu_component|Add0~162\ ))
-- \dp_component|alu_component|Add0~166\ = CARRY(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a41\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a41\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(55))))) ) + ( \dp_component|alu_component|Add0~162\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010010110010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(55),
	datad => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a41\,
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a41\,
	cin => \dp_component|alu_component|Add0~162\,
	sumout => \dp_component|alu_component|Add0~165_sumout\,
	cout => \dp_component|alu_component|Add0~166\);

-- Location: LABCELL_X19_Y13_N39
\dp_component|alu_component|Add0~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~217_sumout\ = SUM(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a42\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a42\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(58))))) ) + ( \dp_component|alu_component|Add0~166\ ))
-- \dp_component|alu_component|Add0~218\ = CARRY(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a42\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a42\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(58))))) ) + ( \dp_component|alu_component|Add0~166\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010010110010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(58),
	datad => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a42\,
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a42\,
	cin => \dp_component|alu_component|Add0~166\,
	sumout => \dp_component|alu_component|Add0~217_sumout\,
	cout => \dp_component|alu_component|Add0~218\);

-- Location: LABCELL_X19_Y13_N42
\dp_component|alu_component|Add0~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~221_sumout\ = SUM(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a43\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a43\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(59))))) ) + ( \dp_component|alu_component|Add0~218\ ))
-- \dp_component|alu_component|Add0~222\ = CARRY(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a43\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a43\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(59))))) ) + ( \dp_component|alu_component|Add0~218\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010010110010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(59),
	datad => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a43\,
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a43\,
	cin => \dp_component|alu_component|Add0~218\,
	sumout => \dp_component|alu_component|Add0~221_sumout\,
	cout => \dp_component|alu_component|Add0~222\);

-- Location: LABCELL_X19_Y13_N45
\dp_component|alu_component|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~13_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a44\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(70))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a44\ ) + ( \dp_component|alu_component|Add0~222\ ))
-- \dp_component|alu_component|Add0~14\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a44\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(70))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a44\ ) + ( \dp_component|alu_component|Add0~222\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(70),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a44\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a44\,
	cin => \dp_component|alu_component|Add0~222\,
	sumout => \dp_component|alu_component|Add0~13_sumout\,
	cout => \dp_component|alu_component|Add0~14\);

-- Location: LABCELL_X19_Y13_N48
\dp_component|alu_component|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~17_sumout\ = SUM(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a45\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a45\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(49))))) ) + ( \dp_component|alu_component|Add0~14\ ))
-- \dp_component|alu_component|Add0~18\ = CARRY(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a45\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a45\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(49))))) ) + ( \dp_component|alu_component|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000010010110100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(49),
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datad => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a45\,
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a45\,
	cin => \dp_component|alu_component|Add0~14\,
	sumout => \dp_component|alu_component|Add0~17_sumout\,
	cout => \dp_component|alu_component|Add0~18\);

-- Location: LABCELL_X19_Y13_N51
\dp_component|alu_component|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~65_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a46\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(49))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a46\ ) + ( \dp_component|alu_component|Add0~18\ ))
-- \dp_component|alu_component|Add0~66\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a46\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(49))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a46\ ) + ( \dp_component|alu_component|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001111011010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(49),
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a46\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a46\,
	cin => \dp_component|alu_component|Add0~18\,
	sumout => \dp_component|alu_component|Add0~65_sumout\,
	cout => \dp_component|alu_component|Add0~66\);

-- Location: LABCELL_X19_Y13_N54
\dp_component|alu_component|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~53_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a47\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(49))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a47\ ) + ( \dp_component|alu_component|Add0~66\ ))
-- \dp_component|alu_component|Add0~54\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a47\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(49))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a47\ ) + ( \dp_component|alu_component|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001111011010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(49),
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a47\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a47\,
	cin => \dp_component|alu_component|Add0~66\,
	sumout => \dp_component|alu_component|Add0~53_sumout\,
	cout => \dp_component|alu_component|Add0~54\);

-- Location: LABCELL_X19_Y13_N57
\dp_component|alu_component|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~105_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a48\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(49))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a48\ ) + ( \dp_component|alu_component|Add0~54\ ))
-- \dp_component|alu_component|Add0~106\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a48\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(49))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a48\ ) + ( \dp_component|alu_component|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001111011010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(49),
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a48\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a48\,
	cin => \dp_component|alu_component|Add0~54\,
	sumout => \dp_component|alu_component|Add0~105_sumout\,
	cout => \dp_component|alu_component|Add0~106\);

-- Location: LABCELL_X19_Y12_N30
\dp_component|alu_component|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~109_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a49\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(49))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a49\ ) + ( \dp_component|alu_component|Add0~106\ ))
-- \dp_component|alu_component|Add0~110\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a49\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(49))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a49\ ) + ( \dp_component|alu_component|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(49),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a49\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a49\,
	cin => \dp_component|alu_component|Add0~106\,
	sumout => \dp_component|alu_component|Add0~109_sumout\,
	cout => \dp_component|alu_component|Add0~110\);

-- Location: LABCELL_X19_Y12_N33
\dp_component|alu_component|Add0~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~153_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a50\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(49))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a50\ ) + ( \dp_component|alu_component|Add0~110\ ))
-- \dp_component|alu_component|Add0~154\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a50\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(49))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a50\ ) + ( \dp_component|alu_component|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(49),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a50\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a50\,
	cin => \dp_component|alu_component|Add0~110\,
	sumout => \dp_component|alu_component|Add0~153_sumout\,
	cout => \dp_component|alu_component|Add0~154\);

-- Location: LABCELL_X19_Y12_N36
\dp_component|alu_component|Add0~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~157_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a51\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(49))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a51\ ) + ( \dp_component|alu_component|Add0~154\ ))
-- \dp_component|alu_component|Add0~158\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a51\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(49))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a51\ ) + ( \dp_component|alu_component|Add0~154\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(49),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a51\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a51\,
	cin => \dp_component|alu_component|Add0~154\,
	sumout => \dp_component|alu_component|Add0~157_sumout\,
	cout => \dp_component|alu_component|Add0~158\);

-- Location: LABCELL_X19_Y12_N39
\dp_component|alu_component|Add0~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~209_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a52\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(49))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a52\ ) + ( \dp_component|alu_component|Add0~158\ ))
-- \dp_component|alu_component|Add0~210\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a52\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(49))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a52\ ) + ( \dp_component|alu_component|Add0~158\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(49),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a52\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a52\,
	cin => \dp_component|alu_component|Add0~158\,
	sumout => \dp_component|alu_component|Add0~209_sumout\,
	cout => \dp_component|alu_component|Add0~210\);

-- Location: LABCELL_X19_Y12_N42
\dp_component|alu_component|Add0~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~213_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a53\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(49))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a53\ ) + ( \dp_component|alu_component|Add0~210\ ))
-- \dp_component|alu_component|Add0~214\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a53\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(49))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a53\ ) + ( \dp_component|alu_component|Add0~210\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(49),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a53\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a53\,
	cin => \dp_component|alu_component|Add0~210\,
	sumout => \dp_component|alu_component|Add0~213_sumout\,
	cout => \dp_component|alu_component|Add0~214\);

-- Location: LABCELL_X19_Y12_N45
\dp_component|alu_component|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~5_sumout\ = SUM(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a54\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a54\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(70))))) ) + ( \dp_component|alu_component|Add0~214\ ))
-- \dp_component|alu_component|Add0~6\ = CARRY(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a54\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a54\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(70))))) ) + ( \dp_component|alu_component|Add0~214\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010010110010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(70),
	datad => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a54\,
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a54\,
	cin => \dp_component|alu_component|Add0~214\,
	sumout => \dp_component|alu_component|Add0~5_sumout\,
	cout => \dp_component|alu_component|Add0~6\);

-- Location: LABCELL_X19_Y12_N48
\dp_component|alu_component|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~9_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a55\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(49))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a55\ ) + ( \dp_component|alu_component|Add0~6\ ))
-- \dp_component|alu_component|Add0~10\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a55\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(49))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a55\ ) + ( \dp_component|alu_component|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(49),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a55\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a55\,
	cin => \dp_component|alu_component|Add0~6\,
	sumout => \dp_component|alu_component|Add0~9_sumout\,
	cout => \dp_component|alu_component|Add0~10\);

-- Location: LABCELL_X19_Y12_N51
\dp_component|alu_component|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~57_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a56\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(72))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a56\ ) + ( \dp_component|alu_component|Add0~10\ ))
-- \dp_component|alu_component|Add0~58\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a56\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(72))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a56\ ) + ( \dp_component|alu_component|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(72),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a56\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a56\,
	cin => \dp_component|alu_component|Add0~10\,
	sumout => \dp_component|alu_component|Add0~57_sumout\,
	cout => \dp_component|alu_component|Add0~58\);

-- Location: LABCELL_X19_Y12_N54
\dp_component|alu_component|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~1_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a57\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(41))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a57\ ) + ( \dp_component|alu_component|Add0~58\ ))
-- \dp_component|alu_component|Add0~2\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a57\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(41))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a57\ ) + ( \dp_component|alu_component|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(41),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a57\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a57\,
	cin => \dp_component|alu_component|Add0~58\,
	sumout => \dp_component|alu_component|Add0~1_sumout\,
	cout => \dp_component|alu_component|Add0~2\);

-- Location: LABCELL_X19_Y12_N57
\dp_component|alu_component|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~97_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a58\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(42))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a58\ ) + ( \dp_component|alu_component|Add0~2\ ))
-- \dp_component|alu_component|Add0~98\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a58\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(42))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a58\ ) + ( \dp_component|alu_component|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(42),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a58\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a58\,
	cin => \dp_component|alu_component|Add0~2\,
	sumout => \dp_component|alu_component|Add0~97_sumout\,
	cout => \dp_component|alu_component|Add0~98\);

-- Location: LABCELL_X19_Y11_N0
\dp_component|alu_component|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~101_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a59\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(42))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a59\ ) + ( \dp_component|alu_component|Add0~98\ ))
-- \dp_component|alu_component|Add0~102\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a59\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(42))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a59\ ) + ( \dp_component|alu_component|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(42),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a59\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a59\,
	cin => \dp_component|alu_component|Add0~98\,
	sumout => \dp_component|alu_component|Add0~101_sumout\,
	cout => \dp_component|alu_component|Add0~102\);

-- Location: LABCELL_X19_Y11_N3
\dp_component|alu_component|Add0~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~145_sumout\ = SUM(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a60\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a60\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(44))))) ) + ( \dp_component|alu_component|Add0~102\ ))
-- \dp_component|alu_component|Add0~146\ = CARRY(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a60\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a60\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(44))))) ) + ( \dp_component|alu_component|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010010110010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(44),
	datad => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a60\,
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a60\,
	cin => \dp_component|alu_component|Add0~102\,
	sumout => \dp_component|alu_component|Add0~145_sumout\,
	cout => \dp_component|alu_component|Add0~146\);

-- Location: LABCELL_X19_Y11_N6
\dp_component|alu_component|Add0~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~149_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a61\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(45))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a61\ ) + ( \dp_component|alu_component|Add0~146\ ))
-- \dp_component|alu_component|Add0~150\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a61\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(45))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a61\ ) + ( \dp_component|alu_component|Add0~146\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(45),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a61\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a61\,
	cin => \dp_component|alu_component|Add0~146\,
	sumout => \dp_component|alu_component|Add0~149_sumout\,
	cout => \dp_component|alu_component|Add0~150\);

-- Location: LABCELL_X20_Y13_N12
\dp_component|alu_component|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux2~2_combout\ = ((\dp_component|alu_component|Add0~149_sumout\ & !\dp_component|alu_component|Mux61~0_combout\)) # (\dp_component|alu_component|Mux2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010101110101011101010111010101110101011101010111010101110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux2~1_combout\,
	datab => \dp_component|alu_component|ALT_INV_Add0~149_sumout\,
	datac => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Mux2~2_combout\);

-- Location: FF_X20_Y13_N14
\dp_component|EXMEM_component|internal[130]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(130));

-- Location: FF_X20_Y13_N17
\dp_component|MEMWB_component|internal[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(130),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(66));

-- Location: LABCELL_X20_Y13_N15
\dp_component|mux_memory_reg|o[61]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[61]~37_combout\ = ( \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(130) ) ) # ( !\dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(66) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(130),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(66),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	combout => \dp_component|mux_memory_reg|o[61]~37_combout\);

-- Location: FF_X12_Y13_N32
\dp_component|EXMEM_component|internal[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a60\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(65));

-- Location: FF_X12_Y16_N47
\dp_component|data_memory_component|mem_rtl_0_bypass[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(65),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(81));

-- Location: LABCELL_X12_Y16_N45
\dp_component|data_memory_component|mem~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~115_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(81) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a60\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(81) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a60\ & ( (!\dp_component|data_memory_component|mem~78_combout\) # ((!\dp_component|data_memory_component|mem~77_combout\) 
-- # ((!\dp_component|data_memory_component|mem~76_combout\) # (!\dp_component|data_memory_component|mem~75_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(81) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a60\ & ( (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & (\dp_component|data_memory_component|mem~76_combout\ & 
-- \dp_component|data_memory_component|mem~75_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(81),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a60\,
	combout => \dp_component|data_memory_component|mem~115_combout\);

-- Location: LABCELL_X12_Y16_N57
\dp_component|data_memory_component|data_o[60]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(60) = ( \dp_component|data_memory_component|data_o\(60) & ( \dp_component|data_memory_component|LessThan0~14_combout\ & ( \dp_component|data_memory_component|mem~115_combout\ ) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(60) & ( \dp_component|data_memory_component|LessThan0~14_combout\ & ( \dp_component|data_memory_component|mem~115_combout\ ) ) ) # ( \dp_component|data_memory_component|data_o\(60) & ( 
-- !\dp_component|data_memory_component|LessThan0~14_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|data_memory_component|ALT_INV_mem~115_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_data_o\(60),
	dataf => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	combout => \dp_component|data_memory_component|data_o\(60));

-- Location: FF_X12_Y16_N59
\dp_component|MEMWB_component|internal[129]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(60),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(129));

-- Location: LABCELL_X19_Y11_N57
\dp_component|alu_component|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux3~0_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a60\ & ( (!\dp_component|IDEX_component|internal\(275) & ((!\dp_component|IDEX_component|internal\(272)) # 
-- (\dp_component|IDEX_component|internal\(44)))) ) ) # ( !\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a60\ & ( (!\dp_component|IDEX_component|internal\(275) & (\dp_component|IDEX_component|internal\(272) & 
-- \dp_component|IDEX_component|internal\(44))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010100000101010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(275),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datad => \dp_component|IDEX_component|ALT_INV_internal\(44),
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a60\,
	combout => \dp_component|alu_component|Mux3~0_combout\);

-- Location: LABCELL_X19_Y11_N54
\dp_component|alu_component|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux3~1_combout\ = ( \dp_component|IDEX_component|internal\(274) & ( (\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a60\ & ((\dp_component|IDEX_component|internal[10]~DUPLICATE_q\) # 
-- (\dp_component|alu_component|Mux3~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001111110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|alu_component|ALT_INV_Mux3~0_combout\,
	datac => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	datad => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a60\,
	dataf => \dp_component|IDEX_component|ALT_INV_internal\(274),
	combout => \dp_component|alu_component|Mux3~1_combout\);

-- Location: LABCELL_X20_Y13_N36
\dp_component|alu_component|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux3~2_combout\ = ( \dp_component|alu_component|Mux61~0_combout\ & ( \dp_component|alu_component|Mux3~1_combout\ ) ) # ( !\dp_component|alu_component|Mux61~0_combout\ & ( (\dp_component|alu_component|Add0~145_sumout\) # 
-- (\dp_component|alu_component|Mux3~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|alu_component|ALT_INV_Mux3~1_combout\,
	datad => \dp_component|alu_component|ALT_INV_Add0~145_sumout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Mux3~2_combout\);

-- Location: FF_X20_Y13_N38
\dp_component|EXMEM_component|internal[129]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(129));

-- Location: FF_X20_Y13_N41
\dp_component|MEMWB_component|internal[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(129),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(65));

-- Location: LABCELL_X20_Y13_N39
\dp_component|mux_memory_reg|o[60]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[60]~36_combout\ = ( \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(129) ) ) # ( !\dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(65) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|MEMWB_component|ALT_INV_internal\(129),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(65),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	combout => \dp_component|mux_memory_reg|o[60]~36_combout\);

-- Location: MLABCELL_X18_Y16_N24
\dp_component|EXMEM_component|internal[64]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|EXMEM_component|internal[64]~feeder_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a59\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a59\,
	combout => \dp_component|EXMEM_component|internal[64]~feeder_combout\);

-- Location: FF_X18_Y16_N26
\dp_component|EXMEM_component|internal[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|EXMEM_component|internal[64]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(64));

-- Location: FF_X12_Y16_N2
\dp_component|data_memory_component|mem_rtl_0_bypass[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(64),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(80));

-- Location: FF_X10_Y16_N17
\dp_component|EXMEM_component|internal[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a58\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(63));

-- Location: M10K_X11_Y16_N0
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "data_path:dp_component|ram:data_memory_component|altsyncram:mem_rtl_0|altsyncram_csi1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 10,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 10,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \dp_component|EXMEM_component|internal\(201),
	portbre => VCC,
	clk0 => \control_component|clock_generator|clk~0_combout\,
	clk1 => \control_component|clock_generator|clk~0_combout\,
	ena0 => \dp_component|EXMEM_component|internal\(201),
	portadatain => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LABCELL_X12_Y16_N0
\dp_component|data_memory_component|mem~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~104_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(80) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a59\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(80) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a59\ & ( (!\dp_component|data_memory_component|mem~78_combout\) # ((!\dp_component|data_memory_component|mem~77_combout\) 
-- # ((!\dp_component|data_memory_component|mem~75_combout\) # (!\dp_component|data_memory_component|mem~76_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(80) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a59\ & ( (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & (\dp_component|data_memory_component|mem~75_combout\ & 
-- \dp_component|data_memory_component|mem~76_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(80),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a59\,
	combout => \dp_component|data_memory_component|mem~104_combout\);

-- Location: MLABCELL_X13_Y16_N30
\dp_component|data_memory_component|data_o[59]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(59) = ( \dp_component|data_memory_component|data_o\(59) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~104_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(59) & ( (\dp_component|data_memory_component|mem~104_combout\ & \dp_component|data_memory_component|LessThan0~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|data_memory_component|ALT_INV_mem~104_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(59),
	combout => \dp_component|data_memory_component|data_o\(59));

-- Location: FF_X13_Y16_N31
\dp_component|MEMWB_component|internal[128]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(59),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(128));

-- Location: MLABCELL_X18_Y15_N51
\dp_component|alu_component|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux4~0_combout\ = ( \dp_component|IDEX_component|internal\(272) & ( (\dp_component|IDEX_component|internal\(42) & !\dp_component|IDEX_component|internal\(275)) ) ) # ( !\dp_component|IDEX_component|internal\(272) & ( 
-- (\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a59\ & !\dp_component|IDEX_component|internal\(275)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(42),
	datac => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a59\,
	datad => \dp_component|IDEX_component|ALT_INV_internal\(275),
	dataf => \dp_component|IDEX_component|ALT_INV_internal\(272),
	combout => \dp_component|alu_component|Mux4~0_combout\);

-- Location: MLABCELL_X18_Y15_N48
\dp_component|alu_component|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux4~1_combout\ = ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a59\ & ( (\dp_component|IDEX_component|internal\(274) & ((\dp_component|IDEX_component|internal\(10)) # 
-- (\dp_component|alu_component|Mux4~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datac => \dp_component|alu_component|ALT_INV_Mux4~0_combout\,
	datad => \dp_component|IDEX_component|ALT_INV_internal\(10),
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a59\,
	combout => \dp_component|alu_component|Mux4~1_combout\);

-- Location: LABCELL_X20_Y13_N54
\dp_component|alu_component|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux4~2_combout\ = ( \dp_component|alu_component|Add0~101_sumout\ & ( (!\dp_component|alu_component|Mux61~0_combout\) # (\dp_component|alu_component|Mux4~1_combout\) ) ) # ( !\dp_component|alu_component|Add0~101_sumout\ & ( 
-- \dp_component|alu_component|Mux4~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|alu_component|ALT_INV_Mux4~1_combout\,
	datad => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Add0~101_sumout\,
	combout => \dp_component|alu_component|Mux4~2_combout\);

-- Location: FF_X20_Y13_N56
\dp_component|EXMEM_component|internal[128]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux4~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(128));

-- Location: FF_X20_Y13_N32
\dp_component|MEMWB_component|internal[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(128),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(64));

-- Location: LABCELL_X20_Y13_N30
\dp_component|mux_memory_reg|o[59]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[59]~25_combout\ = ( \dp_component|MEMWB_component|internal\(64) & ( \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(128) ) ) ) # ( !\dp_component|MEMWB_component|internal\(64) & ( 
-- \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(128) ) ) ) # ( \dp_component|MEMWB_component|internal\(64) & ( !\dp_component|MEMWB_component|internal\(134) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|MEMWB_component|ALT_INV_internal\(128),
	datae => \dp_component|MEMWB_component|ALT_INV_internal\(64),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	combout => \dp_component|mux_memory_reg|o[59]~25_combout\);

-- Location: MLABCELL_X18_Y15_N42
\dp_component|alu_component|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux5~0_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a58\ & ( (!\dp_component|IDEX_component|internal\(275) & ((!\dp_component|IDEX_component|internal\(272)) # 
-- (\dp_component|IDEX_component|internal\(42)))) ) ) # ( !\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a58\ & ( (!\dp_component|IDEX_component|internal\(275) & (\dp_component|IDEX_component|internal\(272) & 
-- \dp_component|IDEX_component|internal\(42))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001010001010100010101000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(275),
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(42),
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a58\,
	combout => \dp_component|alu_component|Mux5~0_combout\);

-- Location: MLABCELL_X18_Y15_N54
\dp_component|alu_component|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux5~1_combout\ = ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a58\ & ( (\dp_component|IDEX_component|internal\(274) & ((\dp_component|IDEX_component|internal\(10)) # 
-- (\dp_component|alu_component|Mux5~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001111110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|alu_component|ALT_INV_Mux5~0_combout\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(10),
	datad => \dp_component|IDEX_component|ALT_INV_internal\(274),
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a58\,
	combout => \dp_component|alu_component|Mux5~1_combout\);

-- Location: LABCELL_X20_Y13_N24
\dp_component|alu_component|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux5~2_combout\ = ((!\dp_component|alu_component|Mux61~0_combout\ & \dp_component|alu_component|Add0~97_sumout\)) # (\dp_component|alu_component|Mux5~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101100111011001110110011101100111011001110110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datab => \dp_component|alu_component|ALT_INV_Mux5~1_combout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~97_sumout\,
	combout => \dp_component|alu_component|Mux5~2_combout\);

-- Location: FF_X20_Y13_N26
\dp_component|EXMEM_component|internal[127]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(127));

-- Location: FF_X20_Y13_N29
\dp_component|MEMWB_component|internal[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(127),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(63));

-- Location: FF_X10_Y16_N11
\dp_component|data_memory_component|mem_rtl_0_bypass[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(63),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(79));

-- Location: LABCELL_X10_Y16_N9
\dp_component|data_memory_component|mem~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~103_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(79) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a58\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(79) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a58\ & ( (!\dp_component|data_memory_component|mem~76_combout\) # ((!\dp_component|data_memory_component|mem~77_combout\) 
-- # ((!\dp_component|data_memory_component|mem~78_combout\) # (!\dp_component|data_memory_component|mem~75_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(79) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a58\ & ( (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & (\dp_component|data_memory_component|mem~78_combout\ & 
-- \dp_component|data_memory_component|mem~75_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(79),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a58\,
	combout => \dp_component|data_memory_component|mem~103_combout\);

-- Location: MLABCELL_X13_Y16_N39
\dp_component|data_memory_component|data_o[58]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(58) = ( \dp_component|data_memory_component|data_o\(58) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~103_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(58) & ( (\dp_component|data_memory_component|LessThan0~14_combout\ & \dp_component|data_memory_component|mem~103_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~103_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(58),
	combout => \dp_component|data_memory_component|data_o\(58));

-- Location: FF_X20_Y15_N4
\dp_component|MEMWB_component|internal[127]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|data_memory_component|data_o\(58),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(127));

-- Location: LABCELL_X20_Y13_N27
\dp_component|mux_memory_reg|o[58]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[58]~24_combout\ = ( \dp_component|MEMWB_component|internal\(127) & ( (\dp_component|MEMWB_component|internal\(63)) # (\dp_component|MEMWB_component|internal\(134)) ) ) # ( !\dp_component|MEMWB_component|internal\(127) & ( 
-- (!\dp_component|MEMWB_component|internal\(134) & \dp_component|MEMWB_component|internal\(63)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(63),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(127),
	combout => \dp_component|mux_memory_reg|o[58]~24_combout\);

-- Location: FF_X21_Y16_N35
\dp_component|EXMEM_component|internal[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a57\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(62));

-- Location: FF_X18_Y16_N20
\dp_component|data_memory_component|mem_rtl_0_bypass[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(62),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(78));

-- Location: M10K_X22_Y16_N0
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "data_path:dp_component|ram:data_memory_component|altsyncram:mem_rtl_0|altsyncram_csi1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 10,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 10,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \dp_component|EXMEM_component|internal\(201),
	portbre => VCC,
	clk0 => \control_component|clock_generator|clk~0_combout\,
	clk1 => \control_component|clock_generator|clk~0_combout\,
	ena0 => \dp_component|EXMEM_component|internal\(201),
	portadatain => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X18_Y16_N18
\dp_component|data_memory_component|mem~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~79_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(78) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a57\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(78) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a57\ & ( (!\dp_component|data_memory_component|mem~75_combout\) # ((!\dp_component|data_memory_component|mem~76_combout\) 
-- # ((!\dp_component|data_memory_component|mem~77_combout\) # (!\dp_component|data_memory_component|mem~78_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(78) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a57\ & ( (\dp_component|data_memory_component|mem~75_combout\ & (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & 
-- \dp_component|data_memory_component|mem~78_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(78),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a57\,
	combout => \dp_component|data_memory_component|mem~79_combout\);

-- Location: LABCELL_X14_Y16_N12
\dp_component|data_memory_component|data_o[57]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(57) = ( \dp_component|data_memory_component|data_o\(57) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~79_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(57) & ( (\dp_component|data_memory_component|LessThan0~14_combout\ & \dp_component|data_memory_component|mem~79_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~79_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(57),
	combout => \dp_component|data_memory_component|data_o\(57));

-- Location: FF_X14_Y16_N13
\dp_component|MEMWB_component|internal[126]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(57),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(126));

-- Location: LABCELL_X19_Y12_N0
\dp_component|alu_component|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux6~0_combout\ = ( \dp_component|IDEX_component|internal\(275) & ( !\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ ) ) # ( !\dp_component|IDEX_component|internal\(275) & ( 
-- (!\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & ((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a57\))) # (\dp_component|IDEX_component|internal\(272) & 
-- (!\dp_component|IDEX_component|internal\(41))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100000001000110010000000100011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(41),
	datab => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a57\,
	dataf => \dp_component|IDEX_component|ALT_INV_internal\(275),
	combout => \dp_component|alu_component|Mux6~0_combout\);

-- Location: LABCELL_X20_Y14_N30
\dp_component|alu_component|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux6~1_combout\ = ( \dp_component|alu_component|Add0~1_sumout\ & ( (!\dp_component|alu_component|Mux61~0_combout\) # ((!\dp_component|alu_component|Mux6~0_combout\ & (\dp_component|IDEX_component|internal\(274) & 
-- \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a57\))) ) ) # ( !\dp_component|alu_component|Add0~1_sumout\ & ( (!\dp_component|alu_component|Mux6~0_combout\ & (\dp_component|IDEX_component|internal\(274) & 
-- \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a57\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001011110000111100101111000011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux6~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datac => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datad => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a57\,
	dataf => \dp_component|alu_component|ALT_INV_Add0~1_sumout\,
	combout => \dp_component|alu_component|Mux6~1_combout\);

-- Location: FF_X20_Y14_N32
\dp_component|EXMEM_component|internal[126]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(126));

-- Location: FF_X20_Y14_N35
\dp_component|MEMWB_component|internal[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(126),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(62));

-- Location: LABCELL_X20_Y14_N33
\dp_component|mux_memory_reg|o[57]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[57]~0_combout\ = ( \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(126) ) ) # ( !\dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(62) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(126),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(62),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	combout => \dp_component|mux_memory_reg|o[57]~0_combout\);

-- Location: MLABCELL_X18_Y15_N57
\dp_component|alu_component|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux7~0_combout\ = ( \dp_component|IDEX_component|internal\(272) & ( (\dp_component|IDEX_component|internal\(72) & !\dp_component|IDEX_component|internal\(275)) ) ) # ( !\dp_component|IDEX_component|internal\(272) & ( 
-- (\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a56\ & !\dp_component|IDEX_component|internal\(275)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a56\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(72),
	datad => \dp_component|IDEX_component|ALT_INV_internal\(275),
	dataf => \dp_component|IDEX_component|ALT_INV_internal\(272),
	combout => \dp_component|alu_component|Mux7~0_combout\);

-- Location: MLABCELL_X18_Y15_N33
\dp_component|alu_component|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux7~1_combout\ = ( \dp_component|IDEX_component|internal\(274) & ( (\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a56\ & ((\dp_component|IDEX_component|internal\(10)) # 
-- (\dp_component|alu_component|Mux7~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a56\,
	datac => \dp_component|alu_component|ALT_INV_Mux7~0_combout\,
	datad => \dp_component|IDEX_component|ALT_INV_internal\(10),
	dataf => \dp_component|IDEX_component|ALT_INV_internal\(274),
	combout => \dp_component|alu_component|Mux7~1_combout\);

-- Location: MLABCELL_X18_Y13_N6
\dp_component|alu_component|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux7~2_combout\ = ( \dp_component|alu_component|Mux61~0_combout\ & ( \dp_component|alu_component|Mux7~1_combout\ ) ) # ( !\dp_component|alu_component|Mux61~0_combout\ & ( (\dp_component|alu_component|Mux7~1_combout\) # 
-- (\dp_component|alu_component|Add0~57_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|alu_component|ALT_INV_Add0~57_sumout\,
	datad => \dp_component|alu_component|ALT_INV_Mux7~1_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Mux7~2_combout\);

-- Location: FF_X18_Y13_N8
\dp_component|EXMEM_component|internal[125]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(125));

-- Location: FF_X18_Y13_N53
\dp_component|MEMWB_component|internal[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(125),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(61));

-- Location: MLABCELL_X18_Y14_N18
\dp_component|EXMEM_component|internal[61]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|EXMEM_component|internal[61]~feeder_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a56\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a56\,
	combout => \dp_component|EXMEM_component|internal[61]~feeder_combout\);

-- Location: FF_X18_Y14_N20
\dp_component|EXMEM_component|internal[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|EXMEM_component|internal[61]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(61));

-- Location: FF_X14_Y16_N59
\dp_component|data_memory_component|mem_rtl_0_bypass[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(61),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(77));

-- Location: FF_X18_Y17_N59
\dp_component|EXMEM_component|internal[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4~portbdataout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(9));

-- Location: FF_X21_Y17_N32
\dp_component|EXMEM_component|internal[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a5\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(10));

-- Location: FF_X21_Y16_N50
\dp_component|EXMEM_component|internal[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a15\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(20));

-- Location: LABCELL_X12_Y15_N33
\dp_component|EXMEM_component|internal[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|EXMEM_component|internal[22]~feeder_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a17\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a17\,
	combout => \dp_component|EXMEM_component|internal[22]~feeder_combout\);

-- Location: FF_X12_Y15_N35
\dp_component|EXMEM_component|internal[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|EXMEM_component|internal[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(22));

-- Location: FF_X19_Y15_N20
\dp_component|EXMEM_component|internal[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a27\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(32));

-- Location: FF_X18_Y15_N2
\dp_component|EXMEM_component|internal[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a46\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(51));

-- Location: FF_X21_Y15_N23
\dp_component|EXMEM_component|internal[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a47\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(52));

-- Location: M10K_X22_Y18_N0
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "data_path:dp_component|ram:data_memory_component|altsyncram:mem_rtl_0|altsyncram_csi1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 10,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 10,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \dp_component|EXMEM_component|internal\(201),
	portbre => VCC,
	clk0 => \control_component|clock_generator|clk~0_combout\,
	clk1 => \control_component|clock_generator|clk~0_combout\,
	ena0 => \dp_component|EXMEM_component|internal\(201),
	portadatain => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LABCELL_X14_Y16_N57
\dp_component|data_memory_component|mem~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~93_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(77) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a56\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(77) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a56\ & ( (!\dp_component|data_memory_component|mem~76_combout\) # ((!\dp_component|data_memory_component|mem~77_combout\) 
-- # ((!\dp_component|data_memory_component|mem~75_combout\) # (!\dp_component|data_memory_component|mem~78_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(77) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a56\ & ( (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & (\dp_component|data_memory_component|mem~75_combout\ & 
-- \dp_component|data_memory_component|mem~78_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(77),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a56\,
	combout => \dp_component|data_memory_component|mem~93_combout\);

-- Location: LABCELL_X14_Y16_N51
\dp_component|data_memory_component|data_o[56]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(56) = ( \dp_component|data_memory_component|data_o\(56) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~93_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(56) & ( (\dp_component|data_memory_component|LessThan0~14_combout\ & \dp_component|data_memory_component|mem~93_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~93_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(56),
	combout => \dp_component|data_memory_component|data_o\(56));

-- Location: FF_X14_Y16_N52
\dp_component|MEMWB_component|internal[125]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(56),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(125));

-- Location: MLABCELL_X18_Y13_N51
\dp_component|mux_memory_reg|o[56]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[56]~14_combout\ = ( \dp_component|MEMWB_component|internal\(61) & ( \dp_component|MEMWB_component|internal\(125) ) ) # ( !\dp_component|MEMWB_component|internal\(61) & ( \dp_component|MEMWB_component|internal\(125) & ( 
-- \dp_component|MEMWB_component|internal\(134) ) ) ) # ( \dp_component|MEMWB_component|internal\(61) & ( !\dp_component|MEMWB_component|internal\(125) & ( !\dp_component|MEMWB_component|internal\(134) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datae => \dp_component|MEMWB_component|ALT_INV_internal\(61),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(125),
	combout => \dp_component|mux_memory_reg|o[56]~14_combout\);

-- Location: FF_X21_Y15_N41
\dp_component|EXMEM_component|internal[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a55\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(60));

-- Location: FF_X14_Y16_N20
\dp_component|data_memory_component|mem_rtl_0_bypass[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(60),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(76));

-- Location: LABCELL_X14_Y16_N18
\dp_component|data_memory_component|mem~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~81_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(76) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a55\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(76) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a55\ & ( (!\dp_component|data_memory_component|mem~76_combout\) # ((!\dp_component|data_memory_component|mem~77_combout\) 
-- # ((!\dp_component|data_memory_component|mem~78_combout\) # (!\dp_component|data_memory_component|mem~75_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(76) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a55\ & ( (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & (\dp_component|data_memory_component|mem~78_combout\ & 
-- \dp_component|data_memory_component|mem~75_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(76),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a55\,
	combout => \dp_component|data_memory_component|mem~81_combout\);

-- Location: LABCELL_X14_Y16_N39
\dp_component|data_memory_component|data_o[55]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(55) = ( \dp_component|data_memory_component|data_o\(55) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~81_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(55) & ( (\dp_component|data_memory_component|mem~81_combout\ & \dp_component|data_memory_component|LessThan0~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~81_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(55),
	combout => \dp_component|data_memory_component|data_o\(55));

-- Location: FF_X14_Y16_N40
\dp_component|MEMWB_component|internal[124]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(55),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(124));

-- Location: LABCELL_X19_Y12_N6
\dp_component|alu_component|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux8~0_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a55\ & ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a55\ & ( ((\dp_component|alu_component|Mux55~1_combout\ & 
-- ((!\dp_component|IDEX_component|internal\(272)) # (\dp_component|IDEX_component|internal\(49))))) # (\dp_component|alu_component|Mux55~0_combout\) ) ) ) # ( !\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a55\ & ( 
-- \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a55\ & ( ((\dp_component|IDEX_component|internal\(49) & (\dp_component|alu_component|Mux55~1_combout\ & \dp_component|IDEX_component|internal\(272)))) # 
-- (\dp_component|alu_component|Mux55~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101110101111101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux55~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(49),
	datac => \dp_component|alu_component|ALT_INV_Mux55~1_combout\,
	datad => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datae => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a55\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a55\,
	combout => \dp_component|alu_component|Mux8~0_combout\);

-- Location: LABCELL_X16_Y16_N27
\dp_component|alu_component|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux8~1_combout\ = ( \dp_component|alu_component|Mux61~0_combout\ & ( \dp_component|alu_component|Mux8~0_combout\ ) ) # ( !\dp_component|alu_component|Mux61~0_combout\ & ( (\dp_component|alu_component|Add0~9_sumout\) # 
-- (\dp_component|alu_component|Mux8~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux8~0_combout\,
	datad => \dp_component|alu_component|ALT_INV_Add0~9_sumout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Mux8~1_combout\);

-- Location: FF_X16_Y16_N29
\dp_component|EXMEM_component|internal[124]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(124));

-- Location: FF_X16_Y16_N53
\dp_component|MEMWB_component|internal[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(124),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(60));

-- Location: LABCELL_X16_Y16_N51
\dp_component|mux_memory_reg|o[55]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[55]~2_combout\ = ( \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(124) ) ) # ( !\dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(60) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|MEMWB_component|ALT_INV_internal\(124),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(60),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	combout => \dp_component|mux_memory_reg|o[55]~2_combout\);

-- Location: LABCELL_X21_Y16_N6
\dp_component|EXMEM_component|internal[59]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|EXMEM_component|internal[59]~feeder_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a54\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a54\,
	combout => \dp_component|EXMEM_component|internal[59]~feeder_combout\);

-- Location: FF_X21_Y16_N8
\dp_component|EXMEM_component|internal[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|EXMEM_component|internal[59]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(59));

-- Location: FF_X18_Y16_N23
\dp_component|data_memory_component|mem_rtl_0_bypass[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(59),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(75));

-- Location: MLABCELL_X18_Y16_N21
\dp_component|data_memory_component|mem~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~80_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(75) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a54\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(75) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a54\ & ( (!\dp_component|data_memory_component|mem~75_combout\) # ((!\dp_component|data_memory_component|mem~76_combout\) 
-- # ((!\dp_component|data_memory_component|mem~78_combout\) # (!\dp_component|data_memory_component|mem~77_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(75) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a54\ & ( (\dp_component|data_memory_component|mem~75_combout\ & (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~78_combout\ & 
-- \dp_component|data_memory_component|mem~77_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(75),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a54\,
	combout => \dp_component|data_memory_component|mem~80_combout\);

-- Location: LABCELL_X14_Y16_N15
\dp_component|data_memory_component|data_o[54]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(54) = ( \dp_component|data_memory_component|data_o\(54) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~80_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(54) & ( (\dp_component|data_memory_component|LessThan0~14_combout\ & \dp_component|data_memory_component|mem~80_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~80_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(54),
	combout => \dp_component|data_memory_component|data_o\(54));

-- Location: FF_X14_Y16_N16
\dp_component|MEMWB_component|internal[123]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(54),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(123));

-- Location: MLABCELL_X18_Y15_N36
\dp_component|alu_component|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux9~0_combout\ = ( \dp_component|IDEX_component|internal\(70) & ( (!\dp_component|IDEX_component|internal\(275) & ((\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a54\) # 
-- (\dp_component|IDEX_component|internal\(272)))) ) ) # ( !\dp_component|IDEX_component|internal\(70) & ( (!\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(275) & 
-- \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a54\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000110000111100000011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(275),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a54\,
	dataf => \dp_component|IDEX_component|ALT_INV_internal\(70),
	combout => \dp_component|alu_component|Mux9~0_combout\);

-- Location: MLABCELL_X18_Y15_N12
\dp_component|alu_component|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux9~1_combout\ = ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a54\ & ( (\dp_component|IDEX_component|internal\(274) & ((\dp_component|alu_component|Mux9~0_combout\) # 
-- (\dp_component|IDEX_component|internal\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(10),
	datab => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datac => \dp_component|alu_component|ALT_INV_Mux9~0_combout\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a54\,
	combout => \dp_component|alu_component|Mux9~1_combout\);

-- Location: LABCELL_X16_Y16_N45
\dp_component|alu_component|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux9~2_combout\ = ( \dp_component|alu_component|Mux61~0_combout\ & ( \dp_component|alu_component|Mux9~1_combout\ ) ) # ( !\dp_component|alu_component|Mux61~0_combout\ & ( (\dp_component|alu_component|Add0~5_sumout\) # 
-- (\dp_component|alu_component|Mux9~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux9~1_combout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~5_sumout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Mux9~2_combout\);

-- Location: FF_X16_Y16_N47
\dp_component|EXMEM_component|internal[123]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux9~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(123));

-- Location: FF_X16_Y16_N44
\dp_component|MEMWB_component|internal[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(123),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(59));

-- Location: LABCELL_X16_Y16_N42
\dp_component|mux_memory_reg|o[54]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[54]~1_combout\ = ( \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(123) ) ) # ( !\dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(59) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(123),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(59),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	combout => \dp_component|mux_memory_reg|o[54]~1_combout\);

-- Location: FF_X13_Y14_N8
\dp_component|EXMEM_component|internal[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a51\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(56));

-- Location: FF_X10_Y16_N2
\dp_component|data_memory_component|mem_rtl_0_bypass[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(56),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(72));

-- Location: LABCELL_X10_Y16_N0
\dp_component|data_memory_component|mem~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~118_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(72) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a51\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(72) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a51\ & ( (!\dp_component|data_memory_component|mem~76_combout\) # ((!\dp_component|data_memory_component|mem~78_combout\) 
-- # ((!\dp_component|data_memory_component|mem~75_combout\) # (!\dp_component|data_memory_component|mem~77_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(72) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a51\ & ( (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~75_combout\ & 
-- \dp_component|data_memory_component|mem~77_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(72),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a51\,
	combout => \dp_component|data_memory_component|mem~118_combout\);

-- Location: LABCELL_X10_Y16_N30
\dp_component|data_memory_component|data_o[51]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(51) = ( \dp_component|data_memory_component|data_o\(51) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~118_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(51) & ( (\dp_component|data_memory_component|LessThan0~14_combout\ & \dp_component|data_memory_component|mem~118_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~118_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(51),
	combout => \dp_component|data_memory_component|data_o\(51));

-- Location: FF_X10_Y16_N31
\dp_component|MEMWB_component|internal[120]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(51),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(120));

-- Location: LABCELL_X19_Y12_N12
\dp_component|alu_component|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux12~0_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a51\ & ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a51\ & ( ((\dp_component|alu_component|Mux55~1_combout\ & 
-- ((!\dp_component|IDEX_component|internal\(272)) # (\dp_component|IDEX_component|internal\(49))))) # (\dp_component|alu_component|Mux55~0_combout\) ) ) ) # ( !\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a51\ & ( 
-- \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a51\ & ( ((\dp_component|alu_component|Mux55~1_combout\ & (\dp_component|IDEX_component|internal\(272) & \dp_component|IDEX_component|internal\(49)))) # 
-- (\dp_component|alu_component|Mux55~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000111110100111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux55~1_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|alu_component|ALT_INV_Mux55~0_combout\,
	datad => \dp_component|IDEX_component|ALT_INV_internal\(49),
	datae => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a51\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a51\,
	combout => \dp_component|alu_component|Mux12~0_combout\);

-- Location: LABCELL_X19_Y12_N3
\dp_component|alu_component|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux12~1_combout\ = ( \dp_component|alu_component|Mux61~0_combout\ & ( \dp_component|alu_component|Mux12~0_combout\ ) ) # ( !\dp_component|alu_component|Mux61~0_combout\ & ( (\dp_component|alu_component|Add0~157_sumout\) # 
-- (\dp_component|alu_component|Mux12~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|alu_component|ALT_INV_Mux12~0_combout\,
	datad => \dp_component|alu_component|ALT_INV_Add0~157_sumout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Mux12~1_combout\);

-- Location: FF_X19_Y12_N5
\dp_component|EXMEM_component|internal[120]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(120));

-- Location: FF_X18_Y16_N14
\dp_component|MEMWB_component|internal[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(120),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(56));

-- Location: MLABCELL_X18_Y16_N12
\dp_component|mux_memory_reg|o[51]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[51]~39_combout\ = ( \dp_component|MEMWB_component|internal\(56) & ( \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(120) ) ) ) # ( !\dp_component|MEMWB_component|internal\(56) & ( 
-- \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(120) ) ) ) # ( \dp_component|MEMWB_component|internal\(56) & ( !\dp_component|MEMWB_component|internal\(134) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(120),
	datae => \dp_component|MEMWB_component|ALT_INV_internal\(56),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	combout => \dp_component|mux_memory_reg|o[51]~39_combout\);

-- Location: MLABCELL_X13_Y14_N33
\dp_component|EXMEM_component|internal[55]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|EXMEM_component|internal[55]~feeder_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a50\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a50\,
	combout => \dp_component|EXMEM_component|internal[55]~feeder_combout\);

-- Location: FF_X13_Y14_N35
\dp_component|EXMEM_component|internal[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|EXMEM_component|internal[55]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(55));

-- Location: FF_X12_Y16_N29
\dp_component|data_memory_component|mem_rtl_0_bypass[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(55),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(71));

-- Location: LABCELL_X12_Y16_N27
\dp_component|data_memory_component|mem~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~117_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(71) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a50\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(71) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a50\ & ( (!\dp_component|data_memory_component|mem~78_combout\) # ((!\dp_component|data_memory_component|mem~77_combout\) 
-- # ((!\dp_component|data_memory_component|mem~76_combout\) # (!\dp_component|data_memory_component|mem~75_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(71) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a50\ & ( (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & (\dp_component|data_memory_component|mem~76_combout\ & 
-- \dp_component|data_memory_component|mem~75_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(71),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a50\,
	combout => \dp_component|data_memory_component|mem~117_combout\);

-- Location: MLABCELL_X13_Y16_N48
\dp_component|data_memory_component|data_o[50]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(50) = ( \dp_component|data_memory_component|data_o\(50) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~117_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(50) & ( (\dp_component|data_memory_component|LessThan0~14_combout\ & \dp_component|data_memory_component|mem~117_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~117_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(50),
	combout => \dp_component|data_memory_component|data_o\(50));

-- Location: FF_X13_Y15_N31
\dp_component|MEMWB_component|internal[119]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|data_memory_component|data_o\(50),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(119));

-- Location: LABCELL_X19_Y12_N15
\dp_component|alu_component|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux13~0_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a50\ & ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a50\ & ( ((\dp_component|alu_component|Mux55~1_combout\ & 
-- ((!\dp_component|IDEX_component|internal\(272)) # (\dp_component|IDEX_component|internal\(49))))) # (\dp_component|alu_component|Mux55~0_combout\) ) ) ) # ( !\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a50\ & ( 
-- \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a50\ & ( ((\dp_component|alu_component|Mux55~1_combout\ & (\dp_component|IDEX_component|internal\(272) & \dp_component|IDEX_component|internal\(49)))) # 
-- (\dp_component|alu_component|Mux55~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001111111110100010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux55~1_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(49),
	datad => \dp_component|alu_component|ALT_INV_Mux55~0_combout\,
	datae => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a50\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a50\,
	combout => \dp_component|alu_component|Mux13~0_combout\);

-- Location: MLABCELL_X18_Y13_N0
\dp_component|alu_component|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux13~1_combout\ = ( \dp_component|alu_component|Mux61~0_combout\ & ( \dp_component|alu_component|Mux13~0_combout\ ) ) # ( !\dp_component|alu_component|Mux61~0_combout\ & ( (\dp_component|alu_component|Mux13~0_combout\) # 
-- (\dp_component|alu_component|Add0~153_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|alu_component|ALT_INV_Add0~153_sumout\,
	datac => \dp_component|alu_component|ALT_INV_Mux13~0_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Mux13~1_combout\);

-- Location: FF_X18_Y13_N2
\dp_component|EXMEM_component|internal[119]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux13~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(119));

-- Location: FF_X18_Y13_N5
\dp_component|MEMWB_component|internal[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(119),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(55));

-- Location: MLABCELL_X18_Y13_N3
\dp_component|mux_memory_reg|o[50]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[50]~38_combout\ = (!\dp_component|MEMWB_component|internal\(134) & ((\dp_component|MEMWB_component|internal\(55)))) # (\dp_component|MEMWB_component|internal\(134) & (\dp_component|MEMWB_component|internal\(119)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(119),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(55),
	combout => \dp_component|mux_memory_reg|o[50]~38_combout\);

-- Location: FF_X18_Y14_N59
\dp_component|EXMEM_component|internal[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a49\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(54));

-- Location: FF_X12_Y16_N38
\dp_component|data_memory_component|mem_rtl_0_bypass[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(54),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(70));

-- Location: LABCELL_X12_Y16_N36
\dp_component|data_memory_component|mem~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~106_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(70) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a49\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(70) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a49\ & ( (!\dp_component|data_memory_component|mem~78_combout\) # ((!\dp_component|data_memory_component|mem~77_combout\) 
-- # ((!\dp_component|data_memory_component|mem~75_combout\) # (!\dp_component|data_memory_component|mem~76_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(70) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a49\ & ( (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & (\dp_component|data_memory_component|mem~75_combout\ & 
-- \dp_component|data_memory_component|mem~76_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(70),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a49\,
	combout => \dp_component|data_memory_component|mem~106_combout\);

-- Location: LABCELL_X12_Y16_N12
\dp_component|data_memory_component|data_o[49]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(49) = ( \dp_component|data_memory_component|mem~106_combout\ & ( \dp_component|data_memory_component|LessThan0~14_combout\ ) ) # ( \dp_component|data_memory_component|mem~106_combout\ & ( 
-- !\dp_component|data_memory_component|LessThan0~14_combout\ & ( \dp_component|data_memory_component|data_o\(49) ) ) ) # ( !\dp_component|data_memory_component|mem~106_combout\ & ( !\dp_component|data_memory_component|LessThan0~14_combout\ & ( 
-- \dp_component|data_memory_component|data_o\(49) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dp_component|data_memory_component|ALT_INV_data_o\(49),
	datae => \dp_component|data_memory_component|ALT_INV_mem~106_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	combout => \dp_component|data_memory_component|data_o\(49));

-- Location: FF_X12_Y16_N13
\dp_component|MEMWB_component|internal[118]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(49),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(118));

-- Location: LABCELL_X19_Y12_N9
\dp_component|alu_component|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux14~0_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a49\ & ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a49\ & ( ((\dp_component|alu_component|Mux55~1_combout\ & 
-- ((!\dp_component|IDEX_component|internal\(272)) # (\dp_component|IDEX_component|internal\(49))))) # (\dp_component|alu_component|Mux55~0_combout\) ) ) ) # ( !\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a49\ & ( 
-- \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a49\ & ( ((\dp_component|IDEX_component|internal\(49) & (\dp_component|IDEX_component|internal\(272) & \dp_component|alu_component|Mux55~1_combout\))) # 
-- (\dp_component|alu_component|Mux55~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101110101010111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux55~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(49),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datad => \dp_component|alu_component|ALT_INV_Mux55~1_combout\,
	datae => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a49\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a49\,
	combout => \dp_component|alu_component|Mux14~0_combout\);

-- Location: LABCELL_X20_Y14_N12
\dp_component|alu_component|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux14~1_combout\ = ( \dp_component|alu_component|Mux14~0_combout\ ) # ( !\dp_component|alu_component|Mux14~0_combout\ & ( (!\dp_component|alu_component|Mux61~0_combout\ & \dp_component|alu_component|Add0~109_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~109_sumout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux14~0_combout\,
	combout => \dp_component|alu_component|Mux14~1_combout\);

-- Location: FF_X20_Y14_N14
\dp_component|EXMEM_component|internal[118]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(118));

-- Location: FF_X18_Y16_N38
\dp_component|MEMWB_component|internal[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(118),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(54));

-- Location: MLABCELL_X18_Y16_N36
\dp_component|mux_memory_reg|o[49]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[49]~27_combout\ = ( \dp_component|MEMWB_component|internal\(54) & ( \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(118) ) ) ) # ( !\dp_component|MEMWB_component|internal\(54) & ( 
-- \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(118) ) ) ) # ( \dp_component|MEMWB_component|internal\(54) & ( !\dp_component|MEMWB_component|internal\(134) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(118),
	datae => \dp_component|MEMWB_component|ALT_INV_internal\(54),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	combout => \dp_component|mux_memory_reg|o[49]~27_combout\);

-- Location: FF_X13_Y16_N50
\dp_component|EXMEM_component|internal[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a48\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(53));

-- Location: FF_X12_Y16_N5
\dp_component|data_memory_component|mem_rtl_0_bypass[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(53),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(69));

-- Location: LABCELL_X12_Y16_N3
\dp_component|data_memory_component|mem~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~105_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(69) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a48\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(69) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a48\ & ( (!\dp_component|data_memory_component|mem~78_combout\) # ((!\dp_component|data_memory_component|mem~77_combout\) 
-- # ((!\dp_component|data_memory_component|mem~76_combout\) # (!\dp_component|data_memory_component|mem~75_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(69) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a48\ & ( (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & (\dp_component|data_memory_component|mem~76_combout\ & 
-- \dp_component|data_memory_component|mem~75_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(69),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a48\,
	combout => \dp_component|data_memory_component|mem~105_combout\);

-- Location: LABCELL_X12_Y16_N9
\dp_component|data_memory_component|data_o[48]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(48) = ( \dp_component|data_memory_component|LessThan0~14_combout\ & ( \dp_component|data_memory_component|mem~105_combout\ ) ) # ( !\dp_component|data_memory_component|LessThan0~14_combout\ & ( 
-- \dp_component|data_memory_component|data_o\(48) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~105_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_data_o\(48),
	dataf => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	combout => \dp_component|data_memory_component|data_o\(48));

-- Location: FF_X12_Y16_N10
\dp_component|MEMWB_component|internal[117]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(48),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(117));

-- Location: LABCELL_X19_Y13_N12
\dp_component|alu_component|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux15~0_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a48\ & ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a48\ & ( ((\dp_component|alu_component|Mux55~1_combout\ & 
-- ((!\dp_component|IDEX_component|internal\(272)) # (\dp_component|IDEX_component|internal\(49))))) # (\dp_component|alu_component|Mux55~0_combout\) ) ) ) # ( !\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a48\ & ( 
-- \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a48\ & ( ((\dp_component|IDEX_component|internal\(49) & (\dp_component|alu_component|Mux55~1_combout\ & \dp_component|IDEX_component|internal\(272)))) # 
-- (\dp_component|alu_component|Mux55~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000111110011111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(49),
	datab => \dp_component|alu_component|ALT_INV_Mux55~1_combout\,
	datac => \dp_component|alu_component|ALT_INV_Mux55~0_combout\,
	datad => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datae => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a48\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a48\,
	combout => \dp_component|alu_component|Mux15~0_combout\);

-- Location: LABCELL_X20_Y14_N15
\dp_component|alu_component|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux15~1_combout\ = ((!\dp_component|alu_component|Mux61~0_combout\ & \dp_component|alu_component|Add0~105_sumout\)) # (\dp_component|alu_component|Mux15~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011111111000010101111111100001010111111110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~105_sumout\,
	datad => \dp_component|alu_component|ALT_INV_Mux15~0_combout\,
	combout => \dp_component|alu_component|Mux15~1_combout\);

-- Location: FF_X20_Y14_N17
\dp_component|EXMEM_component|internal[117]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux15~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(117));

-- Location: FF_X18_Y16_N5
\dp_component|MEMWB_component|internal[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(117),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(53));

-- Location: MLABCELL_X18_Y16_N3
\dp_component|mux_memory_reg|o[48]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[48]~26_combout\ = ( \dp_component|MEMWB_component|internal\(53) & ( \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(117) ) ) ) # ( !\dp_component|MEMWB_component|internal\(53) & ( 
-- \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(117) ) ) ) # ( \dp_component|MEMWB_component|internal\(53) & ( !\dp_component|MEMWB_component|internal\(134) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(117),
	datae => \dp_component|MEMWB_component|ALT_INV_internal\(53),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	combout => \dp_component|mux_memory_reg|o[48]~26_combout\);

-- Location: LABCELL_X19_Y13_N15
\dp_component|alu_component|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux16~0_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a47\ & ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a47\ & ( ((\dp_component|alu_component|Mux55~1_combout\ & 
-- ((!\dp_component|IDEX_component|internal\(272)) # (\dp_component|IDEX_component|internal\(49))))) # (\dp_component|alu_component|Mux55~0_combout\) ) ) ) # ( !\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a47\ & ( 
-- \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a47\ & ( ((\dp_component|IDEX_component|internal\(49) & (\dp_component|alu_component|Mux55~1_combout\ & \dp_component|IDEX_component|internal\(272)))) # 
-- (\dp_component|alu_component|Mux55~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001111111110011000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(49),
	datab => \dp_component|alu_component|ALT_INV_Mux55~1_combout\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datad => \dp_component|alu_component|ALT_INV_Mux55~0_combout\,
	datae => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a47\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a47\,
	combout => \dp_component|alu_component|Mux16~0_combout\);

-- Location: MLABCELL_X18_Y13_N15
\dp_component|alu_component|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux16~1_combout\ = ((!\dp_component|alu_component|Mux61~0_combout\ & \dp_component|alu_component|Add0~53_sumout\)) # (\dp_component|alu_component|Mux16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110101011101010111010101110101011101010111010101110101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux16~0_combout\,
	datab => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~53_sumout\,
	combout => \dp_component|alu_component|Mux16~1_combout\);

-- Location: FF_X18_Y13_N17
\dp_component|EXMEM_component|internal[116]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux16~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(116));

-- Location: FF_X18_Y13_N14
\dp_component|MEMWB_component|internal[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(116),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(52));

-- Location: FF_X17_Y16_N41
\dp_component|data_memory_component|mem_rtl_0_bypass[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(52),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(68));

-- Location: LABCELL_X17_Y16_N39
\dp_component|data_memory_component|mem~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~92_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(68) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a47\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(68) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a47\ & ( (!\dp_component|data_memory_component|mem~76_combout\) # ((!\dp_component|data_memory_component|mem~78_combout\) 
-- # ((!\dp_component|data_memory_component|mem~77_combout\) # (!\dp_component|data_memory_component|mem~75_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(68) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a47\ & ( (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & 
-- \dp_component|data_memory_component|mem~75_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(68),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a47\,
	combout => \dp_component|data_memory_component|mem~92_combout\);

-- Location: LABCELL_X17_Y16_N9
\dp_component|data_memory_component|data_o[47]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(47) = ( \dp_component|data_memory_component|data_o\(47) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~92_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(47) & ( (\dp_component|data_memory_component|mem~92_combout\ & \dp_component|data_memory_component|LessThan0~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|data_memory_component|ALT_INV_mem~92_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(47),
	combout => \dp_component|data_memory_component|data_o\(47));

-- Location: FF_X17_Y16_N10
\dp_component|MEMWB_component|internal[116]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(47),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(116));

-- Location: MLABCELL_X18_Y13_N12
\dp_component|mux_memory_reg|o[47]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[47]~13_combout\ = ( \dp_component|MEMWB_component|internal\(116) & ( (\dp_component|MEMWB_component|internal\(52)) # (\dp_component|MEMWB_component|internal\(134)) ) ) # ( !\dp_component|MEMWB_component|internal\(116) & ( 
-- (!\dp_component|MEMWB_component|internal\(134) & \dp_component|MEMWB_component|internal\(52)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(52),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(116),
	combout => \dp_component|mux_memory_reg|o[47]~13_combout\);

-- Location: LABCELL_X19_Y13_N21
\dp_component|alu_component|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux17~0_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a46\ & ( \dp_component|IDEX_component|internal\(49) & ( (\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a46\ & 
-- ((\dp_component|alu_component|Mux55~1_combout\) # (\dp_component|alu_component|Mux55~0_combout\))) ) ) ) # ( !\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a46\ & ( \dp_component|IDEX_component|internal\(49) & ( 
-- (\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a46\ & (((\dp_component|alu_component|Mux55~1_combout\ & \dp_component|IDEX_component|internal\(272))) # (\dp_component|alu_component|Mux55~0_combout\))) ) ) ) # ( 
-- \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a46\ & ( !\dp_component|IDEX_component|internal\(49) & ( (\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a46\ & (((\dp_component|alu_component|Mux55~1_combout\ & 
-- !\dp_component|IDEX_component|internal\(272))) # (\dp_component|alu_component|Mux55~0_combout\))) ) ) ) # ( !\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a46\ & ( !\dp_component|IDEX_component|internal\(49) & ( 
-- (\dp_component|alu_component|Mux55~0_combout\ & \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a46\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000111010100000000010101110000000001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux55~0_combout\,
	datab => \dp_component|alu_component|ALT_INV_Mux55~1_combout\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datad => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a46\,
	datae => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a46\,
	dataf => \dp_component|IDEX_component|ALT_INV_internal\(49),
	combout => \dp_component|alu_component|Mux17~0_combout\);

-- Location: MLABCELL_X18_Y13_N57
\dp_component|alu_component|Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux17~1_combout\ = ( \dp_component|alu_component|Mux61~0_combout\ & ( \dp_component|alu_component|Mux17~0_combout\ ) ) # ( !\dp_component|alu_component|Mux61~0_combout\ & ( (\dp_component|alu_component|Add0~65_sumout\) # 
-- (\dp_component|alu_component|Mux17~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux17~0_combout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~65_sumout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Mux17~1_combout\);

-- Location: FF_X18_Y13_N59
\dp_component|EXMEM_component|internal[115]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux17~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(115));

-- Location: FF_X18_Y13_N56
\dp_component|MEMWB_component|internal[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(115),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(51));

-- Location: FF_X17_Y16_N47
\dp_component|data_memory_component|mem_rtl_0_bypass[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(51),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(67));

-- Location: LABCELL_X17_Y16_N45
\dp_component|data_memory_component|mem~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~95_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(67) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a46\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(67) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a46\ & ( (!\dp_component|data_memory_component|mem~76_combout\) # ((!\dp_component|data_memory_component|mem~78_combout\) 
-- # ((!\dp_component|data_memory_component|mem~77_combout\) # (!\dp_component|data_memory_component|mem~75_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(67) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a46\ & ( (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & 
-- \dp_component|data_memory_component|mem~75_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(67),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a46\,
	combout => \dp_component|data_memory_component|mem~95_combout\);

-- Location: LABCELL_X16_Y16_N15
\dp_component|data_memory_component|data_o[46]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(46) = ( \dp_component|data_memory_component|data_o\(46) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~95_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(46) & ( (\dp_component|data_memory_component|mem~95_combout\ & \dp_component|data_memory_component|LessThan0~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|data_memory_component|ALT_INV_mem~95_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(46),
	combout => \dp_component|data_memory_component|data_o\(46));

-- Location: FF_X16_Y16_N16
\dp_component|MEMWB_component|internal[115]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(115));

-- Location: MLABCELL_X18_Y13_N54
\dp_component|mux_memory_reg|o[46]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[46]~16_combout\ = ( \dp_component|MEMWB_component|internal\(115) & ( (\dp_component|MEMWB_component|internal\(51)) # (\dp_component|MEMWB_component|internal\(134)) ) ) # ( !\dp_component|MEMWB_component|internal\(115) & ( 
-- (!\dp_component|MEMWB_component|internal\(134) & \dp_component|MEMWB_component|internal\(51)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(51),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(115),
	combout => \dp_component|mux_memory_reg|o[46]~16_combout\);

-- Location: FF_X20_Y16_N11
\dp_component|EXMEM_component|internal[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a45\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(50));

-- Location: FF_X10_Y16_N26
\dp_component|data_memory_component|mem_rtl_0_bypass[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(50),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(66));

-- Location: LABCELL_X10_Y16_N24
\dp_component|data_memory_component|mem~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~83_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(66) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a45\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(66) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a45\ & ( (!\dp_component|data_memory_component|mem~75_combout\) # ((!\dp_component|data_memory_component|mem~78_combout\) 
-- # ((!\dp_component|data_memory_component|mem~76_combout\) # (!\dp_component|data_memory_component|mem~77_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(66) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a45\ & ( (\dp_component|data_memory_component|mem~75_combout\ & (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~76_combout\ & 
-- \dp_component|data_memory_component|mem~77_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(66),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a45\,
	combout => \dp_component|data_memory_component|mem~83_combout\);

-- Location: MLABCELL_X13_Y16_N33
\dp_component|data_memory_component|data_o[45]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(45) = ( \dp_component|data_memory_component|data_o\(45) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~83_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(45) & ( (\dp_component|data_memory_component|LessThan0~14_combout\ & \dp_component|data_memory_component|mem~83_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~83_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(45),
	combout => \dp_component|data_memory_component|data_o\(45));

-- Location: FF_X12_Y16_N34
\dp_component|MEMWB_component|internal[114]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|data_memory_component|data_o\(45),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(114));

-- Location: LABCELL_X19_Y13_N6
\dp_component|alu_component|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux18~0_combout\ = ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a45\ & ( \dp_component|IDEX_component|internal\(49) & ( ((\dp_component|alu_component|Mux55~1_combout\ & 
-- ((\dp_component|IDEX_component|internal\(272)) # (\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a45\)))) # (\dp_component|alu_component|Mux55~0_combout\) ) ) ) # ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a45\ & ( 
-- !\dp_component|IDEX_component|internal\(49) & ( ((\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a45\ & (!\dp_component|IDEX_component|internal\(272) & \dp_component|alu_component|Mux55~1_combout\))) # 
-- (\dp_component|alu_component|Mux55~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110100111100000000000000000000111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a45\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|alu_component|ALT_INV_Mux55~0_combout\,
	datad => \dp_component|alu_component|ALT_INV_Mux55~1_combout\,
	datae => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a45\,
	dataf => \dp_component|IDEX_component|ALT_INV_internal\(49),
	combout => \dp_component|alu_component|Mux18~0_combout\);

-- Location: LABCELL_X16_Y16_N36
\dp_component|alu_component|Mux18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux18~1_combout\ = ( \dp_component|alu_component|Add0~17_sumout\ & ( (!\dp_component|alu_component|Mux61~0_combout\) # (\dp_component|alu_component|Mux18~0_combout\) ) ) # ( !\dp_component|alu_component|Add0~17_sumout\ & ( 
-- \dp_component|alu_component|Mux18~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|alu_component|ALT_INV_Mux18~0_combout\,
	datac => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Add0~17_sumout\,
	combout => \dp_component|alu_component|Mux18~1_combout\);

-- Location: FF_X16_Y16_N38
\dp_component|EXMEM_component|internal[114]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux18~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(114));

-- Location: FF_X16_Y16_N41
\dp_component|MEMWB_component|internal[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(114),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(50));

-- Location: LABCELL_X16_Y16_N39
\dp_component|mux_memory_reg|o[45]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[45]~4_combout\ = ( \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(114) ) ) # ( !\dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(50) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|MEMWB_component|ALT_INV_internal\(114),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(50),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	combout => \dp_component|mux_memory_reg|o[45]~4_combout\);

-- Location: LABCELL_X20_Y16_N33
\dp_component|EXMEM_component|internal[49]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|EXMEM_component|internal[49]~feeder_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a44\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a44\,
	combout => \dp_component|EXMEM_component|internal[49]~feeder_combout\);

-- Location: FF_X20_Y16_N35
\dp_component|EXMEM_component|internal[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|EXMEM_component|internal[49]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(49));

-- Location: FF_X17_Y16_N2
\dp_component|data_memory_component|mem_rtl_0_bypass[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(49),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(65));

-- Location: LABCELL_X17_Y16_N0
\dp_component|data_memory_component|mem~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~82_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(65) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a44\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(65) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a44\ & ( (!\dp_component|data_memory_component|mem~76_combout\) # ((!\dp_component|data_memory_component|mem~78_combout\) 
-- # ((!\dp_component|data_memory_component|mem~75_combout\) # (!\dp_component|data_memory_component|mem~77_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(65) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a44\ & ( (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~75_combout\ & 
-- \dp_component|data_memory_component|mem~77_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(65),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a44\,
	combout => \dp_component|data_memory_component|mem~82_combout\);

-- Location: LABCELL_X16_Y16_N24
\dp_component|data_memory_component|data_o[44]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(44) = ( \dp_component|data_memory_component|data_o\(44) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~82_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(44) & ( (\dp_component|data_memory_component|mem~82_combout\ & \dp_component|data_memory_component|LessThan0~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|data_memory_component|ALT_INV_mem~82_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(44),
	combout => \dp_component|data_memory_component|data_o\(44));

-- Location: FF_X16_Y16_N25
\dp_component|MEMWB_component|internal[113]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(113));

-- Location: LABCELL_X19_Y13_N3
\dp_component|alu_component|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux19~0_combout\ = (!\dp_component|IDEX_component|internal\(275) & ((!\dp_component|IDEX_component|internal\(272) & ((\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a44\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (\dp_component|IDEX_component|internal\(70)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101000000010100010100000001010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(275),
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(70),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a44\,
	combout => \dp_component|alu_component|Mux19~0_combout\);

-- Location: MLABCELL_X18_Y15_N21
\dp_component|alu_component|Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux19~1_combout\ = ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a44\ & ( (\dp_component|IDEX_component|internal\(274) & ((\dp_component|alu_component|Mux19~0_combout\) # 
-- (\dp_component|IDEX_component|internal\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001001100110001000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(10),
	datab => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datad => \dp_component|alu_component|ALT_INV_Mux19~0_combout\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a44\,
	combout => \dp_component|alu_component|Mux19~1_combout\);

-- Location: LABCELL_X16_Y16_N0
\dp_component|alu_component|Mux19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux19~2_combout\ = ( \dp_component|alu_component|Mux61~0_combout\ & ( \dp_component|alu_component|Mux19~1_combout\ ) ) # ( !\dp_component|alu_component|Mux61~0_combout\ & ( (\dp_component|alu_component|Mux19~1_combout\) # 
-- (\dp_component|alu_component|Add0~13_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Add0~13_sumout\,
	datac => \dp_component|alu_component|ALT_INV_Mux19~1_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Mux19~2_combout\);

-- Location: FF_X16_Y16_N2
\dp_component|EXMEM_component|internal[113]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux19~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(113));

-- Location: FF_X16_Y16_N5
\dp_component|MEMWB_component|internal[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(113),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(49));

-- Location: LABCELL_X16_Y16_N3
\dp_component|mux_memory_reg|o[44]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[44]~3_combout\ = ( \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(113) ) ) # ( !\dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(49) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(113),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(49),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	combout => \dp_component|mux_memory_reg|o[44]~3_combout\);

-- Location: FF_X16_Y18_N44
\dp_component|EXMEM_component|internal[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a39\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(44));

-- Location: FF_X12_Y16_N44
\dp_component|data_memory_component|mem_rtl_0_bypass[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(44),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(60));

-- Location: LABCELL_X12_Y16_N42
\dp_component|data_memory_component|mem~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~108_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(60) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a39\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(60) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a39\ & ( (!\dp_component|data_memory_component|mem~78_combout\) # ((!\dp_component|data_memory_component|mem~77_combout\) 
-- # ((!\dp_component|data_memory_component|mem~75_combout\) # (!\dp_component|data_memory_component|mem~76_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(60) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a39\ & ( (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & (\dp_component|data_memory_component|mem~75_combout\ & 
-- \dp_component|data_memory_component|mem~76_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(60),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a39\,
	combout => \dp_component|data_memory_component|mem~108_combout\);

-- Location: MLABCELL_X13_Y16_N36
\dp_component|data_memory_component|data_o[39]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(39) = ( \dp_component|data_memory_component|LessThan0~14_combout\ & ( \dp_component|data_memory_component|mem~108_combout\ ) ) # ( !\dp_component|data_memory_component|LessThan0~14_combout\ & ( 
-- \dp_component|data_memory_component|data_o\(39) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|data_memory_component|ALT_INV_data_o\(39),
	datad => \dp_component|data_memory_component|ALT_INV_mem~108_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	combout => \dp_component|data_memory_component|data_o\(39));

-- Location: FF_X13_Y16_N37
\dp_component|MEMWB_component|internal[108]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(108));

-- Location: LABCELL_X19_Y13_N24
\dp_component|alu_component|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux24~0_combout\ = ( !\dp_component|IDEX_component|internal\(275) & ( (!\dp_component|IDEX_component|internal\(272) & ((\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a39\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (\dp_component|IDEX_component|internal\(55))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(55),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a39\,
	dataf => \dp_component|IDEX_component|ALT_INV_internal\(275),
	combout => \dp_component|alu_component|Mux24~0_combout\);

-- Location: LABCELL_X19_Y13_N27
\dp_component|alu_component|Mux24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux24~1_combout\ = ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a39\ & ( (\dp_component|IDEX_component|internal\(274) & ((\dp_component|IDEX_component|internal[10]~DUPLICATE_q\) # 
-- (\dp_component|alu_component|Mux24~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010111110000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux24~0_combout\,
	datac => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	datad => \dp_component|IDEX_component|ALT_INV_internal\(274),
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a39\,
	combout => \dp_component|alu_component|Mux24~1_combout\);

-- Location: LABCELL_X20_Y14_N48
\dp_component|alu_component|Mux24~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux24~2_combout\ = ((!\dp_component|alu_component|Mux61~0_combout\ & \dp_component|alu_component|Add0~117_sumout\)) # (\dp_component|alu_component|Mux24~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011111111000010101111111100001010111111110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~117_sumout\,
	datad => \dp_component|alu_component|ALT_INV_Mux24~1_combout\,
	combout => \dp_component|alu_component|Mux24~2_combout\);

-- Location: FF_X20_Y14_N50
\dp_component|EXMEM_component|internal[108]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux24~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(108));

-- Location: FF_X20_Y14_N8
\dp_component|MEMWB_component|internal[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(108),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(44));

-- Location: LABCELL_X20_Y14_N6
\dp_component|mux_memory_reg|o[39]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[39]~29_combout\ = (!\dp_component|MEMWB_component|internal\(134) & ((\dp_component|MEMWB_component|internal\(44)))) # (\dp_component|MEMWB_component|internal\(134) & (\dp_component|MEMWB_component|internal\(108)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(108),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(44),
	combout => \dp_component|mux_memory_reg|o[39]~29_combout\);

-- Location: FF_X18_Y14_N23
\dp_component|EXMEM_component|internal[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a38\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(43));

-- Location: FF_X12_Y16_N41
\dp_component|data_memory_component|mem_rtl_0_bypass[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(43),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(59));

-- Location: LABCELL_X12_Y16_N39
\dp_component|data_memory_component|mem~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~107_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(59) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a38\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(59) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a38\ & ( (!\dp_component|data_memory_component|mem~78_combout\) # ((!\dp_component|data_memory_component|mem~77_combout\) 
-- # ((!\dp_component|data_memory_component|mem~76_combout\) # (!\dp_component|data_memory_component|mem~75_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(59) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a38\ & ( (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & (\dp_component|data_memory_component|mem~76_combout\ & 
-- \dp_component|data_memory_component|mem~75_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(59),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a38\,
	combout => \dp_component|data_memory_component|mem~107_combout\);

-- Location: MLABCELL_X13_Y16_N0
\dp_component|data_memory_component|data_o[38]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(38) = ( \dp_component|data_memory_component|LessThan0~14_combout\ & ( \dp_component|data_memory_component|mem~107_combout\ ) ) # ( !\dp_component|data_memory_component|LessThan0~14_combout\ & ( 
-- \dp_component|data_memory_component|data_o\(38) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|data_memory_component|ALT_INV_mem~107_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_data_o\(38),
	dataf => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	combout => \dp_component|data_memory_component|data_o\(38));

-- Location: FF_X12_Y16_N16
\dp_component|MEMWB_component|internal[107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|data_memory_component|data_o\(38),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(107));

-- Location: LABCELL_X19_Y14_N15
\dp_component|alu_component|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux25~0_combout\ = ( \dp_component|IDEX_component|internal\(272) & ( (!\dp_component|IDEX_component|internal\(275) & \dp_component|IDEX_component|internal\(54)) ) ) # ( !\dp_component|IDEX_component|internal\(272) & ( 
-- (!\dp_component|IDEX_component|internal\(275) & \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a38\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(275),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(54),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a38\,
	dataf => \dp_component|IDEX_component|ALT_INV_internal\(272),
	combout => \dp_component|alu_component|Mux25~0_combout\);

-- Location: LABCELL_X20_Y14_N36
\dp_component|alu_component|Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux25~1_combout\ = ( \dp_component|alu_component|Mux25~0_combout\ & ( (\dp_component|IDEX_component|internal\(274) & \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a38\) ) ) # ( 
-- !\dp_component|alu_component|Mux25~0_combout\ & ( (\dp_component|IDEX_component|internal\(274) & (\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a38\ & \dp_component|IDEX_component|internal[10]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datac => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a38\,
	datad => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	dataf => \dp_component|alu_component|ALT_INV_Mux25~0_combout\,
	combout => \dp_component|alu_component|Mux25~1_combout\);

-- Location: LABCELL_X20_Y14_N51
\dp_component|alu_component|Mux25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux25~2_combout\ = ((!\dp_component|alu_component|Mux61~0_combout\ & \dp_component|alu_component|Add0~113_sumout\)) # (\dp_component|alu_component|Mux25~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011111111000010101111111100001010111111110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~113_sumout\,
	datad => \dp_component|alu_component|ALT_INV_Mux25~1_combout\,
	combout => \dp_component|alu_component|Mux25~2_combout\);

-- Location: FF_X20_Y14_N53
\dp_component|EXMEM_component|internal[107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux25~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(107));

-- Location: FF_X20_Y14_N11
\dp_component|MEMWB_component|internal[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(107),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(43));

-- Location: LABCELL_X20_Y14_N9
\dp_component|mux_memory_reg|o[38]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[38]~28_combout\ = (!\dp_component|MEMWB_component|internal\(134) & ((\dp_component|MEMWB_component|internal\(43)))) # (\dp_component|MEMWB_component|internal\(134) & (\dp_component|MEMWB_component|internal\(107)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(107),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(43),
	combout => \dp_component|mux_memory_reg|o[38]~28_combout\);

-- Location: FF_X20_Y16_N14
\dp_component|EXMEM_component|internal[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a37\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(42));

-- Location: FF_X17_Y16_N44
\dp_component|data_memory_component|mem_rtl_0_bypass[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(42),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(58));

-- Location: LABCELL_X17_Y16_N42
\dp_component|data_memory_component|mem~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~94_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(58) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a37\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(58) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a37\ & ( (!\dp_component|data_memory_component|mem~76_combout\) # ((!\dp_component|data_memory_component|mem~78_combout\) 
-- # ((!\dp_component|data_memory_component|mem~75_combout\) # (!\dp_component|data_memory_component|mem~77_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(58) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a37\ & ( (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~75_combout\ & 
-- \dp_component|data_memory_component|mem~77_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(58),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a37\,
	combout => \dp_component|data_memory_component|mem~94_combout\);

-- Location: LABCELL_X17_Y16_N12
\dp_component|data_memory_component|data_o[37]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(37) = ( \dp_component|data_memory_component|data_o\(37) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~94_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(37) & ( (\dp_component|data_memory_component|mem~94_combout\ & \dp_component|data_memory_component|LessThan0~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|data_memory_component|ALT_INV_mem~94_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(37),
	combout => \dp_component|data_memory_component|data_o\(37));

-- Location: FF_X17_Y16_N13
\dp_component|MEMWB_component|internal[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(37),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(106));

-- Location: LABCELL_X19_Y14_N12
\dp_component|alu_component|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux26~0_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a37\ & ( (!\dp_component|IDEX_component|internal\(275) & ((!\dp_component|IDEX_component|internal\(272)) # 
-- (\dp_component|IDEX_component|internal\(53)))) ) ) # ( !\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a37\ & ( (!\dp_component|IDEX_component|internal\(275) & (\dp_component|IDEX_component|internal\(272) & 
-- \dp_component|IDEX_component|internal\(53))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001010001010100010101000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(275),
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(53),
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a37\,
	combout => \dp_component|alu_component|Mux26~0_combout\);

-- Location: MLABCELL_X18_Y15_N0
\dp_component|alu_component|Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux26~1_combout\ = ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a37\ & ( (\dp_component|IDEX_component|internal\(274) & ((\dp_component|IDEX_component|internal\(10)) # 
-- (\dp_component|alu_component|Mux26~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux26~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(10),
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a37\,
	combout => \dp_component|alu_component|Mux26~1_combout\);

-- Location: MLABCELL_X18_Y13_N42
\dp_component|alu_component|Mux26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux26~2_combout\ = ( \dp_component|alu_component|Add0~61_sumout\ & ( \dp_component|alu_component|Mux61~0_combout\ & ( \dp_component|alu_component|Mux26~1_combout\ ) ) ) # ( !\dp_component|alu_component|Add0~61_sumout\ & ( 
-- \dp_component|alu_component|Mux61~0_combout\ & ( \dp_component|alu_component|Mux26~1_combout\ ) ) ) # ( \dp_component|alu_component|Add0~61_sumout\ & ( !\dp_component|alu_component|Mux61~0_combout\ ) ) # ( !\dp_component|alu_component|Add0~61_sumout\ & ( 
-- !\dp_component|alu_component|Mux61~0_combout\ & ( \dp_component|alu_component|Mux26~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|alu_component|ALT_INV_Mux26~1_combout\,
	datae => \dp_component|alu_component|ALT_INV_Add0~61_sumout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Mux26~2_combout\);

-- Location: FF_X18_Y13_N44
\dp_component|EXMEM_component|internal[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux26~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(106));

-- Location: FF_X18_Y16_N47
\dp_component|MEMWB_component|internal[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(106),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(42));

-- Location: MLABCELL_X18_Y16_N45
\dp_component|mux_memory_reg|o[37]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[37]~15_combout\ = ( \dp_component|MEMWB_component|internal\(42) & ( (!\dp_component|MEMWB_component|internal\(134)) # (\dp_component|MEMWB_component|internal\(106)) ) ) # ( !\dp_component|MEMWB_component|internal\(42) & ( 
-- (\dp_component|MEMWB_component|internal\(106) & \dp_component|MEMWB_component|internal\(134)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|MEMWB_component|ALT_INV_internal\(106),
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datae => \dp_component|MEMWB_component|ALT_INV_internal\(42),
	combout => \dp_component|mux_memory_reg|o[37]~15_combout\);

-- Location: LABCELL_X20_Y16_N21
\dp_component|EXMEM_component|internal[41]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|EXMEM_component|internal[41]~feeder_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a36\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a36\,
	combout => \dp_component|EXMEM_component|internal[41]~feeder_combout\);

-- Location: FF_X20_Y16_N23
\dp_component|EXMEM_component|internal[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|EXMEM_component|internal[41]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(41));

-- Location: FF_X17_Y16_N23
\dp_component|data_memory_component|mem_rtl_0_bypass[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(41),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(57));

-- Location: LABCELL_X17_Y16_N21
\dp_component|data_memory_component|mem~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~97_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(57) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a36\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(57) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a36\ & ( (!\dp_component|data_memory_component|mem~76_combout\) # ((!\dp_component|data_memory_component|mem~78_combout\) 
-- # ((!\dp_component|data_memory_component|mem~77_combout\) # (!\dp_component|data_memory_component|mem~75_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(57) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a36\ & ( (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & 
-- \dp_component|data_memory_component|mem~75_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(57),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a36\,
	combout => \dp_component|data_memory_component|mem~97_combout\);

-- Location: LABCELL_X17_Y16_N51
\dp_component|data_memory_component|data_o[36]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(36) = ( \dp_component|data_memory_component|data_o\(36) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~97_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(36) & ( (\dp_component|data_memory_component|LessThan0~14_combout\ & \dp_component|data_memory_component|mem~97_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~97_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(36),
	combout => \dp_component|data_memory_component|data_o\(36));

-- Location: FF_X17_Y16_N52
\dp_component|MEMWB_component|internal[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(36),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(105));

-- Location: LABCELL_X19_Y14_N21
\dp_component|alu_component|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux27~0_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a36\ & ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a36\ & ( ((\dp_component|alu_component|Mux55~1_combout\ & 
-- ((!\dp_component|IDEX_component|internal\(272)) # (\dp_component|IDEX_component|internal\(49))))) # (\dp_component|alu_component|Mux55~0_combout\) ) ) ) # ( !\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a36\ & ( 
-- \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a36\ & ( ((\dp_component|IDEX_component|internal\(49) & (\dp_component|alu_component|Mux55~1_combout\ & \dp_component|IDEX_component|internal\(272)))) # 
-- (\dp_component|alu_component|Mux55~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001111111110011000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(49),
	datab => \dp_component|alu_component|ALT_INV_Mux55~1_combout\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datad => \dp_component|alu_component|ALT_INV_Mux55~0_combout\,
	datae => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a36\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a36\,
	combout => \dp_component|alu_component|Mux27~0_combout\);

-- Location: LABCELL_X21_Y15_N48
\dp_component|alu_component|Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux27~1_combout\ = ( \dp_component|alu_component|Mux27~0_combout\ ) # ( !\dp_component|alu_component|Mux27~0_combout\ & ( (!\dp_component|alu_component|Mux61~0_combout\ & \dp_component|alu_component|Add0~73_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~73_sumout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux27~0_combout\,
	combout => \dp_component|alu_component|Mux27~1_combout\);

-- Location: FF_X21_Y15_N50
\dp_component|EXMEM_component|internal[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux27~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(105));

-- Location: FF_X20_Y13_N23
\dp_component|MEMWB_component|internal[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(105),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(41));

-- Location: LABCELL_X20_Y13_N21
\dp_component|mux_memory_reg|o[36]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[36]~18_combout\ = ( \dp_component|MEMWB_component|internal\(41) & ( (!\dp_component|MEMWB_component|internal\(134)) # (\dp_component|MEMWB_component|internal\(105)) ) ) # ( !\dp_component|MEMWB_component|internal\(41) & ( 
-- (\dp_component|MEMWB_component|internal\(105) & \dp_component|MEMWB_component|internal\(134)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|MEMWB_component|ALT_INV_internal\(105),
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datae => \dp_component|MEMWB_component|ALT_INV_internal\(41),
	combout => \dp_component|mux_memory_reg|o[36]~18_combout\);

-- Location: FF_X18_Y16_N32
\dp_component|EXMEM_component|internal[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a35\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(40));

-- Location: FF_X14_Y16_N26
\dp_component|data_memory_component|mem_rtl_0_bypass[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(40),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(56));

-- Location: LABCELL_X14_Y16_N24
\dp_component|data_memory_component|mem~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~85_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(56) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a35\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(56) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a35\ & ( (!\dp_component|data_memory_component|mem~76_combout\) # ((!\dp_component|data_memory_component|mem~75_combout\) 
-- # ((!\dp_component|data_memory_component|mem~78_combout\) # (!\dp_component|data_memory_component|mem~77_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(56) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a35\ & ( (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~75_combout\ & (\dp_component|data_memory_component|mem~78_combout\ & 
-- \dp_component|data_memory_component|mem~77_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(56),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a35\,
	combout => \dp_component|data_memory_component|mem~85_combout\);

-- Location: LABCELL_X14_Y16_N6
\dp_component|data_memory_component|data_o[35]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(35) = ( \dp_component|data_memory_component|data_o\(35) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~85_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(35) & ( (\dp_component|data_memory_component|LessThan0~14_combout\ & \dp_component|data_memory_component|mem~85_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~85_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(35),
	combout => \dp_component|data_memory_component|data_o\(35));

-- Location: FF_X14_Y16_N7
\dp_component|MEMWB_component|internal[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(104));

-- Location: LABCELL_X19_Y14_N0
\dp_component|alu_component|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux28~0_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a35\ & ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a35\ & ( ((\dp_component|alu_component|Mux55~1_combout\ & 
-- ((!\dp_component|IDEX_component|internal\(272)) # (\dp_component|IDEX_component|internal\(49))))) # (\dp_component|alu_component|Mux55~0_combout\) ) ) ) # ( !\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a35\ & ( 
-- \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a35\ & ( ((\dp_component|IDEX_component|internal\(49) & (\dp_component|IDEX_component|internal\(272) & \dp_component|alu_component|Mux55~1_combout\))) # 
-- (\dp_component|alu_component|Mux55~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000111110000111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(49),
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|alu_component|ALT_INV_Mux55~0_combout\,
	datad => \dp_component|alu_component|ALT_INV_Mux55~1_combout\,
	datae => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a35\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a35\,
	combout => \dp_component|alu_component|Mux28~0_combout\);

-- Location: LABCELL_X20_Y14_N0
\dp_component|alu_component|Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux28~1_combout\ = ((!\dp_component|alu_component|Mux61~0_combout\ & \dp_component|alu_component|Add0~25_sumout\)) # (\dp_component|alu_component|Mux28~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111110011001100111111001100110011111100110011001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|alu_component|ALT_INV_Mux28~0_combout\,
	datac => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datad => \dp_component|alu_component|ALT_INV_Add0~25_sumout\,
	combout => \dp_component|alu_component|Mux28~1_combout\);

-- Location: FF_X20_Y14_N2
\dp_component|EXMEM_component|internal[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux28~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(104));

-- Location: FF_X20_Y14_N5
\dp_component|MEMWB_component|internal[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(104),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(40));

-- Location: LABCELL_X20_Y14_N3
\dp_component|mux_memory_reg|o[35]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[35]~6_combout\ = ( \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(104) ) ) # ( !\dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(40) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|MEMWB_component|ALT_INV_internal\(104),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(40),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	combout => \dp_component|mux_memory_reg|o[35]~6_combout\);

-- Location: FF_X16_Y16_N8
\dp_component|EXMEM_component|internal[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a34\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(39));

-- Location: FF_X14_Y16_N23
\dp_component|data_memory_component|mem_rtl_0_bypass[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(39),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(55));

-- Location: LABCELL_X14_Y16_N21
\dp_component|data_memory_component|mem~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~84_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(55) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a34\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(55) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a34\ & ( (!\dp_component|data_memory_component|mem~76_combout\) # ((!\dp_component|data_memory_component|mem~77_combout\) 
-- # ((!\dp_component|data_memory_component|mem~75_combout\) # (!\dp_component|data_memory_component|mem~78_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(55) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a34\ & ( (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & (\dp_component|data_memory_component|mem~75_combout\ & 
-- \dp_component|data_memory_component|mem~78_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(55),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a34\,
	combout => \dp_component|data_memory_component|mem~84_combout\);

-- Location: LABCELL_X16_Y16_N48
\dp_component|data_memory_component|data_o[34]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(34) = ( \dp_component|data_memory_component|data_o\(34) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~84_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(34) & ( (\dp_component|data_memory_component|mem~84_combout\ & \dp_component|data_memory_component|LessThan0~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|data_memory_component|ALT_INV_mem~84_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(34),
	combout => \dp_component|data_memory_component|data_o\(34));

-- Location: FF_X16_Y16_N49
\dp_component|MEMWB_component|internal[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(103));

-- Location: LABCELL_X19_Y14_N3
\dp_component|alu_component|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux29~0_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a34\ & ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a34\ & ( ((\dp_component|alu_component|Mux55~1_combout\ & 
-- ((!\dp_component|IDEX_component|internal\(272)) # (\dp_component|IDEX_component|internal\(49))))) # (\dp_component|alu_component|Mux55~0_combout\) ) ) ) # ( !\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a34\ & ( 
-- \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a34\ & ( ((\dp_component|IDEX_component|internal\(49) & (\dp_component|IDEX_component|internal\(272) & \dp_component|alu_component|Mux55~1_combout\))) # 
-- (\dp_component|alu_component|Mux55~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001111111110000110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(49),
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|alu_component|ALT_INV_Mux55~1_combout\,
	datad => \dp_component|alu_component|ALT_INV_Mux55~0_combout\,
	datae => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a34\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a34\,
	combout => \dp_component|alu_component|Mux29~0_combout\);

-- Location: LABCELL_X20_Y14_N39
\dp_component|alu_component|Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux29~1_combout\ = ((\dp_component|alu_component|Add0~21_sumout\ & !\dp_component|alu_component|Mux61~0_combout\)) # (\dp_component|alu_component|Mux29~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100001111010111110000111101011111000011110101111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Add0~21_sumout\,
	datac => \dp_component|alu_component|ALT_INV_Mux29~0_combout\,
	datad => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Mux29~1_combout\);

-- Location: FF_X20_Y14_N41
\dp_component|EXMEM_component|internal[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux29~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(103));

-- Location: FF_X20_Y14_N59
\dp_component|MEMWB_component|internal[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(103),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(39));

-- Location: LABCELL_X20_Y14_N57
\dp_component|mux_memory_reg|o[34]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[34]~5_combout\ = ( \dp_component|MEMWB_component|internal\(39) & ( \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(103) ) ) ) # ( !\dp_component|MEMWB_component|internal\(39) & ( 
-- \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(103) ) ) ) # ( \dp_component|MEMWB_component|internal\(39) & ( !\dp_component|MEMWB_component|internal\(134) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|MEMWB_component|ALT_INV_internal\(103),
	datae => \dp_component|MEMWB_component|ALT_INV_internal\(39),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	combout => \dp_component|mux_memory_reg|o[34]~5_combout\);

-- Location: FF_X17_Y15_N23
\dp_component|EXMEM_component|internal[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a29\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(34));

-- Location: FF_X12_Y16_N23
\dp_component|data_memory_component|mem_rtl_0_bypass[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(34),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(50));

-- Location: LABCELL_X12_Y16_N21
\dp_component|data_memory_component|mem~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~110_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(50) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a29\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(50) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a29\ & ( (!\dp_component|data_memory_component|mem~78_combout\) # ((!\dp_component|data_memory_component|mem~77_combout\) 
-- # ((!\dp_component|data_memory_component|mem~76_combout\) # (!\dp_component|data_memory_component|mem~75_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(50) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a29\ & ( (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & (\dp_component|data_memory_component|mem~76_combout\ & 
-- \dp_component|data_memory_component|mem~75_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(50),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a29\,
	combout => \dp_component|data_memory_component|mem~110_combout\);

-- Location: LABCELL_X12_Y16_N51
\dp_component|data_memory_component|data_o[29]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(29) = ( \dp_component|data_memory_component|data_o\(29) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~110_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(29) & ( (\dp_component|data_memory_component|LessThan0~14_combout\ & \dp_component|data_memory_component|mem~110_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~110_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(29),
	combout => \dp_component|data_memory_component|data_o\(29));

-- Location: FF_X12_Y16_N52
\dp_component|MEMWB_component|internal[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(98));

-- Location: LABCELL_X14_Y15_N39
\dp_component|alu_component|Mux34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux34~0_combout\ = ( \dp_component|IDEX_component|internal\(45) & ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a29\ & ( !\dp_component|IDEX_component|internal\(275) ) ) ) # ( 
-- !\dp_component|IDEX_component|internal\(45) & ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a29\ & ( (!\dp_component|IDEX_component|internal\(272) & !\dp_component|IDEX_component|internal\(275)) ) ) ) # ( 
-- \dp_component|IDEX_component|internal\(45) & ( !\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a29\ & ( (\dp_component|IDEX_component|internal\(272) & !\dp_component|IDEX_component|internal\(275)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001000100010010001000100010001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datab => \dp_component|IDEX_component|ALT_INV_internal\(275),
	datae => \dp_component|IDEX_component|ALT_INV_internal\(45),
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a29\,
	combout => \dp_component|alu_component|Mux34~0_combout\);

-- Location: LABCELL_X14_Y15_N57
\dp_component|alu_component|Mux34~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux34~1_combout\ = ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a29\ & ( (\dp_component|IDEX_component|internal\(274) & ((\dp_component|IDEX_component|internal[10]~DUPLICATE_q\) # 
-- (\dp_component|alu_component|Mux34~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datac => \dp_component|alu_component|ALT_INV_Mux34~0_combout\,
	datad => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a29\,
	combout => \dp_component|alu_component|Mux34~1_combout\);

-- Location: LABCELL_X14_Y15_N54
\dp_component|alu_component|Mux34~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux34~2_combout\ = ( \dp_component|alu_component|Mux61~0_combout\ & ( \dp_component|alu_component|Mux34~1_combout\ ) ) # ( !\dp_component|alu_component|Mux61~0_combout\ & ( (\dp_component|alu_component|Mux34~1_combout\) # 
-- (\dp_component|alu_component|Add0~125_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|alu_component|ALT_INV_Add0~125_sumout\,
	datad => \dp_component|alu_component|ALT_INV_Mux34~1_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Mux34~2_combout\);

-- Location: FF_X14_Y15_N56
\dp_component|EXMEM_component|internal[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(98));

-- Location: FF_X17_Y16_N17
\dp_component|MEMWB_component|internal[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(98),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(34));

-- Location: LABCELL_X17_Y16_N15
\dp_component|mux_memory_reg|o[29]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[29]~31_combout\ = ( \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(98) ) ) # ( !\dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(34) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(98),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(34),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	combout => \dp_component|mux_memory_reg|o[29]~31_combout\);

-- Location: LABCELL_X17_Y15_N12
\dp_component|EXMEM_component|internal[33]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|EXMEM_component|internal[33]~feeder_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a28\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a28\,
	combout => \dp_component|EXMEM_component|internal[33]~feeder_combout\);

-- Location: FF_X17_Y15_N14
\dp_component|EXMEM_component|internal[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|EXMEM_component|internal[33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(33));

-- Location: FF_X12_Y16_N20
\dp_component|data_memory_component|mem_rtl_0_bypass[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(33),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(49));

-- Location: LABCELL_X12_Y16_N18
\dp_component|data_memory_component|mem~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~109_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(49) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a28\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(49) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a28\ & ( (!\dp_component|data_memory_component|mem~78_combout\) # ((!\dp_component|data_memory_component|mem~77_combout\) 
-- # ((!\dp_component|data_memory_component|mem~75_combout\) # (!\dp_component|data_memory_component|mem~76_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(49) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a28\ & ( (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & (\dp_component|data_memory_component|mem~75_combout\ & 
-- \dp_component|data_memory_component|mem~76_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(49),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a28\,
	combout => \dp_component|data_memory_component|mem~109_combout\);

-- Location: LABCELL_X12_Y16_N48
\dp_component|data_memory_component|data_o[28]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(28) = ( \dp_component|data_memory_component|data_o\(28) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~109_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(28) & ( (\dp_component|data_memory_component|LessThan0~14_combout\ & \dp_component|data_memory_component|mem~109_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~109_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(28),
	combout => \dp_component|data_memory_component|data_o\(28));

-- Location: FF_X12_Y16_N49
\dp_component|MEMWB_component|internal[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(97));

-- Location: MLABCELL_X18_Y15_N45
\dp_component|alu_component|Mux35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux35~0_combout\ = ( \dp_component|IDEX_component|internal\(44) & ( (!\dp_component|IDEX_component|internal\(275) & ((\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a28\) # 
-- (\dp_component|IDEX_component|internal\(272)))) ) ) # ( !\dp_component|IDEX_component|internal\(44) & ( (!\dp_component|IDEX_component|internal\(275) & (!\dp_component|IDEX_component|internal\(272) & 
-- \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a28\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(275),
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a28\,
	dataf => \dp_component|IDEX_component|ALT_INV_internal\(44),
	combout => \dp_component|alu_component|Mux35~0_combout\);

-- Location: MLABCELL_X18_Y15_N18
\dp_component|alu_component|Mux35~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux35~1_combout\ = ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a28\ & ( (\dp_component|IDEX_component|internal\(274) & ((\dp_component|alu_component|Mux35~0_combout\) # 
-- (\dp_component|IDEX_component|internal\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001001100110001000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(10),
	datab => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datad => \dp_component|alu_component|ALT_INV_Mux35~0_combout\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a28\,
	combout => \dp_component|alu_component|Mux35~1_combout\);

-- Location: LABCELL_X14_Y15_N21
\dp_component|alu_component|Mux35~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux35~2_combout\ = ( \dp_component|alu_component|Mux61~0_combout\ & ( \dp_component|alu_component|Mux35~1_combout\ ) ) # ( !\dp_component|alu_component|Mux61~0_combout\ & ( (\dp_component|alu_component|Mux35~1_combout\) # 
-- (\dp_component|alu_component|Add0~121_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|alu_component|ALT_INV_Add0~121_sumout\,
	datac => \dp_component|alu_component|ALT_INV_Mux35~1_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Mux35~2_combout\);

-- Location: FF_X14_Y15_N23
\dp_component|EXMEM_component|internal[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(97));

-- Location: FF_X14_Y15_N20
\dp_component|MEMWB_component|internal[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(97),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(33));

-- Location: LABCELL_X14_Y15_N18
\dp_component|mux_memory_reg|o[28]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[28]~30_combout\ = (!\dp_component|MEMWB_component|internal\(134) & ((\dp_component|MEMWB_component|internal\(33)))) # (\dp_component|MEMWB_component|internal\(134) & (\dp_component|MEMWB_component|internal\(97)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(97),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(33),
	combout => \dp_component|mux_memory_reg|o[28]~30_combout\);

-- Location: MLABCELL_X18_Y15_N30
\dp_component|alu_component|Mux36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux36~0_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a27\ & ( (!\dp_component|IDEX_component|internal\(275) & ((!\dp_component|IDEX_component|internal\(272)) # 
-- (\dp_component|IDEX_component|internal\(42)))) ) ) # ( !\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a27\ & ( (\dp_component|IDEX_component|internal\(272) & (\dp_component|IDEX_component|internal\(42) & 
-- !\dp_component|IDEX_component|internal\(275))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000011001111000000001100111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(42),
	datad => \dp_component|IDEX_component|ALT_INV_internal\(275),
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a27\,
	combout => \dp_component|alu_component|Mux36~0_combout\);

-- Location: LABCELL_X21_Y15_N15
\dp_component|alu_component|Mux36~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux36~1_combout\ = ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a27\ & ( (\dp_component|IDEX_component|internal\(274) & ((\dp_component|IDEX_component|internal[10]~DUPLICATE_q\) # 
-- (\dp_component|alu_component|Mux36~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000011110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|alu_component|ALT_INV_Mux36~0_combout\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datad => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a27\,
	combout => \dp_component|alu_component|Mux36~1_combout\);

-- Location: LABCELL_X21_Y15_N45
\dp_component|alu_component|Mux36~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux36~2_combout\ = ( \dp_component|alu_component|Mux61~0_combout\ & ( \dp_component|alu_component|Mux36~1_combout\ ) ) # ( !\dp_component|alu_component|Mux61~0_combout\ & ( (\dp_component|alu_component|Mux36~1_combout\) # 
-- (\dp_component|alu_component|Add0~69_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Add0~69_sumout\,
	datac => \dp_component|alu_component|ALT_INV_Mux36~1_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Mux36~2_combout\);

-- Location: FF_X21_Y15_N47
\dp_component|EXMEM_component|internal[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux36~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(96));

-- Location: FF_X21_Y15_N44
\dp_component|MEMWB_component|internal[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(96),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(32));

-- Location: FF_X17_Y16_N20
\dp_component|data_memory_component|mem_rtl_0_bypass[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(32),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(48));

-- Location: LABCELL_X17_Y16_N18
\dp_component|data_memory_component|mem~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~96_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(48) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a27\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(48) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a27\ & ( (!\dp_component|data_memory_component|mem~76_combout\) # ((!\dp_component|data_memory_component|mem~78_combout\) 
-- # ((!\dp_component|data_memory_component|mem~75_combout\) # (!\dp_component|data_memory_component|mem~77_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(48) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a27\ & ( (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~75_combout\ & 
-- \dp_component|data_memory_component|mem~77_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(48),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a27\,
	combout => \dp_component|data_memory_component|mem~96_combout\);

-- Location: LABCELL_X17_Y16_N48
\dp_component|data_memory_component|data_o[27]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(27) = ( \dp_component|data_memory_component|data_o\(27) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~96_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(27) & ( (\dp_component|data_memory_component|mem~96_combout\ & \dp_component|data_memory_component|LessThan0~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|data_memory_component|ALT_INV_mem~96_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(27),
	combout => \dp_component|data_memory_component|data_o\(27));

-- Location: FF_X17_Y16_N49
\dp_component|MEMWB_component|internal[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(96));

-- Location: LABCELL_X21_Y15_N42
\dp_component|mux_memory_reg|o[27]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[27]~17_combout\ = ( \dp_component|MEMWB_component|internal\(96) & ( (\dp_component|MEMWB_component|internal\(32)) # (\dp_component|MEMWB_component|internal\(134)) ) ) # ( !\dp_component|MEMWB_component|internal\(96) & ( 
-- (!\dp_component|MEMWB_component|internal\(134) & \dp_component|MEMWB_component|internal\(32)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(32),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(96),
	combout => \dp_component|mux_memory_reg|o[27]~17_combout\);

-- Location: LABCELL_X17_Y15_N0
\dp_component|EXMEM_component|internal[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|EXMEM_component|internal[31]~feeder_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a26\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a26\,
	combout => \dp_component|EXMEM_component|internal[31]~feeder_combout\);

-- Location: FF_X17_Y15_N2
\dp_component|EXMEM_component|internal[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|EXMEM_component|internal[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(31));

-- Location: FF_X10_Y16_N5
\dp_component|data_memory_component|mem_rtl_0_bypass[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(47));

-- Location: LABCELL_X10_Y16_N3
\dp_component|data_memory_component|mem~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~99_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(47) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a26\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(47) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a26\ & ( (!\dp_component|data_memory_component|mem~76_combout\) # ((!\dp_component|data_memory_component|mem~78_combout\) 
-- # ((!\dp_component|data_memory_component|mem~77_combout\) # (!\dp_component|data_memory_component|mem~75_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(47) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a26\ & ( (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & 
-- \dp_component|data_memory_component|mem~75_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(47),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a26\,
	combout => \dp_component|data_memory_component|mem~99_combout\);

-- Location: LABCELL_X10_Y16_N33
\dp_component|data_memory_component|data_o[26]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(26) = ( \dp_component|data_memory_component|data_o\(26) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~99_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(26) & ( (\dp_component|data_memory_component|LessThan0~14_combout\ & \dp_component|data_memory_component|mem~99_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~99_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(26),
	combout => \dp_component|data_memory_component|data_o\(26));

-- Location: FF_X10_Y16_N34
\dp_component|MEMWB_component|internal[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(95));

-- Location: MLABCELL_X18_Y15_N9
\dp_component|alu_component|Mux37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux37~0_combout\ = ( \dp_component|IDEX_component|internal\(42) & ( (!\dp_component|IDEX_component|internal\(275) & ((\dp_component|IDEX_component|internal\(272)) # 
-- (\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a26\))) ) ) # ( !\dp_component|IDEX_component|internal\(42) & ( (\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a26\ & (!\dp_component|IDEX_component|internal\(272) & 
-- !\dp_component|IDEX_component|internal\(275))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000001011111000000000101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a26\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datad => \dp_component|IDEX_component|ALT_INV_internal\(275),
	dataf => \dp_component|IDEX_component|ALT_INV_internal\(42),
	combout => \dp_component|alu_component|Mux37~0_combout\);

-- Location: MLABCELL_X18_Y15_N6
\dp_component|alu_component|Mux37~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux37~1_combout\ = ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a26\ & ( (\dp_component|IDEX_component|internal\(274) & ((\dp_component|IDEX_component|internal\(10)) # 
-- (\dp_component|alu_component|Mux37~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001111110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|alu_component|ALT_INV_Mux37~0_combout\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(10),
	datad => \dp_component|IDEX_component|ALT_INV_internal\(274),
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a26\,
	combout => \dp_component|alu_component|Mux37~1_combout\);

-- Location: LABCELL_X21_Y15_N57
\dp_component|alu_component|Mux37~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux37~2_combout\ = ((!\dp_component|alu_component|Mux61~0_combout\ & \dp_component|alu_component|Add0~81_sumout\)) # (\dp_component|alu_component|Mux37~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110101111000011111010111100001111101011110000111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datac => \dp_component|alu_component|ALT_INV_Mux37~1_combout\,
	datad => \dp_component|alu_component|ALT_INV_Add0~81_sumout\,
	combout => \dp_component|alu_component|Mux37~2_combout\);

-- Location: FF_X21_Y15_N59
\dp_component|EXMEM_component|internal[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux37~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(95));

-- Location: FF_X21_Y15_N8
\dp_component|MEMWB_component|internal[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(95),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(31));

-- Location: LABCELL_X21_Y15_N6
\dp_component|mux_memory_reg|o[26]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[26]~20_combout\ = (!\dp_component|MEMWB_component|internal\(134) & ((\dp_component|MEMWB_component|internal\(31)))) # (\dp_component|MEMWB_component|internal\(134) & (\dp_component|MEMWB_component|internal\(95)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(95),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(31),
	combout => \dp_component|mux_memory_reg|o[26]~20_combout\);

-- Location: LABCELL_X19_Y17_N6
\dp_component|alu_component|Mux57~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux57~0_combout\ = ( \dp_component|IDEX_component|internal\(272) & ( (!\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & ((!\dp_component|IDEX_component|internal\(22)) # (\dp_component|IDEX_component|internal\(275)))) ) 
-- ) # ( !\dp_component|IDEX_component|internal\(272) & ( (!\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a6\) # (\dp_component|IDEX_component|internal\(275)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000111101010000000011011101000000001101110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(275),
	datab => \dp_component|IDEX_component|ALT_INV_internal\(22),
	datac => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a6\,
	datad => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	dataf => \dp_component|IDEX_component|ALT_INV_internal\(272),
	combout => \dp_component|alu_component|Mux57~0_combout\);

-- Location: LABCELL_X19_Y17_N15
\dp_component|alu_component|Mux57~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux57~1_combout\ = ( \dp_component|alu_component|Add0~85_sumout\ & ( (!\dp_component|alu_component|Mux61~0_combout\) # ((\dp_component|IDEX_component|internal\(274) & 
-- (\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a6\ & !\dp_component|alu_component|Mux57~0_combout\))) ) ) # ( !\dp_component|alu_component|Add0~85_sumout\ & ( (\dp_component|IDEX_component|internal\(274) & 
-- (\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a6\ & !\dp_component|alu_component|Mux57~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000011001101110011001100110111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datab => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datac => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a6\,
	datad => \dp_component|alu_component|ALT_INV_Mux57~0_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Add0~85_sumout\,
	combout => \dp_component|alu_component|Mux57~1_combout\);

-- Location: FF_X18_Y17_N35
\dp_component|EXMEM_component|internal[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|alu_component|Mux57~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(75));

-- Location: LABCELL_X17_Y16_N36
\dp_component|data_memory_component|mem~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~87_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(46) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a25\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(46) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a25\ & ( (!\dp_component|data_memory_component|mem~76_combout\) # ((!\dp_component|data_memory_component|mem~78_combout\) 
-- # ((!\dp_component|data_memory_component|mem~75_combout\) # (!\dp_component|data_memory_component|mem~77_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(46) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a25\ & ( (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~75_combout\ & 
-- \dp_component|data_memory_component|mem~77_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(46),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a25\,
	combout => \dp_component|data_memory_component|mem~87_combout\);

-- Location: LABCELL_X17_Y16_N6
\dp_component|data_memory_component|data_o[25]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(25) = ( \dp_component|data_memory_component|data_o\(25) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~87_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(25) & ( (\dp_component|data_memory_component|mem~87_combout\ & \dp_component|data_memory_component|LessThan0~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|data_memory_component|ALT_INV_mem~87_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(25),
	combout => \dp_component|data_memory_component|data_o\(25));

-- Location: FF_X17_Y16_N8
\dp_component|MEMWB_component|internal[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(94));

-- Location: LABCELL_X21_Y15_N9
\dp_component|mux_memory_reg|o[25]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[25]~8_combout\ = ( \dp_component|MEMWB_component|internal\(94) & ( (\dp_component|MEMWB_component|internal\(30)) # (\dp_component|MEMWB_component|internal\(134)) ) ) # ( !\dp_component|MEMWB_component|internal\(94) & ( 
-- (!\dp_component|MEMWB_component|internal\(134) & \dp_component|MEMWB_component|internal\(30)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(30),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(94),
	combout => \dp_component|mux_memory_reg|o[25]~8_combout\);

-- Location: LABCELL_X21_Y16_N9
\dp_component|EXMEM_component|internal[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|EXMEM_component|internal[29]~feeder_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a24\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a24\,
	combout => \dp_component|EXMEM_component|internal[29]~feeder_combout\);

-- Location: FF_X21_Y16_N11
\dp_component|EXMEM_component|internal[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|EXMEM_component|internal[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(29));

-- Location: FF_X17_Y16_N5
\dp_component|data_memory_component|mem_rtl_0_bypass[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(45));

-- Location: LABCELL_X17_Y16_N3
\dp_component|data_memory_component|mem~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~86_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(45) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a24\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(45) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a24\ & ( (!\dp_component|data_memory_component|mem~76_combout\) # ((!\dp_component|data_memory_component|mem~78_combout\) 
-- # ((!\dp_component|data_memory_component|mem~77_combout\) # (!\dp_component|data_memory_component|mem~75_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(45) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a24\ & ( (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & 
-- \dp_component|data_memory_component|mem~75_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(45),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a24\,
	combout => \dp_component|data_memory_component|mem~86_combout\);

-- Location: LABCELL_X17_Y16_N33
\dp_component|data_memory_component|data_o[24]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(24) = ( \dp_component|data_memory_component|data_o\(24) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~86_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(24) & ( (\dp_component|data_memory_component|mem~86_combout\ & \dp_component|data_memory_component|LessThan0~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~86_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(24),
	combout => \dp_component|data_memory_component|data_o\(24));

-- Location: FF_X17_Y16_N34
\dp_component|MEMWB_component|internal[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(93));

-- Location: LABCELL_X21_Y14_N18
\dp_component|alu_component|Mux39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux39~0_combout\ = ( \dp_component|IDEX_component|internal\(272) & ( (!\dp_component|IDEX_component|internal\(275) & \dp_component|IDEX_component|internal\(40)) ) ) # ( !\dp_component|IDEX_component|internal\(272) & ( 
-- (\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a24\ & !\dp_component|IDEX_component|internal\(275)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000011000000110001000100010001000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a24\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(275),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(40),
	datae => \dp_component|IDEX_component|ALT_INV_internal\(272),
	combout => \dp_component|alu_component|Mux39~0_combout\);

-- Location: LABCELL_X21_Y14_N12
\dp_component|alu_component|Mux39~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux39~1_combout\ = ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a24\ & ( (\dp_component|IDEX_component|internal\(274) & ((\dp_component|alu_component|Mux39~0_combout\) # 
-- (\dp_component|IDEX_component|internal[10]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datab => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	datac => \dp_component|alu_component|ALT_INV_Mux39~0_combout\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a24\,
	combout => \dp_component|alu_component|Mux39~1_combout\);

-- Location: LABCELL_X21_Y15_N51
\dp_component|alu_component|Mux39~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux39~2_combout\ = ((!\dp_component|alu_component|Mux61~0_combout\ & \dp_component|alu_component|Add0~29_sumout\)) # (\dp_component|alu_component|Mux39~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011111111000010101111111100001010111111110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~29_sumout\,
	datad => \dp_component|alu_component|ALT_INV_Mux39~1_combout\,
	combout => \dp_component|alu_component|Mux39~2_combout\);

-- Location: FF_X21_Y15_N53
\dp_component|EXMEM_component|internal[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux39~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(93));

-- Location: FF_X21_Y15_N2
\dp_component|MEMWB_component|internal[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(93),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(29));

-- Location: LABCELL_X21_Y15_N0
\dp_component|mux_memory_reg|o[24]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[24]~7_combout\ = ( \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(93) ) ) # ( !\dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(29) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(93),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(29),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	combout => \dp_component|mux_memory_reg|o[24]~7_combout\);

-- Location: LABCELL_X14_Y15_N42
\dp_component|alu_component|Mux50~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux50~0_combout\ = ( !\dp_component|IDEX_component|internal\(275) & ( !\dp_component|IDEX_component|internal\(272) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|IDEX_component|ALT_INV_internal\(272),
	dataf => \dp_component|IDEX_component|ALT_INV_internal\(275),
	combout => \dp_component|alu_component|Mux50~0_combout\);

-- Location: LABCELL_X19_Y15_N9
\dp_component|alu_component|Mux44~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux44~0_combout\ = ( \dp_component|alu_component|Mux50~0_combout\ & ( (\dp_component|IDEX_component|internal\(274) & (\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a19\) # (\dp_component|IDEX_component|internal[10]~DUPLICATE_q\)))) ) ) # ( !\dp_component|alu_component|Mux50~0_combout\ & ( (\dp_component|IDEX_component|internal\(274) & 
-- (\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a19\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000000000101010000000000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datab => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	datac => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a19\,
	datad => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a19\,
	dataf => \dp_component|alu_component|ALT_INV_Mux50~0_combout\,
	combout => \dp_component|alu_component|Mux44~0_combout\);

-- Location: LABCELL_X16_Y15_N33
\dp_component|alu_component|Mux44~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux44~1_combout\ = ( \dp_component|alu_component|Mux61~0_combout\ & ( \dp_component|alu_component|Mux44~0_combout\ ) ) # ( !\dp_component|alu_component|Mux61~0_combout\ & ( (\dp_component|alu_component|Mux44~0_combout\) # 
-- (\dp_component|alu_component|Add0~133_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Add0~133_sumout\,
	datac => \dp_component|alu_component|ALT_INV_Mux44~0_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Mux44~1_combout\);

-- Location: FF_X16_Y15_N35
\dp_component|EXMEM_component|internal[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux44~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(88));

-- Location: FF_X16_Y15_N56
\dp_component|MEMWB_component|internal[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(88),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(24));

-- Location: FF_X10_Y16_N47
\dp_component|data_memory_component|mem_rtl_0_bypass[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(40));

-- Location: LABCELL_X10_Y16_N45
\dp_component|data_memory_component|mem~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~112_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(40) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a19\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(40) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a19\ & ( (!\dp_component|data_memory_component|mem~76_combout\) # ((!\dp_component|data_memory_component|mem~78_combout\) 
-- # ((!\dp_component|data_memory_component|mem~77_combout\) # (!\dp_component|data_memory_component|mem~75_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(40) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a19\ & ( (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & 
-- \dp_component|data_memory_component|mem~75_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(40),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a19\,
	combout => \dp_component|data_memory_component|mem~112_combout\);

-- Location: LABCELL_X16_Y16_N18
\dp_component|data_memory_component|data_o[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(19) = ( \dp_component|data_memory_component|data_o\(19) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~112_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(19) & ( (\dp_component|data_memory_component|mem~112_combout\ & \dp_component|data_memory_component|LessThan0~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|data_memory_component|ALT_INV_mem~112_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(19),
	combout => \dp_component|data_memory_component|data_o\(19));

-- Location: FF_X16_Y16_N20
\dp_component|MEMWB_component|internal[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(88));

-- Location: LABCELL_X16_Y15_N54
\dp_component|mux_memory_reg|o[19]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[19]~33_combout\ = ( \dp_component|MEMWB_component|internal\(88) & ( (\dp_component|MEMWB_component|internal\(24)) # (\dp_component|MEMWB_component|internal\(134)) ) ) # ( !\dp_component|MEMWB_component|internal\(88) & ( 
-- (!\dp_component|MEMWB_component|internal\(134) & \dp_component|MEMWB_component|internal\(24)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(24),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(88),
	combout => \dp_component|mux_memory_reg|o[19]~33_combout\);

-- Location: LABCELL_X19_Y16_N15
\dp_component|alu_component|Mux45~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux45~0_combout\ = ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a18\ & ( (\dp_component|IDEX_component|internal\(274) & (((\dp_component|alu_component|Mux50~0_combout\ & 
-- \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a18\)) # (\dp_component|IDEX_component|internal[10]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000100110001000100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datac => \dp_component|alu_component|ALT_INV_Mux50~0_combout\,
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a18\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a18\,
	combout => \dp_component|alu_component|Mux45~0_combout\);

-- Location: LABCELL_X16_Y15_N48
\dp_component|alu_component|Mux45~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux45~1_combout\ = ((\dp_component|alu_component|Add0~129_sumout\ & !\dp_component|alu_component|Mux61~0_combout\)) # (\dp_component|alu_component|Mux45~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011111111001100001111111100110000111111110011000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|alu_component|ALT_INV_Add0~129_sumout\,
	datac => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datad => \dp_component|alu_component|ALT_INV_Mux45~0_combout\,
	combout => \dp_component|alu_component|Mux45~1_combout\);

-- Location: FF_X16_Y15_N50
\dp_component|EXMEM_component|internal[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux45~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(87));

-- Location: FF_X16_Y15_N53
\dp_component|MEMWB_component|internal[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(87),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(23));

-- Location: FF_X10_Y16_N44
\dp_component|data_memory_component|mem_rtl_0_bypass[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(39));

-- Location: LABCELL_X10_Y16_N42
\dp_component|data_memory_component|mem~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~111_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(39) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a18\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(39) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a18\ & ( (!\dp_component|data_memory_component|mem~76_combout\) # ((!\dp_component|data_memory_component|mem~78_combout\) 
-- # ((!\dp_component|data_memory_component|mem~75_combout\) # (!\dp_component|data_memory_component|mem~77_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(39) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a18\ & ( (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~75_combout\ & 
-- \dp_component|data_memory_component|mem~77_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(39),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a18\,
	combout => \dp_component|data_memory_component|mem~111_combout\);

-- Location: LABCELL_X10_Y16_N12
\dp_component|data_memory_component|data_o[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(18) = ( \dp_component|data_memory_component|LessThan0~14_combout\ & ( \dp_component|data_memory_component|mem~111_combout\ ) ) # ( !\dp_component|data_memory_component|LessThan0~14_combout\ & ( 
-- \dp_component|data_memory_component|data_o\(18) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|data_memory_component|ALT_INV_mem~111_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_data_o\(18),
	dataf => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	combout => \dp_component|data_memory_component|data_o\(18));

-- Location: FF_X10_Y16_N13
\dp_component|MEMWB_component|internal[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(87));

-- Location: LABCELL_X16_Y15_N51
\dp_component|mux_memory_reg|o[18]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[18]~32_combout\ = ( \dp_component|MEMWB_component|internal\(87) & ( (\dp_component|MEMWB_component|internal\(23)) # (\dp_component|MEMWB_component|internal\(134)) ) ) # ( !\dp_component|MEMWB_component|internal\(87) & ( 
-- (!\dp_component|MEMWB_component|internal\(134) & \dp_component|MEMWB_component|internal\(23)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(23),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(87),
	combout => \dp_component|mux_memory_reg|o[18]~32_combout\);

-- Location: LABCELL_X21_Y14_N57
\dp_component|alu_component|Mux46~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux46~0_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a17\ & ( (!\dp_component|IDEX_component|internal\(275) & ((!\dp_component|IDEX_component|internal\(272)) # 
-- (\dp_component|IDEX_component|internal\(33)))) ) ) # ( !\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a17\ & ( (\dp_component|IDEX_component|internal\(33) & (!\dp_component|IDEX_component|internal\(275) & 
-- \dp_component|IDEX_component|internal\(272))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000011110000010100001111000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(33),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(275),
	datad => \dp_component|IDEX_component|ALT_INV_internal\(272),
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a17\,
	combout => \dp_component|alu_component|Mux46~0_combout\);

-- Location: LABCELL_X21_Y14_N0
\dp_component|alu_component|Mux46~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux46~1_combout\ = ( \dp_component|IDEX_component|internal\(274) & ( (\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a17\ & ((\dp_component|alu_component|Mux46~0_combout\) # 
-- (\dp_component|IDEX_component|internal[10]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000011110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	datac => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a17\,
	datad => \dp_component|alu_component|ALT_INV_Mux46~0_combout\,
	dataf => \dp_component|IDEX_component|ALT_INV_internal\(274),
	combout => \dp_component|alu_component|Mux46~1_combout\);

-- Location: LABCELL_X21_Y15_N12
\dp_component|alu_component|Mux46~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux46~2_combout\ = ( \dp_component|alu_component|Mux61~0_combout\ & ( \dp_component|alu_component|Mux46~1_combout\ ) ) # ( !\dp_component|alu_component|Mux61~0_combout\ & ( (\dp_component|alu_component|Mux46~1_combout\) # 
-- (\dp_component|alu_component|Add0~77_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Add0~77_sumout\,
	datac => \dp_component|alu_component|ALT_INV_Mux46~1_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Mux46~2_combout\);

-- Location: FF_X21_Y15_N14
\dp_component|EXMEM_component|internal[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux46~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(86));

-- Location: FF_X16_Y15_N17
\dp_component|MEMWB_component|internal[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(86),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(22));

-- Location: FF_X17_Y16_N56
\dp_component|data_memory_component|mem_rtl_0_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(38));

-- Location: LABCELL_X17_Y16_N54
\dp_component|data_memory_component|mem~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~98_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(38) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a17\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(38) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a17\ & ( (!\dp_component|data_memory_component|mem~76_combout\) # ((!\dp_component|data_memory_component|mem~78_combout\) 
-- # ((!\dp_component|data_memory_component|mem~75_combout\) # (!\dp_component|data_memory_component|mem~77_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(38) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a17\ & ( (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~75_combout\ & 
-- \dp_component|data_memory_component|mem~77_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(38),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a17\,
	combout => \dp_component|data_memory_component|mem~98_combout\);

-- Location: LABCELL_X16_Y16_N12
\dp_component|data_memory_component|data_o[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(17) = ( \dp_component|data_memory_component|data_o\(17) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~98_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(17) & ( (\dp_component|data_memory_component|mem~98_combout\ & \dp_component|data_memory_component|LessThan0~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|data_memory_component|ALT_INV_mem~98_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(17),
	combout => \dp_component|data_memory_component|data_o\(17));

-- Location: FF_X16_Y16_N13
\dp_component|MEMWB_component|internal[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(86));

-- Location: LABCELL_X16_Y15_N15
\dp_component|mux_memory_reg|o[17]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[17]~19_combout\ = ( \dp_component|MEMWB_component|internal\(22) & ( \dp_component|MEMWB_component|internal\(86) ) ) # ( !\dp_component|MEMWB_component|internal\(22) & ( \dp_component|MEMWB_component|internal\(86) & ( 
-- \dp_component|MEMWB_component|internal\(134) ) ) ) # ( \dp_component|MEMWB_component|internal\(22) & ( !\dp_component|MEMWB_component|internal\(86) & ( !\dp_component|MEMWB_component|internal\(134) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datae => \dp_component|MEMWB_component|ALT_INV_internal\(22),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(86),
	combout => \dp_component|mux_memory_reg|o[17]~19_combout\);

-- Location: LABCELL_X21_Y16_N24
\dp_component|EXMEM_component|internal[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|EXMEM_component|internal[21]~feeder_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a16\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a16\,
	combout => \dp_component|EXMEM_component|internal[21]~feeder_combout\);

-- Location: FF_X21_Y16_N26
\dp_component|EXMEM_component|internal[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|EXMEM_component|internal[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(21));

-- Location: FF_X10_Y16_N8
\dp_component|data_memory_component|mem_rtl_0_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(37));

-- Location: LABCELL_X10_Y16_N6
\dp_component|data_memory_component|mem~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~102_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(37) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a16\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(37) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a16\ & ( (!\dp_component|data_memory_component|mem~76_combout\) # ((!\dp_component|data_memory_component|mem~77_combout\) 
-- # ((!\dp_component|data_memory_component|mem~75_combout\) # (!\dp_component|data_memory_component|mem~78_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(37) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a16\ & ( (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & (\dp_component|data_memory_component|mem~75_combout\ & 
-- \dp_component|data_memory_component|mem~78_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(37),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a16\,
	combout => \dp_component|data_memory_component|mem~102_combout\);

-- Location: LABCELL_X16_Y16_N21
\dp_component|data_memory_component|data_o[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(16) = ( \dp_component|data_memory_component|data_o\(16) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~102_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(16) & ( (\dp_component|data_memory_component|mem~102_combout\ & \dp_component|data_memory_component|LessThan0~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|data_memory_component|ALT_INV_mem~102_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(16),
	combout => \dp_component|data_memory_component|data_o\(16));

-- Location: FF_X16_Y16_N23
\dp_component|MEMWB_component|internal[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(85));

-- Location: LABCELL_X19_Y16_N12
\dp_component|alu_component|Mux47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux47~0_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a16\ & ( (\dp_component|IDEX_component|internal\(274) & (\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\dp_component|alu_component|Mux50~0_combout\) # (\dp_component|IDEX_component|internal[10]~DUPLICATE_q\)))) ) ) # ( !\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a16\ & ( (\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & 
-- (\dp_component|IDEX_component|internal\(274) & \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a16\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000000000100110000000000010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datac => \dp_component|alu_component|ALT_INV_Mux50~0_combout\,
	datad => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a16\,
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a16\,
	combout => \dp_component|alu_component|Mux47~0_combout\);

-- Location: LABCELL_X20_Y15_N27
\dp_component|alu_component|Mux47~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux47~1_combout\ = ((!\dp_component|alu_component|Mux61~0_combout\ & \dp_component|alu_component|Add0~93_sumout\)) # (\dp_component|alu_component|Mux47~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110101111000011111010111100001111101011110000111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datac => \dp_component|alu_component|ALT_INV_Mux47~0_combout\,
	datad => \dp_component|alu_component|ALT_INV_Add0~93_sumout\,
	combout => \dp_component|alu_component|Mux47~1_combout\);

-- Location: FF_X20_Y15_N29
\dp_component|EXMEM_component|internal[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux47~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(85));

-- Location: FF_X17_Y16_N32
\dp_component|MEMWB_component|internal[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(85),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(21));

-- Location: LABCELL_X17_Y16_N30
\dp_component|mux_memory_reg|o[16]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[16]~23_combout\ = ( \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(85) ) ) # ( !\dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(21) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(85),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(21),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	combout => \dp_component|mux_memory_reg|o[16]~23_combout\);

-- Location: LABCELL_X19_Y16_N6
\dp_component|alu_component|Mux48~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux48~0_combout\ = ( \dp_component|alu_component|Mux50~0_combout\ & ( (\dp_component|IDEX_component|internal\(274) & (\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a15\ & 
-- ((\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a15\) # (\dp_component|IDEX_component|internal[10]~DUPLICATE_q\)))) ) ) # ( !\dp_component|alu_component|Mux50~0_combout\ & ( (\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & 
-- (\dp_component|IDEX_component|internal\(274) & \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a15\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000110000000100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datac => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a15\,
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a15\,
	dataf => \dp_component|alu_component|ALT_INV_Mux50~0_combout\,
	combout => \dp_component|alu_component|Mux48~0_combout\);

-- Location: MLABCELL_X18_Y17_N30
\dp_component|alu_component|Mux48~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux48~1_combout\ = ( \dp_component|alu_component|Mux48~0_combout\ & ( \dp_component|alu_component|Mux61~0_combout\ ) ) # ( \dp_component|alu_component|Mux48~0_combout\ & ( !\dp_component|alu_component|Mux61~0_combout\ ) ) # ( 
-- !\dp_component|alu_component|Mux48~0_combout\ & ( !\dp_component|alu_component|Mux61~0_combout\ & ( \dp_component|alu_component|Add0~41_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|alu_component|ALT_INV_Add0~41_sumout\,
	datae => \dp_component|alu_component|ALT_INV_Mux48~0_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Mux48~1_combout\);

-- Location: FF_X18_Y17_N32
\dp_component|EXMEM_component|internal[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux48~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(84));

-- Location: FF_X20_Y16_N5
\dp_component|MEMWB_component|internal[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(84),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(20));

-- Location: FF_X14_Y16_N2
\dp_component|data_memory_component|mem_rtl_0_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(36));

-- Location: LABCELL_X14_Y16_N0
\dp_component|data_memory_component|mem~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~89_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(36) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a15\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(36) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a15\ & ( (!\dp_component|data_memory_component|mem~76_combout\) # ((!\dp_component|data_memory_component|mem~77_combout\) 
-- # ((!\dp_component|data_memory_component|mem~78_combout\) # (!\dp_component|data_memory_component|mem~75_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(36) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a15\ & ( (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & (\dp_component|data_memory_component|mem~78_combout\ & 
-- \dp_component|data_memory_component|mem~75_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(36),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a15\,
	combout => \dp_component|data_memory_component|mem~89_combout\);

-- Location: LABCELL_X14_Y16_N30
\dp_component|data_memory_component|data_o[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(15) = ( \dp_component|data_memory_component|data_o\(15) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~89_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(15) & ( (\dp_component|data_memory_component|LessThan0~14_combout\ & \dp_component|data_memory_component|mem~89_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~89_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(15),
	combout => \dp_component|data_memory_component|data_o\(15));

-- Location: FF_X14_Y16_N31
\dp_component|MEMWB_component|internal[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(84));

-- Location: LABCELL_X20_Y16_N3
\dp_component|mux_memory_reg|o[15]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[15]~10_combout\ = ( \dp_component|MEMWB_component|internal\(20) & ( \dp_component|MEMWB_component|internal\(84) ) ) # ( !\dp_component|MEMWB_component|internal\(20) & ( \dp_component|MEMWB_component|internal\(84) & ( 
-- \dp_component|MEMWB_component|internal\(134) ) ) ) # ( \dp_component|MEMWB_component|internal\(20) & ( !\dp_component|MEMWB_component|internal\(84) & ( !\dp_component|MEMWB_component|internal\(134) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datae => \dp_component|MEMWB_component|ALT_INV_internal\(20),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(84),
	combout => \dp_component|mux_memory_reg|o[15]~10_combout\);

-- Location: LABCELL_X21_Y16_N42
\dp_component|EXMEM_component|internal[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|EXMEM_component|internal[19]~feeder_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a14\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a14\,
	combout => \dp_component|EXMEM_component|internal[19]~feeder_combout\);

-- Location: FF_X21_Y16_N44
\dp_component|EXMEM_component|internal[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|EXMEM_component|internal[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(19));

-- Location: FF_X14_Y16_N29
\dp_component|data_memory_component|mem_rtl_0_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(35));

-- Location: LABCELL_X14_Y16_N27
\dp_component|data_memory_component|mem~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~88_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(35) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a14~portbdataout\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(35) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a14~portbdataout\ & ( (!\dp_component|data_memory_component|mem~76_combout\) # 
-- ((!\dp_component|data_memory_component|mem~75_combout\) # ((!\dp_component|data_memory_component|mem~77_combout\) # (!\dp_component|data_memory_component|mem~78_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(35) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a14~portbdataout\ & ( (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~75_combout\ & 
-- (\dp_component|data_memory_component|mem~77_combout\ & \dp_component|data_memory_component|mem~78_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(35),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a14~portbdataout\,
	combout => \dp_component|data_memory_component|mem~88_combout\);

-- Location: LABCELL_X14_Y16_N9
\dp_component|data_memory_component|data_o[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(14) = ( \dp_component|data_memory_component|data_o\(14) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~88_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(14) & ( (\dp_component|data_memory_component|LessThan0~14_combout\ & \dp_component|data_memory_component|mem~88_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~88_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(14),
	combout => \dp_component|data_memory_component|data_o\(14));

-- Location: FF_X14_Y16_N10
\dp_component|MEMWB_component|internal[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(83));

-- Location: LABCELL_X19_Y16_N9
\dp_component|alu_component|Mux49~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux49~0_combout\ = ( \dp_component|alu_component|Mux50~0_combout\ & ( (\dp_component|IDEX_component|internal\(274) & (\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a14\ & 
-- ((\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a14\) # (\dp_component|IDEX_component|internal[10]~DUPLICATE_q\)))) ) ) # ( !\dp_component|alu_component|Mux50~0_combout\ & ( (\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & 
-- (\dp_component|IDEX_component|internal\(274) & \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a14\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000000000100110000000000010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datac => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a14\,
	datad => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a14\,
	dataf => \dp_component|alu_component|ALT_INV_Mux50~0_combout\,
	combout => \dp_component|alu_component|Mux49~0_combout\);

-- Location: LABCELL_X16_Y17_N6
\dp_component|alu_component|Mux49~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux49~1_combout\ = ((\dp_component|alu_component|Add0~37_sumout\ & !\dp_component|alu_component|Mux61~0_combout\)) # (\dp_component|alu_component|Mux49~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100110011001111110011001100111111001100110011111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|alu_component|ALT_INV_Mux49~0_combout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~37_sumout\,
	datad => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Mux49~1_combout\);

-- Location: FF_X16_Y17_N8
\dp_component|EXMEM_component|internal[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux49~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(83));

-- Location: FF_X16_Y17_N11
\dp_component|MEMWB_component|internal[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(83),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(19));

-- Location: LABCELL_X16_Y17_N9
\dp_component|mux_memory_reg|o[14]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[14]~9_combout\ = ( \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(83) ) ) # ( !\dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(19) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|MEMWB_component|ALT_INV_internal\(83),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(19),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	combout => \dp_component|mux_memory_reg|o[14]~9_combout\);

-- Location: FF_X12_Y16_N56
\dp_component|EXMEM_component|internal[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a9\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(14));

-- Location: FF_X10_Y16_N23
\dp_component|data_memory_component|mem_rtl_0_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(30));

-- Location: LABCELL_X10_Y16_N21
\dp_component|data_memory_component|mem~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~114_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(30) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a9\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(30) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a9\ & ( (!\dp_component|data_memory_component|mem~76_combout\) # ((!\dp_component|data_memory_component|mem~78_combout\) 
-- # ((!\dp_component|data_memory_component|mem~77_combout\) # (!\dp_component|data_memory_component|mem~75_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(30) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a9\ & ( (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & 
-- \dp_component|data_memory_component|mem~75_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(30),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a9\,
	combout => \dp_component|data_memory_component|mem~114_combout\);

-- Location: LABCELL_X10_Y16_N51
\dp_component|data_memory_component|data_o[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(9) = ( \dp_component|data_memory_component|mem~114_combout\ & ( \dp_component|data_memory_component|LessThan0~14_combout\ ) ) # ( \dp_component|data_memory_component|mem~114_combout\ & ( 
-- !\dp_component|data_memory_component|LessThan0~14_combout\ & ( \dp_component|data_memory_component|data_o\(9) ) ) ) # ( !\dp_component|data_memory_component|mem~114_combout\ & ( !\dp_component|data_memory_component|LessThan0~14_combout\ & ( 
-- \dp_component|data_memory_component|data_o\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dp_component|data_memory_component|ALT_INV_data_o\(9),
	datae => \dp_component|data_memory_component|ALT_INV_mem~114_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	combout => \dp_component|data_memory_component|data_o\(9));

-- Location: FF_X10_Y16_N52
\dp_component|MEMWB_component|internal[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(78));

-- Location: FF_X18_Y16_N53
\dp_component|MEMWB_component|internal[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(78),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(14));

-- Location: MLABCELL_X18_Y16_N51
\dp_component|mux_memory_reg|o[9]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[9]~35_combout\ = (!\dp_component|MEMWB_component|internal\(134) & ((\dp_component|MEMWB_component|internal\(14)))) # (\dp_component|MEMWB_component|internal\(134) & (\dp_component|MEMWB_component|internal\(78)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(78),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(14),
	combout => \dp_component|mux_memory_reg|o[9]~35_combout\);

-- Location: FF_X20_Y15_N23
\dp_component|EXMEM_component|internal[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a8\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(13));

-- Location: FF_X10_Y16_N20
\dp_component|data_memory_component|mem_rtl_0_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(29));

-- Location: LABCELL_X10_Y16_N18
\dp_component|data_memory_component|mem~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~113_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(29) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a8~portbdataout\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(29) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a8~portbdataout\ & ( (!\dp_component|data_memory_component|mem~76_combout\) # 
-- ((!\dp_component|data_memory_component|mem~78_combout\) # ((!\dp_component|data_memory_component|mem~75_combout\) # (!\dp_component|data_memory_component|mem~77_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(29) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a8~portbdataout\ & ( (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~75_combout\ 
-- & \dp_component|data_memory_component|mem~77_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(29),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a8~portbdataout\,
	combout => \dp_component|data_memory_component|mem~113_combout\);

-- Location: LABCELL_X17_Y16_N24
\dp_component|data_memory_component|data_o[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(8) = ( \dp_component|data_memory_component|data_o\(8) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~113_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(8) & ( (\dp_component|data_memory_component|mem~113_combout\ & \dp_component|data_memory_component|LessThan0~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|data_memory_component|ALT_INV_mem~113_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(8),
	combout => \dp_component|data_memory_component|data_o\(8));

-- Location: FF_X17_Y16_N25
\dp_component|MEMWB_component|internal[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(77));

-- Location: FF_X18_Y16_N8
\dp_component|MEMWB_component|internal[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(77),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(13));

-- Location: MLABCELL_X18_Y16_N6
\dp_component|mux_memory_reg|o[8]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[8]~34_combout\ = (!\dp_component|MEMWB_component|internal\(134) & ((\dp_component|MEMWB_component|internal\(13)))) # (\dp_component|MEMWB_component|internal\(134) & (\dp_component|MEMWB_component|internal\(77)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(77),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(13),
	combout => \dp_component|mux_memory_reg|o[8]~34_combout\);

-- Location: FF_X13_Y16_N41
\dp_component|EXMEM_component|internal[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a7\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(12));

-- Location: FF_X10_Y16_N29
\dp_component|data_memory_component|mem_rtl_0_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(28));

-- Location: LABCELL_X10_Y16_N27
\dp_component|data_memory_component|mem~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~101_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(28) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a7\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(28) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a7\ & ( (!\dp_component|data_memory_component|mem~75_combout\) # ((!\dp_component|data_memory_component|mem~78_combout\) 
-- # ((!\dp_component|data_memory_component|mem~77_combout\) # (!\dp_component|data_memory_component|mem~76_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(28) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a7\ & ( (\dp_component|data_memory_component|mem~75_combout\ & (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & 
-- \dp_component|data_memory_component|mem~76_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(28),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a7\,
	combout => \dp_component|data_memory_component|mem~101_combout\);

-- Location: LABCELL_X10_Y16_N39
\dp_component|data_memory_component|data_o[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(7) = ( \dp_component|data_memory_component|mem~101_combout\ & ( \dp_component|data_memory_component|LessThan0~14_combout\ ) ) # ( \dp_component|data_memory_component|mem~101_combout\ & ( 
-- !\dp_component|data_memory_component|LessThan0~14_combout\ & ( \dp_component|data_memory_component|data_o\(7) ) ) ) # ( !\dp_component|data_memory_component|mem~101_combout\ & ( !\dp_component|data_memory_component|LessThan0~14_combout\ & ( 
-- \dp_component|data_memory_component|data_o\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|data_memory_component|ALT_INV_data_o\(7),
	datae => \dp_component|data_memory_component|ALT_INV_mem~101_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	combout => \dp_component|data_memory_component|data_o\(7));

-- Location: FF_X10_Y16_N40
\dp_component|MEMWB_component|internal[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(76));

-- Location: FF_X18_Y16_N56
\dp_component|MEMWB_component|internal[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(76),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(12));

-- Location: MLABCELL_X18_Y16_N54
\dp_component|mux_memory_reg|o[7]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[7]~22_combout\ = ( \dp_component|MEMWB_component|internal\(12) & ( \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(76) ) ) ) # ( !\dp_component|MEMWB_component|internal\(12) & ( 
-- \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(76) ) ) ) # ( \dp_component|MEMWB_component|internal\(12) & ( !\dp_component|MEMWB_component|internal\(134) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(76),
	datae => \dp_component|MEMWB_component|ALT_INV_internal\(12),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	combout => \dp_component|mux_memory_reg|o[7]~22_combout\);

-- Location: LABCELL_X20_Y16_N24
\dp_component|EXMEM_component|internal[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|EXMEM_component|internal[11]~feeder_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a6\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a6\,
	combout => \dp_component|EXMEM_component|internal[11]~feeder_combout\);

-- Location: FF_X20_Y16_N26
\dp_component|EXMEM_component|internal[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|EXMEM_component|internal[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(11));

-- Location: FF_X17_Y16_N59
\dp_component|data_memory_component|mem_rtl_0_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(27));

-- Location: LABCELL_X17_Y16_N57
\dp_component|data_memory_component|mem~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~100_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(27) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a6~portbdataout\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(27) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a6~portbdataout\ & ( (!\dp_component|data_memory_component|mem~76_combout\) # 
-- ((!\dp_component|data_memory_component|mem~78_combout\) # ((!\dp_component|data_memory_component|mem~77_combout\) # (!\dp_component|data_memory_component|mem~75_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(27) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a6~portbdataout\ & ( (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~77_combout\ 
-- & \dp_component|data_memory_component|mem~75_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(27),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a6~portbdataout\,
	combout => \dp_component|data_memory_component|mem~100_combout\);

-- Location: LABCELL_X17_Y16_N27
\dp_component|data_memory_component|data_o[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(6) = (!\dp_component|data_memory_component|LessThan0~14_combout\ & ((\dp_component|data_memory_component|data_o\(6)))) # (\dp_component|data_memory_component|LessThan0~14_combout\ & 
-- (\dp_component|data_memory_component|mem~100_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~100_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_data_o\(6),
	combout => \dp_component|data_memory_component|data_o\(6));

-- Location: FF_X17_Y16_N28
\dp_component|MEMWB_component|internal[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(75));

-- Location: FF_X18_Y16_N50
\dp_component|MEMWB_component|internal[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(75),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(11));

-- Location: MLABCELL_X18_Y16_N48
\dp_component|mux_memory_reg|o[6]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[6]~21_combout\ = (!\dp_component|MEMWB_component|internal\(134) & ((\dp_component|MEMWB_component|internal\(11)))) # (\dp_component|MEMWB_component|internal\(134) & (\dp_component|MEMWB_component|internal\(75)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(75),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(11),
	combout => \dp_component|mux_memory_reg|o[6]~21_combout\);

-- Location: MLABCELL_X18_Y17_N0
\dp_component|alu_component|Mux59~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux59~0_combout\ = ( !\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4~portbdataout\ & ( ((\dp_component|IDEX_component|internal\(272) & 
-- !\dp_component|IDEX_component|internal\(19))) # (\dp_component|IDEX_component|internal\(275)) ) ) ) # ( !\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & ( !\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a4~portbdataout\ & ( 
-- ((!\dp_component|IDEX_component|internal\(272)) # (!\dp_component|IDEX_component|internal\(19))) # (\dp_component|IDEX_component|internal\(275)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110011000000000000000000111111001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|IDEX_component|ALT_INV_internal\(275),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datad => \dp_component|IDEX_component|ALT_INV_internal\(19),
	datae => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a4~portbdataout\,
	combout => \dp_component|alu_component|Mux59~0_combout\);

-- Location: MLABCELL_X18_Y17_N54
\dp_component|alu_component|Mux59~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux59~2_combout\ = ( \dp_component|alu_component|Mux59~0_combout\ & ( (!\dp_component|alu_component|Mux61~0_combout\ & \dp_component|alu_component|Add0~45_sumout\) ) ) # ( !\dp_component|alu_component|Mux59~0_combout\ & ( 
-- (!\dp_component|alu_component|Mux61~0_combout\ & (((\dp_component|IDEX_component|internal\(274) & \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\)) # (\dp_component|alu_component|Add0~45_sumout\))) # 
-- (\dp_component|alu_component|Mux61~0_combout\ & (\dp_component|IDEX_component|internal\(274) & (\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110101011000000001010101000000011101010110000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datac => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a4~portbdataout\,
	datad => \dp_component|alu_component|ALT_INV_Add0~45_sumout\,
	datae => \dp_component|alu_component|ALT_INV_Mux59~0_combout\,
	combout => \dp_component|alu_component|Mux59~2_combout\);

-- Location: FF_X16_Y18_N2
\dp_component|EXMEM_component|internal[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|alu_component|Mux59~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(73));

-- Location: FF_X13_Y15_N5
\dp_component|EXMEM_component|internal[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a42\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(47));

-- Location: FF_X13_Y15_N35
\dp_component|EXMEM_component|internal[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a43\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(48));

-- Location: FF_X13_Y16_N2
\dp_component|EXMEM_component|internal[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a52\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(57));

-- Location: LABCELL_X17_Y15_N54
\dp_component|EXMEM_component|internal[58]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|EXMEM_component|internal[58]~feeder_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a53\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a53\,
	combout => \dp_component|EXMEM_component|internal[58]~feeder_combout\);

-- Location: FF_X17_Y15_N56
\dp_component|EXMEM_component|internal[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|EXMEM_component|internal[58]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(58));

-- Location: M10K_X11_Y15_N0
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "data_path:dp_component|ram:data_memory_component|altsyncram:mem_rtl_0|altsyncram_csi1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 10,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 10,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \dp_component|EXMEM_component|internal\(201),
	portbre => VCC,
	clk0 => \control_component|clock_generator|clk~0_combout\,
	clk1 => \control_component|clock_generator|clk~0_combout\,
	ena0 => \dp_component|EXMEM_component|internal\(201),
	portadatain => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X13_Y16_N54
\dp_component|data_memory_component|mem~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~130_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(84) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a63\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(84) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a63\ & ( (!\dp_component|data_memory_component|mem~76_combout\) # ((!\dp_component|data_memory_component|mem~77_combout\) 
-- # ((!\dp_component|data_memory_component|mem~75_combout\) # (!\dp_component|data_memory_component|mem~78_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(84) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a63\ & ( (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & (\dp_component|data_memory_component|mem~75_combout\ & 
-- \dp_component|data_memory_component|mem~78_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(84),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a63\,
	combout => \dp_component|data_memory_component|mem~130_combout\);

-- Location: MLABCELL_X13_Y16_N6
\dp_component|data_memory_component|data_o[63]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(63) = ( \dp_component|data_memory_component|data_o\(63) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~130_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(63) & ( (\dp_component|data_memory_component|mem~130_combout\ & \dp_component|data_memory_component|LessThan0~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|data_memory_component|ALT_INV_mem~130_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(63),
	combout => \dp_component|data_memory_component|data_o\(63));

-- Location: FF_X13_Y16_N7
\dp_component|MEMWB_component|internal[132]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(63),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(132));

-- Location: LABCELL_X19_Y11_N9
\dp_component|alu_component|Add0~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~201_sumout\ = SUM(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a62\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(46))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a62\ ) + ( \dp_component|alu_component|Add0~150\ ))
-- \dp_component|alu_component|Add0~202\ = CARRY(( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a62\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(46))))) ) + ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a62\ ) + ( \dp_component|alu_component|Add0~150\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(46),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a62\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a62\,
	cin => \dp_component|alu_component|Add0~150\,
	sumout => \dp_component|alu_component|Add0~201_sumout\,
	cout => \dp_component|alu_component|Add0~202\);

-- Location: LABCELL_X19_Y11_N12
\dp_component|alu_component|Add0~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Add0~205_sumout\ = SUM(( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a63\ ) + ( !\dp_component|alu_control_component|Mux1~0_combout\ $ (((!\dp_component|IDEX_component|internal\(272) & 
-- ((!\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a63\))) # (\dp_component|IDEX_component|internal\(272) & (!\dp_component|IDEX_component|internal\(47))))) ) + ( \dp_component|alu_component|Add0~202\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010010101100100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_control_component|ALT_INV_Mux1~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(47),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datad => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a63\,
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a63\,
	cin => \dp_component|alu_component|Add0~202\,
	sumout => \dp_component|alu_component|Add0~205_sumout\);

-- Location: LABCELL_X19_Y11_N36
\dp_component|alu_component|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux0~0_combout\ = ( \dp_component|IDEX_component|internal\(47) & ( (!\dp_component|IDEX_component|internal\(275) & ((\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a63\) # 
-- (\dp_component|IDEX_component|internal\(272)))) ) ) # ( !\dp_component|IDEX_component|internal\(47) & ( (!\dp_component|IDEX_component|internal\(275) & (!\dp_component|IDEX_component|internal\(272) & 
-- \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a63\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(275),
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a63\,
	dataf => \dp_component|IDEX_component|ALT_INV_internal\(47),
	combout => \dp_component|alu_component|Mux0~0_combout\);

-- Location: LABCELL_X19_Y11_N42
\dp_component|alu_component|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux0~1_combout\ = ( \dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & ( (\dp_component|IDEX_component|internal\(274) & \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a63\) ) ) # ( 
-- !\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & ( (\dp_component|IDEX_component|internal\(274) & (\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a63\ & \dp_component|alu_component|Mux0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datac => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a63\,
	datad => \dp_component|alu_component|ALT_INV_Mux0~0_combout\,
	dataf => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	combout => \dp_component|alu_component|Mux0~1_combout\);

-- Location: LABCELL_X19_Y11_N27
\dp_component|alu_component|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux0~2_combout\ = ( \dp_component|alu_component|Mux61~0_combout\ & ( \dp_component|alu_component|Mux0~1_combout\ ) ) # ( !\dp_component|alu_component|Mux61~0_combout\ & ( (\dp_component|alu_component|Mux0~1_combout\) # 
-- (\dp_component|alu_component|Add0~205_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|alu_component|ALT_INV_Add0~205_sumout\,
	datac => \dp_component|alu_component|ALT_INV_Mux0~1_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Mux0~2_combout\);

-- Location: FF_X19_Y11_N29
\dp_component|EXMEM_component|internal[132]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(132));

-- Location: FF_X20_Y13_N53
\dp_component|MEMWB_component|internal[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(132),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(68));

-- Location: LABCELL_X20_Y13_N51
\dp_component|mux_memory_reg|o[63]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[63]~51_combout\ = ( \dp_component|MEMWB_component|internal\(68) & ( \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(132) ) ) ) # ( !\dp_component|MEMWB_component|internal\(68) & ( 
-- \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(132) ) ) ) # ( \dp_component|MEMWB_component|internal\(68) & ( !\dp_component|MEMWB_component|internal\(134) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(132),
	datae => \dp_component|MEMWB_component|ALT_INV_internal\(68),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	combout => \dp_component|mux_memory_reg|o[63]~51_combout\);

-- Location: FF_X14_Y13_N53
\dp_component|EXMEM_component|internal[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a62\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(67));

-- Location: FF_X14_Y17_N59
\dp_component|data_memory_component|mem_rtl_0_bypass[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(67),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(83));

-- Location: LABCELL_X14_Y17_N57
\dp_component|data_memory_component|mem~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~129_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(83) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a62\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(83) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a62\ & ( (!\dp_component|data_memory_component|mem~78_combout\) # ((!\dp_component|data_memory_component|mem~76_combout\) 
-- # ((!\dp_component|data_memory_component|mem~75_combout\) # (!\dp_component|data_memory_component|mem~77_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(83) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a62\ & ( (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~75_combout\ & 
-- \dp_component|data_memory_component|mem~77_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(83),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a62\,
	combout => \dp_component|data_memory_component|mem~129_combout\);

-- Location: LABCELL_X14_Y17_N51
\dp_component|data_memory_component|data_o[62]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(62) = ( \dp_component|data_memory_component|data_o\(62) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~129_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(62) & ( (\dp_component|data_memory_component|mem~129_combout\ & \dp_component|data_memory_component|LessThan0~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|data_memory_component|ALT_INV_mem~129_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(62),
	combout => \dp_component|data_memory_component|data_o\(62));

-- Location: FF_X14_Y17_N52
\dp_component|MEMWB_component|internal[131]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(62),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(131));

-- Location: LABCELL_X19_Y11_N39
\dp_component|alu_component|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux1~0_combout\ = (!\dp_component|IDEX_component|internal\(275) & ((!\dp_component|IDEX_component|internal\(272) & ((\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a62\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (\dp_component|IDEX_component|internal\(46)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101000000010100010100000001010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(275),
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(46),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a62\,
	combout => \dp_component|alu_component|Mux1~0_combout\);

-- Location: LABCELL_X19_Y11_N45
\dp_component|alu_component|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux1~1_combout\ = ( \dp_component|alu_component|Mux1~0_combout\ & ( (\dp_component|IDEX_component|internal\(274) & \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a62\) ) ) # ( 
-- !\dp_component|alu_component|Mux1~0_combout\ & ( (\dp_component|IDEX_component|internal\(274) & (\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a62\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datac => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	datad => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a62\,
	dataf => \dp_component|alu_component|ALT_INV_Mux1~0_combout\,
	combout => \dp_component|alu_component|Mux1~1_combout\);

-- Location: LABCELL_X19_Y11_N18
\dp_component|alu_component|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux1~2_combout\ = ((\dp_component|alu_component|Add0~201_sumout\ & !\dp_component|alu_component|Mux61~0_combout\)) # (\dp_component|alu_component|Mux1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011111111001100001111111100110000111111110011000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|alu_component|ALT_INV_Add0~201_sumout\,
	datac => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datad => \dp_component|alu_component|ALT_INV_Mux1~1_combout\,
	combout => \dp_component|alu_component|Mux1~2_combout\);

-- Location: FF_X19_Y11_N20
\dp_component|EXMEM_component|internal[131]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(131));

-- Location: FF_X19_Y11_N23
\dp_component|MEMWB_component|internal[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(131),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(67));

-- Location: LABCELL_X19_Y11_N21
\dp_component|mux_memory_reg|o[62]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[62]~50_combout\ = ( \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(131) ) ) # ( !\dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(67) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|MEMWB_component|ALT_INV_internal\(131),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(67),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	combout => \dp_component|mux_memory_reg|o[62]~50_combout\);

-- Location: LABCELL_X19_Y12_N24
\dp_component|alu_component|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux10~0_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a53\ & ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a53\ & ( ((\dp_component|alu_component|Mux55~1_combout\ & 
-- ((!\dp_component|IDEX_component|internal\(272)) # (\dp_component|IDEX_component|internal\(49))))) # (\dp_component|alu_component|Mux55~0_combout\) ) ) ) # ( !\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a53\ & ( 
-- \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a53\ & ( ((\dp_component|IDEX_component|internal\(49) & (\dp_component|alu_component|Mux55~1_combout\ & \dp_component|IDEX_component|internal\(272)))) # 
-- (\dp_component|alu_component|Mux55~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101110101111101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux55~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(49),
	datac => \dp_component|alu_component|ALT_INV_Mux55~1_combout\,
	datad => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datae => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a53\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a53\,
	combout => \dp_component|alu_component|Mux10~0_combout\);

-- Location: MLABCELL_X18_Y14_N12
\dp_component|alu_component|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux10~1_combout\ = ( \dp_component|alu_component|Mux61~0_combout\ & ( \dp_component|alu_component|Mux10~0_combout\ ) ) # ( !\dp_component|alu_component|Mux61~0_combout\ & ( (\dp_component|alu_component|Mux10~0_combout\) # 
-- (\dp_component|alu_component|Add0~213_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|alu_component|ALT_INV_Add0~213_sumout\,
	datac => \dp_component|alu_component|ALT_INV_Mux10~0_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Mux10~1_combout\);

-- Location: FF_X18_Y14_N14
\dp_component|EXMEM_component|internal[122]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(122));

-- Location: FF_X18_Y14_N17
\dp_component|MEMWB_component|internal[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(122),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(58));

-- Location: FF_X13_Y15_N8
\dp_component|data_memory_component|mem_rtl_0_bypass[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(58),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(74));

-- Location: MLABCELL_X13_Y15_N6
\dp_component|data_memory_component|mem~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~132_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(74) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a53\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(74) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a53\ & ( (!\dp_component|data_memory_component|mem~75_combout\) # ((!\dp_component|data_memory_component|mem~78_combout\) 
-- # ((!\dp_component|data_memory_component|mem~76_combout\) # (!\dp_component|data_memory_component|mem~77_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(74) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a53\ & ( (\dp_component|data_memory_component|mem~75_combout\ & (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~76_combout\ & 
-- \dp_component|data_memory_component|mem~77_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(74),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a53\,
	combout => \dp_component|data_memory_component|mem~132_combout\);

-- Location: MLABCELL_X13_Y15_N36
\dp_component|data_memory_component|data_o[53]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(53) = (!\dp_component|data_memory_component|LessThan0~14_combout\ & ((\dp_component|data_memory_component|data_o\(53)))) # (\dp_component|data_memory_component|LessThan0~14_combout\ & 
-- (\dp_component|data_memory_component|mem~132_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~132_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_data_o\(53),
	combout => \dp_component|data_memory_component|data_o\(53));

-- Location: FF_X13_Y15_N37
\dp_component|MEMWB_component|internal[122]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(53),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(122));

-- Location: MLABCELL_X18_Y14_N15
\dp_component|mux_memory_reg|o[53]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[53]~53_combout\ = ( \dp_component|MEMWB_component|internal\(122) & ( (\dp_component|MEMWB_component|internal\(58)) # (\dp_component|MEMWB_component|internal\(134)) ) ) # ( !\dp_component|MEMWB_component|internal\(122) & ( 
-- (!\dp_component|MEMWB_component|internal\(134) & \dp_component|MEMWB_component|internal\(58)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(58),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(122),
	combout => \dp_component|mux_memory_reg|o[53]~53_combout\);

-- Location: MLABCELL_X18_Y14_N36
\dp_component|alu_component|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux11~1_combout\ = ( \dp_component|alu_component|Mux61~0_combout\ & ( \dp_component|alu_component|Mux11~0_combout\ ) ) # ( !\dp_component|alu_component|Mux61~0_combout\ & ( (\dp_component|alu_component|Add0~209_sumout\) # 
-- (\dp_component|alu_component|Mux11~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|alu_component|ALT_INV_Mux11~0_combout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~209_sumout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Mux11~1_combout\);

-- Location: FF_X18_Y14_N38
\dp_component|EXMEM_component|internal[121]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux11~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(121));

-- Location: FF_X18_Y14_N41
\dp_component|MEMWB_component|internal[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(121),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(57));

-- Location: FF_X13_Y16_N59
\dp_component|data_memory_component|mem_rtl_0_bypass[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(57),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(73));

-- Location: MLABCELL_X13_Y16_N57
\dp_component|data_memory_component|mem~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~131_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(73) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a52\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(73) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a52\ & ( (!\dp_component|data_memory_component|mem~76_combout\) # ((!\dp_component|data_memory_component|mem~77_combout\) 
-- # ((!\dp_component|data_memory_component|mem~78_combout\) # (!\dp_component|data_memory_component|mem~75_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(73) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a52\ & ( (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & (\dp_component|data_memory_component|mem~78_combout\ & 
-- \dp_component|data_memory_component|mem~75_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(73),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a52\,
	combout => \dp_component|data_memory_component|mem~131_combout\);

-- Location: MLABCELL_X13_Y16_N9
\dp_component|data_memory_component|data_o[52]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(52) = ( \dp_component|data_memory_component|data_o\(52) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~131_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(52) & ( (\dp_component|data_memory_component|mem~131_combout\ & \dp_component|data_memory_component|LessThan0~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|data_memory_component|ALT_INV_mem~131_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(52),
	combout => \dp_component|data_memory_component|data_o\(52));

-- Location: FF_X13_Y16_N10
\dp_component|MEMWB_component|internal[121]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(52),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(121));

-- Location: MLABCELL_X18_Y14_N39
\dp_component|mux_memory_reg|o[52]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[52]~52_combout\ = ( \dp_component|MEMWB_component|internal\(121) & ( (\dp_component|MEMWB_component|internal\(57)) # (\dp_component|MEMWB_component|internal\(134)) ) ) # ( !\dp_component|MEMWB_component|internal\(121) & ( 
-- (!\dp_component|MEMWB_component|internal\(134) & \dp_component|MEMWB_component|internal\(57)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(57),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(121),
	combout => \dp_component|mux_memory_reg|o[52]~52_combout\);

-- Location: LABCELL_X19_Y13_N0
\dp_component|alu_component|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux20~0_combout\ = (!\dp_component|IDEX_component|internal\(275) & ((!\dp_component|IDEX_component|internal\(272) & (\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a43\)) # 
-- (\dp_component|IDEX_component|internal\(272) & ((\dp_component|IDEX_component|internal\(59))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101000001000001010100000100000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(275),
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a43\,
	datad => \dp_component|IDEX_component|ALT_INV_internal\(59),
	combout => \dp_component|alu_component|Mux20~0_combout\);

-- Location: LABCELL_X16_Y14_N51
\dp_component|alu_component|Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux20~1_combout\ = ( \dp_component|alu_component|Mux20~0_combout\ & ( (\dp_component|IDEX_component|internal\(274) & \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a43\) ) ) # ( 
-- !\dp_component|alu_component|Mux20~0_combout\ & ( (\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & (\dp_component|IDEX_component|internal\(274) & \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a43\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datac => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a43\,
	dataf => \dp_component|alu_component|ALT_INV_Mux20~0_combout\,
	combout => \dp_component|alu_component|Mux20~1_combout\);

-- Location: LABCELL_X16_Y14_N18
\dp_component|alu_component|Mux20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux20~2_combout\ = ( \dp_component|alu_component|Mux20~1_combout\ ) # ( !\dp_component|alu_component|Mux20~1_combout\ & ( (!\dp_component|alu_component|Mux61~0_combout\ & \dp_component|alu_component|Add0~221_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datab => \dp_component|alu_component|ALT_INV_Add0~221_sumout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux20~1_combout\,
	combout => \dp_component|alu_component|Mux20~2_combout\);

-- Location: FF_X16_Y14_N20
\dp_component|EXMEM_component|internal[112]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux20~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(112));

-- Location: FF_X13_Y15_N17
\dp_component|MEMWB_component|internal[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(112),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(48));

-- Location: FF_X13_Y15_N47
\dp_component|data_memory_component|mem_rtl_0_bypass[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(48),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(64));

-- Location: MLABCELL_X13_Y15_N45
\dp_component|data_memory_component|mem~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~134_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(64) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a43\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(64) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a43\ & ( (!\dp_component|data_memory_component|mem~75_combout\) # ((!\dp_component|data_memory_component|mem~76_combout\) 
-- # ((!\dp_component|data_memory_component|mem~78_combout\) # (!\dp_component|data_memory_component|mem~77_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(64) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a43\ & ( (\dp_component|data_memory_component|mem~75_combout\ & (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~78_combout\ & 
-- \dp_component|data_memory_component|mem~77_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(64),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a43\,
	combout => \dp_component|data_memory_component|mem~134_combout\);

-- Location: MLABCELL_X13_Y15_N51
\dp_component|data_memory_component|data_o[43]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(43) = ( \dp_component|data_memory_component|data_o\(43) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~134_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(43) & ( (\dp_component|data_memory_component|mem~134_combout\ & \dp_component|data_memory_component|LessThan0~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|data_memory_component|ALT_INV_mem~134_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(43),
	combout => \dp_component|data_memory_component|data_o\(43));

-- Location: FF_X13_Y15_N52
\dp_component|MEMWB_component|internal[112]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(112));

-- Location: MLABCELL_X13_Y15_N15
\dp_component|mux_memory_reg|o[43]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[43]~55_combout\ = ( \dp_component|MEMWB_component|internal\(112) & ( (\dp_component|MEMWB_component|internal\(48)) # (\dp_component|MEMWB_component|internal\(134)) ) ) # ( !\dp_component|MEMWB_component|internal\(112) & ( 
-- (!\dp_component|MEMWB_component|internal\(134) & \dp_component|MEMWB_component|internal\(48)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(48),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(112),
	combout => \dp_component|mux_memory_reg|o[43]~55_combout\);

-- Location: LABCELL_X17_Y14_N18
\dp_component|alu_component|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux21~0_combout\ = ( \dp_component|IDEX_component|internal\(58) & ( \dp_component|IDEX_component|internal\(272) & ( !\dp_component|IDEX_component|internal\(275) ) ) ) # ( \dp_component|IDEX_component|internal\(58) & ( 
-- !\dp_component|IDEX_component|internal\(272) & ( (\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a42\ & !\dp_component|IDEX_component|internal\(275)) ) ) ) # ( !\dp_component|IDEX_component|internal\(58) & ( 
-- !\dp_component|IDEX_component|internal\(272) & ( (\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a42\ & !\dp_component|IDEX_component|internal\(275)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a42\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(275),
	datae => \dp_component|IDEX_component|ALT_INV_internal\(58),
	dataf => \dp_component|IDEX_component|ALT_INV_internal\(272),
	combout => \dp_component|alu_component|Mux21~0_combout\);

-- Location: LABCELL_X16_Y14_N48
\dp_component|alu_component|Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux21~1_combout\ = ( \dp_component|alu_component|Mux21~0_combout\ & ( (\dp_component|IDEX_component|internal\(274) & \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a42\) ) ) # ( 
-- !\dp_component|alu_component|Mux21~0_combout\ & ( (\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & (\dp_component|IDEX_component|internal\(274) & \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a42\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datac => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a42\,
	dataf => \dp_component|alu_component|ALT_INV_Mux21~0_combout\,
	combout => \dp_component|alu_component|Mux21~1_combout\);

-- Location: LABCELL_X16_Y14_N21
\dp_component|alu_component|Mux21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux21~2_combout\ = ( \dp_component|alu_component|Add0~217_sumout\ & ( (!\dp_component|alu_component|Mux61~0_combout\) # (\dp_component|alu_component|Mux21~1_combout\) ) ) # ( !\dp_component|alu_component|Add0~217_sumout\ & ( 
-- \dp_component|alu_component|Mux21~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datac => \dp_component|alu_component|ALT_INV_Mux21~1_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Add0~217_sumout\,
	combout => \dp_component|alu_component|Mux21~2_combout\);

-- Location: FF_X16_Y14_N23
\dp_component|EXMEM_component|internal[111]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux21~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(111));

-- Location: FF_X13_Y15_N14
\dp_component|MEMWB_component|internal[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(111),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(47));

-- Location: FF_X13_Y15_N11
\dp_component|data_memory_component|mem_rtl_0_bypass[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(47),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(63));

-- Location: MLABCELL_X13_Y15_N9
\dp_component|data_memory_component|mem~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~133_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(63) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a42\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(63) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a42\ & ( (!\dp_component|data_memory_component|mem~75_combout\) # ((!\dp_component|data_memory_component|mem~78_combout\) 
-- # ((!\dp_component|data_memory_component|mem~77_combout\) # (!\dp_component|data_memory_component|mem~76_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(63) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a42\ & ( (\dp_component|data_memory_component|mem~75_combout\ & (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & 
-- \dp_component|data_memory_component|mem~76_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(63),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a42\,
	combout => \dp_component|data_memory_component|mem~133_combout\);

-- Location: MLABCELL_X13_Y15_N39
\dp_component|data_memory_component|data_o[42]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(42) = ( \dp_component|data_memory_component|data_o\(42) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~133_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(42) & ( (\dp_component|data_memory_component|mem~133_combout\ & \dp_component|data_memory_component|LessThan0~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|data_memory_component|ALT_INV_mem~133_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(42),
	combout => \dp_component|data_memory_component|data_o\(42));

-- Location: FF_X13_Y15_N40
\dp_component|MEMWB_component|internal[111]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(111));

-- Location: MLABCELL_X13_Y15_N12
\dp_component|mux_memory_reg|o[42]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[42]~54_combout\ = ( \dp_component|MEMWB_component|internal\(111) & ( (\dp_component|MEMWB_component|internal\(47)) # (\dp_component|MEMWB_component|internal\(134)) ) ) # ( !\dp_component|MEMWB_component|internal\(111) & ( 
-- (!\dp_component|MEMWB_component|internal\(134) & \dp_component|MEMWB_component|internal\(47)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(47),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(111),
	combout => \dp_component|mux_memory_reg|o[42]~54_combout\);

-- Location: LABCELL_X17_Y14_N12
\dp_component|alu_component|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux22~0_combout\ = ( \dp_component|IDEX_component|internal\(55) & ( \dp_component|IDEX_component|internal\(272) & ( !\dp_component|IDEX_component|internal\(275) ) ) ) # ( \dp_component|IDEX_component|internal\(55) & ( 
-- !\dp_component|IDEX_component|internal\(272) & ( (!\dp_component|IDEX_component|internal\(275) & \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a41\) ) ) ) # ( !\dp_component|IDEX_component|internal\(55) & ( 
-- !\dp_component|IDEX_component|internal\(272) & ( (!\dp_component|IDEX_component|internal\(275) & \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a41\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(275),
	datac => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a41\,
	datae => \dp_component|IDEX_component|ALT_INV_internal\(55),
	dataf => \dp_component|IDEX_component|ALT_INV_internal\(272),
	combout => \dp_component|alu_component|Mux22~0_combout\);

-- Location: LABCELL_X16_Y14_N33
\dp_component|alu_component|Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux22~1_combout\ = ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a41\ & ( (\dp_component|IDEX_component|internal\(274) & ((\dp_component|alu_component|Mux22~0_combout\) # 
-- (\dp_component|IDEX_component|internal[10]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datac => \dp_component|alu_component|ALT_INV_Mux22~0_combout\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a41\,
	combout => \dp_component|alu_component|Mux22~1_combout\);

-- Location: LABCELL_X16_Y14_N39
\dp_component|alu_component|Mux22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux22~2_combout\ = ( \dp_component|alu_component|Mux22~1_combout\ ) # ( !\dp_component|alu_component|Mux22~1_combout\ & ( (!\dp_component|alu_component|Mux61~0_combout\ & \dp_component|alu_component|Add0~165_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~165_sumout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux22~1_combout\,
	combout => \dp_component|alu_component|Mux22~2_combout\);

-- Location: FF_X16_Y14_N41
\dp_component|EXMEM_component|internal[110]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux22~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(110));

-- Location: FF_X14_Y15_N50
\dp_component|MEMWB_component|internal[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(110),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(46));

-- Location: FF_X14_Y17_N11
\dp_component|EXMEM_component|internal[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a41\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(46));

-- Location: FF_X14_Y17_N47
\dp_component|data_memory_component|mem_rtl_0_bypass[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(46),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(62));

-- Location: LABCELL_X12_Y15_N42
\dp_component|EXMEM_component|internal[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|EXMEM_component|internal[5]~feeder_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0~portbdataout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	combout => \dp_component|EXMEM_component|internal[5]~feeder_combout\);

-- Location: FF_X12_Y15_N44
\dp_component|EXMEM_component|internal[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|EXMEM_component|internal[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(5));

-- Location: FF_X19_Y17_N29
\dp_component|EXMEM_component|internal[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a1\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(6));

-- Location: FF_X16_Y15_N29
\dp_component|EXMEM_component|internal[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a30\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(35));

-- Location: FF_X21_Y14_N23
\dp_component|EXMEM_component|internal[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a31\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(36));

-- Location: M10K_X11_Y17_N0
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "data_path:dp_component|ram:data_memory_component|altsyncram:mem_rtl_0|altsyncram_csi1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 10,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 10,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \dp_component|EXMEM_component|internal\(201),
	portbre => VCC,
	clk0 => \control_component|clock_generator|clk~0_combout\,
	clk1 => \control_component|clock_generator|clk~0_combout\,
	ena0 => \dp_component|EXMEM_component|internal\(201),
	portadatain => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X14_Y17_N45
\dp_component|data_memory_component|mem~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~120_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(62) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a41\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(62) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a41\ & ( (!\dp_component|data_memory_component|mem~78_combout\) # ((!\dp_component|data_memory_component|mem~76_combout\) 
-- # ((!\dp_component|data_memory_component|mem~75_combout\) # (!\dp_component|data_memory_component|mem~77_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(62) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a41\ & ( (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~75_combout\ & 
-- \dp_component|data_memory_component|mem~77_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(62),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a41\,
	combout => \dp_component|data_memory_component|mem~120_combout\);

-- Location: LABCELL_X14_Y17_N33
\dp_component|data_memory_component|data_o[41]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(41) = ( \dp_component|data_memory_component|data_o\(41) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~120_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(41) & ( (\dp_component|data_memory_component|LessThan0~14_combout\ & \dp_component|data_memory_component|mem~120_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~120_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(41),
	combout => \dp_component|data_memory_component|data_o\(41));

-- Location: FF_X14_Y17_N35
\dp_component|MEMWB_component|internal[110]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(110));

-- Location: LABCELL_X14_Y15_N48
\dp_component|mux_memory_reg|o[41]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[41]~41_combout\ = ( \dp_component|MEMWB_component|internal\(46) & ( \dp_component|MEMWB_component|internal\(110) ) ) # ( !\dp_component|MEMWB_component|internal\(46) & ( \dp_component|MEMWB_component|internal\(110) & ( 
-- \dp_component|MEMWB_component|internal\(134) ) ) ) # ( \dp_component|MEMWB_component|internal\(46) & ( !\dp_component|MEMWB_component|internal\(110) & ( !\dp_component|MEMWB_component|internal\(134) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datae => \dp_component|MEMWB_component|ALT_INV_internal\(46),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(110),
	combout => \dp_component|mux_memory_reg|o[41]~41_combout\);

-- Location: FF_X14_Y17_N17
\dp_component|EXMEM_component|internal[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a40\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(45));

-- Location: FF_X14_Y17_N44
\dp_component|data_memory_component|mem_rtl_0_bypass[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(45),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(61));

-- Location: LABCELL_X14_Y17_N42
\dp_component|data_memory_component|mem~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~119_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(61) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a40\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(61) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a40\ & ( (!\dp_component|data_memory_component|mem~78_combout\) # ((!\dp_component|data_memory_component|mem~76_combout\) 
-- # ((!\dp_component|data_memory_component|mem~77_combout\) # (!\dp_component|data_memory_component|mem~75_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(61) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a40\ & ( (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & 
-- \dp_component|data_memory_component|mem~75_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(61),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a40\,
	combout => \dp_component|data_memory_component|mem~119_combout\);

-- Location: LABCELL_X14_Y17_N30
\dp_component|data_memory_component|data_o[40]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(40) = ( \dp_component|data_memory_component|data_o\(40) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~119_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(40) & ( (\dp_component|data_memory_component|LessThan0~14_combout\ & \dp_component|data_memory_component|mem~119_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~119_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(40),
	combout => \dp_component|data_memory_component|data_o\(40));

-- Location: FF_X14_Y17_N31
\dp_component|MEMWB_component|internal[109]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(109));

-- Location: LABCELL_X17_Y14_N36
\dp_component|alu_component|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux23~0_combout\ = (!\dp_component|IDEX_component|internal\(275) & ((!\dp_component|IDEX_component|internal\(272) & (\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a40\)) # 
-- (\dp_component|IDEX_component|internal\(272) & ((\dp_component|IDEX_component|internal\(55))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001000000010101000100000001010100010000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(275),
	datab => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a40\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datad => \dp_component|IDEX_component|ALT_INV_internal\(55),
	combout => \dp_component|alu_component|Mux23~0_combout\);

-- Location: LABCELL_X16_Y14_N30
\dp_component|alu_component|Mux23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux23~1_combout\ = ( \dp_component|alu_component|Mux23~0_combout\ & ( (\dp_component|IDEX_component|internal\(274) & \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a40\) ) ) # ( 
-- !\dp_component|alu_component|Mux23~0_combout\ & ( (\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & (\dp_component|IDEX_component|internal\(274) & \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a40\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datad => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a40\,
	dataf => \dp_component|alu_component|ALT_INV_Mux23~0_combout\,
	combout => \dp_component|alu_component|Mux23~1_combout\);

-- Location: LABCELL_X16_Y14_N36
\dp_component|alu_component|Mux23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux23~2_combout\ = ((!\dp_component|alu_component|Mux61~0_combout\ & \dp_component|alu_component|Add0~161_sumout\)) # (\dp_component|alu_component|Mux23~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101100111011001110110011101100111011001110110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datab => \dp_component|alu_component|ALT_INV_Mux23~1_combout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~161_sumout\,
	combout => \dp_component|alu_component|Mux23~2_combout\);

-- Location: FF_X16_Y14_N38
\dp_component|EXMEM_component|internal[109]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux23~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(109));

-- Location: FF_X14_Y17_N38
\dp_component|MEMWB_component|internal[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(109),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(45));

-- Location: LABCELL_X14_Y17_N36
\dp_component|mux_memory_reg|o[40]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[40]~40_combout\ = (!\dp_component|MEMWB_component|internal\(134) & ((\dp_component|MEMWB_component|internal\(45)))) # (\dp_component|MEMWB_component|internal\(134) & (\dp_component|MEMWB_component|internal\(109)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(109),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(45),
	combout => \dp_component|mux_memory_reg|o[40]~40_combout\);

-- Location: FF_X16_Y15_N47
\dp_component|EXMEM_component|internal[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a33\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(38));

-- Location: FF_X16_Y17_N20
\dp_component|data_memory_component|mem_rtl_0_bypass[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(38),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(54));

-- Location: LABCELL_X16_Y17_N18
\dp_component|data_memory_component|mem~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~136_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(54) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a33\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(54) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a33\ & ( (!\dp_component|data_memory_component|mem~78_combout\) # ((!\dp_component|data_memory_component|mem~76_combout\) 
-- # ((!\dp_component|data_memory_component|mem~77_combout\) # (!\dp_component|data_memory_component|mem~75_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(54) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a33\ & ( (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & 
-- \dp_component|data_memory_component|mem~75_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(54),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a33\,
	combout => \dp_component|data_memory_component|mem~136_combout\);

-- Location: LABCELL_X14_Y17_N24
\dp_component|data_memory_component|data_o[33]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(33) = ( \dp_component|data_memory_component|data_o\(33) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~136_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(33) & ( (\dp_component|data_memory_component|LessThan0~14_combout\ & \dp_component|data_memory_component|mem~136_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~136_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(33),
	combout => \dp_component|data_memory_component|data_o\(33));

-- Location: FF_X14_Y17_N25
\dp_component|MEMWB_component|internal[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(33),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(102));

-- Location: LABCELL_X19_Y14_N24
\dp_component|alu_component|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux30~0_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a33\ & ( \dp_component|alu_component|Mux55~0_combout\ & ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a33\ ) ) ) # ( 
-- !\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a33\ & ( \dp_component|alu_component|Mux55~0_combout\ & ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a33\ ) ) ) # ( 
-- \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a33\ & ( !\dp_component|alu_component|Mux55~0_combout\ & ( (\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a33\ & (\dp_component|alu_component|Mux55~1_combout\ & 
-- ((!\dp_component|IDEX_component|internal\(272)) # (\dp_component|IDEX_component|internal\(49))))) ) ) ) # ( !\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a33\ & ( !\dp_component|alu_component|Mux55~0_combout\ & ( 
-- (\dp_component|IDEX_component|internal\(49) & (\dp_component|IDEX_component|internal\(272) & (\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a33\ & \dp_component|alu_component|Mux55~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000110100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(49),
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a33\,
	datad => \dp_component|alu_component|ALT_INV_Mux55~1_combout\,
	datae => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a33\,
	dataf => \dp_component|alu_component|ALT_INV_Mux55~0_combout\,
	combout => \dp_component|alu_component|Mux30~0_combout\);

-- Location: LABCELL_X16_Y14_N54
\dp_component|alu_component|Mux30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux30~1_combout\ = ((!\dp_component|alu_component|Mux61~0_combout\ & \dp_component|alu_component|Add0~229_sumout\)) # (\dp_component|alu_component|Mux30~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110101111000011111010111100001111101011110000111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datac => \dp_component|alu_component|ALT_INV_Mux30~0_combout\,
	datad => \dp_component|alu_component|ALT_INV_Add0~229_sumout\,
	combout => \dp_component|alu_component|Mux30~1_combout\);

-- Location: FF_X16_Y14_N56
\dp_component|EXMEM_component|internal[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux30~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(102));

-- Location: FF_X16_Y17_N44
\dp_component|MEMWB_component|internal[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(102),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(38));

-- Location: LABCELL_X16_Y17_N42
\dp_component|mux_memory_reg|o[33]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[33]~57_combout\ = ( \dp_component|MEMWB_component|internal\(38) & ( \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(102) ) ) ) # ( !\dp_component|MEMWB_component|internal\(38) & ( 
-- \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(102) ) ) ) # ( \dp_component|MEMWB_component|internal\(38) & ( !\dp_component|MEMWB_component|internal\(134) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(102),
	datae => \dp_component|MEMWB_component|ALT_INV_internal\(38),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	combout => \dp_component|mux_memory_reg|o[33]~57_combout\);

-- Location: FF_X18_Y15_N26
\dp_component|EXMEM_component|internal[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a32\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(37));

-- Location: FF_X13_Y15_N23
\dp_component|data_memory_component|mem_rtl_0_bypass[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(37),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(53));

-- Location: MLABCELL_X13_Y15_N21
\dp_component|data_memory_component|mem~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~135_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(53) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a32\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(53) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a32\ & ( (!\dp_component|data_memory_component|mem~77_combout\) # ((!\dp_component|data_memory_component|mem~76_combout\) 
-- # ((!\dp_component|data_memory_component|mem~78_combout\) # (!\dp_component|data_memory_component|mem~75_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(53) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a32\ & ( (\dp_component|data_memory_component|mem~77_combout\ & (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~78_combout\ & 
-- \dp_component|data_memory_component|mem~75_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(53),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a32\,
	combout => \dp_component|data_memory_component|mem~135_combout\);

-- Location: MLABCELL_X13_Y15_N27
\dp_component|data_memory_component|data_o[32]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(32) = ( \dp_component|data_memory_component|data_o\(32) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~135_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(32) & ( (\dp_component|data_memory_component|LessThan0~14_combout\ & \dp_component|data_memory_component|mem~135_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~135_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(32),
	combout => \dp_component|data_memory_component|data_o\(32));

-- Location: FF_X13_Y15_N29
\dp_component|MEMWB_component|internal[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(101));

-- Location: MLABCELL_X18_Y15_N27
\dp_component|alu_component|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux31~0_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a32\ & ( (!\dp_component|IDEX_component|internal\(275) & ((!\dp_component|IDEX_component|internal\(272)) # 
-- (\dp_component|IDEX_component|internal\(70)))) ) ) # ( !\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a32\ & ( (!\dp_component|IDEX_component|internal\(275) & (\dp_component|IDEX_component|internal\(70) & 
-- \dp_component|IDEX_component|internal\(272))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010101000101010001000000010000000101010001010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(275),
	datab => \dp_component|IDEX_component|ALT_INV_internal\(70),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datae => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a32\,
	combout => \dp_component|alu_component|Mux31~0_combout\);

-- Location: MLABCELL_X18_Y15_N39
\dp_component|alu_component|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux31~1_combout\ = ( \dp_component|IDEX_component|internal\(274) & ( (\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a32\ & ((\dp_component|IDEX_component|internal\(10)) # 
-- (\dp_component|alu_component|Mux31~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux31~0_combout\,
	datac => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a32\,
	datad => \dp_component|IDEX_component|ALT_INV_internal\(10),
	dataf => \dp_component|IDEX_component|ALT_INV_internal\(274),
	combout => \dp_component|alu_component|Mux31~1_combout\);

-- Location: LABCELL_X16_Y14_N57
\dp_component|alu_component|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux31~2_combout\ = ((!\dp_component|alu_component|Mux61~0_combout\ & \dp_component|alu_component|Add0~225_sumout\)) # (\dp_component|alu_component|Mux31~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110101111000011111010111100001111101011110000111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datac => \dp_component|alu_component|ALT_INV_Mux31~1_combout\,
	datad => \dp_component|alu_component|ALT_INV_Add0~225_sumout\,
	combout => \dp_component|alu_component|Mux31~2_combout\);

-- Location: FF_X16_Y14_N59
\dp_component|EXMEM_component|internal[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(101));

-- Location: FF_X13_Y15_N2
\dp_component|MEMWB_component|internal[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(101),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(37));

-- Location: MLABCELL_X13_Y15_N0
\dp_component|mux_memory_reg|o[32]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[32]~56_combout\ = ( \dp_component|MEMWB_component|internal\(37) & ( (!\dp_component|MEMWB_component|internal\(134)) # (\dp_component|MEMWB_component|internal\(101)) ) ) # ( !\dp_component|MEMWB_component|internal\(37) & ( 
-- (\dp_component|MEMWB_component|internal\(101) & \dp_component|MEMWB_component|internal\(134)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|MEMWB_component|ALT_INV_internal\(101),
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datae => \dp_component|MEMWB_component|ALT_INV_internal\(37),
	combout => \dp_component|mux_memory_reg|o[32]~56_combout\);

-- Location: LABCELL_X21_Y14_N51
\dp_component|alu_component|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux32~0_combout\ = ( \dp_component|IDEX_component|internal\(272) & ( !\dp_component|IDEX_component|internal\(275) & ( \dp_component|IDEX_component|internal\(47) ) ) ) # ( !\dp_component|IDEX_component|internal\(272) & ( 
-- !\dp_component|IDEX_component|internal\(275) & ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a31\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|IDEX_component|ALT_INV_internal\(47),
	datad => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a31\,
	datae => \dp_component|IDEX_component|ALT_INV_internal\(272),
	dataf => \dp_component|IDEX_component|ALT_INV_internal\(275),
	combout => \dp_component|alu_component|Mux32~0_combout\);

-- Location: LABCELL_X21_Y14_N24
\dp_component|alu_component|Mux32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux32~1_combout\ = ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a31\ & ( \dp_component|alu_component|Mux32~0_combout\ & ( \dp_component|IDEX_component|internal\(274) ) ) ) # ( 
-- \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a31\ & ( !\dp_component|alu_component|Mux32~0_combout\ & ( (\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & \dp_component|IDEX_component|internal\(274)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datae => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a31\,
	dataf => \dp_component|alu_component|ALT_INV_Mux32~0_combout\,
	combout => \dp_component|alu_component|Mux32~1_combout\);

-- Location: LABCELL_X16_Y14_N15
\dp_component|alu_component|Mux32~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux32~2_combout\ = ( \dp_component|alu_component|Add0~173_sumout\ & ( (!\dp_component|alu_component|Mux61~0_combout\) # (\dp_component|alu_component|Mux32~1_combout\) ) ) # ( !\dp_component|alu_component|Add0~173_sumout\ & ( 
-- \dp_component|alu_component|Mux32~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datac => \dp_component|alu_component|ALT_INV_Mux32~1_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Add0~173_sumout\,
	combout => \dp_component|alu_component|Mux32~2_combout\);

-- Location: FF_X14_Y15_N44
\dp_component|EXMEM_component|internal[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|alu_component|Mux32~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(100));

-- Location: FF_X14_Y15_N32
\dp_component|MEMWB_component|internal[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(100),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(36));

-- Location: FF_X14_Y17_N20
\dp_component|data_memory_component|mem_rtl_0_bypass[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(36),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(52));

-- Location: LABCELL_X14_Y17_N18
\dp_component|data_memory_component|mem~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~122_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(52) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a31\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(52) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a31\ & ( (!\dp_component|data_memory_component|mem~78_combout\) # ((!\dp_component|data_memory_component|mem~76_combout\) 
-- # ((!\dp_component|data_memory_component|mem~77_combout\) # (!\dp_component|data_memory_component|mem~75_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(52) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a31\ & ( (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & 
-- \dp_component|data_memory_component|mem~75_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(52),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a31\,
	combout => \dp_component|data_memory_component|mem~122_combout\);

-- Location: LABCELL_X14_Y15_N33
\dp_component|data_memory_component|data_o[31]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(31) = ( \dp_component|data_memory_component|LessThan0~14_combout\ & ( \dp_component|data_memory_component|mem~122_combout\ ) ) # ( !\dp_component|data_memory_component|LessThan0~14_combout\ & ( 
-- \dp_component|data_memory_component|data_o\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~122_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_data_o\(31),
	dataf => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	combout => \dp_component|data_memory_component|data_o\(31));

-- Location: FF_X14_Y15_N35
\dp_component|MEMWB_component|internal[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(100));

-- Location: LABCELL_X14_Y15_N30
\dp_component|mux_memory_reg|o[31]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[31]~43_combout\ = ( \dp_component|MEMWB_component|internal\(100) & ( (\dp_component|MEMWB_component|internal\(36)) # (\dp_component|MEMWB_component|internal\(134)) ) ) # ( !\dp_component|MEMWB_component|internal\(100) & ( 
-- (!\dp_component|MEMWB_component|internal\(134) & \dp_component|MEMWB_component|internal\(36)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(36),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(100),
	combout => \dp_component|mux_memory_reg|o[31]~43_combout\);

-- Location: LABCELL_X21_Y14_N42
\dp_component|alu_component|Mux33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux33~0_combout\ = ( !\dp_component|IDEX_component|internal\(275) & ( (!\dp_component|IDEX_component|internal\(272) & ((\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a30\))) # 
-- (\dp_component|IDEX_component|internal\(272) & (\dp_component|IDEX_component|internal\(46))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|IDEX_component|ALT_INV_internal\(46),
	datac => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a30\,
	datad => \dp_component|IDEX_component|ALT_INV_internal\(272),
	dataf => \dp_component|IDEX_component|ALT_INV_internal\(275),
	combout => \dp_component|alu_component|Mux33~0_combout\);

-- Location: LABCELL_X21_Y14_N45
\dp_component|alu_component|Mux33~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux33~1_combout\ = ( \dp_component|alu_component|Mux33~0_combout\ & ( (\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a30\ & \dp_component|IDEX_component|internal\(274)) ) ) # ( 
-- !\dp_component|alu_component|Mux33~0_combout\ & ( (\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a30\ & (\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & \dp_component|IDEX_component|internal\(274))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a30\,
	datac => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	datad => \dp_component|IDEX_component|ALT_INV_internal\(274),
	dataf => \dp_component|alu_component|ALT_INV_Mux33~0_combout\,
	combout => \dp_component|alu_component|Mux33~1_combout\);

-- Location: LABCELL_X16_Y14_N12
\dp_component|alu_component|Mux33~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux33~2_combout\ = ((!\dp_component|alu_component|Mux61~0_combout\ & \dp_component|alu_component|Add0~169_sumout\)) # (\dp_component|alu_component|Mux33~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011111111000010101111111100001010111111110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~169_sumout\,
	datad => \dp_component|alu_component|ALT_INV_Mux33~1_combout\,
	combout => \dp_component|alu_component|Mux33~2_combout\);

-- Location: FF_X16_Y14_N14
\dp_component|EXMEM_component|internal[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux33~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(99));

-- Location: FF_X12_Y16_N8
\dp_component|MEMWB_component|internal[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(99),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(35));

-- Location: FF_X13_Y16_N44
\dp_component|data_memory_component|mem_rtl_0_bypass[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(35),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(51));

-- Location: MLABCELL_X13_Y16_N42
\dp_component|data_memory_component|mem~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~121_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(51) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a30\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(51) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a30\ & ( (!\dp_component|data_memory_component|mem~78_combout\) # ((!\dp_component|data_memory_component|mem~76_combout\) 
-- # ((!\dp_component|data_memory_component|mem~75_combout\) # (!\dp_component|data_memory_component|mem~77_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(51) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a30\ & ( (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~75_combout\ & 
-- \dp_component|data_memory_component|mem~77_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(51),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a30\,
	combout => \dp_component|data_memory_component|mem~121_combout\);

-- Location: MLABCELL_X13_Y16_N12
\dp_component|data_memory_component|data_o[30]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(30) = ( \dp_component|data_memory_component|data_o\(30) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~121_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(30) & ( (\dp_component|data_memory_component|mem~121_combout\ & \dp_component|data_memory_component|LessThan0~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|data_memory_component|ALT_INV_mem~121_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(30),
	combout => \dp_component|data_memory_component|data_o\(30));

-- Location: FF_X13_Y16_N14
\dp_component|MEMWB_component|internal[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(99));

-- Location: LABCELL_X12_Y16_N6
\dp_component|mux_memory_reg|o[30]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[30]~42_combout\ = ( \dp_component|MEMWB_component|internal\(99) & ( (\dp_component|MEMWB_component|internal\(35)) # (\dp_component|MEMWB_component|internal\(134)) ) ) # ( !\dp_component|MEMWB_component|internal\(99) & ( 
-- (!\dp_component|MEMWB_component|internal\(134) & \dp_component|MEMWB_component|internal\(35)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(35),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(99),
	combout => \dp_component|mux_memory_reg|o[30]~42_combout\);

-- Location: LABCELL_X12_Y15_N51
\dp_component|EXMEM_component|internal[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|EXMEM_component|internal[28]~feeder_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a23\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a23\,
	combout => \dp_component|EXMEM_component|internal[28]~feeder_combout\);

-- Location: FF_X12_Y15_N53
\dp_component|EXMEM_component|internal[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|EXMEM_component|internal[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(28));

-- Location: FF_X13_Y15_N44
\dp_component|data_memory_component|mem_rtl_0_bypass[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(44));

-- Location: MLABCELL_X13_Y15_N42
\dp_component|data_memory_component|mem~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~138_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(44) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a23\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(44) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a23\ & ( (!\dp_component|data_memory_component|mem~75_combout\) # ((!\dp_component|data_memory_component|mem~76_combout\) 
-- # ((!\dp_component|data_memory_component|mem~77_combout\) # (!\dp_component|data_memory_component|mem~78_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(44) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a23\ & ( (\dp_component|data_memory_component|mem~75_combout\ & (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & 
-- \dp_component|data_memory_component|mem~78_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(44),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a23\,
	combout => \dp_component|data_memory_component|mem~138_combout\);

-- Location: MLABCELL_X13_Y15_N48
\dp_component|data_memory_component|data_o[23]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(23) = ( \dp_component|data_memory_component|data_o\(23) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~138_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(23) & ( (\dp_component|data_memory_component|mem~138_combout\ & \dp_component|data_memory_component|LessThan0~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|data_memory_component|ALT_INV_mem~138_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(23),
	combout => \dp_component|data_memory_component|data_o\(23));

-- Location: FF_X13_Y15_N49
\dp_component|MEMWB_component|internal[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(92));

-- Location: LABCELL_X19_Y15_N12
\dp_component|alu_component|Mux40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux40~0_combout\ = ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a23\ & ( (\dp_component|IDEX_component|internal\(274) & (((\dp_component|alu_component|Mux50~0_combout\ & 
-- \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a23\)) # (\dp_component|IDEX_component|internal[10]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001101110000000000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux50~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	datac => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a23\,
	datad => \dp_component|IDEX_component|ALT_INV_internal\(274),
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a23\,
	combout => \dp_component|alu_component|Mux40~0_combout\);

-- Location: LABCELL_X19_Y15_N24
\dp_component|alu_component|Mux40~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux40~1_combout\ = ( \dp_component|alu_component|Add0~237_sumout\ & ( (!\dp_component|alu_component|Mux61~0_combout\) # (\dp_component|alu_component|Mux40~0_combout\) ) ) # ( !\dp_component|alu_component|Add0~237_sumout\ & ( 
-- \dp_component|alu_component|Mux40~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datab => \dp_component|alu_component|ALT_INV_Mux40~0_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Add0~237_sumout\,
	combout => \dp_component|alu_component|Mux40~1_combout\);

-- Location: FF_X19_Y15_N26
\dp_component|EXMEM_component|internal[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux40~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(92));

-- Location: FF_X21_Y15_N32
\dp_component|MEMWB_component|internal[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(92),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(28));

-- Location: LABCELL_X21_Y15_N30
\dp_component|mux_memory_reg|o[23]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[23]~59_combout\ = ( \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(92) ) ) # ( !\dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(28) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|MEMWB_component|ALT_INV_internal\(92),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(28),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	combout => \dp_component|mux_memory_reg|o[23]~59_combout\);

-- Location: FF_X19_Y15_N5
\dp_component|EXMEM_component|internal[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a22\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(27));

-- Location: FF_X13_Y15_N20
\dp_component|data_memory_component|mem_rtl_0_bypass[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(43));

-- Location: MLABCELL_X13_Y15_N18
\dp_component|data_memory_component|mem~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~137_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(43) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a22~portbdataout\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(43) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a22~portbdataout\ & ( (!\dp_component|data_memory_component|mem~77_combout\) # 
-- ((!\dp_component|data_memory_component|mem~76_combout\) # ((!\dp_component|data_memory_component|mem~75_combout\) # (!\dp_component|data_memory_component|mem~78_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(43) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a22~portbdataout\ & ( (\dp_component|data_memory_component|mem~77_combout\ & (\dp_component|data_memory_component|mem~76_combout\ & 
-- (\dp_component|data_memory_component|mem~75_combout\ & \dp_component|data_memory_component|mem~78_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(43),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a22~portbdataout\,
	combout => \dp_component|data_memory_component|mem~137_combout\);

-- Location: MLABCELL_X13_Y15_N24
\dp_component|data_memory_component|data_o[22]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(22) = ( \dp_component|data_memory_component|data_o\(22) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~137_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(22) & ( (\dp_component|data_memory_component|mem~137_combout\ & \dp_component|data_memory_component|LessThan0~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|data_memory_component|ALT_INV_mem~137_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(22),
	combout => \dp_component|data_memory_component|data_o\(22));

-- Location: FF_X13_Y15_N25
\dp_component|MEMWB_component|internal[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(91));

-- Location: LABCELL_X19_Y15_N0
\dp_component|alu_component|Mux41~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux41~1_combout\ = ( !\dp_component|IDEX_component|internal\(272) & ( (\dp_component|IDEX_component|internal\(274) & (\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a22\ & 
-- (((\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a22\ & !\dp_component|IDEX_component|internal\(275))) # (\dp_component|IDEX_component|internal[10]~DUPLICATE_q\)))) ) ) # ( \dp_component|IDEX_component|internal\(272) & ( 
-- (\dp_component|IDEX_component|internal\(274) & (\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a22\ & (((\dp_component|IDEX_component|internal\(28) & !\dp_component|IDEX_component|internal\(275))) # 
-- (\dp_component|IDEX_component|internal[10]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000000000010101000100010001010100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datab => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(28),
	datad => \dp_component|IDEX_component|ALT_INV_internal\(275),
	datae => \dp_component|IDEX_component|ALT_INV_internal\(272),
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a22\,
	datag => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a22\,
	combout => \dp_component|alu_component|Mux41~1_combout\);

-- Location: LABCELL_X19_Y15_N27
\dp_component|alu_component|Mux41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux41~0_combout\ = ((!\dp_component|alu_component|Mux61~0_combout\ & \dp_component|alu_component|Add0~233_sumout\)) # (\dp_component|alu_component|Mux41~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011111111000010101111111100001010111111110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~233_sumout\,
	datad => \dp_component|alu_component|ALT_INV_Mux41~1_combout\,
	combout => \dp_component|alu_component|Mux41~0_combout\);

-- Location: FF_X19_Y15_N29
\dp_component|EXMEM_component|internal[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux41~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(91));

-- Location: FF_X16_Y15_N44
\dp_component|MEMWB_component|internal[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(91),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(27));

-- Location: LABCELL_X16_Y15_N42
\dp_component|mux_memory_reg|o[22]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[22]~58_combout\ = ( \dp_component|MEMWB_component|internal\(27) & ( (!\dp_component|MEMWB_component|internal\(134)) # (\dp_component|MEMWB_component|internal\(91)) ) ) # ( !\dp_component|MEMWB_component|internal\(27) & ( 
-- (\dp_component|MEMWB_component|internal\(91) & \dp_component|MEMWB_component|internal\(134)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|MEMWB_component|ALT_INV_internal\(91),
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datae => \dp_component|MEMWB_component|ALT_INV_internal\(27),
	combout => \dp_component|mux_memory_reg|o[22]~58_combout\);

-- Location: LABCELL_X16_Y18_N51
\dp_component|EXMEM_component|internal[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|EXMEM_component|internal[26]~feeder_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a21\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a21\,
	combout => \dp_component|EXMEM_component|internal[26]~feeder_combout\);

-- Location: FF_X16_Y18_N53
\dp_component|EXMEM_component|internal[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|EXMEM_component|internal[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(26));

-- Location: FF_X13_Y16_N20
\dp_component|data_memory_component|mem_rtl_0_bypass[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(42));

-- Location: MLABCELL_X13_Y16_N18
\dp_component|data_memory_component|mem~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~124_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(42) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a21\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(42) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a21\ & ( (!\dp_component|data_memory_component|mem~78_combout\) # ((!\dp_component|data_memory_component|mem~76_combout\) 
-- # ((!\dp_component|data_memory_component|mem~75_combout\) # (!\dp_component|data_memory_component|mem~77_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(42) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a21\ & ( (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~75_combout\ & 
-- \dp_component|data_memory_component|mem~77_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(42),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a21\,
	combout => \dp_component|data_memory_component|mem~124_combout\);

-- Location: MLABCELL_X13_Y16_N24
\dp_component|data_memory_component|data_o[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(21) = ( \dp_component|data_memory_component|data_o\(21) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~124_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(21) & ( (\dp_component|data_memory_component|mem~124_combout\ & \dp_component|data_memory_component|LessThan0~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|data_memory_component|ALT_INV_mem~124_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(21),
	combout => \dp_component|data_memory_component|data_o\(21));

-- Location: FF_X13_Y16_N25
\dp_component|MEMWB_component|internal[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(90));

-- Location: LABCELL_X19_Y15_N6
\dp_component|alu_component|Mux42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux42~0_combout\ = ( \dp_component|alu_component|Mux50~0_combout\ & ( (\dp_component|IDEX_component|internal\(274) & (\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a21\) # (\dp_component|IDEX_component|internal[10]~DUPLICATE_q\)))) ) ) # ( !\dp_component|alu_component|Mux50~0_combout\ & ( (\dp_component|IDEX_component|internal\(274) & 
-- (\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a21\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000000000101010000000000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datab => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	datac => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a21\,
	datad => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a21\,
	dataf => \dp_component|alu_component|ALT_INV_Mux50~0_combout\,
	combout => \dp_component|alu_component|Mux42~0_combout\);

-- Location: LABCELL_X16_Y15_N18
\dp_component|alu_component|Mux42~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux42~1_combout\ = ( \dp_component|alu_component|Mux42~0_combout\ ) # ( !\dp_component|alu_component|Mux42~0_combout\ & ( (!\dp_component|alu_component|Mux61~0_combout\ & \dp_component|alu_component|Add0~181_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~181_sumout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux42~0_combout\,
	combout => \dp_component|alu_component|Mux42~1_combout\);

-- Location: FF_X16_Y15_N20
\dp_component|EXMEM_component|internal[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux42~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(90));

-- Location: FF_X16_Y15_N41
\dp_component|MEMWB_component|internal[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(90),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(26));

-- Location: LABCELL_X16_Y15_N39
\dp_component|mux_memory_reg|o[21]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[21]~45_combout\ = ( \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(90) ) ) # ( !\dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(26) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(90),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(26),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	combout => \dp_component|mux_memory_reg|o[21]~45_combout\);

-- Location: FF_X13_Y16_N35
\dp_component|EXMEM_component|internal[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a20\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(25));

-- Location: FF_X13_Y16_N47
\dp_component|data_memory_component|mem_rtl_0_bypass[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(41));

-- Location: MLABCELL_X13_Y16_N45
\dp_component|data_memory_component|mem~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~123_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(41) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a20\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(41) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a20\ & ( (!\dp_component|data_memory_component|mem~78_combout\) # ((!\dp_component|data_memory_component|mem~76_combout\) 
-- # ((!\dp_component|data_memory_component|mem~77_combout\) # (!\dp_component|data_memory_component|mem~75_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(41) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a20\ & ( (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & 
-- \dp_component|data_memory_component|mem~75_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(41),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a20\,
	combout => \dp_component|data_memory_component|mem~123_combout\);

-- Location: MLABCELL_X13_Y16_N51
\dp_component|data_memory_component|data_o[20]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(20) = ( \dp_component|data_memory_component|data_o\(20) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~123_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(20) & ( (\dp_component|data_memory_component|mem~123_combout\ & \dp_component|data_memory_component|LessThan0~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|data_memory_component|ALT_INV_mem~123_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(20),
	combout => \dp_component|data_memory_component|data_o\(20));

-- Location: FF_X13_Y16_N53
\dp_component|MEMWB_component|internal[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(89));

-- Location: LABCELL_X19_Y15_N15
\dp_component|alu_component|Mux43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux43~0_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a20\ & ( (\dp_component|IDEX_component|internal\(274) & (\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a20\ & 
-- ((\dp_component|IDEX_component|internal[10]~DUPLICATE_q\) # (\dp_component|alu_component|Mux50~0_combout\)))) ) ) # ( !\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a20\ & ( (\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & 
-- (\dp_component|IDEX_component|internal\(274) & \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a20\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000001110000000000000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux50~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datad => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a20\,
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a20\,
	combout => \dp_component|alu_component|Mux43~0_combout\);

-- Location: LABCELL_X16_Y15_N21
\dp_component|alu_component|Mux43~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux43~1_combout\ = ((!\dp_component|alu_component|Mux61~0_combout\ & \dp_component|alu_component|Add0~177_sumout\)) # (\dp_component|alu_component|Mux43~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011111111000010101111111100001010111111110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~177_sumout\,
	datad => \dp_component|alu_component|ALT_INV_Mux43~0_combout\,
	combout => \dp_component|alu_component|Mux43~1_combout\);

-- Location: FF_X16_Y15_N23
\dp_component|EXMEM_component|internal[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux43~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(89));

-- Location: FF_X16_Y15_N32
\dp_component|MEMWB_component|internal[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(89),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(25));

-- Location: LABCELL_X16_Y15_N30
\dp_component|mux_memory_reg|o[20]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[20]~44_combout\ = ( \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(89) ) ) # ( !\dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(25) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(89),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(25),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	combout => \dp_component|mux_memory_reg|o[20]~44_combout\);

-- Location: FF_X16_Y17_N35
\dp_component|EXMEM_component|internal[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a13\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(18));

-- Location: FF_X16_Y17_N26
\dp_component|data_memory_component|mem_rtl_0_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(34));

-- Location: LABCELL_X16_Y18_N27
\dp_component|EXMEM_component|internal[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|EXMEM_component|internal[7]~feeder_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a2\,
	combout => \dp_component|EXMEM_component|internal[7]~feeder_combout\);

-- Location: FF_X16_Y18_N29
\dp_component|EXMEM_component|internal[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|EXMEM_component|internal[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(7));

-- Location: M10K_X22_Y17_N0
\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "data_path:dp_component|ram:data_memory_component|altsyncram:mem_rtl_0|altsyncram_csi1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 10,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 10,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \dp_component|EXMEM_component|internal\(201),
	portbre => VCC,
	clk0 => \control_component|clock_generator|clk~0_combout\,
	clk1 => \control_component|clock_generator|clk~0_combout\,
	ena0 => \dp_component|EXMEM_component|internal\(201),
	portadatain => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: LABCELL_X16_Y17_N24
\dp_component|data_memory_component|mem~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~140_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(34) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a13\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(34) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a13\ & ( (!\dp_component|data_memory_component|mem~77_combout\) # ((!\dp_component|data_memory_component|mem~75_combout\) 
-- # ((!\dp_component|data_memory_component|mem~78_combout\) # (!\dp_component|data_memory_component|mem~76_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(34) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a13\ & ( (\dp_component|data_memory_component|mem~77_combout\ & (\dp_component|data_memory_component|mem~75_combout\ & (\dp_component|data_memory_component|mem~78_combout\ & 
-- \dp_component|data_memory_component|mem~76_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(34),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a13\,
	combout => \dp_component|data_memory_component|mem~140_combout\);

-- Location: LABCELL_X16_Y17_N57
\dp_component|data_memory_component|data_o[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(13) = ( \dp_component|data_memory_component|LessThan0~14_combout\ & ( \dp_component|data_memory_component|mem~140_combout\ ) ) # ( !\dp_component|data_memory_component|LessThan0~14_combout\ & ( 
-- \dp_component|data_memory_component|data_o\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~140_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_data_o\(13),
	dataf => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	combout => \dp_component|data_memory_component|data_o\(13));

-- Location: FF_X16_Y17_N58
\dp_component|MEMWB_component|internal[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(82));

-- Location: LABCELL_X19_Y16_N24
\dp_component|alu_component|Mux50~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux50~1_combout\ = ( \dp_component|IDEX_component|internal\(275) & ( \dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & ( (\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a13\ & 
-- \dp_component|IDEX_component|internal\(274)) ) ) ) # ( !\dp_component|IDEX_component|internal\(275) & ( \dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & ( (\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a13\ & 
-- \dp_component|IDEX_component|internal\(274)) ) ) ) # ( !\dp_component|IDEX_component|internal\(275) & ( !\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & ( (\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a13\ & 
-- (!\dp_component|IDEX_component|internal\(272) & (\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a13\ & \dp_component|IDEX_component|internal\(274)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a13\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a13\,
	datad => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datae => \dp_component|IDEX_component|ALT_INV_internal\(275),
	dataf => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	combout => \dp_component|alu_component|Mux50~1_combout\);

-- Location: LABCELL_X16_Y17_N12
\dp_component|alu_component|Mux50~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux50~2_combout\ = ( \dp_component|alu_component|Mux50~1_combout\ ) # ( !\dp_component|alu_component|Mux50~1_combout\ & ( (\dp_component|alu_component|Add0~245_sumout\ & !\dp_component|alu_component|Mux61~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|alu_component|ALT_INV_Add0~245_sumout\,
	datad => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux50~1_combout\,
	combout => \dp_component|alu_component|Mux50~2_combout\);

-- Location: FF_X16_Y17_N14
\dp_component|EXMEM_component|internal[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux50~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(82));

-- Location: FF_X16_Y17_N56
\dp_component|MEMWB_component|internal[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(82),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(18));

-- Location: LABCELL_X16_Y17_N54
\dp_component|mux_memory_reg|o[13]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[13]~61_combout\ = ( \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(82) ) ) # ( !\dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(18) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(82),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(18),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	combout => \dp_component|mux_memory_reg|o[13]~61_combout\);

-- Location: FF_X19_Y16_N5
\dp_component|EXMEM_component|internal[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a12\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(17));

-- Location: FF_X16_Y17_N23
\dp_component|data_memory_component|mem_rtl_0_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(33));

-- Location: LABCELL_X16_Y17_N21
\dp_component|data_memory_component|mem~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~139_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(33) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a12\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(33) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a12\ & ( (!\dp_component|data_memory_component|mem~78_combout\) # ((!\dp_component|data_memory_component|mem~76_combout\) 
-- # ((!\dp_component|data_memory_component|mem~75_combout\) # (!\dp_component|data_memory_component|mem~77_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(33) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a12\ & ( (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~75_combout\ & 
-- \dp_component|data_memory_component|mem~77_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(33),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a12\,
	combout => \dp_component|data_memory_component|mem~139_combout\);

-- Location: LABCELL_X16_Y17_N51
\dp_component|data_memory_component|data_o[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(12) = ( \dp_component|data_memory_component|data_o\(12) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~139_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(12) & ( (\dp_component|data_memory_component|mem~139_combout\ & \dp_component|data_memory_component|LessThan0~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~139_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(12),
	combout => \dp_component|data_memory_component|data_o\(12));

-- Location: FF_X16_Y17_N52
\dp_component|MEMWB_component|internal[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(81));

-- Location: LABCELL_X19_Y16_N0
\dp_component|alu_component|Mux51~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux51~1_combout\ = ( !\dp_component|IDEX_component|internal\(272) & ( (\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a12\ & (\dp_component|IDEX_component|internal\(274) & 
-- (((!\dp_component|IDEX_component|internal\(275) & \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a12\)) # (\dp_component|IDEX_component|internal[10]~DUPLICATE_q\)))) ) ) # ( \dp_component|IDEX_component|internal\(272) & ( 
-- (\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a12\ & (\dp_component|IDEX_component|internal\(274) & (((!\dp_component|IDEX_component|internal\(275) & \dp_component|IDEX_component|internal\(28))) # 
-- (\dp_component|IDEX_component|internal[10]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000010000000000000001000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(275),
	datab => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a12\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(28),
	datad => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datae => \dp_component|IDEX_component|ALT_INV_internal\(272),
	dataf => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	datag => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a12\,
	combout => \dp_component|alu_component|Mux51~1_combout\);

-- Location: LABCELL_X16_Y17_N39
\dp_component|alu_component|Mux51~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux51~0_combout\ = ( \dp_component|alu_component|Add0~241_sumout\ & ( (!\dp_component|alu_component|Mux61~0_combout\) # (\dp_component|alu_component|Mux51~1_combout\) ) ) # ( !\dp_component|alu_component|Add0~241_sumout\ & ( 
-- \dp_component|alu_component|Mux51~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|alu_component|ALT_INV_Mux51~1_combout\,
	datad => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Add0~241_sumout\,
	combout => \dp_component|alu_component|Mux51~0_combout\);

-- Location: FF_X16_Y17_N41
\dp_component|EXMEM_component|internal[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux51~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(81));

-- Location: FF_X16_Y17_N50
\dp_component|MEMWB_component|internal[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(81),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(17));

-- Location: LABCELL_X16_Y17_N48
\dp_component|mux_memory_reg|o[12]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[12]~60_combout\ = ( \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(81) ) ) # ( !\dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(17) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|MEMWB_component|ALT_INV_internal\(81),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(17),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	combout => \dp_component|mux_memory_reg|o[12]~60_combout\);

-- Location: LABCELL_X12_Y17_N9
\dp_component|EXMEM_component|internal[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|EXMEM_component|internal[16]~feeder_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a11\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a11\,
	combout => \dp_component|EXMEM_component|internal[16]~feeder_combout\);

-- Location: FF_X12_Y17_N11
\dp_component|EXMEM_component|internal[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|EXMEM_component|internal[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(16));

-- Location: FF_X10_Y16_N56
\dp_component|data_memory_component|mem_rtl_0_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(32));

-- Location: LABCELL_X10_Y16_N54
\dp_component|data_memory_component|mem~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~126_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(32) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a11\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(32) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a11\ & ( (!\dp_component|data_memory_component|mem~76_combout\) # ((!\dp_component|data_memory_component|mem~77_combout\) 
-- # ((!\dp_component|data_memory_component|mem~75_combout\) # (!\dp_component|data_memory_component|mem~78_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(32) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a11\ & ( (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & (\dp_component|data_memory_component|mem~75_combout\ & 
-- \dp_component|data_memory_component|mem~78_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(32),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a11\,
	combout => \dp_component|data_memory_component|mem~126_combout\);

-- Location: LABCELL_X14_Y16_N36
\dp_component|data_memory_component|data_o[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(11) = ( \dp_component|data_memory_component|LessThan0~14_combout\ & ( \dp_component|data_memory_component|mem~126_combout\ ) ) # ( !\dp_component|data_memory_component|LessThan0~14_combout\ & ( 
-- \dp_component|data_memory_component|data_o\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|data_memory_component|ALT_INV_mem~126_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_data_o\(11),
	dataf => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	combout => \dp_component|data_memory_component|data_o\(11));

-- Location: FF_X14_Y16_N37
\dp_component|MEMWB_component|internal[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(80));

-- Location: FF_X20_Y16_N47
\dp_component|EXMEM_component|internal[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|alu_component|Mux52~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(80));

-- Location: FF_X20_Y16_N44
\dp_component|MEMWB_component|internal[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(80),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(16));

-- Location: LABCELL_X20_Y16_N42
\dp_component|mux_memory_reg|o[11]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[11]~47_combout\ = (!\dp_component|MEMWB_component|internal\(134) & ((\dp_component|MEMWB_component|internal\(16)))) # (\dp_component|MEMWB_component|internal\(134) & (\dp_component|MEMWB_component|internal\(80)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(80),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(16),
	combout => \dp_component|mux_memory_reg|o[11]~47_combout\);

-- Location: LABCELL_X12_Y17_N3
\dp_component|EXMEM_component|internal[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|EXMEM_component|internal[15]~feeder_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a10\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a10\,
	combout => \dp_component|EXMEM_component|internal[15]~feeder_combout\);

-- Location: FF_X12_Y17_N5
\dp_component|EXMEM_component|internal[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|EXMEM_component|internal[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(15));

-- Location: FF_X13_Y16_N23
\dp_component|data_memory_component|mem_rtl_0_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(31));

-- Location: MLABCELL_X13_Y16_N21
\dp_component|data_memory_component|mem~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~125_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(31) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a10\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(31) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a10\ & ( (!\dp_component|data_memory_component|mem~78_combout\) # ((!\dp_component|data_memory_component|mem~76_combout\) 
-- # ((!\dp_component|data_memory_component|mem~77_combout\) # (!\dp_component|data_memory_component|mem~75_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(31) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a10\ & ( (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & 
-- \dp_component|data_memory_component|mem~75_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(31),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a10\,
	combout => \dp_component|data_memory_component|mem~125_combout\);

-- Location: MLABCELL_X13_Y16_N27
\dp_component|data_memory_component|data_o[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(10) = ( \dp_component|data_memory_component|data_o\(10) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~125_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(10) & ( (\dp_component|data_memory_component|LessThan0~14_combout\ & \dp_component|data_memory_component|mem~125_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~125_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(10),
	combout => \dp_component|data_memory_component|data_o\(10));

-- Location: FF_X13_Y16_N29
\dp_component|MEMWB_component|internal[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(79));

-- Location: FF_X20_Y16_N38
\dp_component|EXMEM_component|internal[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|alu_component|Mux53~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(79));

-- Location: FF_X20_Y16_N41
\dp_component|MEMWB_component|internal[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(79),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(15));

-- Location: LABCELL_X20_Y16_N39
\dp_component|mux_memory_reg|o[10]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[10]~46_combout\ = ( \dp_component|MEMWB_component|internal\(15) & ( (!\dp_component|MEMWB_component|internal\(134)) # (\dp_component|MEMWB_component|internal\(79)) ) ) # ( !\dp_component|MEMWB_component|internal\(15) & ( 
-- (\dp_component|MEMWB_component|internal\(134) & \dp_component|MEMWB_component|internal\(79)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(79),
	datae => \dp_component|MEMWB_component|ALT_INV_internal\(15),
	combout => \dp_component|mux_memory_reg|o[10]~46_combout\);

-- Location: FF_X18_Y17_N26
\dp_component|EXMEM_component|internal[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a3\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(8));

-- Location: FF_X16_Y17_N29
\dp_component|data_memory_component|mem_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(24));

-- Location: LABCELL_X16_Y17_N27
\dp_component|data_memory_component|mem~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~142_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(24) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a3\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(24) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a3\ & ( (!\dp_component|data_memory_component|mem~77_combout\) # ((!\dp_component|data_memory_component|mem~75_combout\) 
-- # ((!\dp_component|data_memory_component|mem~76_combout\) # (!\dp_component|data_memory_component|mem~78_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(24) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a3\ & ( (\dp_component|data_memory_component|mem~77_combout\ & (\dp_component|data_memory_component|mem~75_combout\ & (\dp_component|data_memory_component|mem~76_combout\ & 
-- \dp_component|data_memory_component|mem~78_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(24),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a3\,
	combout => \dp_component|data_memory_component|mem~142_combout\);

-- Location: LABCELL_X14_Y17_N6
\dp_component|data_memory_component|data_o[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(3) = ( \dp_component|data_memory_component|data_o\(3) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~142_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(3) & ( (\dp_component|data_memory_component|mem~142_combout\ & \dp_component|data_memory_component|LessThan0~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|data_memory_component|ALT_INV_mem~142_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(3),
	combout => \dp_component|data_memory_component|data_o\(3));

-- Location: FF_X14_Y17_N8
\dp_component|MEMWB_component|internal[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(72));

-- Location: FF_X16_Y17_N2
\dp_component|MEMWB_component|internal[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(72),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(8));

-- Location: LABCELL_X16_Y17_N0
\dp_component|mux_memory_reg|o[3]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[3]~63_combout\ = ( \dp_component|MEMWB_component|internal\(8) & ( \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(72) ) ) ) # ( !\dp_component|MEMWB_component|internal\(8) & ( 
-- \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(72) ) ) ) # ( \dp_component|MEMWB_component|internal\(8) & ( !\dp_component|MEMWB_component|internal\(134) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|MEMWB_component|ALT_INV_internal\(72),
	datae => \dp_component|MEMWB_component|ALT_INV_internal\(8),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	combout => \dp_component|mux_memory_reg|o[3]~63_combout\);

-- Location: LABCELL_X19_Y16_N21
\dp_component|alu_component|Mux53~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux53~0_combout\ = ( \dp_component|IDEX_component|internal\(26) & ( (!\dp_component|IDEX_component|internal\(275) & ((\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a10\) # 
-- (\dp_component|IDEX_component|internal\(272)))) ) ) # ( !\dp_component|IDEX_component|internal\(26) & ( (!\dp_component|IDEX_component|internal\(275) & (!\dp_component|IDEX_component|internal\(272) & 
-- \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a10\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(275),
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a10\,
	dataf => \dp_component|IDEX_component|ALT_INV_internal\(26),
	combout => \dp_component|alu_component|Mux53~0_combout\);

-- Location: LABCELL_X21_Y17_N39
\dp_component|alu_component|Mux53~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux53~1_combout\ = ( \dp_component|alu_component|Mux53~0_combout\ & ( (\dp_component|IDEX_component|internal\(274) & \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a10\) ) ) # ( 
-- !\dp_component|alu_component|Mux53~0_combout\ & ( (\dp_component|IDEX_component|internal\(274) & (\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a10\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datab => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	datac => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a10\,
	dataf => \dp_component|alu_component|ALT_INV_Mux53~0_combout\,
	combout => \dp_component|alu_component|Mux53~1_combout\);

-- Location: LABCELL_X21_Y17_N33
\dp_component|alu_component|Mux53~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux53~2_combout\ = ( \dp_component|alu_component|Mux61~0_combout\ & ( \dp_component|alu_component|Mux53~1_combout\ ) ) # ( !\dp_component|alu_component|Mux61~0_combout\ & ( (\dp_component|alu_component|Mux53~1_combout\) # 
-- (\dp_component|alu_component|Add0~185_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Add0~185_sumout\,
	datac => \dp_component|alu_component|ALT_INV_Mux53~1_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Mux53~2_combout\);

-- Location: FF_X21_Y17_N35
\dp_component|data_memory_component|mem_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux53~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(18));

-- Location: FF_X21_Y17_N8
\dp_component|data_memory_component|mem_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(77),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(17));

-- Location: FF_X21_Y17_N14
\dp_component|data_memory_component|mem_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux52~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(20));

-- Location: FF_X21_Y17_N11
\dp_component|data_memory_component|mem_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(78),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(19));

-- Location: LABCELL_X21_Y17_N9
\dp_component|data_memory_component|mem~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~75_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(19) & ( (\dp_component|data_memory_component|mem_rtl_0_bypass\(20) & (!\dp_component|data_memory_component|mem_rtl_0_bypass\(18) $ 
-- (\dp_component|data_memory_component|mem_rtl_0_bypass\(17)))) ) ) # ( !\dp_component|data_memory_component|mem_rtl_0_bypass\(19) & ( (!\dp_component|data_memory_component|mem_rtl_0_bypass\(20) & (!\dp_component|data_memory_component|mem_rtl_0_bypass\(18) 
-- $ (\dp_component|data_memory_component|mem_rtl_0_bypass\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000010010000000010010000100110010000100100000000100100001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(18),
	datab => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(17),
	datac => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(20),
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(19),
	combout => \dp_component|data_memory_component|mem~75_combout\);

-- Location: FF_X14_Y17_N56
\dp_component|data_memory_component|mem_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(23));

-- Location: LABCELL_X14_Y17_N54
\dp_component|data_memory_component|mem~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~141_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(23) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a2~portbdataout\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(23) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a2~portbdataout\ & ( (!\dp_component|data_memory_component|mem~78_combout\) # 
-- ((!\dp_component|data_memory_component|mem~76_combout\) # ((!\dp_component|data_memory_component|mem~77_combout\) # (!\dp_component|data_memory_component|mem~75_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(23) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a2~portbdataout\ & ( (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~77_combout\ 
-- & \dp_component|data_memory_component|mem~75_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(23),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a2~portbdataout\,
	combout => \dp_component|data_memory_component|mem~141_combout\);

-- Location: LABCELL_X14_Y17_N0
\dp_component|data_memory_component|data_o[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(2) = ( \dp_component|data_memory_component|data_o\(2) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~141_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(2) & ( (\dp_component|data_memory_component|LessThan0~14_combout\ & \dp_component|data_memory_component|mem~141_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~141_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(2),
	combout => \dp_component|data_memory_component|data_o\(2));

-- Location: FF_X14_Y17_N2
\dp_component|MEMWB_component|internal[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(71));

-- Location: FF_X14_Y17_N5
\dp_component|MEMWB_component|internal[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(71),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(7));

-- Location: LABCELL_X14_Y17_N3
\dp_component|mux_memory_reg|o[2]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[2]~62_combout\ = (!\dp_component|MEMWB_component|internal\(134) & ((\dp_component|MEMWB_component|internal\(7)))) # (\dp_component|MEMWB_component|internal\(134) & (\dp_component|MEMWB_component|internal\(71)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|MEMWB_component|ALT_INV_internal\(71),
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(7),
	combout => \dp_component|mux_memory_reg|o[2]~62_combout\);

-- Location: MLABCELL_X18_Y17_N27
\dp_component|alu_component|Mux60~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux60~0_combout\ = ( !\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a3\ & ( ((\dp_component|IDEX_component|internal\(272) & 
-- !\dp_component|IDEX_component|internal\(19))) # (\dp_component|IDEX_component|internal\(275)) ) ) ) # ( !\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & ( !\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a3\ & ( 
-- (!\dp_component|IDEX_component|internal\(272)) # ((!\dp_component|IDEX_component|internal\(19)) # (\dp_component|IDEX_component|internal\(275))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111111101111000000000000000001001111010011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datab => \dp_component|IDEX_component|ALT_INV_internal\(19),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(275),
	datae => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a3\,
	combout => \dp_component|alu_component|Mux60~0_combout\);

-- Location: LABCELL_X21_Y17_N18
\dp_component|alu_component|Mux60~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux60~2_combout\ = ( \dp_component|IDEX_component|internal\(274) & ( \dp_component|alu_component|Mux61~0_combout\ & ( (\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a3\ & 
-- !\dp_component|alu_component|Mux60~0_combout\) ) ) ) # ( \dp_component|IDEX_component|internal\(274) & ( !\dp_component|alu_component|Mux61~0_combout\ & ( ((\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a3\ & 
-- !\dp_component|alu_component|Mux60~0_combout\)) # (\dp_component|alu_component|Add0~253_sumout\) ) ) ) # ( !\dp_component|IDEX_component|internal\(274) & ( !\dp_component|alu_component|Mux61~0_combout\ & ( \dp_component|alu_component|Add0~253_sumout\ ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100001111111100000000000000000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a3\,
	datac => \dp_component|alu_component|ALT_INV_Mux60~0_combout\,
	datad => \dp_component|alu_component|ALT_INV_Add0~253_sumout\,
	datae => \dp_component|IDEX_component|ALT_INV_internal\(274),
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Mux60~2_combout\);

-- Location: LABCELL_X17_Y17_N6
\dp_component|EXMEM_component|internal[72]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|EXMEM_component|internal[72]~feeder_combout\ = ( \dp_component|alu_component|Mux60~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|alu_component|ALT_INV_Mux60~2_combout\,
	combout => \dp_component|EXMEM_component|internal[72]~feeder_combout\);

-- Location: FF_X17_Y17_N8
\dp_component|EXMEM_component|internal[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|EXMEM_component|internal[72]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(72));

-- Location: FF_X18_Y17_N20
\dp_component|data_memory_component|mem_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(72),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(7));

-- Location: MLABCELL_X18_Y17_N45
\dp_component|data_memory_component|mem_rtl_0_bypass[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem_rtl_0_bypass[8]~feeder_combout\ = ( \dp_component|alu_component|Mux58~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|alu_component|ALT_INV_Mux58~2_combout\,
	combout => \dp_component|data_memory_component|mem_rtl_0_bypass[8]~feeder_combout\);

-- Location: FF_X18_Y17_N47
\dp_component|data_memory_component|mem_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|mem_rtl_0_bypass[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(8));

-- Location: FF_X18_Y17_N11
\dp_component|data_memory_component|mem_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(71),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(5));

-- Location: FF_X18_Y17_N43
\dp_component|data_memory_component|mem_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|alu_component|Mux59~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(6));

-- Location: FF_X18_Y17_N23
\dp_component|data_memory_component|mem_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(73),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(9));

-- Location: FF_X19_Y17_N16
\dp_component|data_memory_component|mem_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux57~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(10));

-- Location: MLABCELL_X18_Y17_N21
\dp_component|data_memory_component|mem~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~78_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(9) & ( \dp_component|data_memory_component|mem_rtl_0_bypass\(10) & ( (!\dp_component|data_memory_component|mem_rtl_0_bypass\(7) & 
-- (!\dp_component|data_memory_component|mem_rtl_0_bypass\(8) & (!\dp_component|data_memory_component|mem_rtl_0_bypass\(5) $ (\dp_component|data_memory_component|mem_rtl_0_bypass\(6))))) # (\dp_component|data_memory_component|mem_rtl_0_bypass\(7) & 
-- (\dp_component|data_memory_component|mem_rtl_0_bypass\(8) & (!\dp_component|data_memory_component|mem_rtl_0_bypass\(5) $ (\dp_component|data_memory_component|mem_rtl_0_bypass\(6))))) ) ) ) # ( !\dp_component|data_memory_component|mem_rtl_0_bypass\(9) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(10) & ( (!\dp_component|data_memory_component|mem_rtl_0_bypass\(7) & (!\dp_component|data_memory_component|mem_rtl_0_bypass\(8) & (!\dp_component|data_memory_component|mem_rtl_0_bypass\(5) $ 
-- (\dp_component|data_memory_component|mem_rtl_0_bypass\(6))))) # (\dp_component|data_memory_component|mem_rtl_0_bypass\(7) & (\dp_component|data_memory_component|mem_rtl_0_bypass\(8) & (!\dp_component|data_memory_component|mem_rtl_0_bypass\(5) $ 
-- (\dp_component|data_memory_component|mem_rtl_0_bypass\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000001001000000000000000000000000000000001001000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(7),
	datab => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(8),
	datac => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(5),
	datad => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(6),
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(9),
	dataf => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(10),
	combout => \dp_component|data_memory_component|mem~78_combout\);

-- Location: FF_X10_Y16_N59
\dp_component|data_memory_component|mem_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(22));

-- Location: LABCELL_X10_Y16_N57
\dp_component|data_memory_component|mem~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~128_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(22) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a1\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(22) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a1\ & ( (!\dp_component|data_memory_component|mem~76_combout\) # ((!\dp_component|data_memory_component|mem~77_combout\) 
-- # ((!\dp_component|data_memory_component|mem~78_combout\) # (!\dp_component|data_memory_component|mem~75_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(22) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a1\ & ( (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & (\dp_component|data_memory_component|mem~78_combout\ & 
-- \dp_component|data_memory_component|mem~75_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(22),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a1\,
	combout => \dp_component|data_memory_component|mem~128_combout\);

-- Location: MLABCELL_X13_Y16_N15
\dp_component|data_memory_component|data_o[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(1) = ( \dp_component|data_memory_component|data_o\(1) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~128_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(1) & ( (\dp_component|data_memory_component|LessThan0~14_combout\ & \dp_component|data_memory_component|mem~128_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~128_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(1),
	combout => \dp_component|data_memory_component|data_o\(1));

-- Location: FF_X13_Y16_N17
\dp_component|MEMWB_component|internal[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(70));

-- Location: FF_X13_Y16_N5
\dp_component|MEMWB_component|internal[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(70),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(6));

-- Location: MLABCELL_X13_Y16_N3
\dp_component|mux_memory_reg|o[1]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[1]~49_combout\ = ( \dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(70) ) ) # ( !\dp_component|MEMWB_component|internal\(134) & ( \dp_component|MEMWB_component|internal\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|MEMWB_component|ALT_INV_internal\(70),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(6),
	dataf => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	combout => \dp_component|mux_memory_reg|o[1]~49_combout\);

-- Location: LABCELL_X19_Y17_N0
\dp_component|alu_component|Mux63~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux63~0_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0~portbdataout\ & ( (!\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & (((\dp_component|IDEX_component|internal\(272) & 
-- !\dp_component|IDEX_component|internal\(16))) # (\dp_component|IDEX_component|internal\(275)))) ) ) # ( !\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a0~portbdataout\ & ( (!\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & 
-- ((!\dp_component|IDEX_component|internal\(272)) # ((!\dp_component|IDEX_component|internal\(16)) # (\dp_component|IDEX_component|internal\(275))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010001010101010101000101000101010000010100010101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(275),
	datad => \dp_component|IDEX_component|ALT_INV_internal\(16),
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	combout => \dp_component|alu_component|Mux63~0_combout\);

-- Location: LABCELL_X19_Y17_N9
\dp_component|alu_component|Mux63~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux63~1_combout\ = (\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ & \dp_component|IDEX_component|internal\(274))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	datad => \dp_component|IDEX_component|ALT_INV_internal\(274),
	combout => \dp_component|alu_component|Mux63~1_combout\);

-- Location: LABCELL_X19_Y17_N12
\dp_component|alu_component|Mux63~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux63~2_combout\ = ( \dp_component|alu_component|Mux63~1_combout\ & ( (!\dp_component|alu_component|Mux63~0_combout\) # ((!\dp_component|alu_component|Mux61~0_combout\ & \dp_component|alu_component|Add0~193_sumout\)) ) ) # ( 
-- !\dp_component|alu_component|Mux63~1_combout\ & ( (!\dp_component|alu_component|Mux61~0_combout\ & \dp_component|alu_component|Add0~193_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110011111111000011001111111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~193_sumout\,
	datad => \dp_component|alu_component|ALT_INV_Mux63~0_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux63~1_combout\,
	combout => \dp_component|alu_component|Mux63~2_combout\);

-- Location: FF_X19_Y17_N13
\dp_component|EXMEM_component|internal[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux63~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(69));

-- Location: FF_X21_Y17_N23
\dp_component|data_memory_component|mem_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(69),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(1));

-- Location: FF_X21_Y17_N59
\dp_component|data_memory_component|mem_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux61~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(2));

-- Location: FF_X21_Y17_N20
\dp_component|data_memory_component|mem_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux60~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(4));

-- Location: FF_X21_Y17_N47
\dp_component|data_memory_component|mem_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(201),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(0));

-- Location: FF_X21_Y17_N44
\dp_component|data_memory_component|mem_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(70),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(3));

-- Location: LABCELL_X21_Y17_N42
\dp_component|data_memory_component|mem~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~77_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(3) & ( (\dp_component|data_memory_component|mem_rtl_0_bypass\(4) & (\dp_component|data_memory_component|mem_rtl_0_bypass\(0) & 
-- (!\dp_component|data_memory_component|mem_rtl_0_bypass\(1) $ (\dp_component|data_memory_component|mem_rtl_0_bypass\(2))))) ) ) # ( !\dp_component|data_memory_component|mem_rtl_0_bypass\(3) & ( (!\dp_component|data_memory_component|mem_rtl_0_bypass\(4) & 
-- (\dp_component|data_memory_component|mem_rtl_0_bypass\(0) & (!\dp_component|data_memory_component|mem_rtl_0_bypass\(1) $ (\dp_component|data_memory_component|mem_rtl_0_bypass\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010010000000000000000100100000000100100000000000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(1),
	datab => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(2),
	datac => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(4),
	datad => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(0),
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(3),
	combout => \dp_component|data_memory_component|mem~77_combout\);

-- Location: FF_X14_Y16_N56
\dp_component|data_memory_component|mem_rtl_0_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(26));

-- Location: LABCELL_X14_Y16_N54
\dp_component|data_memory_component|mem~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~91_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(26) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a5\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(26) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a5\ & ( (!\dp_component|data_memory_component|mem~76_combout\) # ((!\dp_component|data_memory_component|mem~77_combout\) 
-- # ((!\dp_component|data_memory_component|mem~78_combout\) # (!\dp_component|data_memory_component|mem~75_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(26) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a5\ & ( (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & (\dp_component|data_memory_component|mem~78_combout\ & 
-- \dp_component|data_memory_component|mem~75_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(26),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a5\,
	combout => \dp_component|data_memory_component|mem~91_combout\);

-- Location: LABCELL_X14_Y16_N48
\dp_component|data_memory_component|data_o[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(5) = ( \dp_component|data_memory_component|data_o\(5) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~91_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(5) & ( (\dp_component|data_memory_component|LessThan0~14_combout\ & \dp_component|data_memory_component|mem~91_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~91_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(5),
	combout => \dp_component|data_memory_component|data_o\(5));

-- Location: FF_X14_Y16_N49
\dp_component|MEMWB_component|internal[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(74));

-- Location: FF_X18_Y16_N11
\dp_component|MEMWB_component|internal[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(74),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(10));

-- Location: MLABCELL_X18_Y16_N9
\dp_component|mux_memory_reg|o[5]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[5]~12_combout\ = (!\dp_component|MEMWB_component|internal\(134) & ((\dp_component|MEMWB_component|internal\(10)))) # (\dp_component|MEMWB_component|internal\(134) & (\dp_component|MEMWB_component|internal\(74)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(74),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(10),
	combout => \dp_component|mux_memory_reg|o[5]~12_combout\);

-- Location: MLABCELL_X18_Y17_N39
\dp_component|alu_component|Mux58~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux58~1_combout\ = ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a5\ & ( \dp_component|IDEX_component|internal\(274) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(274),
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a5\,
	combout => \dp_component|alu_component|Mux58~1_combout\);

-- Location: LABCELL_X19_Y17_N3
\dp_component|alu_component|Mux58~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux58~0_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a5\ & ( (!\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & (((\dp_component|IDEX_component|internal\(272) & 
-- !\dp_component|IDEX_component|internal\(21))) # (\dp_component|IDEX_component|internal\(275)))) ) ) # ( !\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a5\ & ( (!\dp_component|IDEX_component|internal[10]~DUPLICATE_q\ & 
-- ((!\dp_component|IDEX_component|internal\(272)) # ((!\dp_component|IDEX_component|internal\(21)) # (\dp_component|IDEX_component|internal\(275))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010101010101010001010101000100000101010100010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(21),
	datad => \dp_component|IDEX_component|ALT_INV_internal\(275),
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a5\,
	combout => \dp_component|alu_component|Mux58~0_combout\);

-- Location: MLABCELL_X18_Y17_N6
\dp_component|alu_component|Mux58~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux58~2_combout\ = ( \dp_component|alu_component|Add0~49_sumout\ & ( (!\dp_component|alu_component|Mux61~0_combout\) # ((\dp_component|alu_component|Mux58~1_combout\ & !\dp_component|alu_component|Mux58~0_combout\)) ) ) # ( 
-- !\dp_component|alu_component|Add0~49_sumout\ & ( (\dp_component|alu_component|Mux58~1_combout\ & !\dp_component|alu_component|Mux58~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000101110101011101000110000001100001011101010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datab => \dp_component|alu_component|ALT_INV_Mux58~1_combout\,
	datac => \dp_component|alu_component|ALT_INV_Mux58~0_combout\,
	datae => \dp_component|alu_component|ALT_INV_Add0~49_sumout\,
	combout => \dp_component|alu_component|Mux58~2_combout\);

-- Location: LABCELL_X17_Y17_N0
\dp_component|EXMEM_component|internal[74]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|EXMEM_component|internal[74]~feeder_combout\ = ( \dp_component|alu_component|Mux58~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|alu_component|ALT_INV_Mux58~2_combout\,
	combout => \dp_component|EXMEM_component|internal[74]~feeder_combout\);

-- Location: FF_X17_Y17_N2
\dp_component|EXMEM_component|internal[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|EXMEM_component|internal[74]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(74));

-- Location: LABCELL_X20_Y15_N33
\dp_component|data_memory_component|mem_rtl_0_bypass[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem_rtl_0_bypass[11]~feeder_combout\ = ( \dp_component|EXMEM_component|internal\(74) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|EXMEM_component|ALT_INV_internal\(74),
	combout => \dp_component|data_memory_component|mem_rtl_0_bypass[11]~feeder_combout\);

-- Location: FF_X20_Y15_N35
\dp_component|data_memory_component|mem_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|mem_rtl_0_bypass[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(11));

-- Location: LABCELL_X20_Y15_N45
\dp_component|data_memory_component|mem_rtl_0_bypass[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem_rtl_0_bypass[16]~feeder_combout\ = ( \dp_component|alu_component|Mux54~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dp_component|alu_component|ALT_INV_Mux54~2_combout\,
	combout => \dp_component|data_memory_component|mem_rtl_0_bypass[16]~feeder_combout\);

-- Location: FF_X20_Y15_N47
\dp_component|data_memory_component|mem_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|mem_rtl_0_bypass[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(16));

-- Location: FF_X20_Y15_N31
\dp_component|data_memory_component|mem_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(75),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(13));

-- Location: FF_X20_Y15_N44
\dp_component|data_memory_component|mem_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|alu_component|Mux55~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(14));

-- Location: FF_X20_Y15_N38
\dp_component|data_memory_component|mem_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(76),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(15));

-- Location: FF_X20_Y15_N41
\dp_component|data_memory_component|mem_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|alu_component|Mux56~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(12));

-- Location: LABCELL_X20_Y15_N36
\dp_component|data_memory_component|mem~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~76_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(15) & ( \dp_component|data_memory_component|mem_rtl_0_bypass\(12) & ( (\dp_component|data_memory_component|mem_rtl_0_bypass\(11) & 
-- (\dp_component|data_memory_component|mem_rtl_0_bypass\(16) & (!\dp_component|data_memory_component|mem_rtl_0_bypass\(13) $ (\dp_component|data_memory_component|mem_rtl_0_bypass\(14))))) ) ) ) # ( !\dp_component|data_memory_component|mem_rtl_0_bypass\(15) 
-- & ( \dp_component|data_memory_component|mem_rtl_0_bypass\(12) & ( (\dp_component|data_memory_component|mem_rtl_0_bypass\(11) & (!\dp_component|data_memory_component|mem_rtl_0_bypass\(16) & (!\dp_component|data_memory_component|mem_rtl_0_bypass\(13) $ 
-- (\dp_component|data_memory_component|mem_rtl_0_bypass\(14))))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(15) & ( !\dp_component|data_memory_component|mem_rtl_0_bypass\(12) & ( 
-- (!\dp_component|data_memory_component|mem_rtl_0_bypass\(11) & (\dp_component|data_memory_component|mem_rtl_0_bypass\(16) & (!\dp_component|data_memory_component|mem_rtl_0_bypass\(13) $ (\dp_component|data_memory_component|mem_rtl_0_bypass\(14))))) ) ) ) # 
-- ( !\dp_component|data_memory_component|mem_rtl_0_bypass\(15) & ( !\dp_component|data_memory_component|mem_rtl_0_bypass\(12) & ( (!\dp_component|data_memory_component|mem_rtl_0_bypass\(11) & (!\dp_component|data_memory_component|mem_rtl_0_bypass\(16) & 
-- (!\dp_component|data_memory_component|mem_rtl_0_bypass\(13) $ (\dp_component|data_memory_component|mem_rtl_0_bypass\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000001000001000000000001001000000000001000001000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(11),
	datab => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(16),
	datac => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(13),
	datad => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(14),
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(15),
	dataf => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(12),
	combout => \dp_component|data_memory_component|mem~76_combout\);

-- Location: FF_X14_Y16_N5
\dp_component|data_memory_component|mem_rtl_0_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(25));

-- Location: LABCELL_X14_Y16_N3
\dp_component|data_memory_component|mem~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~90_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(25) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a4~portbdataout\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(25) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a4~portbdataout\ & ( (!\dp_component|data_memory_component|mem~76_combout\) # 
-- ((!\dp_component|data_memory_component|mem~77_combout\) # ((!\dp_component|data_memory_component|mem~75_combout\) # (!\dp_component|data_memory_component|mem~78_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(25) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a4~portbdataout\ & ( (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~77_combout\ & (\dp_component|data_memory_component|mem~75_combout\ 
-- & \dp_component|data_memory_component|mem~78_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(25),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a4~portbdataout\,
	combout => \dp_component|data_memory_component|mem~90_combout\);

-- Location: LABCELL_X14_Y16_N33
\dp_component|data_memory_component|data_o[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(4) = ( \dp_component|data_memory_component|data_o\(4) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~90_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(4) & ( (\dp_component|data_memory_component|LessThan0~14_combout\ & \dp_component|data_memory_component|mem~90_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~90_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(4),
	combout => \dp_component|data_memory_component|data_o\(4));

-- Location: FF_X14_Y16_N34
\dp_component|MEMWB_component|internal[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(73));

-- Location: FF_X18_Y16_N35
\dp_component|MEMWB_component|internal[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(73),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(9));

-- Location: MLABCELL_X18_Y16_N33
\dp_component|mux_memory_reg|o[4]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[4]~11_combout\ = ( \dp_component|MEMWB_component|internal\(9) & ( (!\dp_component|MEMWB_component|internal\(134)) # (\dp_component|MEMWB_component|internal\(73)) ) ) # ( !\dp_component|MEMWB_component|internal\(9) & ( 
-- (\dp_component|MEMWB_component|internal\(73) & \dp_component|MEMWB_component|internal\(134)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|MEMWB_component|ALT_INV_internal\(73),
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datae => \dp_component|MEMWB_component|ALT_INV_internal\(9),
	combout => \dp_component|mux_memory_reg|o[4]~11_combout\);

-- Location: LABCELL_X17_Y14_N33
\dp_component|alu_component|Mux38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux38~0_combout\ = ( !\dp_component|IDEX_component|internal\(275) & ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a25\ & ( (!\dp_component|IDEX_component|internal\(272)) # 
-- (\dp_component|IDEX_component|internal\(41)) ) ) ) # ( !\dp_component|IDEX_component|internal\(275) & ( !\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a25\ & ( (\dp_component|IDEX_component|internal\(272) & 
-- \dp_component|IDEX_component|internal\(41)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000000000000010101111101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(41),
	datae => \dp_component|IDEX_component|ALT_INV_internal\(275),
	dataf => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a25\,
	combout => \dp_component|alu_component|Mux38~0_combout\);

-- Location: LABCELL_X21_Y15_N33
\dp_component|alu_component|Mux38~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux38~1_combout\ = ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a25\ & ( (\dp_component|IDEX_component|internal\(274) & ((\dp_component|IDEX_component|internal[10]~DUPLICATE_q\) # 
-- (\dp_component|alu_component|Mux38~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux38~0_combout\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datad => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a25\,
	combout => \dp_component|alu_component|Mux38~1_combout\);

-- Location: LABCELL_X21_Y15_N54
\dp_component|alu_component|Mux38~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux38~2_combout\ = ((!\dp_component|alu_component|Mux61~0_combout\ & \dp_component|alu_component|Add0~33_sumout\)) # (\dp_component|alu_component|Mux38~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111100101111001011110010111100101111001011110010111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datab => \dp_component|alu_component|ALT_INV_Add0~33_sumout\,
	datac => \dp_component|alu_component|ALT_INV_Mux38~1_combout\,
	combout => \dp_component|alu_component|Mux38~2_combout\);

-- Location: FF_X21_Y15_N56
\dp_component|EXMEM_component|internal[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Mux38~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(94));

-- Location: LABCELL_X21_Y15_N3
\dp_component|data_memory_component|LessThan0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|LessThan0~10_combout\ = ( !\dp_component|EXMEM_component|internal\(93) & ( (!\dp_component|EXMEM_component|internal\(94) & (!\dp_component|EXMEM_component|internal\(96) & (!\dp_component|EXMEM_component|internal\(95) & 
-- !\dp_component|EXMEM_component|internal\(92)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|EXMEM_component|ALT_INV_internal\(94),
	datab => \dp_component|EXMEM_component|ALT_INV_internal\(96),
	datac => \dp_component|EXMEM_component|ALT_INV_internal\(95),
	datad => \dp_component|EXMEM_component|ALT_INV_internal\(92),
	dataf => \dp_component|EXMEM_component|ALT_INV_internal\(93),
	combout => \dp_component|data_memory_component|LessThan0~10_combout\);

-- Location: LABCELL_X16_Y17_N15
\dp_component|data_memory_component|LessThan0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|LessThan0~12_combout\ = ( !\dp_component|EXMEM_component|internal\(84) & ( (!\dp_component|EXMEM_component|internal\(82) & !\dp_component|EXMEM_component|internal\(83)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|EXMEM_component|ALT_INV_internal\(82),
	datac => \dp_component|EXMEM_component|ALT_INV_internal\(83),
	dataf => \dp_component|EXMEM_component|ALT_INV_internal\(84),
	combout => \dp_component|data_memory_component|LessThan0~12_combout\);

-- Location: LABCELL_X16_Y15_N36
\dp_component|data_memory_component|LessThan0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|LessThan0~11_combout\ = ( !\dp_component|EXMEM_component|internal\(87) & ( (!\dp_component|EXMEM_component|internal\(88) & (!\dp_component|EXMEM_component|internal\(86) & (!\dp_component|EXMEM_component|internal\(90) & 
-- !\dp_component|EXMEM_component|internal\(89)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|EXMEM_component|ALT_INV_internal\(88),
	datab => \dp_component|EXMEM_component|ALT_INV_internal\(86),
	datac => \dp_component|EXMEM_component|ALT_INV_internal\(90),
	datad => \dp_component|EXMEM_component|ALT_INV_internal\(89),
	dataf => \dp_component|EXMEM_component|ALT_INV_internal\(87),
	combout => \dp_component|data_memory_component|LessThan0~11_combout\);

-- Location: LABCELL_X16_Y15_N57
\dp_component|data_memory_component|LessThan0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|LessThan0~13_combout\ = ( !\dp_component|EXMEM_component|internal\(85) & ( (\dp_component|data_memory_component|LessThan0~10_combout\ & (!\dp_component|EXMEM_component|internal\(91) & 
-- (\dp_component|data_memory_component|LessThan0~12_combout\ & \dp_component|data_memory_component|LessThan0~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_LessThan0~10_combout\,
	datab => \dp_component|EXMEM_component|ALT_INV_internal\(91),
	datac => \dp_component|data_memory_component|ALT_INV_LessThan0~12_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_LessThan0~11_combout\,
	dataf => \dp_component|EXMEM_component|ALT_INV_internal\(85),
	combout => \dp_component|data_memory_component|LessThan0~13_combout\);

-- Location: LABCELL_X20_Y14_N24
\dp_component|data_memory_component|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|LessThan0~4_combout\ = ( !\dp_component|EXMEM_component|internal\(104) & ( !\dp_component|EXMEM_component|internal\(108) & ( (!\dp_component|EXMEM_component|internal\(107) & 
-- (!\dp_component|EXMEM_component|internal\(103) & (!\dp_component|EXMEM_component|internal\(106) & !\dp_component|EXMEM_component|internal\(105)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|EXMEM_component|ALT_INV_internal\(107),
	datab => \dp_component|EXMEM_component|ALT_INV_internal\(103),
	datac => \dp_component|EXMEM_component|ALT_INV_internal\(106),
	datad => \dp_component|EXMEM_component|ALT_INV_internal\(105),
	datae => \dp_component|EXMEM_component|ALT_INV_internal\(104),
	dataf => \dp_component|EXMEM_component|ALT_INV_internal\(108),
	combout => \dp_component|data_memory_component|LessThan0~4_combout\);

-- Location: MLABCELL_X18_Y13_N9
\dp_component|data_memory_component|LessThan0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|LessThan0~8_combout\ = ( !\dp_component|EXMEM_component|internal\(118) & ( (!\dp_component|EXMEM_component|internal\(119) & (!\dp_component|EXMEM_component|internal\(116) & (!\dp_component|EXMEM_component|internal\(117) 
-- & !\dp_component|EXMEM_component|internal\(120)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|EXMEM_component|ALT_INV_internal\(119),
	datab => \dp_component|EXMEM_component|ALT_INV_internal\(116),
	datac => \dp_component|EXMEM_component|ALT_INV_internal\(117),
	datad => \dp_component|EXMEM_component|ALT_INV_internal\(120),
	dataf => \dp_component|EXMEM_component|ALT_INV_internal\(118),
	combout => \dp_component|data_memory_component|LessThan0~8_combout\);

-- Location: MLABCELL_X18_Y13_N18
\dp_component|data_memory_component|LessThan0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|LessThan0~7_combout\ = ( !\dp_component|EXMEM_component|internal\(124) & ( !\dp_component|EXMEM_component|internal\(126) & ( (!\dp_component|EXMEM_component|internal\(123) & 
-- (!\dp_component|EXMEM_component|internal\(122) & !\dp_component|EXMEM_component|internal\(125))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|EXMEM_component|ALT_INV_internal\(123),
	datac => \dp_component|EXMEM_component|ALT_INV_internal\(122),
	datad => \dp_component|EXMEM_component|ALT_INV_internal\(125),
	datae => \dp_component|EXMEM_component|ALT_INV_internal\(124),
	dataf => \dp_component|EXMEM_component|ALT_INV_internal\(126),
	combout => \dp_component|data_memory_component|LessThan0~7_combout\);

-- Location: LABCELL_X20_Y13_N57
\dp_component|data_memory_component|LessThan0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|LessThan0~6_combout\ = ( !\dp_component|EXMEM_component|internal\(131) & ( (!\dp_component|EXMEM_component|internal\(128) & (!\dp_component|EXMEM_component|internal\(132) & (!\dp_component|EXMEM_component|internal\(130) 
-- & !\dp_component|EXMEM_component|internal\(129)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|EXMEM_component|ALT_INV_internal\(128),
	datab => \dp_component|EXMEM_component|ALT_INV_internal\(132),
	datac => \dp_component|EXMEM_component|ALT_INV_internal\(130),
	datad => \dp_component|EXMEM_component|ALT_INV_internal\(129),
	dataf => \dp_component|EXMEM_component|ALT_INV_internal\(131),
	combout => \dp_component|data_memory_component|LessThan0~6_combout\);

-- Location: MLABCELL_X18_Y13_N24
\dp_component|data_memory_component|LessThan0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|LessThan0~9_combout\ = ( !\dp_component|EXMEM_component|internal\(115) & ( !\dp_component|EXMEM_component|internal\(127) & ( (!\dp_component|EXMEM_component|internal\(121) & 
-- (\dp_component|data_memory_component|LessThan0~8_combout\ & (\dp_component|data_memory_component|LessThan0~7_combout\ & \dp_component|data_memory_component|LessThan0~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|EXMEM_component|ALT_INV_internal\(121),
	datab => \dp_component|data_memory_component|ALT_INV_LessThan0~8_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_LessThan0~7_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_LessThan0~6_combout\,
	datae => \dp_component|EXMEM_component|ALT_INV_internal\(115),
	dataf => \dp_component|EXMEM_component|ALT_INV_internal\(127),
	combout => \dp_component|data_memory_component|LessThan0~9_combout\);

-- Location: LABCELL_X16_Y16_N54
\dp_component|data_memory_component|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|LessThan0~3_combout\ = ( !\dp_component|EXMEM_component|internal\(113) & ( !\dp_component|EXMEM_component|internal\(112) & ( (!\dp_component|EXMEM_component|internal\(114) & 
-- (!\dp_component|EXMEM_component|internal\(110) & (!\dp_component|EXMEM_component|internal\(111) & !\dp_component|EXMEM_component|internal\(109)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|EXMEM_component|ALT_INV_internal\(114),
	datab => \dp_component|EXMEM_component|ALT_INV_internal\(110),
	datac => \dp_component|EXMEM_component|ALT_INV_internal\(111),
	datad => \dp_component|EXMEM_component|ALT_INV_internal\(109),
	datae => \dp_component|EXMEM_component|ALT_INV_internal\(113),
	dataf => \dp_component|EXMEM_component|ALT_INV_internal\(112),
	combout => \dp_component|data_memory_component|LessThan0~3_combout\);

-- Location: LABCELL_X17_Y17_N45
\dp_component|data_memory_component|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|LessThan0~1_combout\ = ( !\dp_component|EXMEM_component|internal\(71) & ( !\dp_component|EXMEM_component|internal\(72) & ( (!\dp_component|EXMEM_component|internal\(73) & !\dp_component|EXMEM_component|internal\(74)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|EXMEM_component|ALT_INV_internal\(73),
	datad => \dp_component|EXMEM_component|ALT_INV_internal\(74),
	datae => \dp_component|EXMEM_component|ALT_INV_internal\(71),
	dataf => \dp_component|EXMEM_component|ALT_INV_internal\(72),
	combout => \dp_component|data_memory_component|LessThan0~1_combout\);

-- Location: LABCELL_X20_Y16_N45
\dp_component|data_memory_component|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|LessThan0~0_combout\ = ( !\dp_component|EXMEM_component|internal\(77) & ( (!\dp_component|EXMEM_component|internal\(79) & (!\dp_component|EXMEM_component|internal\(78) & !\dp_component|EXMEM_component|internal\(80))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|EXMEM_component|ALT_INV_internal\(79),
	datac => \dp_component|EXMEM_component|ALT_INV_internal\(78),
	datad => \dp_component|EXMEM_component|ALT_INV_internal\(80),
	dataf => \dp_component|EXMEM_component|ALT_INV_internal\(77),
	combout => \dp_component|data_memory_component|LessThan0~0_combout\);

-- Location: LABCELL_X16_Y17_N36
\dp_component|data_memory_component|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|LessThan0~2_combout\ = ( \dp_component|data_memory_component|LessThan0~0_combout\ & ( (\dp_component|EXMEM_component|internal\(81) & ((!\dp_component|data_memory_component|LessThan0~1_combout\) # 
-- ((\dp_component|EXMEM_component|internal\(76)) # (\dp_component|EXMEM_component|internal\(75))))) ) ) # ( !\dp_component|data_memory_component|LessThan0~0_combout\ & ( \dp_component|EXMEM_component|internal\(81) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100100011001100110010001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_LessThan0~1_combout\,
	datab => \dp_component|EXMEM_component|ALT_INV_internal\(81),
	datac => \dp_component|EXMEM_component|ALT_INV_internal\(75),
	datad => \dp_component|EXMEM_component|ALT_INV_internal\(76),
	dataf => \dp_component|data_memory_component|ALT_INV_LessThan0~0_combout\,
	combout => \dp_component|data_memory_component|LessThan0~2_combout\);

-- Location: LABCELL_X14_Y15_N0
\dp_component|data_memory_component|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|LessThan0~5_combout\ = ( !\dp_component|EXMEM_component|internal\(97) & ( !\dp_component|EXMEM_component|internal\(100) & ( (!\dp_component|EXMEM_component|internal\(99) & (!\dp_component|EXMEM_component|internal\(102) 
-- & (!\dp_component|EXMEM_component|internal\(98) & !\dp_component|EXMEM_component|internal\(101)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|EXMEM_component|ALT_INV_internal\(99),
	datab => \dp_component|EXMEM_component|ALT_INV_internal\(102),
	datac => \dp_component|EXMEM_component|ALT_INV_internal\(98),
	datad => \dp_component|EXMEM_component|ALT_INV_internal\(101),
	datae => \dp_component|EXMEM_component|ALT_INV_internal\(97),
	dataf => \dp_component|EXMEM_component|ALT_INV_internal\(100),
	combout => \dp_component|data_memory_component|LessThan0~5_combout\);

-- Location: LABCELL_X14_Y16_N42
\dp_component|data_memory_component|LessThan0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|LessThan0~14_combout\ = ( !\dp_component|data_memory_component|LessThan0~2_combout\ & ( \dp_component|data_memory_component|LessThan0~5_combout\ & ( (\dp_component|data_memory_component|LessThan0~13_combout\ & 
-- (\dp_component|data_memory_component|LessThan0~4_combout\ & (\dp_component|data_memory_component|LessThan0~9_combout\ & \dp_component|data_memory_component|LessThan0~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_LessThan0~13_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_LessThan0~4_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_LessThan0~9_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_LessThan0~3_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_LessThan0~2_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_LessThan0~5_combout\,
	combout => \dp_component|data_memory_component|LessThan0~14_combout\);

-- Location: FF_X14_Y17_N23
\dp_component|data_memory_component|mem_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|data_memory_component|mem_rtl_0_bypass\(21));

-- Location: LABCELL_X14_Y17_N21
\dp_component|data_memory_component|mem~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|mem~127_combout\ = ( \dp_component|data_memory_component|mem_rtl_0_bypass\(21) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\ ) ) # ( 
-- !\dp_component|data_memory_component|mem_rtl_0_bypass\(21) & ( \dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\ & ( (!\dp_component|data_memory_component|mem~78_combout\) # 
-- ((!\dp_component|data_memory_component|mem~76_combout\) # ((!\dp_component|data_memory_component|mem~75_combout\) # (!\dp_component|data_memory_component|mem~77_combout\))) ) ) ) # ( \dp_component|data_memory_component|mem_rtl_0_bypass\(21) & ( 
-- !\dp_component|data_memory_component|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\ & ( (\dp_component|data_memory_component|mem~78_combout\ & (\dp_component|data_memory_component|mem~76_combout\ & (\dp_component|data_memory_component|mem~75_combout\ 
-- & \dp_component|data_memory_component|mem~77_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_mem~78_combout\,
	datab => \dp_component|data_memory_component|ALT_INV_mem~76_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~75_combout\,
	datad => \dp_component|data_memory_component|ALT_INV_mem~77_combout\,
	datae => \dp_component|data_memory_component|ALT_INV_mem_rtl_0_bypass\(21),
	dataf => \dp_component|data_memory_component|mem_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	combout => \dp_component|data_memory_component|mem~127_combout\);

-- Location: LABCELL_X14_Y17_N12
\dp_component|data_memory_component|data_o[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|data_memory_component|data_o\(0) = ( \dp_component|data_memory_component|data_o\(0) & ( (!\dp_component|data_memory_component|LessThan0~14_combout\) # (\dp_component|data_memory_component|mem~127_combout\) ) ) # ( 
-- !\dp_component|data_memory_component|data_o\(0) & ( (\dp_component|data_memory_component|LessThan0~14_combout\ & \dp_component|data_memory_component|mem~127_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|data_memory_component|ALT_INV_LessThan0~14_combout\,
	datac => \dp_component|data_memory_component|ALT_INV_mem~127_combout\,
	dataf => \dp_component|data_memory_component|ALT_INV_data_o\(0),
	combout => \dp_component|data_memory_component|data_o\(0));

-- Location: FF_X14_Y17_N13
\dp_component|MEMWB_component|internal[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|data_memory_component|data_o\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(69));

-- Location: FF_X14_Y17_N41
\dp_component|MEMWB_component|internal[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	asdata => \dp_component|EXMEM_component|internal\(69),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|MEMWB_component|internal\(5));

-- Location: LABCELL_X14_Y17_N39
\dp_component|mux_memory_reg|o[0]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|mux_memory_reg|o[0]~48_combout\ = (!\dp_component|MEMWB_component|internal\(134) & ((\dp_component|MEMWB_component|internal\(5)))) # (\dp_component|MEMWB_component|internal\(134) & (\dp_component|MEMWB_component|internal\(69)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|MEMWB_component|ALT_INV_internal\(134),
	datac => \dp_component|MEMWB_component|ALT_INV_internal\(69),
	datad => \dp_component|MEMWB_component|ALT_INV_internal\(5),
	combout => \dp_component|mux_memory_reg|o[0]~48_combout\);

-- Location: LABCELL_X19_Y12_N27
\dp_component|alu_component|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux11~0_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a52\ & ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a52\ & ( ((\dp_component|alu_component|Mux55~1_combout\ & 
-- ((!\dp_component|IDEX_component|internal\(272)) # (\dp_component|IDEX_component|internal\(49))))) # (\dp_component|alu_component|Mux55~0_combout\) ) ) ) # ( !\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a52\ & ( 
-- \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a52\ & ( ((\dp_component|IDEX_component|internal\(49) & (\dp_component|IDEX_component|internal\(272) & \dp_component|alu_component|Mux55~1_combout\))) # 
-- (\dp_component|alu_component|Mux55~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101110101010111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux55~0_combout\,
	datab => \dp_component|IDEX_component|ALT_INV_internal\(49),
	datac => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datad => \dp_component|alu_component|ALT_INV_Mux55~1_combout\,
	datae => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a52\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a52\,
	combout => \dp_component|alu_component|Mux11~0_combout\);

-- Location: LABCELL_X21_Y17_N3
\dp_component|alu_component|Mux60~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux60~1_combout\ = ( \dp_component|IDEX_component|internal\(274) & ( (\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a3\ & !\dp_component|alu_component|Mux60~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a3\,
	datad => \dp_component|alu_component|ALT_INV_Mux60~0_combout\,
	dataf => \dp_component|IDEX_component|ALT_INV_internal\(274),
	combout => \dp_component|alu_component|Mux60~1_combout\);

-- Location: LABCELL_X21_Y17_N24
\dp_component|alu_component|Mux61~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux61~2_combout\ = ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a2\ & ( (\dp_component|IDEX_component|internal\(274) & !\dp_component|alu_component|Mux61~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datad => \dp_component|alu_component|ALT_INV_Mux61~1_combout\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a2\,
	combout => \dp_component|alu_component|Mux61~2_combout\);

-- Location: LABCELL_X21_Y17_N0
\dp_component|alu_component|Equal0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Equal0~24_combout\ = ( \dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Mux60~1_combout\ & !\dp_component|alu_component|Mux61~2_combout\) ) ) # ( !\dp_component|alu_component|Mux61~0_combout\ & ( 
-- (!\dp_component|alu_component|Mux60~1_combout\ & (!\dp_component|alu_component|Add0~253_sumout\ & (!\dp_component|alu_component|Mux61~2_combout\ & !\dp_component|alu_component|Add0~249_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux60~1_combout\,
	datab => \dp_component|alu_component|ALT_INV_Add0~253_sumout\,
	datac => \dp_component|alu_component|ALT_INV_Mux61~2_combout\,
	datad => \dp_component|alu_component|ALT_INV_Add0~249_sumout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Equal0~24_combout\);

-- Location: LABCELL_X16_Y17_N30
\dp_component|alu_component|Equal0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Equal0~25_combout\ = ( \dp_component|alu_component|Mux61~0_combout\ & ( \dp_component|alu_component|Add0~241_sumout\ & ( (\dp_component|alu_component|Equal0~24_combout\ & (!\dp_component|alu_component|Mux50~1_combout\ & 
-- !\dp_component|alu_component|Mux51~1_combout\)) ) ) ) # ( \dp_component|alu_component|Mux61~0_combout\ & ( !\dp_component|alu_component|Add0~241_sumout\ & ( (\dp_component|alu_component|Equal0~24_combout\ & (!\dp_component|alu_component|Mux50~1_combout\ & 
-- !\dp_component|alu_component|Mux51~1_combout\)) ) ) ) # ( !\dp_component|alu_component|Mux61~0_combout\ & ( !\dp_component|alu_component|Add0~241_sumout\ & ( (\dp_component|alu_component|Equal0~24_combout\ & (!\dp_component|alu_component|Mux50~1_combout\ 
-- & (!\dp_component|alu_component|Add0~245_sumout\ & !\dp_component|alu_component|Mux51~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010001000000000000000000000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Equal0~24_combout\,
	datab => \dp_component|alu_component|ALT_INV_Mux50~1_combout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~245_sumout\,
	datad => \dp_component|alu_component|ALT_INV_Mux51~1_combout\,
	datae => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Add0~241_sumout\,
	combout => \dp_component|alu_component|Equal0~25_combout\);

-- Location: LABCELL_X19_Y15_N18
\dp_component|alu_component|Equal0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Equal0~26_combout\ = ( !\dp_component|alu_component|Mux41~1_combout\ & ( \dp_component|alu_component|Add0~233_sumout\ & ( (\dp_component|alu_component|Mux61~0_combout\ & (\dp_component|alu_component|Equal0~25_combout\ & 
-- !\dp_component|alu_component|Mux40~0_combout\)) ) ) ) # ( !\dp_component|alu_component|Mux41~1_combout\ & ( !\dp_component|alu_component|Add0~233_sumout\ & ( (\dp_component|alu_component|Equal0~25_combout\ & (!\dp_component|alu_component|Mux40~0_combout\ 
-- & ((!\dp_component|alu_component|Add0~237_sumout\) # (\dp_component|alu_component|Mux61~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100000000000000000000000000000101000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datab => \dp_component|alu_component|ALT_INV_Add0~237_sumout\,
	datac => \dp_component|alu_component|ALT_INV_Equal0~25_combout\,
	datad => \dp_component|alu_component|ALT_INV_Mux40~0_combout\,
	datae => \dp_component|alu_component|ALT_INV_Mux41~1_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Add0~233_sumout\,
	combout => \dp_component|alu_component|Equal0~26_combout\);

-- Location: LABCELL_X16_Y14_N24
\dp_component|alu_component|Equal0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Equal0~27_combout\ = ( \dp_component|alu_component|Add0~229_sumout\ & ( !\dp_component|alu_component|Mux31~1_combout\ & ( (\dp_component|alu_component|Mux61~0_combout\ & (!\dp_component|alu_component|Mux30~0_combout\ & 
-- \dp_component|alu_component|Equal0~26_combout\)) ) ) ) # ( !\dp_component|alu_component|Add0~229_sumout\ & ( !\dp_component|alu_component|Mux31~1_combout\ & ( (!\dp_component|alu_component|Mux30~0_combout\ & (\dp_component|alu_component|Equal0~26_combout\ 
-- & ((!\dp_component|alu_component|Add0~225_sumout\) # (\dp_component|alu_component|Mux61~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011010000000000000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datab => \dp_component|alu_component|ALT_INV_Add0~225_sumout\,
	datac => \dp_component|alu_component|ALT_INV_Mux30~0_combout\,
	datad => \dp_component|alu_component|ALT_INV_Equal0~26_combout\,
	datae => \dp_component|alu_component|ALT_INV_Add0~229_sumout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux31~1_combout\,
	combout => \dp_component|alu_component|Equal0~27_combout\);

-- Location: LABCELL_X16_Y14_N0
\dp_component|alu_component|Equal0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Equal0~28_combout\ = ( \dp_component|alu_component|Mux61~0_combout\ & ( \dp_component|alu_component|Add0~217_sumout\ & ( (\dp_component|alu_component|Equal0~27_combout\ & (!\dp_component|alu_component|Mux20~1_combout\ & 
-- !\dp_component|alu_component|Mux21~1_combout\)) ) ) ) # ( \dp_component|alu_component|Mux61~0_combout\ & ( !\dp_component|alu_component|Add0~217_sumout\ & ( (\dp_component|alu_component|Equal0~27_combout\ & (!\dp_component|alu_component|Mux20~1_combout\ & 
-- !\dp_component|alu_component|Mux21~1_combout\)) ) ) ) # ( !\dp_component|alu_component|Mux61~0_combout\ & ( !\dp_component|alu_component|Add0~217_sumout\ & ( (\dp_component|alu_component|Equal0~27_combout\ & (!\dp_component|alu_component|Add0~221_sumout\ 
-- & (!\dp_component|alu_component|Mux20~1_combout\ & !\dp_component|alu_component|Mux21~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010100000000000000000000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Equal0~27_combout\,
	datab => \dp_component|alu_component|ALT_INV_Add0~221_sumout\,
	datac => \dp_component|alu_component|ALT_INV_Mux20~1_combout\,
	datad => \dp_component|alu_component|ALT_INV_Mux21~1_combout\,
	datae => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Add0~217_sumout\,
	combout => \dp_component|alu_component|Equal0~28_combout\);

-- Location: MLABCELL_X18_Y14_N0
\dp_component|alu_component|Equal0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Equal0~29_combout\ = ( !\dp_component|alu_component|Mux10~0_combout\ & ( \dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Mux11~0_combout\ & \dp_component|alu_component|Equal0~28_combout\) ) ) ) # 
-- ( !\dp_component|alu_component|Mux10~0_combout\ & ( !\dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Mux11~0_combout\ & (\dp_component|alu_component|Equal0~28_combout\ & (!\dp_component|alu_component|Add0~209_sumout\ & 
-- !\dp_component|alu_component|Add0~213_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000100010001000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux11~0_combout\,
	datab => \dp_component|alu_component|ALT_INV_Equal0~28_combout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~209_sumout\,
	datad => \dp_component|alu_component|ALT_INV_Add0~213_sumout\,
	datae => \dp_component|alu_component|ALT_INV_Mux10~0_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Equal0~29_combout\);

-- Location: LABCELL_X19_Y11_N48
\dp_component|alu_component|Equal0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Equal0~30_combout\ = ( !\dp_component|alu_component|Mux1~1_combout\ & ( \dp_component|alu_component|Add0~201_sumout\ & ( (\dp_component|alu_component|Equal0~29_combout\ & (\dp_component|alu_component|Mux61~0_combout\ & 
-- !\dp_component|alu_component|Mux0~1_combout\)) ) ) ) # ( !\dp_component|alu_component|Mux1~1_combout\ & ( !\dp_component|alu_component|Add0~201_sumout\ & ( (\dp_component|alu_component|Equal0~29_combout\ & (!\dp_component|alu_component|Mux0~1_combout\ & 
-- ((!\dp_component|alu_component|Add0~205_sumout\) # (\dp_component|alu_component|Mux61~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010100000000000000000000000000000101000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Equal0~29_combout\,
	datab => \dp_component|alu_component|ALT_INV_Add0~205_sumout\,
	datac => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datad => \dp_component|alu_component|ALT_INV_Mux0~1_combout\,
	datae => \dp_component|alu_component|ALT_INV_Mux1~1_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Add0~201_sumout\,
	combout => \dp_component|alu_component|Equal0~30_combout\);

-- Location: LABCELL_X19_Y17_N24
\dp_component|alu_component|Equal0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Equal0~17_combout\ = ( \dp_component|alu_component|Add0~197_sumout\ & ( !\dp_component|alu_component|Mux62~1_combout\ & ( (\dp_component|alu_component|Mux61~0_combout\ & ((!\dp_component|alu_component|Mux63~1_combout\) # 
-- (\dp_component|alu_component|Mux63~0_combout\))) ) ) ) # ( !\dp_component|alu_component|Add0~197_sumout\ & ( !\dp_component|alu_component|Mux62~1_combout\ & ( (!\dp_component|alu_component|Add0~193_sumout\ & 
-- ((!\dp_component|alu_component|Mux63~1_combout\) # ((\dp_component|alu_component|Mux63~0_combout\)))) # (\dp_component|alu_component|Add0~193_sumout\ & (\dp_component|alu_component|Mux61~0_combout\ & ((!\dp_component|alu_component|Mux63~1_combout\) # 
-- (\dp_component|alu_component|Mux63~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011001111000000001100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Add0~193_sumout\,
	datab => \dp_component|alu_component|ALT_INV_Mux63~1_combout\,
	datac => \dp_component|alu_component|ALT_INV_Mux63~0_combout\,
	datad => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datae => \dp_component|alu_component|ALT_INV_Add0~197_sumout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux62~1_combout\,
	combout => \dp_component|alu_component|Equal0~17_combout\);

-- Location: LABCELL_X21_Y17_N48
\dp_component|alu_component|Equal0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Equal0~18_combout\ = ( \dp_component|alu_component|Add0~189_sumout\ & ( \dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Mux52~1_combout\ & (\dp_component|alu_component|Equal0~17_combout\ & 
-- !\dp_component|alu_component|Mux53~1_combout\)) ) ) ) # ( !\dp_component|alu_component|Add0~189_sumout\ & ( \dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Mux52~1_combout\ & (\dp_component|alu_component|Equal0~17_combout\ & 
-- !\dp_component|alu_component|Mux53~1_combout\)) ) ) ) # ( !\dp_component|alu_component|Add0~189_sumout\ & ( !\dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Mux52~1_combout\ & (\dp_component|alu_component|Equal0~17_combout\ 
-- & (!\dp_component|alu_component|Add0~185_sumout\ & !\dp_component|alu_component|Mux53~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000100010000000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux52~1_combout\,
	datab => \dp_component|alu_component|ALT_INV_Equal0~17_combout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~185_sumout\,
	datad => \dp_component|alu_component|ALT_INV_Mux53~1_combout\,
	datae => \dp_component|alu_component|ALT_INV_Add0~189_sumout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Equal0~18_combout\);

-- Location: LABCELL_X16_Y15_N6
\dp_component|alu_component|Equal0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Equal0~19_combout\ = ( \dp_component|alu_component|Add0~177_sumout\ & ( \dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Mux43~0_combout\ & (!\dp_component|alu_component|Mux42~0_combout\ & 
-- \dp_component|alu_component|Equal0~18_combout\)) ) ) ) # ( !\dp_component|alu_component|Add0~177_sumout\ & ( \dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Mux43~0_combout\ & (!\dp_component|alu_component|Mux42~0_combout\ & 
-- \dp_component|alu_component|Equal0~18_combout\)) ) ) ) # ( !\dp_component|alu_component|Add0~177_sumout\ & ( !\dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Mux43~0_combout\ & (!\dp_component|alu_component|Mux42~0_combout\ 
-- & (!\dp_component|alu_component|Add0~181_sumout\ & \dp_component|alu_component|Equal0~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000100010000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux43~0_combout\,
	datab => \dp_component|alu_component|ALT_INV_Mux42~0_combout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~181_sumout\,
	datad => \dp_component|alu_component|ALT_INV_Equal0~18_combout\,
	datae => \dp_component|alu_component|ALT_INV_Add0~177_sumout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Equal0~19_combout\);

-- Location: LABCELL_X16_Y14_N6
\dp_component|alu_component|Equal0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Equal0~20_combout\ = ( \dp_component|alu_component|Mux61~0_combout\ & ( \dp_component|alu_component|Add0~173_sumout\ & ( (!\dp_component|alu_component|Mux32~1_combout\ & (\dp_component|alu_component|Equal0~19_combout\ & 
-- !\dp_component|alu_component|Mux33~1_combout\)) ) ) ) # ( \dp_component|alu_component|Mux61~0_combout\ & ( !\dp_component|alu_component|Add0~173_sumout\ & ( (!\dp_component|alu_component|Mux32~1_combout\ & (\dp_component|alu_component|Equal0~19_combout\ & 
-- !\dp_component|alu_component|Mux33~1_combout\)) ) ) ) # ( !\dp_component|alu_component|Mux61~0_combout\ & ( !\dp_component|alu_component|Add0~173_sumout\ & ( (!\dp_component|alu_component|Add0~169_sumout\ & (!\dp_component|alu_component|Mux32~1_combout\ & 
-- (\dp_component|alu_component|Equal0~19_combout\ & !\dp_component|alu_component|Mux33~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000011000000000000000000000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Add0~169_sumout\,
	datab => \dp_component|alu_component|ALT_INV_Mux32~1_combout\,
	datac => \dp_component|alu_component|ALT_INV_Equal0~19_combout\,
	datad => \dp_component|alu_component|ALT_INV_Mux33~1_combout\,
	datae => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Add0~173_sumout\,
	combout => \dp_component|alu_component|Equal0~20_combout\);

-- Location: LABCELL_X16_Y14_N42
\dp_component|alu_component|Equal0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Equal0~21_combout\ = ( \dp_component|alu_component|Mux61~0_combout\ & ( !\dp_component|alu_component|Mux22~1_combout\ & ( (\dp_component|alu_component|Equal0~20_combout\ & !\dp_component|alu_component|Mux23~1_combout\) ) ) ) # 
-- ( !\dp_component|alu_component|Mux61~0_combout\ & ( !\dp_component|alu_component|Mux22~1_combout\ & ( (!\dp_component|alu_component|Add0~165_sumout\ & (\dp_component|alu_component|Equal0~20_combout\ & (!\dp_component|alu_component|Add0~161_sumout\ & 
-- !\dp_component|alu_component|Mux23~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001100110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Add0~165_sumout\,
	datab => \dp_component|alu_component|ALT_INV_Equal0~20_combout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~161_sumout\,
	datad => \dp_component|alu_component|ALT_INV_Mux23~1_combout\,
	datae => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux22~1_combout\,
	combout => \dp_component|alu_component|Equal0~21_combout\);

-- Location: LABCELL_X19_Y12_N18
\dp_component|alu_component|Equal0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Equal0~22_combout\ = ( \dp_component|alu_component|Equal0~21_combout\ & ( \dp_component|alu_component|Add0~153_sumout\ & ( (\dp_component|alu_component|Mux61~0_combout\ & (!\dp_component|alu_component|Mux12~0_combout\ & 
-- !\dp_component|alu_component|Mux13~0_combout\)) ) ) ) # ( \dp_component|alu_component|Equal0~21_combout\ & ( !\dp_component|alu_component|Add0~153_sumout\ & ( (!\dp_component|alu_component|Mux12~0_combout\ & (!\dp_component|alu_component|Mux13~0_combout\ 
-- & ((!\dp_component|alu_component|Add0~157_sumout\) # (\dp_component|alu_component|Mux61~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110001000000000000000000000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datab => \dp_component|alu_component|ALT_INV_Mux12~0_combout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~157_sumout\,
	datad => \dp_component|alu_component|ALT_INV_Mux13~0_combout\,
	datae => \dp_component|alu_component|ALT_INV_Equal0~21_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Add0~153_sumout\,
	combout => \dp_component|alu_component|Equal0~22_combout\);

-- Location: LABCELL_X20_Y13_N42
\dp_component|alu_component|Equal0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Equal0~23_combout\ = ( \dp_component|alu_component|Add0~145_sumout\ & ( \dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Mux3~1_combout\ & (!\dp_component|alu_component|Mux2~1_combout\ & 
-- \dp_component|alu_component|Equal0~22_combout\)) ) ) ) # ( !\dp_component|alu_component|Add0~145_sumout\ & ( \dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Mux3~1_combout\ & (!\dp_component|alu_component|Mux2~1_combout\ & 
-- \dp_component|alu_component|Equal0~22_combout\)) ) ) ) # ( !\dp_component|alu_component|Add0~145_sumout\ & ( !\dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Mux3~1_combout\ & (!\dp_component|alu_component|Add0~149_sumout\ & 
-- (!\dp_component|alu_component|Mux2~1_combout\ & \dp_component|alu_component|Equal0~22_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux3~1_combout\,
	datab => \dp_component|alu_component|ALT_INV_Add0~149_sumout\,
	datac => \dp_component|alu_component|ALT_INV_Mux2~1_combout\,
	datad => \dp_component|alu_component|ALT_INV_Equal0~22_combout\,
	datae => \dp_component|alu_component|ALT_INV_Add0~145_sumout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Equal0~23_combout\);

-- Location: LABCELL_X20_Y15_N0
\dp_component|alu_component|Mux56~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux56~1_combout\ = ( \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a7\ & ( \dp_component|alu_component|Mux56~0_combout\ & ( ((!\dp_component|IDEX_component|internal\(275) & 
-- ((!\dp_component|IDEX_component|internal\(272)) # (\dp_component|IDEX_component|internal\(23))))) # (\dp_component|IDEX_component|internal[10]~DUPLICATE_q\) ) ) ) # ( !\dp_component|dual_reg_file|ram_rtl_1|auto_generated|ram_block1a7\ & ( 
-- \dp_component|alu_component|Mux56~0_combout\ & ( ((!\dp_component|IDEX_component|internal\(275) & (\dp_component|IDEX_component|internal\(272) & \dp_component|IDEX_component|internal\(23)))) # (\dp_component|IDEX_component|internal[10]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001110111011001110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(275),
	datab => \dp_component|IDEX_component|ALT_INV_internal[10]~DUPLICATE_q\,
	datac => \dp_component|IDEX_component|ALT_INV_internal\(272),
	datad => \dp_component|IDEX_component|ALT_INV_internal\(23),
	datae => \dp_component|dual_reg_file|ram_rtl_1|auto_generated|ALT_INV_ram_block1a7\,
	dataf => \dp_component|alu_component|ALT_INV_Mux56~0_combout\,
	combout => \dp_component|alu_component|Mux56~1_combout\);

-- Location: LABCELL_X20_Y15_N9
\dp_component|alu_component|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Equal0~6_combout\ = ( \dp_component|alu_component|Add0~93_sumout\ & ( \dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Mux57~1_combout\ & (!\dp_component|alu_component|Mux47~0_combout\ & 
-- !\dp_component|alu_component|Mux56~1_combout\)) ) ) ) # ( !\dp_component|alu_component|Add0~93_sumout\ & ( \dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Mux57~1_combout\ & (!\dp_component|alu_component|Mux47~0_combout\ & 
-- !\dp_component|alu_component|Mux56~1_combout\)) ) ) ) # ( !\dp_component|alu_component|Add0~93_sumout\ & ( !\dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Mux57~1_combout\ & (!\dp_component|alu_component|Add0~89_sumout\ & 
-- (!\dp_component|alu_component|Mux47~0_combout\ & !\dp_component|alu_component|Mux56~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux57~1_combout\,
	datab => \dp_component|alu_component|ALT_INV_Add0~89_sumout\,
	datac => \dp_component|alu_component|ALT_INV_Mux47~0_combout\,
	datad => \dp_component|alu_component|ALT_INV_Mux56~1_combout\,
	datae => \dp_component|alu_component|ALT_INV_Add0~93_sumout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Equal0~6_combout\);

-- Location: LABCELL_X21_Y15_N18
\dp_component|alu_component|Equal0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Equal0~7_combout\ = ( \dp_component|alu_component|Add0~81_sumout\ & ( \dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Mux46~1_combout\ & (!\dp_component|alu_component|Mux37~1_combout\ & 
-- \dp_component|alu_component|Equal0~6_combout\)) ) ) ) # ( !\dp_component|alu_component|Add0~81_sumout\ & ( \dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Mux46~1_combout\ & (!\dp_component|alu_component|Mux37~1_combout\ & 
-- \dp_component|alu_component|Equal0~6_combout\)) ) ) ) # ( !\dp_component|alu_component|Add0~81_sumout\ & ( !\dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Mux46~1_combout\ & (!\dp_component|alu_component|Mux37~1_combout\ & 
-- (!\dp_component|alu_component|Add0~77_sumout\ & \dp_component|alu_component|Equal0~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000100010000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux46~1_combout\,
	datab => \dp_component|alu_component|ALT_INV_Mux37~1_combout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~77_sumout\,
	datad => \dp_component|alu_component|ALT_INV_Equal0~6_combout\,
	datae => \dp_component|alu_component|ALT_INV_Add0~81_sumout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Equal0~7_combout\);

-- Location: LABCELL_X21_Y15_N24
\dp_component|alu_component|Equal0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Equal0~8_combout\ = ( \dp_component|alu_component|Add0~73_sumout\ & ( !\dp_component|alu_component|Mux27~0_combout\ & ( (!\dp_component|alu_component|Mux36~1_combout\ & (\dp_component|alu_component|Equal0~7_combout\ & 
-- \dp_component|alu_component|Mux61~0_combout\)) ) ) ) # ( !\dp_component|alu_component|Add0~73_sumout\ & ( !\dp_component|alu_component|Mux27~0_combout\ & ( (!\dp_component|alu_component|Mux36~1_combout\ & (\dp_component|alu_component|Equal0~7_combout\ & 
-- ((!\dp_component|alu_component|Add0~69_sumout\) # (\dp_component|alu_component|Mux61~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001100000000000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Add0~69_sumout\,
	datab => \dp_component|alu_component|ALT_INV_Mux36~1_combout\,
	datac => \dp_component|alu_component|ALT_INV_Equal0~7_combout\,
	datad => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datae => \dp_component|alu_component|ALT_INV_Add0~73_sumout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux27~0_combout\,
	combout => \dp_component|alu_component|Equal0~8_combout\);

-- Location: MLABCELL_X18_Y13_N30
\dp_component|alu_component|Equal0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Equal0~9_combout\ = ( \dp_component|alu_component|Add0~65_sumout\ & ( !\dp_component|alu_component|Mux26~1_combout\ & ( (\dp_component|alu_component|Mux61~0_combout\ & (!\dp_component|alu_component|Mux17~0_combout\ & 
-- \dp_component|alu_component|Equal0~8_combout\)) ) ) ) # ( !\dp_component|alu_component|Add0~65_sumout\ & ( !\dp_component|alu_component|Mux26~1_combout\ & ( (!\dp_component|alu_component|Mux17~0_combout\ & (\dp_component|alu_component|Equal0~8_combout\ & 
-- ((!\dp_component|alu_component|Add0~61_sumout\) # (\dp_component|alu_component|Mux61~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010110000000000000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Add0~61_sumout\,
	datab => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datac => \dp_component|alu_component|ALT_INV_Mux17~0_combout\,
	datad => \dp_component|alu_component|ALT_INV_Equal0~8_combout\,
	datae => \dp_component|alu_component|ALT_INV_Add0~65_sumout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux26~1_combout\,
	combout => \dp_component|alu_component|Equal0~9_combout\);

-- Location: MLABCELL_X18_Y13_N36
\dp_component|alu_component|Equal0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Equal0~10_combout\ = ( !\dp_component|alu_component|Mux7~1_combout\ & ( \dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Mux16~0_combout\ & \dp_component|alu_component|Equal0~9_combout\) ) ) ) # ( 
-- !\dp_component|alu_component|Mux7~1_combout\ & ( !\dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Mux16~0_combout\ & (\dp_component|alu_component|Equal0~9_combout\ & (!\dp_component|alu_component|Add0~57_sumout\ & 
-- !\dp_component|alu_component|Add0~53_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000100010001000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux16~0_combout\,
	datab => \dp_component|alu_component|ALT_INV_Equal0~9_combout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~57_sumout\,
	datad => \dp_component|alu_component|ALT_INV_Add0~53_sumout\,
	datae => \dp_component|alu_component|ALT_INV_Mux7~1_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Equal0~10_combout\);

-- Location: MLABCELL_X18_Y17_N36
\dp_component|alu_component|Mux59~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux59~1_combout\ = (\dp_component|IDEX_component|internal\(274) & (\dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\ & !\dp_component|alu_component|Mux59~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datac => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a4~portbdataout\,
	datad => \dp_component|alu_component|ALT_INV_Mux59~0_combout\,
	combout => \dp_component|alu_component|Mux59~1_combout\);

-- Location: MLABCELL_X18_Y17_N12
\dp_component|alu_component|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Equal0~0_combout\ = ( !\dp_component|alu_component|Mux59~1_combout\ & ( \dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Mux58~1_combout\) # (\dp_component|alu_component|Mux58~0_combout\) ) ) ) # ( 
-- !\dp_component|alu_component|Mux59~1_combout\ & ( !\dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Add0~45_sumout\ & (!\dp_component|alu_component|Add0~49_sumout\ & ((!\dp_component|alu_component|Mux58~1_combout\) # 
-- (\dp_component|alu_component|Mux58~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000000000000000000000000000011011101110111010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux58~0_combout\,
	datab => \dp_component|alu_component|ALT_INV_Mux58~1_combout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~45_sumout\,
	datad => \dp_component|alu_component|ALT_INV_Add0~49_sumout\,
	datae => \dp_component|alu_component|ALT_INV_Mux59~1_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Equal0~0_combout\);

-- Location: MLABCELL_X18_Y17_N48
\dp_component|alu_component|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Equal0~1_combout\ = ( \dp_component|alu_component|Add0~37_sumout\ & ( \dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Mux49~0_combout\ & (\dp_component|alu_component|Equal0~0_combout\ & 
-- !\dp_component|alu_component|Mux48~0_combout\)) ) ) ) # ( !\dp_component|alu_component|Add0~37_sumout\ & ( \dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Mux49~0_combout\ & (\dp_component|alu_component|Equal0~0_combout\ & 
-- !\dp_component|alu_component|Mux48~0_combout\)) ) ) ) # ( !\dp_component|alu_component|Add0~37_sumout\ & ( !\dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Mux49~0_combout\ & (\dp_component|alu_component|Equal0~0_combout\ & 
-- (!\dp_component|alu_component|Add0~41_sumout\ & !\dp_component|alu_component|Mux48~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000100010000000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux49~0_combout\,
	datab => \dp_component|alu_component|ALT_INV_Equal0~0_combout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~41_sumout\,
	datad => \dp_component|alu_component|ALT_INV_Mux48~0_combout\,
	datae => \dp_component|alu_component|ALT_INV_Add0~37_sumout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Equal0~1_combout\);

-- Location: LABCELL_X21_Y15_N36
\dp_component|alu_component|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Equal0~2_combout\ = ( \dp_component|alu_component|Add0~29_sumout\ & ( \dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Mux38~1_combout\ & (\dp_component|alu_component|Equal0~1_combout\ & 
-- !\dp_component|alu_component|Mux39~1_combout\)) ) ) ) # ( !\dp_component|alu_component|Add0~29_sumout\ & ( \dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Mux38~1_combout\ & (\dp_component|alu_component|Equal0~1_combout\ & 
-- !\dp_component|alu_component|Mux39~1_combout\)) ) ) ) # ( !\dp_component|alu_component|Add0~29_sumout\ & ( !\dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Mux38~1_combout\ & (!\dp_component|alu_component|Add0~33_sumout\ & 
-- (\dp_component|alu_component|Equal0~1_combout\ & !\dp_component|alu_component|Mux39~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux38~1_combout\,
	datab => \dp_component|alu_component|ALT_INV_Add0~33_sumout\,
	datac => \dp_component|alu_component|ALT_INV_Equal0~1_combout\,
	datad => \dp_component|alu_component|ALT_INV_Mux39~1_combout\,
	datae => \dp_component|alu_component|ALT_INV_Add0~29_sumout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Equal0~2_combout\);

-- Location: LABCELL_X19_Y14_N6
\dp_component|alu_component|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Equal0~3_combout\ = ( !\dp_component|alu_component|Mux28~0_combout\ & ( \dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Mux29~0_combout\ & \dp_component|alu_component|Equal0~2_combout\) ) ) ) # ( 
-- !\dp_component|alu_component|Mux28~0_combout\ & ( !\dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Add0~25_sumout\ & (!\dp_component|alu_component|Add0~21_sumout\ & (!\dp_component|alu_component|Mux29~0_combout\ & 
-- \dp_component|alu_component|Equal0~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Add0~25_sumout\,
	datab => \dp_component|alu_component|ALT_INV_Add0~21_sumout\,
	datac => \dp_component|alu_component|ALT_INV_Mux29~0_combout\,
	datad => \dp_component|alu_component|ALT_INV_Equal0~2_combout\,
	datae => \dp_component|alu_component|ALT_INV_Mux28~0_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Equal0~3_combout\);

-- Location: LABCELL_X16_Y16_N30
\dp_component|alu_component|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Equal0~4_combout\ = ( !\dp_component|alu_component|Mux19~1_combout\ & ( \dp_component|alu_component|Mux61~0_combout\ & ( (\dp_component|alu_component|Equal0~3_combout\ & !\dp_component|alu_component|Mux18~0_combout\) ) ) ) # ( 
-- !\dp_component|alu_component|Mux19~1_combout\ & ( !\dp_component|alu_component|Mux61~0_combout\ & ( (\dp_component|alu_component|Equal0~3_combout\ & (!\dp_component|alu_component|Add0~17_sumout\ & (!\dp_component|alu_component|Add0~13_sumout\ & 
-- !\dp_component|alu_component|Mux18~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000001010101000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Equal0~3_combout\,
	datab => \dp_component|alu_component|ALT_INV_Add0~17_sumout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~13_sumout\,
	datad => \dp_component|alu_component|ALT_INV_Mux18~0_combout\,
	datae => \dp_component|alu_component|ALT_INV_Mux19~1_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Equal0~4_combout\);

-- Location: LABCELL_X16_Y16_N6
\dp_component|alu_component|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Equal0~5_combout\ = ( !\dp_component|alu_component|Mux9~1_combout\ & ( \dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Mux8~0_combout\ & \dp_component|alu_component|Equal0~4_combout\) ) ) ) # ( 
-- !\dp_component|alu_component|Mux9~1_combout\ & ( !\dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Mux8~0_combout\ & (\dp_component|alu_component|Equal0~4_combout\ & (!\dp_component|alu_component|Add0~9_sumout\ & 
-- !\dp_component|alu_component|Add0~5_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000100010001000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux8~0_combout\,
	datab => \dp_component|alu_component|ALT_INV_Equal0~4_combout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~9_sumout\,
	datad => \dp_component|alu_component|ALT_INV_Add0~5_sumout\,
	datae => \dp_component|alu_component|ALT_INV_Mux9~1_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Equal0~5_combout\);

-- Location: LABCELL_X20_Y15_N48
\dp_component|alu_component|Mux55~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux55~3_combout\ = ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a8\ & ( (\dp_component|IDEX_component|internal\(274) & !\dp_component|alu_component|Mux55~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datad => \dp_component|alu_component|ALT_INV_Mux55~2_combout\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a8\,
	combout => \dp_component|alu_component|Mux55~3_combout\);

-- Location: LABCELL_X20_Y15_N12
\dp_component|alu_component|Mux54~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Mux54~1_combout\ = ( \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ram_block1a9\ & ( (\dp_component|IDEX_component|internal\(274) & !\dp_component|alu_component|Mux54~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dp_component|IDEX_component|ALT_INV_internal\(274),
	datad => \dp_component|alu_component|ALT_INV_Mux54~0_combout\,
	dataf => \dp_component|dual_reg_file|ram_rtl_0|auto_generated|ALT_INV_ram_block1a9\,
	combout => \dp_component|alu_component|Mux54~1_combout\);

-- Location: LABCELL_X20_Y15_N51
\dp_component|alu_component|Equal0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Equal0~11_combout\ = ( \dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Mux55~3_combout\ & !\dp_component|alu_component|Mux54~1_combout\) ) ) # ( !\dp_component|alu_component|Mux61~0_combout\ & ( 
-- (!\dp_component|alu_component|Mux55~3_combout\ & (!\dp_component|alu_component|Add0~137_sumout\ & (!\dp_component|alu_component|Mux54~1_combout\ & !\dp_component|alu_component|Add0~141_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux55~3_combout\,
	datab => \dp_component|alu_component|ALT_INV_Add0~137_sumout\,
	datac => \dp_component|alu_component|ALT_INV_Mux54~1_combout\,
	datad => \dp_component|alu_component|ALT_INV_Add0~141_sumout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Equal0~11_combout\);

-- Location: LABCELL_X16_Y15_N0
\dp_component|alu_component|Equal0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Equal0~12_combout\ = ( !\dp_component|alu_component|Mux45~0_combout\ & ( \dp_component|alu_component|Mux61~0_combout\ & ( (\dp_component|alu_component|Equal0~11_combout\ & !\dp_component|alu_component|Mux44~0_combout\) ) ) ) # 
-- ( !\dp_component|alu_component|Mux45~0_combout\ & ( !\dp_component|alu_component|Mux61~0_combout\ & ( (\dp_component|alu_component|Equal0~11_combout\ & (!\dp_component|alu_component|Mux44~0_combout\ & (!\dp_component|alu_component|Add0~133_sumout\ & 
-- !\dp_component|alu_component|Add0~129_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000001000100010001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Equal0~11_combout\,
	datab => \dp_component|alu_component|ALT_INV_Mux44~0_combout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~133_sumout\,
	datad => \dp_component|alu_component|ALT_INV_Add0~129_sumout\,
	datae => \dp_component|alu_component|ALT_INV_Mux45~0_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Equal0~12_combout\);

-- Location: LABCELL_X14_Y15_N12
\dp_component|alu_component|Equal0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Equal0~13_combout\ = ( \dp_component|alu_component|Add0~125_sumout\ & ( \dp_component|alu_component|Add0~121_sumout\ & ( (\dp_component|alu_component|Equal0~12_combout\ & (!\dp_component|alu_component|Mux34~1_combout\ & 
-- (\dp_component|alu_component|Mux61~0_combout\ & !\dp_component|alu_component|Mux35~1_combout\))) ) ) ) # ( !\dp_component|alu_component|Add0~125_sumout\ & ( \dp_component|alu_component|Add0~121_sumout\ & ( (\dp_component|alu_component|Equal0~12_combout\ & 
-- (!\dp_component|alu_component|Mux34~1_combout\ & (\dp_component|alu_component|Mux61~0_combout\ & !\dp_component|alu_component|Mux35~1_combout\))) ) ) ) # ( \dp_component|alu_component|Add0~125_sumout\ & ( !\dp_component|alu_component|Add0~121_sumout\ & ( 
-- (\dp_component|alu_component|Equal0~12_combout\ & (!\dp_component|alu_component|Mux34~1_combout\ & (\dp_component|alu_component|Mux61~0_combout\ & !\dp_component|alu_component|Mux35~1_combout\))) ) ) ) # ( !\dp_component|alu_component|Add0~125_sumout\ & ( 
-- !\dp_component|alu_component|Add0~121_sumout\ & ( (\dp_component|alu_component|Equal0~12_combout\ & (!\dp_component|alu_component|Mux34~1_combout\ & !\dp_component|alu_component|Mux35~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000000001000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Equal0~12_combout\,
	datab => \dp_component|alu_component|ALT_INV_Mux34~1_combout\,
	datac => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datad => \dp_component|alu_component|ALT_INV_Mux35~1_combout\,
	datae => \dp_component|alu_component|ALT_INV_Add0~125_sumout\,
	dataf => \dp_component|alu_component|ALT_INV_Add0~121_sumout\,
	combout => \dp_component|alu_component|Equal0~13_combout\);

-- Location: LABCELL_X20_Y14_N42
\dp_component|alu_component|Equal0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Equal0~14_combout\ = ( !\dp_component|alu_component|Mux25~1_combout\ & ( \dp_component|alu_component|Equal0~13_combout\ & ( (!\dp_component|alu_component|Mux24~1_combout\ & (((!\dp_component|alu_component|Add0~113_sumout\ & 
-- !\dp_component|alu_component|Add0~117_sumout\)) # (\dp_component|alu_component|Mux61~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011010101000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	datab => \dp_component|alu_component|ALT_INV_Add0~113_sumout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~117_sumout\,
	datad => \dp_component|alu_component|ALT_INV_Mux24~1_combout\,
	datae => \dp_component|alu_component|ALT_INV_Mux25~1_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Equal0~13_combout\,
	combout => \dp_component|alu_component|Equal0~14_combout\);

-- Location: LABCELL_X20_Y14_N18
\dp_component|alu_component|Equal0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Equal0~15_combout\ = ( \dp_component|alu_component|Mux61~0_combout\ & ( \dp_component|alu_component|Add0~105_sumout\ & ( (!\dp_component|alu_component|Mux15~0_combout\ & (!\dp_component|alu_component|Mux14~0_combout\ & 
-- \dp_component|alu_component|Equal0~14_combout\)) ) ) ) # ( \dp_component|alu_component|Mux61~0_combout\ & ( !\dp_component|alu_component|Add0~105_sumout\ & ( (!\dp_component|alu_component|Mux15~0_combout\ & (!\dp_component|alu_component|Mux14~0_combout\ & 
-- \dp_component|alu_component|Equal0~14_combout\)) ) ) ) # ( !\dp_component|alu_component|Mux61~0_combout\ & ( !\dp_component|alu_component|Add0~105_sumout\ & ( (!\dp_component|alu_component|Mux15~0_combout\ & (!\dp_component|alu_component|Mux14~0_combout\ 
-- & (!\dp_component|alu_component|Add0~109_sumout\ & \dp_component|alu_component|Equal0~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000100000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Mux15~0_combout\,
	datab => \dp_component|alu_component|ALT_INV_Mux14~0_combout\,
	datac => \dp_component|alu_component|ALT_INV_Add0~109_sumout\,
	datad => \dp_component|alu_component|ALT_INV_Equal0~14_combout\,
	datae => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Add0~105_sumout\,
	combout => \dp_component|alu_component|Equal0~15_combout\);

-- Location: LABCELL_X20_Y13_N6
\dp_component|alu_component|Equal0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Equal0~16_combout\ = ( !\dp_component|alu_component|Mux5~1_combout\ & ( \dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Mux4~1_combout\ & \dp_component|alu_component|Equal0~15_combout\) ) ) ) # ( 
-- !\dp_component|alu_component|Mux5~1_combout\ & ( !\dp_component|alu_component|Mux61~0_combout\ & ( (!\dp_component|alu_component|Add0~97_sumout\ & (!\dp_component|alu_component|Add0~101_sumout\ & (!\dp_component|alu_component|Mux4~1_combout\ & 
-- \dp_component|alu_component|Equal0~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Add0~97_sumout\,
	datab => \dp_component|alu_component|ALT_INV_Add0~101_sumout\,
	datac => \dp_component|alu_component|ALT_INV_Mux4~1_combout\,
	datad => \dp_component|alu_component|ALT_INV_Equal0~15_combout\,
	datae => \dp_component|alu_component|ALT_INV_Mux5~1_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Mux61~0_combout\,
	combout => \dp_component|alu_component|Equal0~16_combout\);

-- Location: LABCELL_X20_Y13_N3
\dp_component|alu_component|Equal0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|alu_component|Equal0~31_combout\ = ( \dp_component|alu_component|Equal0~5_combout\ & ( \dp_component|alu_component|Equal0~16_combout\ & ( (\dp_component|alu_component|Equal0~30_combout\ & (\dp_component|alu_component|Equal0~23_combout\ & 
-- (\dp_component|alu_component|Equal0~10_combout\ & !\dp_component|alu_component|Mux6~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|alu_component|ALT_INV_Equal0~30_combout\,
	datab => \dp_component|alu_component|ALT_INV_Equal0~23_combout\,
	datac => \dp_component|alu_component|ALT_INV_Equal0~10_combout\,
	datad => \dp_component|alu_component|ALT_INV_Mux6~1_combout\,
	datae => \dp_component|alu_component|ALT_INV_Equal0~5_combout\,
	dataf => \dp_component|alu_component|ALT_INV_Equal0~16_combout\,
	combout => \dp_component|alu_component|Equal0~31_combout\);

-- Location: FF_X20_Y13_N5
\dp_component|EXMEM_component|internal[133]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|alu_component|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(133));

-- Location: LABCELL_X14_Y13_N51
\dp_component|CB_component|o[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|CB_component|o[0]~0_combout\ = ( \dp_component|EXMEM_component|internal\(133) & ( ((!\dp_component|EXMEM_component|internal\(198) & \dp_component|EXMEM_component|internal\(199))) # (\dp_component|EXMEM_component|internal\(200)) ) ) # ( 
-- !\dp_component|EXMEM_component|internal\(133) & ( ((\dp_component|EXMEM_component|internal\(198) & \dp_component|EXMEM_component|internal\(199))) # (\dp_component|EXMEM_component|internal\(200)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011100111011001110110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|EXMEM_component|ALT_INV_internal\(198),
	datab => \dp_component|EXMEM_component|ALT_INV_internal\(200),
	datac => \dp_component|EXMEM_component|ALT_INV_internal\(199),
	dataf => \dp_component|EXMEM_component|ALT_INV_internal\(133),
	combout => \dp_component|CB_component|o[0]~0_combout\);

-- Location: FF_X14_Y13_N50
\dp_component|pc_component|internal[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|pc_component|internal[6]~feeder_combout\,
	asdata => \dp_component|EXMEM_component|internal\(140),
	sload => \dp_component|CB_component|o[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|pc_component|internal\(6));

-- Location: MLABCELL_X13_Y13_N57
\dp_component|instruction_memory_component|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|instruction_memory_component|Mux2~0_combout\ = ( \dp_component|pc_component|internal\(2) & ( (\dp_component|pc_component|internal\(4) & ((!\dp_component|pc_component|internal\(3) & (!\dp_component|pc_component|internal\(5))) # 
-- (\dp_component|pc_component|internal\(3) & (\dp_component|pc_component|internal\(5) & !\dp_component|pc_component|internal\(6))))) ) ) # ( !\dp_component|pc_component|internal\(2) & ( (\dp_component|pc_component|internal\(3) & 
-- (\dp_component|pc_component|internal\(5) & (\dp_component|pc_component|internal\(6) & !\dp_component|pc_component|internal\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000000100110000000000010011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|pc_component|ALT_INV_internal\(3),
	datab => \dp_component|pc_component|ALT_INV_internal\(5),
	datac => \dp_component|pc_component|ALT_INV_internal\(6),
	datad => \dp_component|pc_component|ALT_INV_internal\(4),
	dataf => \dp_component|pc_component|ALT_INV_internal\(2),
	combout => \dp_component|instruction_memory_component|Mux2~0_combout\);

-- Location: FF_X13_Y13_N59
\dp_component|IFID_component|internal[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|instruction_memory_component|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IFID_component|internal\(29));

-- Location: LABCELL_X21_Y14_N33
\dp_component|sign_extend_component|Mux60~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|sign_extend_component|Mux60~0_combout\ = ( !\dp_component|IFID_component|internal\(27) & ( (\dp_component|IFID_component|internal\(29) & (\dp_component|IFID_component|internal\(26) & \dp_component|IFID_component|internal\(30))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dp_component|IFID_component|ALT_INV_internal\(29),
	datac => \dp_component|IFID_component|ALT_INV_internal\(26),
	datad => \dp_component|IFID_component|ALT_INV_internal\(30),
	dataf => \dp_component|IFID_component|ALT_INV_internal\(27),
	combout => \dp_component|sign_extend_component|Mux60~0_combout\);

-- Location: FF_X21_Y14_N34
\dp_component|IDEX_component|internal[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|sign_extend_component|Mux60~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(19));

-- Location: FF_X14_Y13_N11
\dp_component|EXMEM_component|internal[139]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|add_component_2|Add0~17_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(139));

-- Location: FF_X14_Y13_N20
\dp_component|pc_component|internal[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|pc_component|internal[5]~feeder_combout\,
	asdata => \dp_component|EXMEM_component|internal\(139),
	sload => \dp_component|CB_component|o[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|pc_component|internal\(5));

-- Location: MLABCELL_X13_Y13_N54
\dp_component|instruction_memory_component|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|instruction_memory_component|Mux4~0_combout\ = ( \dp_component|pc_component|internal\(2) & ( (!\dp_component|pc_component|internal\(3) & (!\dp_component|pc_component|internal\(5) & (\dp_component|pc_component|internal\(4) & 
-- \dp_component|pc_component|internal\(6)))) # (\dp_component|pc_component|internal\(3) & (\dp_component|pc_component|internal\(5) & (!\dp_component|pc_component|internal\(4) $ (!\dp_component|pc_component|internal\(6))))) ) ) # ( 
-- !\dp_component|pc_component|internal\(2) & ( (!\dp_component|pc_component|internal\(3) & ((!\dp_component|pc_component|internal\(5) & (!\dp_component|pc_component|internal\(4) & !\dp_component|pc_component|internal\(6))) # 
-- (\dp_component|pc_component|internal\(5) & (\dp_component|pc_component|internal\(4) & \dp_component|pc_component|internal\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000010100000000000001000000001000110000000000100011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|pc_component|ALT_INV_internal\(3),
	datab => \dp_component|pc_component|ALT_INV_internal\(5),
	datac => \dp_component|pc_component|ALT_INV_internal\(4),
	datad => \dp_component|pc_component|ALT_INV_internal\(6),
	dataf => \dp_component|pc_component|ALT_INV_internal\(2),
	combout => \dp_component|instruction_memory_component|Mux4~0_combout\);

-- Location: FF_X13_Y13_N56
\dp_component|IFID_component|internal[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|instruction_memory_component|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IFID_component|internal\(27));

-- Location: LABCELL_X17_Y13_N57
\dp_component|sign_extend_component|Mux61~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|sign_extend_component|Mux61~2_combout\ = ( \dp_component|IFID_component|internal\(0) & ( (!\dp_component|IFID_component|internal\(27) & ((!\dp_component|IFID_component|internal\(26)) # ((\dp_component|IFID_component|internal\(30) & 
-- \dp_component|IFID_component|internal\(29))))) ) ) # ( !\dp_component|IFID_component|internal\(0) & ( (\dp_component|IFID_component|internal\(26) & (!\dp_component|IFID_component|internal\(27) & (\dp_component|IFID_component|internal\(30) & 
-- \dp_component|IFID_component|internal\(29)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010010001000100011001000100010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IFID_component|ALT_INV_internal\(26),
	datab => \dp_component|IFID_component|ALT_INV_internal\(27),
	datac => \dp_component|IFID_component|ALT_INV_internal\(30),
	datad => \dp_component|IFID_component|ALT_INV_internal\(29),
	dataf => \dp_component|IFID_component|ALT_INV_internal\(0),
	combout => \dp_component|sign_extend_component|Mux61~2_combout\);

-- Location: FF_X17_Y13_N59
\dp_component|IDEX_component|internal[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|sign_extend_component|Mux61~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(18));

-- Location: FF_X14_Y13_N8
\dp_component|EXMEM_component|internal[138]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|add_component_2|Add0~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(138));

-- Location: FF_X14_Y13_N29
\dp_component|pc_component|internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|pc_component|internal[4]~feeder_combout\,
	asdata => \dp_component|EXMEM_component|internal\(138),
	sload => \dp_component|CB_component|o[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|pc_component|internal\(4));

-- Location: MLABCELL_X13_Y13_N51
\dp_component|instruction_memory_component|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|instruction_memory_component|Mux5~0_combout\ = ( \dp_component|pc_component|internal\(3) & ( (!\dp_component|pc_component|internal\(4) & (\dp_component|pc_component|internal\(5) & (!\dp_component|pc_component|internal\(2) & 
-- \dp_component|pc_component|internal\(6)))) ) ) # ( !\dp_component|pc_component|internal\(3) & ( (\dp_component|pc_component|internal\(4) & (!\dp_component|pc_component|internal\(5) & (\dp_component|pc_component|internal\(2) & 
-- !\dp_component|pc_component|internal\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|pc_component|ALT_INV_internal\(4),
	datab => \dp_component|pc_component|ALT_INV_internal\(5),
	datac => \dp_component|pc_component|ALT_INV_internal\(2),
	datad => \dp_component|pc_component|ALT_INV_internal\(6),
	dataf => \dp_component|pc_component|ALT_INV_internal\(3),
	combout => \dp_component|instruction_memory_component|Mux5~0_combout\);

-- Location: FF_X13_Y13_N53
\dp_component|IFID_component|internal[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|instruction_memory_component|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IFID_component|internal\(26));

-- Location: MLABCELL_X13_Y13_N30
\dp_component|sign_extend_component|Mux61~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|sign_extend_component|Mux61~1_combout\ = ( \dp_component|IFID_component|internal\(0) & ( (!\dp_component|IFID_component|internal\(26) & (((\dp_component|IFID_component|internal\(10))))) # (\dp_component|IFID_component|internal\(26) & 
-- ((!\dp_component|IFID_component|internal\(29)) # ((\dp_component|IFID_component|internal\(27))))) ) ) # ( !\dp_component|IFID_component|internal\(0) & ( (!\dp_component|IFID_component|internal\(26) & (((\dp_component|IFID_component|internal\(10))))) # 
-- (\dp_component|IFID_component|internal\(26) & (\dp_component|IFID_component|internal\(29) & (\dp_component|IFID_component|internal\(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101011000000011010101101000101111011110100010111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|IFID_component|ALT_INV_internal\(26),
	datab => \dp_component|IFID_component|ALT_INV_internal\(29),
	datac => \dp_component|IFID_component|ALT_INV_internal\(27),
	datad => \dp_component|IFID_component|ALT_INV_internal\(10),
	dataf => \dp_component|IFID_component|ALT_INV_internal\(0),
	combout => \dp_component|sign_extend_component|Mux61~1_combout\);

-- Location: FF_X13_Y13_N31
\dp_component|IDEX_component|internal[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|sign_extend_component|Mux61~1_combout\,
	asdata => \dp_component|IFID_component|internal\(0),
	sload => \dp_component|IFID_component|internal\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IDEX_component|internal\(16));

-- Location: FF_X14_Y13_N2
\dp_component|EXMEM_component|internal[136]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|add_component_2|Add0~5_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(136));

-- Location: FF_X14_Y13_N26
\dp_component|pc_component|internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|pc_component|internal[2]~feeder_combout\,
	asdata => \dp_component|EXMEM_component|internal\(136),
	sload => \dp_component|CB_component|o[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|pc_component|internal\(2));

-- Location: LABCELL_X14_Y13_N21
\dp_component|pc_component|internal[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|pc_component|internal[3]~feeder_combout\ = \dp_component|add_component|Add0~13_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|add_component|ALT_INV_Add0~13_sumout\,
	combout => \dp_component|pc_component|internal[3]~feeder_combout\);

-- Location: FF_X14_Y13_N5
\dp_component|EXMEM_component|internal[137]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|add_component_2|Add0~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|EXMEM_component|internal\(137));

-- Location: FF_X14_Y13_N22
\dp_component|pc_component|internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|pc_component|internal[3]~feeder_combout\,
	asdata => \dp_component|EXMEM_component|internal\(137),
	sload => \dp_component|CB_component|o[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|pc_component|internal\(3));

-- Location: MLABCELL_X13_Y13_N6
\dp_component|instruction_memory_component|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dp_component|instruction_memory_component|Mux17~0_combout\ = ( \dp_component|pc_component|internal\(2) & ( (!\dp_component|pc_component|internal\(3) & (\dp_component|pc_component|internal\(4) & \dp_component|pc_component|internal\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dp_component|pc_component|ALT_INV_internal\(3),
	datac => \dp_component|pc_component|ALT_INV_internal\(4),
	datad => \dp_component|pc_component|ALT_INV_internal\(6),
	dataf => \dp_component|pc_component|ALT_INV_internal\(2),
	combout => \dp_component|instruction_memory_component|Mux17~0_combout\);

-- Location: FF_X13_Y13_N8
\dp_component|IFID_component|internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \control_component|clock_generator|clk~0_combout\,
	d => \dp_component|instruction_memory_component|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp_component|IFID_component|internal\(0));
END structure;


