# DFT_Verilog_Project3_Counter

## ğŸ“ Project Structure
DFT_Verilog_Project3_Counter
â”œâ”€â”€ RTL
â”‚   â””â”€â”€ counter.v
â”œâ”€â”€ Testbench
â”‚   â””â”€â”€ tb.v
â”œâ”€â”€ waveform counter.png
â””â”€â”€ README.md
## ğŸ“„ Description

- `counter.v`: 4-bit synchronous up-counter RTL module with active-low reset.  
- `tb.v`: Stimulus generator testbench that drives the clock and reset.  
- `waveform_counter.png`: GTKWave output waveform showing count progression.

## âœ… Simulation Output

https://github.com/VishalSingh-ML/DFT_Verilog_Project3_Counter/blob/main/Waveform%20Counter.png

## ğŸ‘¨â€ğŸ’» Author
**Vishal Singh**  
DFT | Verilog RTL | Simulation using Icarus Verilog + GTKWave
