{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699184100670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699184100673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  5 17:05:00 2023 " "Processing started: Sun Nov  5 17:05:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699184100673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699184100673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cliqueFinder -c cliqueFinder " "Command: quartus_map --read_settings_files=on --write_settings_files=off cliqueFinder -c cliqueFinder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699184100673 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699184101750 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699184101750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cliquefinder.v 0 0 " "Found 0 design units, including 0 entities, in source file cliquefinder.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699184112441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kcliquw.v 3 3 " "Found 3 design units, including 3 entities, in source file kcliquw.v" { { "Info" "ISGN_ENTITY_NAME" "1 Separate " "Found entity 1: Separate" {  } { { "kCliquw.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/cliqueFinderVerilog/kCliquw.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699184112446 ""} { "Info" "ISGN_ENTITY_NAME" "2 Merge " "Found entity 2: Merge" {  } { { "kCliquw.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/cliqueFinderVerilog/kCliquw.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699184112446 ""} { "Info" "ISGN_ENTITY_NAME" "3 k_clique " "Found entity 3: k_clique" {  } { { "kCliquw.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/cliqueFinderVerilog/kCliquw.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699184112446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699184112446 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring multiple packed array dimensions kCliquw.v(5) " "Verilog HDL error at kCliquw.v(5): declaring multiple packed array dimensions is a SystemVerilog feature" {  } { { "kCliquw.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/cliqueFinderVerilog/kCliquw.v" 5 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1699184112447 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring multiple packed array dimensions kCliquw.v(7) " "Verilog HDL error at kCliquw.v(7): declaring multiple packed array dimensions is a SystemVerilog feature" {  } { { "kCliquw.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/cliqueFinderVerilog/kCliquw.v" 7 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1699184112447 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring multiple packed array dimensions kCliquw.v(8) " "Verilog HDL error at kCliquw.v(8): declaring multiple packed array dimensions is a SystemVerilog feature" {  } { { "kCliquw.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/cliqueFinderVerilog/kCliquw.v" 8 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1699184112448 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699184112533 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov  5 17:05:12 2023 " "Processing ended: Sun Nov  5 17:05:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699184112533 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699184112533 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699184112533 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699184112533 ""}
