# aclk {FREQ_HZ 300000000 CLK_DOMAIN MemoryInterfacesVIP_c0_sys_clk_i PHASE 0.0}
# Clock Domain: MemoryInterfacesVIP_c0_sys_clk_i
create_clock -name aclk -period 3.333 [get_ports aclk]
# Generated clocks
