INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/72721/Desktop/uart_test/uart_test.sim/sim_1/synth/timing/xsim/uart_rx_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/72721/Desktop/uart_test/uart_test.srcs/sim_1/new/uart_rx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tb
