{"vcs1":{"timestamp_begin":1700226922.205597092, "rt":9.84, "ut":8.92, "st":0.53}}
{"vcselab":{"timestamp_begin":1700226932.114900912, "rt":1.18, "ut":0.36, "st":0.14}}
{"link":{"timestamp_begin":1700226933.363416553, "rt":0.40, "ut":0.15, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700226921.628546836}
{"VCS_COMP_START_TIME": 1700226921.628546836}
{"VCS_COMP_END_TIME": 1700226935.167574282}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 370212}}
{"stitch_vcselab": {"peak_mem": 240024}}
