// Seed: 1464444886
module module_0 (
    input wand id_0
    , id_4,
    input tri  id_1,
    input tri  id_2
);
endmodule
module module_1 (
    input  wand id_0,
    output tri1 id_1,
    input  tri0 id_2
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input uwire id_0
    , id_10,
    input wand id_1,
    input supply0 id_2,
    input supply0 id_3,
    input wire id_4,
    output tri0 id_5,
    output tri id_6,
    output wand id_7
    , id_11,
    output tri1 id_8
);
  wire id_12;
  xor primCall (id_7, id_3, id_12, id_2, id_4, id_10, id_0, id_11, id_1);
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
