
Zadanie_Zaliczeniowe.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c38  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004e4  08008e08  08008e08  00018e08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080092ec  080092ec  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  080092ec  080092ec  000192ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080092f4  080092f4  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080092f4  080092f4  000192f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080092f8  080092f8  000192f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  080092fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000010c  200001e0  080094dc  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ec  080094dc  000202ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001088c  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000265b  00000000  00000000  00030a9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ec0  00000000  00000000  000330f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d98  00000000  00000000  00033fb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027d44  00000000  00000000  00034d50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013246  00000000  00000000  0005ca94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f1f69  00000000  00000000  0006fcda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00161c43  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000051fc  00000000  00000000  00161c94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008df0 	.word	0x08008df0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	08008df0 	.word	0x08008df0

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9aa 	b.w	8001034 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	468e      	mov	lr, r1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d14d      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d72:	428a      	cmp	r2, r1
 8000d74:	4694      	mov	ip, r2
 8000d76:	d969      	bls.n	8000e4c <__udivmoddi4+0xe8>
 8000d78:	fab2 f282 	clz	r2, r2
 8000d7c:	b152      	cbz	r2, 8000d94 <__udivmoddi4+0x30>
 8000d7e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d82:	f1c2 0120 	rsb	r1, r2, #32
 8000d86:	fa20 f101 	lsr.w	r1, r0, r1
 8000d8a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d92:	4094      	lsls	r4, r2
 8000d94:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d98:	0c21      	lsrs	r1, r4, #16
 8000d9a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d9e:	fa1f f78c 	uxth.w	r7, ip
 8000da2:	fb08 e316 	mls	r3, r8, r6, lr
 8000da6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000daa:	fb06 f107 	mul.w	r1, r6, r7
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dba:	f080 811f 	bcs.w	8000ffc <__udivmoddi4+0x298>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 811c 	bls.w	8000ffc <__udivmoddi4+0x298>
 8000dc4:	3e02      	subs	r6, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a5b      	subs	r3, r3, r1
 8000dca:	b2a4      	uxth	r4, r4
 8000dcc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dd0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd8:	fb00 f707 	mul.w	r7, r0, r7
 8000ddc:	42a7      	cmp	r7, r4
 8000dde:	d90a      	bls.n	8000df6 <__udivmoddi4+0x92>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de8:	f080 810a 	bcs.w	8001000 <__udivmoddi4+0x29c>
 8000dec:	42a7      	cmp	r7, r4
 8000dee:	f240 8107 	bls.w	8001000 <__udivmoddi4+0x29c>
 8000df2:	4464      	add	r4, ip
 8000df4:	3802      	subs	r0, #2
 8000df6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dfa:	1be4      	subs	r4, r4, r7
 8000dfc:	2600      	movs	r6, #0
 8000dfe:	b11d      	cbz	r5, 8000e08 <__udivmoddi4+0xa4>
 8000e00:	40d4      	lsrs	r4, r2
 8000e02:	2300      	movs	r3, #0
 8000e04:	e9c5 4300 	strd	r4, r3, [r5]
 8000e08:	4631      	mov	r1, r6
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d909      	bls.n	8000e26 <__udivmoddi4+0xc2>
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	f000 80ef 	beq.w	8000ff6 <__udivmoddi4+0x292>
 8000e18:	2600      	movs	r6, #0
 8000e1a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e1e:	4630      	mov	r0, r6
 8000e20:	4631      	mov	r1, r6
 8000e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e26:	fab3 f683 	clz	r6, r3
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	d14a      	bne.n	8000ec4 <__udivmoddi4+0x160>
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d302      	bcc.n	8000e38 <__udivmoddi4+0xd4>
 8000e32:	4282      	cmp	r2, r0
 8000e34:	f200 80f9 	bhi.w	800102a <__udivmoddi4+0x2c6>
 8000e38:	1a84      	subs	r4, r0, r2
 8000e3a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e3e:	2001      	movs	r0, #1
 8000e40:	469e      	mov	lr, r3
 8000e42:	2d00      	cmp	r5, #0
 8000e44:	d0e0      	beq.n	8000e08 <__udivmoddi4+0xa4>
 8000e46:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e4a:	e7dd      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000e4c:	b902      	cbnz	r2, 8000e50 <__udivmoddi4+0xec>
 8000e4e:	deff      	udf	#255	; 0xff
 8000e50:	fab2 f282 	clz	r2, r2
 8000e54:	2a00      	cmp	r2, #0
 8000e56:	f040 8092 	bne.w	8000f7e <__udivmoddi4+0x21a>
 8000e5a:	eba1 010c 	sub.w	r1, r1, ip
 8000e5e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e62:	fa1f fe8c 	uxth.w	lr, ip
 8000e66:	2601      	movs	r6, #1
 8000e68:	0c20      	lsrs	r0, r4, #16
 8000e6a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e6e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e72:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e76:	fb0e f003 	mul.w	r0, lr, r3
 8000e7a:	4288      	cmp	r0, r1
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x12c>
 8000e7e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e82:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x12a>
 8000e88:	4288      	cmp	r0, r1
 8000e8a:	f200 80cb 	bhi.w	8001024 <__udivmoddi4+0x2c0>
 8000e8e:	4643      	mov	r3, r8
 8000e90:	1a09      	subs	r1, r1, r0
 8000e92:	b2a4      	uxth	r4, r4
 8000e94:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e98:	fb07 1110 	mls	r1, r7, r0, r1
 8000e9c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ea0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ea4:	45a6      	cmp	lr, r4
 8000ea6:	d908      	bls.n	8000eba <__udivmoddi4+0x156>
 8000ea8:	eb1c 0404 	adds.w	r4, ip, r4
 8000eac:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eb0:	d202      	bcs.n	8000eb8 <__udivmoddi4+0x154>
 8000eb2:	45a6      	cmp	lr, r4
 8000eb4:	f200 80bb 	bhi.w	800102e <__udivmoddi4+0x2ca>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	eba4 040e 	sub.w	r4, r4, lr
 8000ebe:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ec2:	e79c      	b.n	8000dfe <__udivmoddi4+0x9a>
 8000ec4:	f1c6 0720 	rsb	r7, r6, #32
 8000ec8:	40b3      	lsls	r3, r6
 8000eca:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ece:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ed2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ed6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eda:	431c      	orrs	r4, r3
 8000edc:	40f9      	lsrs	r1, r7
 8000ede:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ee2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ee6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eea:	0c20      	lsrs	r0, r4, #16
 8000eec:	fa1f fe8c 	uxth.w	lr, ip
 8000ef0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ef4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ef8:	fb08 f00e 	mul.w	r0, r8, lr
 8000efc:	4288      	cmp	r0, r1
 8000efe:	fa02 f206 	lsl.w	r2, r2, r6
 8000f02:	d90b      	bls.n	8000f1c <__udivmoddi4+0x1b8>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f0c:	f080 8088 	bcs.w	8001020 <__udivmoddi4+0x2bc>
 8000f10:	4288      	cmp	r0, r1
 8000f12:	f240 8085 	bls.w	8001020 <__udivmoddi4+0x2bc>
 8000f16:	f1a8 0802 	sub.w	r8, r8, #2
 8000f1a:	4461      	add	r1, ip
 8000f1c:	1a09      	subs	r1, r1, r0
 8000f1e:	b2a4      	uxth	r4, r4
 8000f20:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f24:	fb09 1110 	mls	r1, r9, r0, r1
 8000f28:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f2c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f30:	458e      	cmp	lr, r1
 8000f32:	d908      	bls.n	8000f46 <__udivmoddi4+0x1e2>
 8000f34:	eb1c 0101 	adds.w	r1, ip, r1
 8000f38:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f3c:	d26c      	bcs.n	8001018 <__udivmoddi4+0x2b4>
 8000f3e:	458e      	cmp	lr, r1
 8000f40:	d96a      	bls.n	8001018 <__udivmoddi4+0x2b4>
 8000f42:	3802      	subs	r0, #2
 8000f44:	4461      	add	r1, ip
 8000f46:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f4a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f4e:	eba1 010e 	sub.w	r1, r1, lr
 8000f52:	42a1      	cmp	r1, r4
 8000f54:	46c8      	mov	r8, r9
 8000f56:	46a6      	mov	lr, r4
 8000f58:	d356      	bcc.n	8001008 <__udivmoddi4+0x2a4>
 8000f5a:	d053      	beq.n	8001004 <__udivmoddi4+0x2a0>
 8000f5c:	b15d      	cbz	r5, 8000f76 <__udivmoddi4+0x212>
 8000f5e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f62:	eb61 010e 	sbc.w	r1, r1, lr
 8000f66:	fa01 f707 	lsl.w	r7, r1, r7
 8000f6a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f6e:	40f1      	lsrs	r1, r6
 8000f70:	431f      	orrs	r7, r3
 8000f72:	e9c5 7100 	strd	r7, r1, [r5]
 8000f76:	2600      	movs	r6, #0
 8000f78:	4631      	mov	r1, r6
 8000f7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f7e:	f1c2 0320 	rsb	r3, r2, #32
 8000f82:	40d8      	lsrs	r0, r3
 8000f84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f88:	fa21 f303 	lsr.w	r3, r1, r3
 8000f8c:	4091      	lsls	r1, r2
 8000f8e:	4301      	orrs	r1, r0
 8000f90:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f94:	fa1f fe8c 	uxth.w	lr, ip
 8000f98:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f9c:	fb07 3610 	mls	r6, r7, r0, r3
 8000fa0:	0c0b      	lsrs	r3, r1, #16
 8000fa2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fa6:	fb00 f60e 	mul.w	r6, r0, lr
 8000faa:	429e      	cmp	r6, r3
 8000fac:	fa04 f402 	lsl.w	r4, r4, r2
 8000fb0:	d908      	bls.n	8000fc4 <__udivmoddi4+0x260>
 8000fb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fba:	d22f      	bcs.n	800101c <__udivmoddi4+0x2b8>
 8000fbc:	429e      	cmp	r6, r3
 8000fbe:	d92d      	bls.n	800101c <__udivmoddi4+0x2b8>
 8000fc0:	3802      	subs	r0, #2
 8000fc2:	4463      	add	r3, ip
 8000fc4:	1b9b      	subs	r3, r3, r6
 8000fc6:	b289      	uxth	r1, r1
 8000fc8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fcc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fd4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fd8:	428b      	cmp	r3, r1
 8000fda:	d908      	bls.n	8000fee <__udivmoddi4+0x28a>
 8000fdc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fe0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fe4:	d216      	bcs.n	8001014 <__udivmoddi4+0x2b0>
 8000fe6:	428b      	cmp	r3, r1
 8000fe8:	d914      	bls.n	8001014 <__udivmoddi4+0x2b0>
 8000fea:	3e02      	subs	r6, #2
 8000fec:	4461      	add	r1, ip
 8000fee:	1ac9      	subs	r1, r1, r3
 8000ff0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ff4:	e738      	b.n	8000e68 <__udivmoddi4+0x104>
 8000ff6:	462e      	mov	r6, r5
 8000ff8:	4628      	mov	r0, r5
 8000ffa:	e705      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000ffc:	4606      	mov	r6, r0
 8000ffe:	e6e3      	b.n	8000dc8 <__udivmoddi4+0x64>
 8001000:	4618      	mov	r0, r3
 8001002:	e6f8      	b.n	8000df6 <__udivmoddi4+0x92>
 8001004:	454b      	cmp	r3, r9
 8001006:	d2a9      	bcs.n	8000f5c <__udivmoddi4+0x1f8>
 8001008:	ebb9 0802 	subs.w	r8, r9, r2
 800100c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001010:	3801      	subs	r0, #1
 8001012:	e7a3      	b.n	8000f5c <__udivmoddi4+0x1f8>
 8001014:	4646      	mov	r6, r8
 8001016:	e7ea      	b.n	8000fee <__udivmoddi4+0x28a>
 8001018:	4620      	mov	r0, r4
 800101a:	e794      	b.n	8000f46 <__udivmoddi4+0x1e2>
 800101c:	4640      	mov	r0, r8
 800101e:	e7d1      	b.n	8000fc4 <__udivmoddi4+0x260>
 8001020:	46d0      	mov	r8, sl
 8001022:	e77b      	b.n	8000f1c <__udivmoddi4+0x1b8>
 8001024:	3b02      	subs	r3, #2
 8001026:	4461      	add	r1, ip
 8001028:	e732      	b.n	8000e90 <__udivmoddi4+0x12c>
 800102a:	4630      	mov	r0, r6
 800102c:	e709      	b.n	8000e42 <__udivmoddi4+0xde>
 800102e:	4464      	add	r4, ip
 8001030:	3802      	subs	r0, #2
 8001032:	e742      	b.n	8000eba <__udivmoddi4+0x156>

08001034 <__aeabi_idiv0>:
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop

08001038 <wire_init>:
#include "1wire.h"
#include "gpio.h"
#include "tim.h"

HAL_StatusTypeDef wire_init(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
  return HAL_TIM_Base_Start(&htim6);
 800103c:	4802      	ldr	r0, [pc, #8]	; (8001048 <wire_init+0x10>)
 800103e:	f002 fc31 	bl	80038a4 <HAL_TIM_Base_Start>
 8001042:	4603      	mov	r3, r0
}
 8001044:	4618      	mov	r0, r3
 8001046:	bd80      	pop	{r7, pc}
 8001048:	20000204 	.word	0x20000204

0800104c <delay_us>:

static void delay_us(uint32_t us)
{
 800104c:	b480      	push	{r7}
 800104e:	b083      	sub	sp, #12
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  __HAL_TIM_SET_COUNTER(&htim6, 0);
 8001054:	4b08      	ldr	r3, [pc, #32]	; (8001078 <delay_us+0x2c>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	2200      	movs	r2, #0
 800105a:	625a      	str	r2, [r3, #36]	; 0x24

  while (__HAL_TIM_GET_COUNTER(&htim6) < us) {}
 800105c:	bf00      	nop
 800105e:	4b06      	ldr	r3, [pc, #24]	; (8001078 <delay_us+0x2c>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001064:	687a      	ldr	r2, [r7, #4]
 8001066:	429a      	cmp	r2, r3
 8001068:	d8f9      	bhi.n	800105e <delay_us+0x12>
}
 800106a:	bf00      	nop
 800106c:	bf00      	nop
 800106e:	370c      	adds	r7, #12
 8001070:	46bd      	mov	sp, r7
 8001072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001076:	4770      	bx	lr
 8001078:	20000204 	.word	0x20000204

0800107c <wire_reset>:

HAL_StatusTypeDef wire_reset(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
  int rc;

  HAL_GPIO_WritePin(DS_GPIO_Port, DS_Pin, GPIO_PIN_RESET);
 8001082:	2200      	movs	r2, #0
 8001084:	2110      	movs	r1, #16
 8001086:	4811      	ldr	r0, [pc, #68]	; (80010cc <wire_reset+0x50>)
 8001088:	f001 fad0 	bl	800262c <HAL_GPIO_WritePin>
  delay_us(480);
 800108c:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 8001090:	f7ff ffdc 	bl	800104c <delay_us>
  HAL_GPIO_WritePin(DS_GPIO_Port, DS_Pin, GPIO_PIN_SET);
 8001094:	2201      	movs	r2, #1
 8001096:	2110      	movs	r1, #16
 8001098:	480c      	ldr	r0, [pc, #48]	; (80010cc <wire_reset+0x50>)
 800109a:	f001 fac7 	bl	800262c <HAL_GPIO_WritePin>
  delay_us(70);
 800109e:	2046      	movs	r0, #70	; 0x46
 80010a0:	f7ff ffd4 	bl	800104c <delay_us>
  rc = HAL_GPIO_ReadPin(DS_GPIO_Port, DS_Pin);
 80010a4:	2110      	movs	r1, #16
 80010a6:	4809      	ldr	r0, [pc, #36]	; (80010cc <wire_reset+0x50>)
 80010a8:	f001 faa8 	bl	80025fc <HAL_GPIO_ReadPin>
 80010ac:	4603      	mov	r3, r0
 80010ae:	607b      	str	r3, [r7, #4]
  delay_us(410);
 80010b0:	f44f 70cd 	mov.w	r0, #410	; 0x19a
 80010b4:	f7ff ffca 	bl	800104c <delay_us>

  if (rc == 0)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d101      	bne.n	80010c2 <wire_reset+0x46>
    return HAL_OK;
 80010be:	2300      	movs	r3, #0
 80010c0:	e000      	b.n	80010c4 <wire_reset+0x48>
  else
    return HAL_ERROR;
 80010c2:	2301      	movs	r3, #1
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	3708      	adds	r7, #8
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	40020000 	.word	0x40020000

080010d0 <read_bit>:

static int read_bit(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
  int rc;
  HAL_GPIO_WritePin(DS_GPIO_Port, DS_Pin, GPIO_PIN_RESET);
 80010d6:	2200      	movs	r2, #0
 80010d8:	2110      	movs	r1, #16
 80010da:	480e      	ldr	r0, [pc, #56]	; (8001114 <read_bit+0x44>)
 80010dc:	f001 faa6 	bl	800262c <HAL_GPIO_WritePin>
  delay_us(6);
 80010e0:	2006      	movs	r0, #6
 80010e2:	f7ff ffb3 	bl	800104c <delay_us>
  HAL_GPIO_WritePin(DS_GPIO_Port, DS_Pin, GPIO_PIN_SET);
 80010e6:	2201      	movs	r2, #1
 80010e8:	2110      	movs	r1, #16
 80010ea:	480a      	ldr	r0, [pc, #40]	; (8001114 <read_bit+0x44>)
 80010ec:	f001 fa9e 	bl	800262c <HAL_GPIO_WritePin>
  delay_us(9);
 80010f0:	2009      	movs	r0, #9
 80010f2:	f7ff ffab 	bl	800104c <delay_us>
  rc = HAL_GPIO_ReadPin(DS_GPIO_Port, DS_Pin);
 80010f6:	2110      	movs	r1, #16
 80010f8:	4806      	ldr	r0, [pc, #24]	; (8001114 <read_bit+0x44>)
 80010fa:	f001 fa7f 	bl	80025fc <HAL_GPIO_ReadPin>
 80010fe:	4603      	mov	r3, r0
 8001100:	607b      	str	r3, [r7, #4]
  delay_us(55);
 8001102:	2037      	movs	r0, #55	; 0x37
 8001104:	f7ff ffa2 	bl	800104c <delay_us>
  return rc;
 8001108:	687b      	ldr	r3, [r7, #4]
}
 800110a:	4618      	mov	r0, r3
 800110c:	3708      	adds	r7, #8
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	40020000 	.word	0x40020000

08001118 <wire_read>:

uint8_t wire_read(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
  uint8_t value = 0;
 800111e:	2300      	movs	r3, #0
 8001120:	71fb      	strb	r3, [r7, #7]
  int i;
  for (i = 0; i < 8; i++) {
 8001122:	2300      	movs	r3, #0
 8001124:	603b      	str	r3, [r7, #0]
 8001126:	e00e      	b.n	8001146 <wire_read+0x2e>
    value >>= 1;
 8001128:	79fb      	ldrb	r3, [r7, #7]
 800112a:	085b      	lsrs	r3, r3, #1
 800112c:	71fb      	strb	r3, [r7, #7]
    if (read_bit())
 800112e:	f7ff ffcf 	bl	80010d0 <read_bit>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d003      	beq.n	8001140 <wire_read+0x28>
      value |= 0x80;
 8001138:	79fb      	ldrb	r3, [r7, #7]
 800113a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800113e:	71fb      	strb	r3, [r7, #7]
  for (i = 0; i < 8; i++) {
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	3301      	adds	r3, #1
 8001144:	603b      	str	r3, [r7, #0]
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	2b07      	cmp	r3, #7
 800114a:	dded      	ble.n	8001128 <wire_read+0x10>
  }
  return value;
 800114c:	79fb      	ldrb	r3, [r7, #7]
}
 800114e:	4618      	mov	r0, r3
 8001150:	3708      	adds	r7, #8
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
	...

08001158 <write_bit>:

static void write_bit(int value)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  if (value) {
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2b00      	cmp	r3, #0
 8001164:	d010      	beq.n	8001188 <write_bit+0x30>
    HAL_GPIO_WritePin(DS_GPIO_Port, DS_Pin, GPIO_PIN_RESET);
 8001166:	2200      	movs	r2, #0
 8001168:	2110      	movs	r1, #16
 800116a:	4811      	ldr	r0, [pc, #68]	; (80011b0 <write_bit+0x58>)
 800116c:	f001 fa5e 	bl	800262c <HAL_GPIO_WritePin>
    delay_us(6);
 8001170:	2006      	movs	r0, #6
 8001172:	f7ff ff6b 	bl	800104c <delay_us>
    HAL_GPIO_WritePin(DS_GPIO_Port, DS_Pin, GPIO_PIN_SET);
 8001176:	2201      	movs	r2, #1
 8001178:	2110      	movs	r1, #16
 800117a:	480d      	ldr	r0, [pc, #52]	; (80011b0 <write_bit+0x58>)
 800117c:	f001 fa56 	bl	800262c <HAL_GPIO_WritePin>
    delay_us(64);
 8001180:	2040      	movs	r0, #64	; 0x40
 8001182:	f7ff ff63 	bl	800104c <delay_us>
    HAL_GPIO_WritePin(DS_GPIO_Port, DS_Pin, GPIO_PIN_RESET);
    delay_us(60);
    HAL_GPIO_WritePin(DS_GPIO_Port, DS_Pin, GPIO_PIN_SET);
    delay_us(10);
  }
}
 8001186:	e00f      	b.n	80011a8 <write_bit+0x50>
    HAL_GPIO_WritePin(DS_GPIO_Port, DS_Pin, GPIO_PIN_RESET);
 8001188:	2200      	movs	r2, #0
 800118a:	2110      	movs	r1, #16
 800118c:	4808      	ldr	r0, [pc, #32]	; (80011b0 <write_bit+0x58>)
 800118e:	f001 fa4d 	bl	800262c <HAL_GPIO_WritePin>
    delay_us(60);
 8001192:	203c      	movs	r0, #60	; 0x3c
 8001194:	f7ff ff5a 	bl	800104c <delay_us>
    HAL_GPIO_WritePin(DS_GPIO_Port, DS_Pin, GPIO_PIN_SET);
 8001198:	2201      	movs	r2, #1
 800119a:	2110      	movs	r1, #16
 800119c:	4804      	ldr	r0, [pc, #16]	; (80011b0 <write_bit+0x58>)
 800119e:	f001 fa45 	bl	800262c <HAL_GPIO_WritePin>
    delay_us(10);
 80011a2:	200a      	movs	r0, #10
 80011a4:	f7ff ff52 	bl	800104c <delay_us>
}
 80011a8:	bf00      	nop
 80011aa:	3708      	adds	r7, #8
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	40020000 	.word	0x40020000

080011b4 <wire_write>:

void wire_write(uint8_t byte)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b084      	sub	sp, #16
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	4603      	mov	r3, r0
 80011bc:	71fb      	strb	r3, [r7, #7]
  int i;
  for (i = 0; i < 8; i++) {
 80011be:	2300      	movs	r3, #0
 80011c0:	60fb      	str	r3, [r7, #12]
 80011c2:	e00b      	b.n	80011dc <wire_write+0x28>
    write_bit(byte & 0x01);
 80011c4:	79fb      	ldrb	r3, [r7, #7]
 80011c6:	f003 0301 	and.w	r3, r3, #1
 80011ca:	4618      	mov	r0, r3
 80011cc:	f7ff ffc4 	bl	8001158 <write_bit>
    byte >>= 1;
 80011d0:	79fb      	ldrb	r3, [r7, #7]
 80011d2:	085b      	lsrs	r3, r3, #1
 80011d4:	71fb      	strb	r3, [r7, #7]
  for (i = 0; i < 8; i++) {
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	3301      	adds	r3, #1
 80011da:	60fb      	str	r3, [r7, #12]
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	2b07      	cmp	r3, #7
 80011e0:	ddf0      	ble.n	80011c4 <wire_write+0x10>
  }
}
 80011e2:	bf00      	nop
 80011e4:	bf00      	nop
 80011e6:	3710      	adds	r7, #16
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}

080011ec <byte_crc>:

static uint8_t byte_crc(uint8_t crc, uint8_t byte)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b085      	sub	sp, #20
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	4603      	mov	r3, r0
 80011f4:	460a      	mov	r2, r1
 80011f6:	71fb      	strb	r3, [r7, #7]
 80011f8:	4613      	mov	r3, r2
 80011fa:	71bb      	strb	r3, [r7, #6]
  int i;
  for (i = 0; i < 8; i++) {
 80011fc:	2300      	movs	r3, #0
 80011fe:	60fb      	str	r3, [r7, #12]
 8001200:	e016      	b.n	8001230 <byte_crc+0x44>
    uint8_t b = crc ^ byte;
 8001202:	79fa      	ldrb	r2, [r7, #7]
 8001204:	79bb      	ldrb	r3, [r7, #6]
 8001206:	4053      	eors	r3, r2
 8001208:	72fb      	strb	r3, [r7, #11]
    crc >>= 1;
 800120a:	79fb      	ldrb	r3, [r7, #7]
 800120c:	085b      	lsrs	r3, r3, #1
 800120e:	71fb      	strb	r3, [r7, #7]
    if (b & 0x01)
 8001210:	7afb      	ldrb	r3, [r7, #11]
 8001212:	f003 0301 	and.w	r3, r3, #1
 8001216:	2b00      	cmp	r3, #0
 8001218:	d004      	beq.n	8001224 <byte_crc+0x38>
      crc ^= 0x8c;
 800121a:	79fb      	ldrb	r3, [r7, #7]
 800121c:	f083 0373 	eor.w	r3, r3, #115	; 0x73
 8001220:	43db      	mvns	r3, r3
 8001222:	71fb      	strb	r3, [r7, #7]
    byte >>= 1;
 8001224:	79bb      	ldrb	r3, [r7, #6]
 8001226:	085b      	lsrs	r3, r3, #1
 8001228:	71bb      	strb	r3, [r7, #6]
  for (i = 0; i < 8; i++) {
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	3301      	adds	r3, #1
 800122e:	60fb      	str	r3, [r7, #12]
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	2b07      	cmp	r3, #7
 8001234:	dde5      	ble.n	8001202 <byte_crc+0x16>
  }
  return crc;
 8001236:	79fb      	ldrb	r3, [r7, #7]
}
 8001238:	4618      	mov	r0, r3
 800123a:	3714      	adds	r7, #20
 800123c:	46bd      	mov	sp, r7
 800123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001242:	4770      	bx	lr

08001244 <wire_crc>:

uint8_t wire_crc(const uint8_t* data, int len)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
 800124c:	6039      	str	r1, [r7, #0]
  int i;
    uint8_t crc = 0;
 800124e:	2300      	movs	r3, #0
 8001250:	72fb      	strb	r3, [r7, #11]

    for (i = 0; i < len; i++)
 8001252:	2300      	movs	r3, #0
 8001254:	60fb      	str	r3, [r7, #12]
 8001256:	e00d      	b.n	8001274 <wire_crc+0x30>
      crc = byte_crc(crc, data[i]);
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	687a      	ldr	r2, [r7, #4]
 800125c:	4413      	add	r3, r2
 800125e:	781a      	ldrb	r2, [r3, #0]
 8001260:	7afb      	ldrb	r3, [r7, #11]
 8001262:	4611      	mov	r1, r2
 8001264:	4618      	mov	r0, r3
 8001266:	f7ff ffc1 	bl	80011ec <byte_crc>
 800126a:	4603      	mov	r3, r0
 800126c:	72fb      	strb	r3, [r7, #11]
    for (i = 0; i < len; i++)
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	3301      	adds	r3, #1
 8001272:	60fb      	str	r3, [r7, #12]
 8001274:	68fa      	ldr	r2, [r7, #12]
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	429a      	cmp	r2, r3
 800127a:	dbed      	blt.n	8001258 <wire_crc+0x14>

    return crc;
 800127c:	7afb      	ldrb	r3, [r7, #11]
}
 800127e:	4618      	mov	r0, r3
 8001280:	3710      	adds	r7, #16
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}

08001286 <ds18b20_init>:

#define DS18B20_CONVERT_T          0x44
#define DS18B20_READ_SCRATCHPAD    0xBE

HAL_StatusTypeDef ds18b20_init(void)
{
 8001286:	b580      	push	{r7, lr}
 8001288:	af00      	add	r7, sp, #0
  return wire_init();
 800128a:	f7ff fed5 	bl	8001038 <wire_init>
 800128e:	4603      	mov	r3, r0
}
 8001290:	4618      	mov	r0, r3
 8001292:	bd80      	pop	{r7, pc}

08001294 <ds18b20_read_address>:
HAL_StatusTypeDef ds18b20_read_address(uint8_t* rom_code)
{
 8001294:	b590      	push	{r4, r7, lr}
 8001296:	b085      	sub	sp, #20
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  int i;
  uint8_t crc;

  if (wire_reset() != HAL_OK)
 800129c:	f7ff feee 	bl	800107c <wire_reset>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <ds18b20_read_address+0x16>
    return HAL_ERROR;
 80012a6:	2301      	movs	r3, #1
 80012a8:	e021      	b.n	80012ee <ds18b20_read_address+0x5a>

  wire_write(DS18B20_READ_ROM);
 80012aa:	2033      	movs	r0, #51	; 0x33
 80012ac:	f7ff ff82 	bl	80011b4 <wire_write>

  for (i = 0; i < DS18B20_ROM_CODE_SIZE; i++)
 80012b0:	2300      	movs	r3, #0
 80012b2:	60fb      	str	r3, [r7, #12]
 80012b4:	e009      	b.n	80012ca <ds18b20_read_address+0x36>
    rom_code[i] = wire_read();
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	687a      	ldr	r2, [r7, #4]
 80012ba:	18d4      	adds	r4, r2, r3
 80012bc:	f7ff ff2c 	bl	8001118 <wire_read>
 80012c0:	4603      	mov	r3, r0
 80012c2:	7023      	strb	r3, [r4, #0]
  for (i = 0; i < DS18B20_ROM_CODE_SIZE; i++)
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	3301      	adds	r3, #1
 80012c8:	60fb      	str	r3, [r7, #12]
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	2b07      	cmp	r3, #7
 80012ce:	ddf2      	ble.n	80012b6 <ds18b20_read_address+0x22>

  crc = wire_crc(rom_code, DS18B20_ROM_CODE_SIZE - 1);
 80012d0:	2107      	movs	r1, #7
 80012d2:	6878      	ldr	r0, [r7, #4]
 80012d4:	f7ff ffb6 	bl	8001244 <wire_crc>
 80012d8:	4603      	mov	r3, r0
 80012da:	72fb      	strb	r3, [r7, #11]
  if (rom_code[DS18B20_ROM_CODE_SIZE - 1] == crc)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	3307      	adds	r3, #7
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	7afa      	ldrb	r2, [r7, #11]
 80012e4:	429a      	cmp	r2, r3
 80012e6:	d101      	bne.n	80012ec <ds18b20_read_address+0x58>
    return HAL_OK;
 80012e8:	2300      	movs	r3, #0
 80012ea:	e000      	b.n	80012ee <ds18b20_read_address+0x5a>
  else
    return HAL_ERROR;
 80012ec:	2301      	movs	r3, #1
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	3714      	adds	r7, #20
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd90      	pop	{r4, r7, pc}

080012f6 <send_cmd>:
static HAL_StatusTypeDef send_cmd(const uint8_t* rom_code, uint8_t cmd)
{
 80012f6:	b580      	push	{r7, lr}
 80012f8:	b084      	sub	sp, #16
 80012fa:	af00      	add	r7, sp, #0
 80012fc:	6078      	str	r0, [r7, #4]
 80012fe:	460b      	mov	r3, r1
 8001300:	70fb      	strb	r3, [r7, #3]
  int i;

  if (wire_reset() != HAL_OK)
 8001302:	f7ff febb 	bl	800107c <wire_reset>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <send_cmd+0x1a>
    return HAL_ERROR;
 800130c:	2301      	movs	r3, #1
 800130e:	e01e      	b.n	800134e <send_cmd+0x58>

  if (!rom_code) {
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d103      	bne.n	800131e <send_cmd+0x28>
    wire_write(DS18B20_SKIP_ROM);
 8001316:	20cc      	movs	r0, #204	; 0xcc
 8001318:	f7ff ff4c 	bl	80011b4 <wire_write>
 800131c:	e012      	b.n	8001344 <send_cmd+0x4e>
  } else {
    wire_write(DS18B20_MATCH_ROM);
 800131e:	2055      	movs	r0, #85	; 0x55
 8001320:	f7ff ff48 	bl	80011b4 <wire_write>
    for (i = 0; i < DS18B20_ROM_CODE_SIZE; i++)
 8001324:	2300      	movs	r3, #0
 8001326:	60fb      	str	r3, [r7, #12]
 8001328:	e009      	b.n	800133e <send_cmd+0x48>
      wire_write(rom_code[i]);
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	687a      	ldr	r2, [r7, #4]
 800132e:	4413      	add	r3, r2
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff ff3e 	bl	80011b4 <wire_write>
    for (i = 0; i < DS18B20_ROM_CODE_SIZE; i++)
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	3301      	adds	r3, #1
 800133c:	60fb      	str	r3, [r7, #12]
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	2b07      	cmp	r3, #7
 8001342:	ddf2      	ble.n	800132a <send_cmd+0x34>
  }
  wire_write(cmd);
 8001344:	78fb      	ldrb	r3, [r7, #3]
 8001346:	4618      	mov	r0, r3
 8001348:	f7ff ff34 	bl	80011b4 <wire_write>
  return HAL_OK;
 800134c:	2300      	movs	r3, #0
}
 800134e:	4618      	mov	r0, r3
 8001350:	3710      	adds	r7, #16
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}

08001356 <ds18b20_start_measure>:
HAL_StatusTypeDef ds18b20_start_measure(const uint8_t* rom_code)
{
 8001356:	b580      	push	{r7, lr}
 8001358:	b082      	sub	sp, #8
 800135a:	af00      	add	r7, sp, #0
 800135c:	6078      	str	r0, [r7, #4]
  return send_cmd(rom_code, DS18B20_CONVERT_T);
 800135e:	2144      	movs	r1, #68	; 0x44
 8001360:	6878      	ldr	r0, [r7, #4]
 8001362:	f7ff ffc8 	bl	80012f6 <send_cmd>
 8001366:	4603      	mov	r3, r0
}
 8001368:	4618      	mov	r0, r3
 800136a:	3708      	adds	r7, #8
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}

08001370 <ds18b20_read_scratchpad>:
static HAL_StatusTypeDef ds18b20_read_scratchpad(const uint8_t* rom_code, uint8_t* scratchpad)
{
 8001370:	b590      	push	{r4, r7, lr}
 8001372:	b085      	sub	sp, #20
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
 8001378:	6039      	str	r1, [r7, #0]
  int i;
  uint8_t crc;

  if (send_cmd(rom_code, DS18B20_READ_SCRATCHPAD) != HAL_OK)
 800137a:	21be      	movs	r1, #190	; 0xbe
 800137c:	6878      	ldr	r0, [r7, #4]
 800137e:	f7ff ffba 	bl	80012f6 <send_cmd>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <ds18b20_read_scratchpad+0x1c>
    return HAL_ERROR;
 8001388:	2301      	movs	r3, #1
 800138a:	e01e      	b.n	80013ca <ds18b20_read_scratchpad+0x5a>

  for (i = 0; i < DS18B20_SCRATCHPAD_SIZE; i++)
 800138c:	2300      	movs	r3, #0
 800138e:	60fb      	str	r3, [r7, #12]
 8001390:	e009      	b.n	80013a6 <ds18b20_read_scratchpad+0x36>
    scratchpad[i] = wire_read();
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	683a      	ldr	r2, [r7, #0]
 8001396:	18d4      	adds	r4, r2, r3
 8001398:	f7ff febe 	bl	8001118 <wire_read>
 800139c:	4603      	mov	r3, r0
 800139e:	7023      	strb	r3, [r4, #0]
  for (i = 0; i < DS18B20_SCRATCHPAD_SIZE; i++)
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	3301      	adds	r3, #1
 80013a4:	60fb      	str	r3, [r7, #12]
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	2b08      	cmp	r3, #8
 80013aa:	ddf2      	ble.n	8001392 <ds18b20_read_scratchpad+0x22>

  crc = wire_crc(scratchpad, DS18B20_SCRATCHPAD_SIZE - 1);
 80013ac:	2108      	movs	r1, #8
 80013ae:	6838      	ldr	r0, [r7, #0]
 80013b0:	f7ff ff48 	bl	8001244 <wire_crc>
 80013b4:	4603      	mov	r3, r0
 80013b6:	72fb      	strb	r3, [r7, #11]
  if (scratchpad[DS18B20_SCRATCHPAD_SIZE - 1] == crc)
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	3308      	adds	r3, #8
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	7afa      	ldrb	r2, [r7, #11]
 80013c0:	429a      	cmp	r2, r3
 80013c2:	d101      	bne.n	80013c8 <ds18b20_read_scratchpad+0x58>
    return HAL_OK;
 80013c4:	2300      	movs	r3, #0
 80013c6:	e000      	b.n	80013ca <ds18b20_read_scratchpad+0x5a>
  else
    return HAL_ERROR;
 80013c8:	2301      	movs	r3, #1
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	3714      	adds	r7, #20
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd90      	pop	{r4, r7, pc}
	...

080013d4 <ds18b20_get_temp>:
float ds18b20_get_temp(const uint8_t* rom_code)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b086      	sub	sp, #24
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  uint8_t scratchpad[DS18B20_SCRATCHPAD_SIZE];
  int16_t temp;

  if (ds18b20_read_scratchpad(rom_code, scratchpad) != HAL_OK)
 80013dc:	f107 030c 	add.w	r3, r7, #12
 80013e0:	4619      	mov	r1, r3
 80013e2:	6878      	ldr	r0, [r7, #4]
 80013e4:	f7ff ffc4 	bl	8001370 <ds18b20_read_scratchpad>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d002      	beq.n	80013f4 <ds18b20_get_temp+0x20>
    return 85.0f;
 80013ee:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 800141c <ds18b20_get_temp+0x48>
 80013f2:	e00b      	b.n	800140c <ds18b20_get_temp+0x38>
 80013f4:	89bb      	ldrh	r3, [r7, #12]

  memcpy(&temp, &scratchpad[0], sizeof(temp));
 80013f6:	817b      	strh	r3, [r7, #10]

  return temp / 16.0f;
 80013f8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80013fc:	ee07 3a90 	vmov	s15, r3
 8001400:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001404:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8001408:	ee87 7aa6 	vdiv.f32	s14, s15, s13
}
 800140c:	eef0 7a47 	vmov.f32	s15, s14
 8001410:	eeb0 0a67 	vmov.f32	s0, s15
 8001414:	3718      	adds	r7, #24
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	42aa0000 	.word	0x42aa0000

08001420 <Lcd_create>:
 */
Lcd_HandleTypeDef Lcd_create(
		Lcd_PortType port[], Lcd_PinType pin[],
		Lcd_PortType rs_port, Lcd_PinType rs_pin,
		Lcd_PortType en_port, Lcd_PinType en_pin, Lcd_ModeTypeDef mode)
{
 8001420:	b5b0      	push	{r4, r5, r7, lr}
 8001422:	b08a      	sub	sp, #40	; 0x28
 8001424:	af00      	add	r7, sp, #0
 8001426:	60f8      	str	r0, [r7, #12]
 8001428:	60b9      	str	r1, [r7, #8]
 800142a:	607a      	str	r2, [r7, #4]
 800142c:	603b      	str	r3, [r7, #0]
	Lcd_HandleTypeDef lcd;

	lcd.mode = mode;
 800142e:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8001432:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	lcd.en_pin = en_pin;
 8001436:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800143a:	84bb      	strh	r3, [r7, #36]	; 0x24
	lcd.en_port = en_port;
 800143c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800143e:	623b      	str	r3, [r7, #32]

	lcd.rs_pin = rs_pin;
 8001440:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001442:	83bb      	strh	r3, [r7, #28]
	lcd.rs_port = rs_port;
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	61bb      	str	r3, [r7, #24]

	lcd.data_pin = pin;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	617b      	str	r3, [r7, #20]
	lcd.data_port = port;
 800144c:	68bb      	ldr	r3, [r7, #8]
 800144e:	613b      	str	r3, [r7, #16]

	Lcd_init(&lcd);
 8001450:	f107 0310 	add.w	r3, r7, #16
 8001454:	4618      	mov	r0, r3
 8001456:	f000 f80e 	bl	8001476 <Lcd_init>

	return lcd;
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	461d      	mov	r5, r3
 800145e:	f107 0410 	add.w	r4, r7, #16
 8001462:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001464:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001466:	e894 0003 	ldmia.w	r4, {r0, r1}
 800146a:	e885 0003 	stmia.w	r5, {r0, r1}
}
 800146e:	68f8      	ldr	r0, [r7, #12]
 8001470:	3728      	adds	r7, #40	; 0x28
 8001472:	46bd      	mov	sp, r7
 8001474:	bdb0      	pop	{r4, r5, r7, pc}

08001476 <Lcd_init>:

/**
 * Initialize 16x2-lcd without cursor
 */
void Lcd_init(Lcd_HandleTypeDef * lcd)
{
 8001476:	b580      	push	{r7, lr}
 8001478:	b082      	sub	sp, #8
 800147a:	af00      	add	r7, sp, #0
 800147c:	6078      	str	r0, [r7, #4]
	if(lcd->mode == LCD_4_BIT_MODE)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	7d9b      	ldrb	r3, [r3, #22]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d10c      	bne.n	80014a0 <Lcd_init+0x2a>
	{
			lcd_write_command(lcd, 0x33);
 8001486:	2133      	movs	r1, #51	; 0x33
 8001488:	6878      	ldr	r0, [r7, #4]
 800148a:	f000 f891 	bl	80015b0 <lcd_write_command>
			lcd_write_command(lcd, 0x32);
 800148e:	2132      	movs	r1, #50	; 0x32
 8001490:	6878      	ldr	r0, [r7, #4]
 8001492:	f000 f88d 	bl	80015b0 <lcd_write_command>
			lcd_write_command(lcd, FUNCTION_SET | OPT_N);				// 4-bit mode
 8001496:	2128      	movs	r1, #40	; 0x28
 8001498:	6878      	ldr	r0, [r7, #4]
 800149a:	f000 f889 	bl	80015b0 <lcd_write_command>
 800149e:	e003      	b.n	80014a8 <Lcd_init+0x32>
	}
	else
		lcd_write_command(lcd, FUNCTION_SET | OPT_DL | OPT_N);
 80014a0:	2138      	movs	r1, #56	; 0x38
 80014a2:	6878      	ldr	r0, [r7, #4]
 80014a4:	f000 f884 	bl	80015b0 <lcd_write_command>


	lcd_write_command(lcd, CLEAR_DISPLAY);						// Clear screen
 80014a8:	2101      	movs	r1, #1
 80014aa:	6878      	ldr	r0, [r7, #4]
 80014ac:	f000 f880 	bl	80015b0 <lcd_write_command>
	lcd_write_command(lcd, DISPLAY_ON_OFF_CONTROL | OPT_D);		// Lcd-on, cursor-off, no-blink
 80014b0:	210c      	movs	r1, #12
 80014b2:	6878      	ldr	r0, [r7, #4]
 80014b4:	f000 f87c 	bl	80015b0 <lcd_write_command>
	lcd_write_command(lcd, ENTRY_MODE_SET | OPT_INC);			// Increment cursor
 80014b8:	2106      	movs	r1, #6
 80014ba:	6878      	ldr	r0, [r7, #4]
 80014bc:	f000 f878 	bl	80015b0 <lcd_write_command>
}
 80014c0:	bf00      	nop
 80014c2:	3708      	adds	r7, #8
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}

080014c8 <Lcd_int>:

/**
 * Write a number on the current position
 */
void Lcd_int(Lcd_HandleTypeDef * lcd, float number)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b08a      	sub	sp, #40	; 0x28
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	ed87 0a00 	vstr	s0, [r7]
	char buffer[11];
	char buffer_out[11];
	sprintf(buffer, "%f", number);
 80014d4:	6838      	ldr	r0, [r7, #0]
 80014d6:	f7ff f857 	bl	8000588 <__aeabi_f2d>
 80014da:	4602      	mov	r2, r0
 80014dc:	460b      	mov	r3, r1
 80014de:	f107 0018 	add.w	r0, r7, #24
 80014e2:	4915      	ldr	r1, [pc, #84]	; (8001538 <Lcd_int+0x70>)
 80014e4:	f003 fe80 	bl	80051e8 <siprintf>
	int period = 0;
 80014e8:	2300      	movs	r3, #0
 80014ea:	627b      	str	r3, [r7, #36]	; 0x24
	for(period = 0; period<sizeof(buffer); period++)
 80014ec:	2300      	movs	r3, #0
 80014ee:	627b      	str	r3, [r7, #36]	; 0x24
 80014f0:	e009      	b.n	8001506 <Lcd_int+0x3e>
	{
		if(buffer[period] == '.')
 80014f2:	f107 0218 	add.w	r2, r7, #24
 80014f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014f8:	4413      	add	r3, r2
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	2b2e      	cmp	r3, #46	; 0x2e
 80014fe:	d006      	beq.n	800150e <Lcd_int+0x46>
	for(period = 0; period<sizeof(buffer); period++)
 8001500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001502:	3301      	adds	r3, #1
 8001504:	627b      	str	r3, [r7, #36]	; 0x24
 8001506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001508:	2b0a      	cmp	r3, #10
 800150a:	d9f2      	bls.n	80014f2 <Lcd_int+0x2a>
 800150c:	e000      	b.n	8001510 <Lcd_int+0x48>
			break;
 800150e:	bf00      	nop
	}
	strncpy(buffer_out, buffer, period + 4);
 8001510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001512:	3304      	adds	r3, #4
 8001514:	461a      	mov	r2, r3
 8001516:	f107 0118 	add.w	r1, r7, #24
 800151a:	f107 030c 	add.w	r3, r7, #12
 800151e:	4618      	mov	r0, r3
 8001520:	f003 fe82 	bl	8005228 <strncpy>
	Lcd_string(lcd, buffer_out);
 8001524:	f107 030c 	add.w	r3, r7, #12
 8001528:	4619      	mov	r1, r3
 800152a:	6878      	ldr	r0, [r7, #4]
 800152c:	f000 f806 	bl	800153c <Lcd_string>
}
 8001530:	bf00      	nop
 8001532:	3728      	adds	r7, #40	; 0x28
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	08008e08 	.word	0x08008e08

0800153c <Lcd_string>:

/**
 * Write a string on the current position
 */
void Lcd_string(Lcd_HandleTypeDef * lcd, char * string)
{
 800153c:	b590      	push	{r4, r7, lr}
 800153e:	b085      	sub	sp, #20
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	6039      	str	r1, [r7, #0]
	for(uint8_t i = 0; i < strlen(string); i++)
 8001546:	2300      	movs	r3, #0
 8001548:	73fb      	strb	r3, [r7, #15]
 800154a:	e00a      	b.n	8001562 <Lcd_string+0x26>
	{
		lcd_write_data(lcd, string[i]);
 800154c:	7bfb      	ldrb	r3, [r7, #15]
 800154e:	683a      	ldr	r2, [r7, #0]
 8001550:	4413      	add	r3, r2
 8001552:	781b      	ldrb	r3, [r3, #0]
 8001554:	4619      	mov	r1, r3
 8001556:	6878      	ldr	r0, [r7, #4]
 8001558:	f000 f858 	bl	800160c <lcd_write_data>
	for(uint8_t i = 0; i < strlen(string); i++)
 800155c:	7bfb      	ldrb	r3, [r7, #15]
 800155e:	3301      	adds	r3, #1
 8001560:	73fb      	strb	r3, [r7, #15]
 8001562:	7bfc      	ldrb	r4, [r7, #15]
 8001564:	6838      	ldr	r0, [r7, #0]
 8001566:	f7fe fe53 	bl	8000210 <strlen>
 800156a:	4603      	mov	r3, r0
 800156c:	429c      	cmp	r4, r3
 800156e:	d3ed      	bcc.n	800154c <Lcd_string+0x10>
	}
}
 8001570:	bf00      	nop
 8001572:	bf00      	nop
 8001574:	3714      	adds	r7, #20
 8001576:	46bd      	mov	sp, r7
 8001578:	bd90      	pop	{r4, r7, pc}
	...

0800157c <Lcd_cursor>:

/**
 * Set the cursor position
 */
void Lcd_cursor(Lcd_HandleTypeDef * lcd, uint8_t row, uint8_t col)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b082      	sub	sp, #8
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
 8001584:	460b      	mov	r3, r1
 8001586:	70fb      	strb	r3, [r7, #3]
 8001588:	4613      	mov	r3, r2
 800158a:	70bb      	strb	r3, [r7, #2]
	#ifdef LCD20xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_20[row] + col);
	#endif

	#ifdef LCD16xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_16[row] + col);
 800158c:	78fb      	ldrb	r3, [r7, #3]
 800158e:	4a07      	ldr	r2, [pc, #28]	; (80015ac <Lcd_cursor+0x30>)
 8001590:	5cd2      	ldrb	r2, [r2, r3]
 8001592:	78bb      	ldrb	r3, [r7, #2]
 8001594:	4413      	add	r3, r2
 8001596:	b2db      	uxtb	r3, r3
 8001598:	3b80      	subs	r3, #128	; 0x80
 800159a:	b2db      	uxtb	r3, r3
 800159c:	4619      	mov	r1, r3
 800159e:	6878      	ldr	r0, [r7, #4]
 80015a0:	f000 f806 	bl	80015b0 <lcd_write_command>
	#endif
}
 80015a4:	bf00      	nop
 80015a6:	3708      	adds	r7, #8
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	08008e2c 	.word	0x08008e2c

080015b0 <lcd_write_command>:

/**
 * Write a byte to the command register
 */
void lcd_write_command(Lcd_HandleTypeDef * lcd, uint8_t command)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
 80015b8:	460b      	mov	r3, r1
 80015ba:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_COMMAND_REG);		// Write to command register
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6898      	ldr	r0, [r3, #8]
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	899b      	ldrh	r3, [r3, #12]
 80015c4:	2200      	movs	r2, #0
 80015c6:	4619      	mov	r1, r3
 80015c8:	f001 f830 	bl	800262c <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	7d9b      	ldrb	r3, [r3, #22]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d111      	bne.n	80015f8 <lcd_write_command+0x48>
	{
		lcd_write(lcd, (command >> 4), LCD_NIB);
 80015d4:	78fb      	ldrb	r3, [r7, #3]
 80015d6:	091b      	lsrs	r3, r3, #4
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	2204      	movs	r2, #4
 80015dc:	4619      	mov	r1, r3
 80015de:	6878      	ldr	r0, [r7, #4]
 80015e0:	f000 f842 	bl	8001668 <lcd_write>
		lcd_write(lcd, command & 0x0F, LCD_NIB);
 80015e4:	78fb      	ldrb	r3, [r7, #3]
 80015e6:	f003 030f 	and.w	r3, r3, #15
 80015ea:	b2db      	uxtb	r3, r3
 80015ec:	2204      	movs	r2, #4
 80015ee:	4619      	mov	r1, r3
 80015f0:	6878      	ldr	r0, [r7, #4]
 80015f2:	f000 f839 	bl	8001668 <lcd_write>
	else
	{
		lcd_write(lcd, command, LCD_BYTE);
	}

}
 80015f6:	e005      	b.n	8001604 <lcd_write_command+0x54>
		lcd_write(lcd, command, LCD_BYTE);
 80015f8:	78fb      	ldrb	r3, [r7, #3]
 80015fa:	2208      	movs	r2, #8
 80015fc:	4619      	mov	r1, r3
 80015fe:	6878      	ldr	r0, [r7, #4]
 8001600:	f000 f832 	bl	8001668 <lcd_write>
}
 8001604:	bf00      	nop
 8001606:	3708      	adds	r7, #8
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}

0800160c <lcd_write_data>:

/**
 * Write a byte to the data register
 */
void lcd_write_data(Lcd_HandleTypeDef * lcd, uint8_t data)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	460b      	mov	r3, r1
 8001616:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_DATA_REG);			// Write to data register
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6898      	ldr	r0, [r3, #8]
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	899b      	ldrh	r3, [r3, #12]
 8001620:	2201      	movs	r2, #1
 8001622:	4619      	mov	r1, r3
 8001624:	f001 f802 	bl	800262c <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	7d9b      	ldrb	r3, [r3, #22]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d111      	bne.n	8001654 <lcd_write_data+0x48>
	{
		lcd_write(lcd, data >> 4, LCD_NIB);
 8001630:	78fb      	ldrb	r3, [r7, #3]
 8001632:	091b      	lsrs	r3, r3, #4
 8001634:	b2db      	uxtb	r3, r3
 8001636:	2204      	movs	r2, #4
 8001638:	4619      	mov	r1, r3
 800163a:	6878      	ldr	r0, [r7, #4]
 800163c:	f000 f814 	bl	8001668 <lcd_write>
		lcd_write(lcd, data & 0x0F, LCD_NIB);
 8001640:	78fb      	ldrb	r3, [r7, #3]
 8001642:	f003 030f 	and.w	r3, r3, #15
 8001646:	b2db      	uxtb	r3, r3
 8001648:	2204      	movs	r2, #4
 800164a:	4619      	mov	r1, r3
 800164c:	6878      	ldr	r0, [r7, #4]
 800164e:	f000 f80b 	bl	8001668 <lcd_write>
	else
	{
		lcd_write(lcd, data, LCD_BYTE);
	}

}
 8001652:	e005      	b.n	8001660 <lcd_write_data+0x54>
		lcd_write(lcd, data, LCD_BYTE);
 8001654:	78fb      	ldrb	r3, [r7, #3]
 8001656:	2208      	movs	r2, #8
 8001658:	4619      	mov	r1, r3
 800165a:	6878      	ldr	r0, [r7, #4]
 800165c:	f000 f804 	bl	8001668 <lcd_write>
}
 8001660:	bf00      	nop
 8001662:	3708      	adds	r7, #8
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}

08001668 <lcd_write>:

/**
 * Set len bits on the bus and toggle the enable line
 */
void lcd_write(Lcd_HandleTypeDef * lcd, uint8_t data, uint8_t len)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b084      	sub	sp, #16
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
 8001670:	460b      	mov	r3, r1
 8001672:	70fb      	strb	r3, [r7, #3]
 8001674:	4613      	mov	r3, r2
 8001676:	70bb      	strb	r3, [r7, #2]
	for(uint8_t i = 0; i < len; i++)
 8001678:	2300      	movs	r3, #0
 800167a:	73fb      	strb	r3, [r7, #15]
 800167c:	e019      	b.n	80016b2 <lcd_write+0x4a>
	{
		HAL_GPIO_WritePin(lcd->data_port[i], lcd->data_pin[i], (data >> i) & 0x01);
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681a      	ldr	r2, [r3, #0]
 8001682:	7bfb      	ldrb	r3, [r7, #15]
 8001684:	009b      	lsls	r3, r3, #2
 8001686:	4413      	add	r3, r2
 8001688:	6818      	ldr	r0, [r3, #0]
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	685a      	ldr	r2, [r3, #4]
 800168e:	7bfb      	ldrb	r3, [r7, #15]
 8001690:	005b      	lsls	r3, r3, #1
 8001692:	4413      	add	r3, r2
 8001694:	8819      	ldrh	r1, [r3, #0]
 8001696:	78fa      	ldrb	r2, [r7, #3]
 8001698:	7bfb      	ldrb	r3, [r7, #15]
 800169a:	fa42 f303 	asr.w	r3, r2, r3
 800169e:	b2db      	uxtb	r3, r3
 80016a0:	f003 0301 	and.w	r3, r3, #1
 80016a4:	b2db      	uxtb	r3, r3
 80016a6:	461a      	mov	r2, r3
 80016a8:	f000 ffc0 	bl	800262c <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < len; i++)
 80016ac:	7bfb      	ldrb	r3, [r7, #15]
 80016ae:	3301      	adds	r3, #1
 80016b0:	73fb      	strb	r3, [r7, #15]
 80016b2:	7bfa      	ldrb	r2, [r7, #15]
 80016b4:	78bb      	ldrb	r3, [r7, #2]
 80016b6:	429a      	cmp	r2, r3
 80016b8:	d3e1      	bcc.n	800167e <lcd_write+0x16>
	}

	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 1);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6918      	ldr	r0, [r3, #16]
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	8a9b      	ldrh	r3, [r3, #20]
 80016c2:	2201      	movs	r2, #1
 80016c4:	4619      	mov	r1, r3
 80016c6:	f000 ffb1 	bl	800262c <HAL_GPIO_WritePin>
	DELAY(1);
 80016ca:	2001      	movs	r0, #1
 80016cc:	f000 fce0 	bl	8002090 <HAL_Delay>
	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 0); 		// Data receive on falling edge
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	6918      	ldr	r0, [r3, #16]
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	8a9b      	ldrh	r3, [r3, #20]
 80016d8:	2200      	movs	r2, #0
 80016da:	4619      	mov	r1, r3
 80016dc:	f000 ffa6 	bl	800262c <HAL_GPIO_WritePin>
}
 80016e0:	bf00      	nop
 80016e2:	3710      	adds	r7, #16
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}

080016e8 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b08c      	sub	sp, #48	; 0x30
 80016ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ee:	f107 031c 	add.w	r3, r7, #28
 80016f2:	2200      	movs	r2, #0
 80016f4:	601a      	str	r2, [r3, #0]
 80016f6:	605a      	str	r2, [r3, #4]
 80016f8:	609a      	str	r2, [r3, #8]
 80016fa:	60da      	str	r2, [r3, #12]
 80016fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016fe:	4ba4      	ldr	r3, [pc, #656]	; (8001990 <MX_GPIO_Init+0x2a8>)
 8001700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001702:	4aa3      	ldr	r2, [pc, #652]	; (8001990 <MX_GPIO_Init+0x2a8>)
 8001704:	f043 0304 	orr.w	r3, r3, #4
 8001708:	6313      	str	r3, [r2, #48]	; 0x30
 800170a:	4ba1      	ldr	r3, [pc, #644]	; (8001990 <MX_GPIO_Init+0x2a8>)
 800170c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170e:	f003 0304 	and.w	r3, r3, #4
 8001712:	61bb      	str	r3, [r7, #24]
 8001714:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001716:	4b9e      	ldr	r3, [pc, #632]	; (8001990 <MX_GPIO_Init+0x2a8>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171a:	4a9d      	ldr	r2, [pc, #628]	; (8001990 <MX_GPIO_Init+0x2a8>)
 800171c:	f043 0320 	orr.w	r3, r3, #32
 8001720:	6313      	str	r3, [r2, #48]	; 0x30
 8001722:	4b9b      	ldr	r3, [pc, #620]	; (8001990 <MX_GPIO_Init+0x2a8>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001726:	f003 0320 	and.w	r3, r3, #32
 800172a:	617b      	str	r3, [r7, #20]
 800172c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800172e:	4b98      	ldr	r3, [pc, #608]	; (8001990 <MX_GPIO_Init+0x2a8>)
 8001730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001732:	4a97      	ldr	r2, [pc, #604]	; (8001990 <MX_GPIO_Init+0x2a8>)
 8001734:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001738:	6313      	str	r3, [r2, #48]	; 0x30
 800173a:	4b95      	ldr	r3, [pc, #596]	; (8001990 <MX_GPIO_Init+0x2a8>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001742:	613b      	str	r3, [r7, #16]
 8001744:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001746:	4b92      	ldr	r3, [pc, #584]	; (8001990 <MX_GPIO_Init+0x2a8>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174a:	4a91      	ldr	r2, [pc, #580]	; (8001990 <MX_GPIO_Init+0x2a8>)
 800174c:	f043 0301 	orr.w	r3, r3, #1
 8001750:	6313      	str	r3, [r2, #48]	; 0x30
 8001752:	4b8f      	ldr	r3, [pc, #572]	; (8001990 <MX_GPIO_Init+0x2a8>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001756:	f003 0301 	and.w	r3, r3, #1
 800175a:	60fb      	str	r3, [r7, #12]
 800175c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800175e:	4b8c      	ldr	r3, [pc, #560]	; (8001990 <MX_GPIO_Init+0x2a8>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001762:	4a8b      	ldr	r2, [pc, #556]	; (8001990 <MX_GPIO_Init+0x2a8>)
 8001764:	f043 0302 	orr.w	r3, r3, #2
 8001768:	6313      	str	r3, [r2, #48]	; 0x30
 800176a:	4b89      	ldr	r3, [pc, #548]	; (8001990 <MX_GPIO_Init+0x2a8>)
 800176c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176e:	f003 0302 	and.w	r3, r3, #2
 8001772:	60bb      	str	r3, [r7, #8]
 8001774:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001776:	4b86      	ldr	r3, [pc, #536]	; (8001990 <MX_GPIO_Init+0x2a8>)
 8001778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177a:	4a85      	ldr	r2, [pc, #532]	; (8001990 <MX_GPIO_Init+0x2a8>)
 800177c:	f043 0308 	orr.w	r3, r3, #8
 8001780:	6313      	str	r3, [r2, #48]	; 0x30
 8001782:	4b83      	ldr	r3, [pc, #524]	; (8001990 <MX_GPIO_Init+0x2a8>)
 8001784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001786:	f003 0308 	and.w	r3, r3, #8
 800178a:	607b      	str	r3, [r7, #4]
 800178c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800178e:	4b80      	ldr	r3, [pc, #512]	; (8001990 <MX_GPIO_Init+0x2a8>)
 8001790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001792:	4a7f      	ldr	r2, [pc, #508]	; (8001990 <MX_GPIO_Init+0x2a8>)
 8001794:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001798:	6313      	str	r3, [r2, #48]	; 0x30
 800179a:	4b7d      	ldr	r3, [pc, #500]	; (8001990 <MX_GPIO_Init+0x2a8>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017a2:	603b      	str	r3, [r7, #0]
 80017a4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, D7_Pin|RS_Pin|EN_Pin, GPIO_PIN_RESET);
 80017a6:	2200      	movs	r2, #0
 80017a8:	f44f 6185 	mov.w	r1, #1064	; 0x428
 80017ac:	4879      	ldr	r0, [pc, #484]	; (8001994 <MX_GPIO_Init+0x2ac>)
 80017ae:	f000 ff3d 	bl	800262c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, D5_Pin|D6_Pin, GPIO_PIN_RESET);
 80017b2:	2200      	movs	r2, #0
 80017b4:	2109      	movs	r1, #9
 80017b6:	4878      	ldr	r0, [pc, #480]	; (8001998 <MX_GPIO_Init+0x2b0>)
 80017b8:	f000 ff38 	bl	800262c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, GPIO_PIN_RESET);
 80017bc:	2200      	movs	r2, #0
 80017be:	2108      	movs	r1, #8
 80017c0:	4876      	ldr	r0, [pc, #472]	; (800199c <MX_GPIO_Init+0x2b4>)
 80017c2:	f000 ff33 	bl	800262c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DS_GPIO_Port, DS_Pin, GPIO_PIN_SET);
 80017c6:	2201      	movs	r2, #1
 80017c8:	2110      	movs	r1, #16
 80017ca:	4874      	ldr	r0, [pc, #464]	; (800199c <MX_GPIO_Init+0x2b4>)
 80017cc:	f000 ff2e 	bl	800262c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80017d0:	2200      	movs	r2, #0
 80017d2:	f244 0181 	movw	r1, #16513	; 0x4081
 80017d6:	4872      	ldr	r0, [pc, #456]	; (80019a0 <MX_GPIO_Init+0x2b8>)
 80017d8:	f000 ff28 	bl	800262c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80017dc:	2200      	movs	r2, #0
 80017de:	2140      	movs	r1, #64	; 0x40
 80017e0:	4870      	ldr	r0, [pc, #448]	; (80019a4 <MX_GPIO_Init+0x2bc>)
 80017e2:	f000 ff23 	bl	800262c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80017e6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017ec:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80017f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f2:	2300      	movs	r3, #0
 80017f4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80017f6:	f107 031c 	add.w	r3, r7, #28
 80017fa:	4619      	mov	r1, r3
 80017fc:	4866      	ldr	r0, [pc, #408]	; (8001998 <MX_GPIO_Init+0x2b0>)
 80017fe:	f000 fd51 	bl	80022a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = D7_Pin|RS_Pin|EN_Pin;
 8001802:	f44f 6385 	mov.w	r3, #1064	; 0x428
 8001806:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001808:	2301      	movs	r3, #1
 800180a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180c:	2300      	movs	r3, #0
 800180e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001810:	2300      	movs	r3, #0
 8001812:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001814:	f107 031c 	add.w	r3, r7, #28
 8001818:	4619      	mov	r1, r3
 800181a:	485e      	ldr	r0, [pc, #376]	; (8001994 <MX_GPIO_Init+0x2ac>)
 800181c:	f000 fd42 	bl	80022a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = D5_Pin|D6_Pin;
 8001820:	2309      	movs	r3, #9
 8001822:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001824:	2301      	movs	r3, #1
 8001826:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001828:	2300      	movs	r3, #0
 800182a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800182c:	2300      	movs	r3, #0
 800182e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001830:	f107 031c 	add.w	r3, r7, #28
 8001834:	4619      	mov	r1, r3
 8001836:	4858      	ldr	r0, [pc, #352]	; (8001998 <MX_GPIO_Init+0x2b0>)
 8001838:	f000 fd34 	bl	80022a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800183c:	2332      	movs	r3, #50	; 0x32
 800183e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001840:	2302      	movs	r3, #2
 8001842:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001844:	2300      	movs	r3, #0
 8001846:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001848:	2303      	movs	r3, #3
 800184a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800184c:	230b      	movs	r3, #11
 800184e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001850:	f107 031c 	add.w	r3, r7, #28
 8001854:	4619      	mov	r1, r3
 8001856:	4850      	ldr	r0, [pc, #320]	; (8001998 <MX_GPIO_Init+0x2b0>)
 8001858:	f000 fd24 	bl	80022a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800185c:	2386      	movs	r3, #134	; 0x86
 800185e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001860:	2302      	movs	r3, #2
 8001862:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001864:	2300      	movs	r3, #0
 8001866:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001868:	2303      	movs	r3, #3
 800186a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800186c:	230b      	movs	r3, #11
 800186e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001870:	f107 031c 	add.w	r3, r7, #28
 8001874:	4619      	mov	r1, r3
 8001876:	4849      	ldr	r0, [pc, #292]	; (800199c <MX_GPIO_Init+0x2b4>)
 8001878:	f000 fd14 	bl	80022a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = D4_Pin;
 800187c:	2308      	movs	r3, #8
 800187e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001880:	2301      	movs	r3, #1
 8001882:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001884:	2300      	movs	r3, #0
 8001886:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001888:	2300      	movs	r3, #0
 800188a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(D4_GPIO_Port, &GPIO_InitStruct);
 800188c:	f107 031c 	add.w	r3, r7, #28
 8001890:	4619      	mov	r1, r3
 8001892:	4842      	ldr	r0, [pc, #264]	; (800199c <MX_GPIO_Init+0x2b4>)
 8001894:	f000 fd06 	bl	80022a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DS_Pin;
 8001898:	2310      	movs	r3, #16
 800189a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800189c:	2311      	movs	r3, #17
 800189e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a0:	2300      	movs	r3, #0
 80018a2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a4:	2300      	movs	r3, #0
 80018a6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(DS_GPIO_Port, &GPIO_InitStruct);
 80018a8:	f107 031c 	add.w	r3, r7, #28
 80018ac:	4619      	mov	r1, r3
 80018ae:	483b      	ldr	r0, [pc, #236]	; (800199c <MX_GPIO_Init+0x2b4>)
 80018b0:	f000 fcf8 	bl	80022a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80018b4:	f244 0381 	movw	r3, #16513	; 0x4081
 80018b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ba:	2301      	movs	r3, #1
 80018bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018be:	2300      	movs	r3, #0
 80018c0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c2:	2300      	movs	r3, #0
 80018c4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018c6:	f107 031c 	add.w	r3, r7, #28
 80018ca:	4619      	mov	r1, r3
 80018cc:	4834      	ldr	r0, [pc, #208]	; (80019a0 <MX_GPIO_Init+0x2b8>)
 80018ce:	f000 fce9 	bl	80022a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80018d2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018d8:	2302      	movs	r3, #2
 80018da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018dc:	2300      	movs	r3, #0
 80018de:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018e0:	2303      	movs	r3, #3
 80018e2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80018e4:	230b      	movs	r3, #11
 80018e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80018e8:	f107 031c 	add.w	r3, r7, #28
 80018ec:	4619      	mov	r1, r3
 80018ee:	482c      	ldr	r0, [pc, #176]	; (80019a0 <MX_GPIO_Init+0x2b8>)
 80018f0:	f000 fcd8 	bl	80022a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80018f4:	2340      	movs	r3, #64	; 0x40
 80018f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018f8:	2301      	movs	r3, #1
 80018fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fc:	2300      	movs	r3, #0
 80018fe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001900:	2300      	movs	r3, #0
 8001902:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001904:	f107 031c 	add.w	r3, r7, #28
 8001908:	4619      	mov	r1, r3
 800190a:	4826      	ldr	r0, [pc, #152]	; (80019a4 <MX_GPIO_Init+0x2bc>)
 800190c:	f000 fcca 	bl	80022a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001910:	2380      	movs	r3, #128	; 0x80
 8001912:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001914:	2300      	movs	r3, #0
 8001916:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001918:	2300      	movs	r3, #0
 800191a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800191c:	f107 031c 	add.w	r3, r7, #28
 8001920:	4619      	mov	r1, r3
 8001922:	4820      	ldr	r0, [pc, #128]	; (80019a4 <MX_GPIO_Init+0x2bc>)
 8001924:	f000 fcbe 	bl	80022a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001928:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800192c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800192e:	2302      	movs	r3, #2
 8001930:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001932:	2300      	movs	r3, #0
 8001934:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001936:	2303      	movs	r3, #3
 8001938:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800193a:	230a      	movs	r3, #10
 800193c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800193e:	f107 031c 	add.w	r3, r7, #28
 8001942:	4619      	mov	r1, r3
 8001944:	4815      	ldr	r0, [pc, #84]	; (800199c <MX_GPIO_Init+0x2b4>)
 8001946:	f000 fcad 	bl	80022a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800194a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800194e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001950:	2300      	movs	r3, #0
 8001952:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001954:	2300      	movs	r3, #0
 8001956:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001958:	f107 031c 	add.w	r3, r7, #28
 800195c:	4619      	mov	r1, r3
 800195e:	480f      	ldr	r0, [pc, #60]	; (800199c <MX_GPIO_Init+0x2b4>)
 8001960:	f000 fca0 	bl	80022a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001964:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001968:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800196a:	2302      	movs	r3, #2
 800196c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196e:	2300      	movs	r3, #0
 8001970:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001972:	2303      	movs	r3, #3
 8001974:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001976:	230b      	movs	r3, #11
 8001978:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800197a:	f107 031c 	add.w	r3, r7, #28
 800197e:	4619      	mov	r1, r3
 8001980:	4808      	ldr	r0, [pc, #32]	; (80019a4 <MX_GPIO_Init+0x2bc>)
 8001982:	f000 fc8f 	bl	80022a4 <HAL_GPIO_Init>

}
 8001986:	bf00      	nop
 8001988:	3730      	adds	r7, #48	; 0x30
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	40023800 	.word	0x40023800
 8001994:	40021400 	.word	0x40021400
 8001998:	40020800 	.word	0x40020800
 800199c:	40020000 	.word	0x40020000
 80019a0:	40020400 	.word	0x40020400
 80019a4:	40021800 	.word	0x40021800

080019a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019a8:	b590      	push	{r4, r7, lr}
 80019aa:	b093      	sub	sp, #76	; 0x4c
 80019ac:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019ae:	f000 fb12 	bl	8001fd6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019b2:	f000 f86d 	bl	8001a90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019b6:	f7ff fe97 	bl	80016e8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80019ba:	f000 fa53 	bl	8001e64 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 80019be:	f000 f9fb 	bl	8001db8 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */


  Lcd_PortType ports[] = {
 80019c2:	4b2e      	ldr	r3, [pc, #184]	; (8001a7c <main+0xd4>)
 80019c4:	f107 0428 	add.w	r4, r7, #40	; 0x28
 80019c8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019ca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 		  D4_GPIO_Port, D5_GPIO_Port, D6_GPIO_Port, D7_GPIO_Port
  };
  Lcd_PinType pins[] = {D4_Pin, D5_Pin, D6_Pin, D7_Pin};
 80019ce:	4a2c      	ldr	r2, [pc, #176]	; (8001a80 <main+0xd8>)
 80019d0:	f107 0320 	add.w	r3, r7, #32
 80019d4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80019d8:	e883 0003 	stmia.w	r3, {r0, r1}

  Lcd_HandleTypeDef lcd = Lcd_create(ports, pins, RS_GPIO_Port, RS_Pin, EN_GPIO_Port, EN_Pin, LCD_4_BIT_MODE);
 80019dc:	f107 0008 	add.w	r0, r7, #8
 80019e0:	f107 0220 	add.w	r2, r7, #32
 80019e4:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80019e8:	2300      	movs	r3, #0
 80019ea:	9303      	str	r3, [sp, #12]
 80019ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019f0:	9302      	str	r3, [sp, #8]
 80019f2:	4b24      	ldr	r3, [pc, #144]	; (8001a84 <main+0xdc>)
 80019f4:	9301      	str	r3, [sp, #4]
 80019f6:	2320      	movs	r3, #32
 80019f8:	9300      	str	r3, [sp, #0]
 80019fa:	4b22      	ldr	r3, [pc, #136]	; (8001a84 <main+0xdc>)
 80019fc:	f7ff fd10 	bl	8001420 <Lcd_create>


  if (ds18b20_init() != HAL_OK) {
 8001a00:	f7ff fc41 	bl	8001286 <ds18b20_init>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d001      	beq.n	8001a0e <main+0x66>
    Error_Handler();
 8001a0a:	f000 f8a9 	bl	8001b60 <Error_Handler>
  }

  uint8_t ds1[DS18B20_ROM_CODE_SIZE];

  if (ds18b20_read_address(ds1) != HAL_OK) {
 8001a0e:	463b      	mov	r3, r7
 8001a10:	4618      	mov	r0, r3
 8001a12:	f7ff fc3f 	bl	8001294 <ds18b20_read_address>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d001      	beq.n	8001a20 <main+0x78>
    Error_Handler();
 8001a1c:	f000 f8a0 	bl	8001b60 <Error_Handler>
  }

  Lcd_cursor(&lcd, 0,1);
 8001a20:	f107 0308 	add.w	r3, r7, #8
 8001a24:	2201      	movs	r2, #1
 8001a26:	2100      	movs	r1, #0
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f7ff fda7 	bl	800157c <Lcd_cursor>
  Lcd_string(&lcd, "TEMP: ");
 8001a2e:	f107 0308 	add.w	r3, r7, #8
 8001a32:	4915      	ldr	r1, [pc, #84]	; (8001a88 <main+0xe0>)
 8001a34:	4618      	mov	r0, r3
 8001a36:	f7ff fd81 	bl	800153c <Lcd_string>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  Lcd_cursor(&lcd, 0,7);
 8001a3a:	f107 0308 	add.w	r3, r7, #8
 8001a3e:	2207      	movs	r2, #7
 8001a40:	2100      	movs	r1, #0
 8001a42:	4618      	mov	r0, r3
 8001a44:	f7ff fd9a 	bl	800157c <Lcd_cursor>
	  ds18b20_start_measure(NULL);
 8001a48:	2000      	movs	r0, #0
 8001a4a:	f7ff fc84 	bl	8001356 <ds18b20_start_measure>

	  HAL_Delay(750);
 8001a4e:	f240 20ee 	movw	r0, #750	; 0x2ee
 8001a52:	f000 fb1d 	bl	8002090 <HAL_Delay>

	  temp = ds18b20_get_temp(NULL);
 8001a56:	2000      	movs	r0, #0
 8001a58:	f7ff fcbc 	bl	80013d4 <ds18b20_get_temp>
 8001a5c:	eef0 7a40 	vmov.f32	s15, s0
 8001a60:	4b0a      	ldr	r3, [pc, #40]	; (8001a8c <main+0xe4>)
 8001a62:	edc3 7a00 	vstr	s15, [r3]
	  Lcd_int(&lcd, temp);
 8001a66:	4b09      	ldr	r3, [pc, #36]	; (8001a8c <main+0xe4>)
 8001a68:	edd3 7a00 	vldr	s15, [r3]
 8001a6c:	f107 0308 	add.w	r3, r7, #8
 8001a70:	eeb0 0a67 	vmov.f32	s0, s15
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7ff fd27 	bl	80014c8 <Lcd_int>
	  Lcd_cursor(&lcd, 0,7);
 8001a7a:	e7de      	b.n	8001a3a <main+0x92>
 8001a7c:	08008e14 	.word	0x08008e14
 8001a80:	08008e24 	.word	0x08008e24
 8001a84:	40021400 	.word	0x40021400
 8001a88:	08008e0c 	.word	0x08008e0c
 8001a8c:	200001fc 	.word	0x200001fc

08001a90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b094      	sub	sp, #80	; 0x50
 8001a94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a96:	f107 0320 	add.w	r3, r7, #32
 8001a9a:	2230      	movs	r2, #48	; 0x30
 8001a9c:	2100      	movs	r1, #0
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f002 fd1a 	bl	80044d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001aa4:	f107 030c 	add.w	r3, r7, #12
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	601a      	str	r2, [r3, #0]
 8001aac:	605a      	str	r2, [r3, #4]
 8001aae:	609a      	str	r2, [r3, #8]
 8001ab0:	60da      	str	r2, [r3, #12]
 8001ab2:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001ab4:	f000 fdd4 	bl	8002660 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ab8:	4b27      	ldr	r3, [pc, #156]	; (8001b58 <SystemClock_Config+0xc8>)
 8001aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001abc:	4a26      	ldr	r2, [pc, #152]	; (8001b58 <SystemClock_Config+0xc8>)
 8001abe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ac2:	6413      	str	r3, [r2, #64]	; 0x40
 8001ac4:	4b24      	ldr	r3, [pc, #144]	; (8001b58 <SystemClock_Config+0xc8>)
 8001ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001acc:	60bb      	str	r3, [r7, #8]
 8001ace:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001ad0:	4b22      	ldr	r3, [pc, #136]	; (8001b5c <SystemClock_Config+0xcc>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001ad8:	4a20      	ldr	r2, [pc, #128]	; (8001b5c <SystemClock_Config+0xcc>)
 8001ada:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ade:	6013      	str	r3, [r2, #0]
 8001ae0:	4b1e      	ldr	r3, [pc, #120]	; (8001b5c <SystemClock_Config+0xcc>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001ae8:	607b      	str	r3, [r7, #4]
 8001aea:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001aec:	2301      	movs	r3, #1
 8001aee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001af0:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001af4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001af6:	2302      	movs	r3, #2
 8001af8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001afa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001afe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001b00:	2304      	movs	r3, #4
 8001b02:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001b04:	2348      	movs	r3, #72	; 0x48
 8001b06:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b08:	2302      	movs	r3, #2
 8001b0a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001b0c:	2303      	movs	r3, #3
 8001b0e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b10:	f107 0320 	add.w	r3, r7, #32
 8001b14:	4618      	mov	r0, r3
 8001b16:	f000 fdb3 	bl	8002680 <HAL_RCC_OscConfig>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d001      	beq.n	8001b24 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001b20:	f000 f81e 	bl	8001b60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b24:	230f      	movs	r3, #15
 8001b26:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b28:	2302      	movs	r3, #2
 8001b2a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b30:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b34:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b36:	2300      	movs	r3, #0
 8001b38:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b3a:	f107 030c 	add.w	r3, r7, #12
 8001b3e:	2102      	movs	r1, #2
 8001b40:	4618      	mov	r0, r3
 8001b42:	f001 f841 	bl	8002bc8 <HAL_RCC_ClockConfig>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d001      	beq.n	8001b50 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001b4c:	f000 f808 	bl	8001b60 <Error_Handler>
  }
}
 8001b50:	bf00      	nop
 8001b52:	3750      	adds	r7, #80	; 0x50
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	40023800 	.word	0x40023800
 8001b5c:	40007000 	.word	0x40007000

08001b60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b64:	b672      	cpsid	i
}
 8001b66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b68:	e7fe      	b.n	8001b68 <Error_Handler+0x8>
	...

08001b6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001b72:	4b0f      	ldr	r3, [pc, #60]	; (8001bb0 <HAL_MspInit+0x44>)
 8001b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b76:	4a0e      	ldr	r2, [pc, #56]	; (8001bb0 <HAL_MspInit+0x44>)
 8001b78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b7c:	6413      	str	r3, [r2, #64]	; 0x40
 8001b7e:	4b0c      	ldr	r3, [pc, #48]	; (8001bb0 <HAL_MspInit+0x44>)
 8001b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b86:	607b      	str	r3, [r7, #4]
 8001b88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b8a:	4b09      	ldr	r3, [pc, #36]	; (8001bb0 <HAL_MspInit+0x44>)
 8001b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b8e:	4a08      	ldr	r2, [pc, #32]	; (8001bb0 <HAL_MspInit+0x44>)
 8001b90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b94:	6453      	str	r3, [r2, #68]	; 0x44
 8001b96:	4b06      	ldr	r3, [pc, #24]	; (8001bb0 <HAL_MspInit+0x44>)
 8001b98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b9e:	603b      	str	r3, [r7, #0]
 8001ba0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ba2:	bf00      	nop
 8001ba4:	370c      	adds	r7, #12
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr
 8001bae:	bf00      	nop
 8001bb0:	40023800 	.word	0x40023800

08001bb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001bb8:	e7fe      	b.n	8001bb8 <NMI_Handler+0x4>

08001bba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bba:	b480      	push	{r7}
 8001bbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bbe:	e7fe      	b.n	8001bbe <HardFault_Handler+0x4>

08001bc0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bc4:	e7fe      	b.n	8001bc4 <MemManage_Handler+0x4>

08001bc6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bc6:	b480      	push	{r7}
 8001bc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bca:	e7fe      	b.n	8001bca <BusFault_Handler+0x4>

08001bcc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bd0:	e7fe      	b.n	8001bd0 <UsageFault_Handler+0x4>

08001bd2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bd2:	b480      	push	{r7}
 8001bd4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bd6:	bf00      	nop
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bde:	4770      	bx	lr

08001be0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001be4:	bf00      	nop
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr

08001bee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bee:	b480      	push	{r7}
 8001bf0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bf2:	bf00      	nop
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr

08001bfc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c00:	f000 fa26 	bl	8002050 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c04:	bf00      	nop
 8001c06:	bd80      	pop	{r7, pc}

08001c08 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	af00      	add	r7, sp, #0
	return 1;
 8001c0c:	2301      	movs	r3, #1
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	46bd      	mov	sp, r7
 8001c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c16:	4770      	bx	lr

08001c18 <_kill>:

int _kill(int pid, int sig)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
 8001c20:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001c22:	f002 fc2f 	bl	8004484 <__errno>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2216      	movs	r2, #22
 8001c2a:	601a      	str	r2, [r3, #0]
	return -1;
 8001c2c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3708      	adds	r7, #8
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}

08001c38 <_exit>:

void _exit (int status)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001c40:	f04f 31ff 	mov.w	r1, #4294967295
 8001c44:	6878      	ldr	r0, [r7, #4]
 8001c46:	f7ff ffe7 	bl	8001c18 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001c4a:	e7fe      	b.n	8001c4a <_exit+0x12>

08001c4c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b086      	sub	sp, #24
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	60f8      	str	r0, [r7, #12]
 8001c54:	60b9      	str	r1, [r7, #8]
 8001c56:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c58:	2300      	movs	r3, #0
 8001c5a:	617b      	str	r3, [r7, #20]
 8001c5c:	e00a      	b.n	8001c74 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001c5e:	f3af 8000 	nop.w
 8001c62:	4601      	mov	r1, r0
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	1c5a      	adds	r2, r3, #1
 8001c68:	60ba      	str	r2, [r7, #8]
 8001c6a:	b2ca      	uxtb	r2, r1
 8001c6c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	3301      	adds	r3, #1
 8001c72:	617b      	str	r3, [r7, #20]
 8001c74:	697a      	ldr	r2, [r7, #20]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	429a      	cmp	r2, r3
 8001c7a:	dbf0      	blt.n	8001c5e <_read+0x12>
	}

return len;
 8001c7c:	687b      	ldr	r3, [r7, #4]
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3718      	adds	r7, #24
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}

08001c86 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c86:	b580      	push	{r7, lr}
 8001c88:	b086      	sub	sp, #24
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	60f8      	str	r0, [r7, #12]
 8001c8e:	60b9      	str	r1, [r7, #8]
 8001c90:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c92:	2300      	movs	r3, #0
 8001c94:	617b      	str	r3, [r7, #20]
 8001c96:	e009      	b.n	8001cac <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001c98:	68bb      	ldr	r3, [r7, #8]
 8001c9a:	1c5a      	adds	r2, r3, #1
 8001c9c:	60ba      	str	r2, [r7, #8]
 8001c9e:	781b      	ldrb	r3, [r3, #0]
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	3301      	adds	r3, #1
 8001caa:	617b      	str	r3, [r7, #20]
 8001cac:	697a      	ldr	r2, [r7, #20]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	dbf1      	blt.n	8001c98 <_write+0x12>
	}
	return len;
 8001cb4:	687b      	ldr	r3, [r7, #4]
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	3718      	adds	r7, #24
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}

08001cbe <_close>:

int _close(int file)
{
 8001cbe:	b480      	push	{r7}
 8001cc0:	b083      	sub	sp, #12
 8001cc2:	af00      	add	r7, sp, #0
 8001cc4:	6078      	str	r0, [r7, #4]
	return -1;
 8001cc6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	370c      	adds	r7, #12
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr

08001cd6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001cd6:	b480      	push	{r7}
 8001cd8:	b083      	sub	sp, #12
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	6078      	str	r0, [r7, #4]
 8001cde:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ce6:	605a      	str	r2, [r3, #4]
	return 0;
 8001ce8:	2300      	movs	r3, #0
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	370c      	adds	r7, #12
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf4:	4770      	bx	lr

08001cf6 <_isatty>:

int _isatty(int file)
{
 8001cf6:	b480      	push	{r7}
 8001cf8:	b083      	sub	sp, #12
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	6078      	str	r0, [r7, #4]
	return 1;
 8001cfe:	2301      	movs	r3, #1
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	370c      	adds	r7, #12
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr

08001d0c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b085      	sub	sp, #20
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	60f8      	str	r0, [r7, #12]
 8001d14:	60b9      	str	r1, [r7, #8]
 8001d16:	607a      	str	r2, [r7, #4]
	return 0;
 8001d18:	2300      	movs	r3, #0
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3714      	adds	r7, #20
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr
	...

08001d28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b086      	sub	sp, #24
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d30:	4a14      	ldr	r2, [pc, #80]	; (8001d84 <_sbrk+0x5c>)
 8001d32:	4b15      	ldr	r3, [pc, #84]	; (8001d88 <_sbrk+0x60>)
 8001d34:	1ad3      	subs	r3, r2, r3
 8001d36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d3c:	4b13      	ldr	r3, [pc, #76]	; (8001d8c <_sbrk+0x64>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d102      	bne.n	8001d4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d44:	4b11      	ldr	r3, [pc, #68]	; (8001d8c <_sbrk+0x64>)
 8001d46:	4a12      	ldr	r2, [pc, #72]	; (8001d90 <_sbrk+0x68>)
 8001d48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d4a:	4b10      	ldr	r3, [pc, #64]	; (8001d8c <_sbrk+0x64>)
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	4413      	add	r3, r2
 8001d52:	693a      	ldr	r2, [r7, #16]
 8001d54:	429a      	cmp	r2, r3
 8001d56:	d207      	bcs.n	8001d68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d58:	f002 fb94 	bl	8004484 <__errno>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	220c      	movs	r2, #12
 8001d60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d62:	f04f 33ff 	mov.w	r3, #4294967295
 8001d66:	e009      	b.n	8001d7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d68:	4b08      	ldr	r3, [pc, #32]	; (8001d8c <_sbrk+0x64>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d6e:	4b07      	ldr	r3, [pc, #28]	; (8001d8c <_sbrk+0x64>)
 8001d70:	681a      	ldr	r2, [r3, #0]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	4413      	add	r3, r2
 8001d76:	4a05      	ldr	r2, [pc, #20]	; (8001d8c <_sbrk+0x64>)
 8001d78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d7a:	68fb      	ldr	r3, [r7, #12]
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	3718      	adds	r7, #24
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	20050000 	.word	0x20050000
 8001d88:	00000400 	.word	0x00000400
 8001d8c:	20000200 	.word	0x20000200
 8001d90:	200002f0 	.word	0x200002f0

08001d94 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d98:	4b06      	ldr	r3, [pc, #24]	; (8001db4 <SystemInit+0x20>)
 8001d9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d9e:	4a05      	ldr	r2, [pc, #20]	; (8001db4 <SystemInit+0x20>)
 8001da0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001da4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001da8:	bf00      	nop
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr
 8001db2:	bf00      	nop
 8001db4:	e000ed00 	.word	0xe000ed00

08001db8 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b084      	sub	sp, #16
 8001dbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dbe:	1d3b      	adds	r3, r7, #4
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	601a      	str	r2, [r3, #0]
 8001dc4:	605a      	str	r2, [r3, #4]
 8001dc6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001dc8:	4b14      	ldr	r3, [pc, #80]	; (8001e1c <MX_TIM6_Init+0x64>)
 8001dca:	4a15      	ldr	r2, [pc, #84]	; (8001e20 <MX_TIM6_Init+0x68>)
 8001dcc:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 71;
 8001dce:	4b13      	ldr	r3, [pc, #76]	; (8001e1c <MX_TIM6_Init+0x64>)
 8001dd0:	2247      	movs	r2, #71	; 0x47
 8001dd2:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dd4:	4b11      	ldr	r3, [pc, #68]	; (8001e1c <MX_TIM6_Init+0x64>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8001dda:	4b10      	ldr	r3, [pc, #64]	; (8001e1c <MX_TIM6_Init+0x64>)
 8001ddc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001de0:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001de2:	4b0e      	ldr	r3, [pc, #56]	; (8001e1c <MX_TIM6_Init+0x64>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001de8:	480c      	ldr	r0, [pc, #48]	; (8001e1c <MX_TIM6_Init+0x64>)
 8001dea:	f001 fd03 	bl	80037f4 <HAL_TIM_Base_Init>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d001      	beq.n	8001df8 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001df4:	f7ff feb4 	bl	8001b60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001e00:	1d3b      	adds	r3, r7, #4
 8001e02:	4619      	mov	r1, r3
 8001e04:	4805      	ldr	r0, [pc, #20]	; (8001e1c <MX_TIM6_Init+0x64>)
 8001e06:	f001 fe5d 	bl	8003ac4 <HAL_TIMEx_MasterConfigSynchronization>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d001      	beq.n	8001e14 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001e10:	f7ff fea6 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001e14:	bf00      	nop
 8001e16:	3710      	adds	r7, #16
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	20000204 	.word	0x20000204
 8001e20:	40001000 	.word	0x40001000

08001e24 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b085      	sub	sp, #20
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a0a      	ldr	r2, [pc, #40]	; (8001e5c <HAL_TIM_Base_MspInit+0x38>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d10b      	bne.n	8001e4e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001e36:	4b0a      	ldr	r3, [pc, #40]	; (8001e60 <HAL_TIM_Base_MspInit+0x3c>)
 8001e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e3a:	4a09      	ldr	r2, [pc, #36]	; (8001e60 <HAL_TIM_Base_MspInit+0x3c>)
 8001e3c:	f043 0310 	orr.w	r3, r3, #16
 8001e40:	6413      	str	r3, [r2, #64]	; 0x40
 8001e42:	4b07      	ldr	r3, [pc, #28]	; (8001e60 <HAL_TIM_Base_MspInit+0x3c>)
 8001e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e46:	f003 0310 	and.w	r3, r3, #16
 8001e4a:	60fb      	str	r3, [r7, #12]
 8001e4c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001e4e:	bf00      	nop
 8001e50:	3714      	adds	r7, #20
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr
 8001e5a:	bf00      	nop
 8001e5c:	40001000 	.word	0x40001000
 8001e60:	40023800 	.word	0x40023800

08001e64 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001e68:	4b14      	ldr	r3, [pc, #80]	; (8001ebc <MX_USART3_UART_Init+0x58>)
 8001e6a:	4a15      	ldr	r2, [pc, #84]	; (8001ec0 <MX_USART3_UART_Init+0x5c>)
 8001e6c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001e6e:	4b13      	ldr	r3, [pc, #76]	; (8001ebc <MX_USART3_UART_Init+0x58>)
 8001e70:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e74:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001e76:	4b11      	ldr	r3, [pc, #68]	; (8001ebc <MX_USART3_UART_Init+0x58>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001e7c:	4b0f      	ldr	r3, [pc, #60]	; (8001ebc <MX_USART3_UART_Init+0x58>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001e82:	4b0e      	ldr	r3, [pc, #56]	; (8001ebc <MX_USART3_UART_Init+0x58>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001e88:	4b0c      	ldr	r3, [pc, #48]	; (8001ebc <MX_USART3_UART_Init+0x58>)
 8001e8a:	220c      	movs	r2, #12
 8001e8c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e8e:	4b0b      	ldr	r3, [pc, #44]	; (8001ebc <MX_USART3_UART_Init+0x58>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e94:	4b09      	ldr	r3, [pc, #36]	; (8001ebc <MX_USART3_UART_Init+0x58>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e9a:	4b08      	ldr	r3, [pc, #32]	; (8001ebc <MX_USART3_UART_Init+0x58>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ea0:	4b06      	ldr	r3, [pc, #24]	; (8001ebc <MX_USART3_UART_Init+0x58>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001ea6:	4805      	ldr	r0, [pc, #20]	; (8001ebc <MX_USART3_UART_Init+0x58>)
 8001ea8:	f001 fe9a 	bl	8003be0 <HAL_UART_Init>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d001      	beq.n	8001eb6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001eb2:	f7ff fe55 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001eb6:	bf00      	nop
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	20000250 	.word	0x20000250
 8001ec0:	40004800 	.word	0x40004800

08001ec4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b0aa      	sub	sp, #168	; 0xa8
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ecc:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	601a      	str	r2, [r3, #0]
 8001ed4:	605a      	str	r2, [r3, #4]
 8001ed6:	609a      	str	r2, [r3, #8]
 8001ed8:	60da      	str	r2, [r3, #12]
 8001eda:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001edc:	f107 0310 	add.w	r3, r7, #16
 8001ee0:	2284      	movs	r2, #132	; 0x84
 8001ee2:	2100      	movs	r1, #0
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f002 faf7 	bl	80044d8 <memset>
  if(uartHandle->Instance==USART3)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a22      	ldr	r2, [pc, #136]	; (8001f78 <HAL_UART_MspInit+0xb4>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d13c      	bne.n	8001f6e <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001ef4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ef8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001efa:	2300      	movs	r3, #0
 8001efc:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001efe:	f107 0310 	add.w	r3, r7, #16
 8001f02:	4618      	mov	r0, r3
 8001f04:	f001 f886 	bl	8003014 <HAL_RCCEx_PeriphCLKConfig>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d001      	beq.n	8001f12 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001f0e:	f7ff fe27 	bl	8001b60 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001f12:	4b1a      	ldr	r3, [pc, #104]	; (8001f7c <HAL_UART_MspInit+0xb8>)
 8001f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f16:	4a19      	ldr	r2, [pc, #100]	; (8001f7c <HAL_UART_MspInit+0xb8>)
 8001f18:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f1c:	6413      	str	r3, [r2, #64]	; 0x40
 8001f1e:	4b17      	ldr	r3, [pc, #92]	; (8001f7c <HAL_UART_MspInit+0xb8>)
 8001f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f22:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f26:	60fb      	str	r3, [r7, #12]
 8001f28:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f2a:	4b14      	ldr	r3, [pc, #80]	; (8001f7c <HAL_UART_MspInit+0xb8>)
 8001f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f2e:	4a13      	ldr	r2, [pc, #76]	; (8001f7c <HAL_UART_MspInit+0xb8>)
 8001f30:	f043 0308 	orr.w	r3, r3, #8
 8001f34:	6313      	str	r3, [r2, #48]	; 0x30
 8001f36:	4b11      	ldr	r3, [pc, #68]	; (8001f7c <HAL_UART_MspInit+0xb8>)
 8001f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f3a:	f003 0308 	and.w	r3, r3, #8
 8001f3e:	60bb      	str	r3, [r7, #8]
 8001f40:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001f42:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001f46:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f4a:	2302      	movs	r3, #2
 8001f4c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f50:	2300      	movs	r3, #0
 8001f52:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f56:	2303      	movs	r3, #3
 8001f58:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001f5c:	2307      	movs	r3, #7
 8001f5e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f62:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001f66:	4619      	mov	r1, r3
 8001f68:	4805      	ldr	r0, [pc, #20]	; (8001f80 <HAL_UART_MspInit+0xbc>)
 8001f6a:	f000 f99b 	bl	80022a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001f6e:	bf00      	nop
 8001f70:	37a8      	adds	r7, #168	; 0xa8
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	40004800 	.word	0x40004800
 8001f7c:	40023800 	.word	0x40023800
 8001f80:	40020c00 	.word	0x40020c00

08001f84 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001f84:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001fbc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f88:	480d      	ldr	r0, [pc, #52]	; (8001fc0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001f8a:	490e      	ldr	r1, [pc, #56]	; (8001fc4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001f8c:	4a0e      	ldr	r2, [pc, #56]	; (8001fc8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f90:	e002      	b.n	8001f98 <LoopCopyDataInit>

08001f92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f96:	3304      	adds	r3, #4

08001f98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f9c:	d3f9      	bcc.n	8001f92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f9e:	4a0b      	ldr	r2, [pc, #44]	; (8001fcc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001fa0:	4c0b      	ldr	r4, [pc, #44]	; (8001fd0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001fa2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fa4:	e001      	b.n	8001faa <LoopFillZerobss>

08001fa6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fa6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fa8:	3204      	adds	r2, #4

08001faa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001faa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fac:	d3fb      	bcc.n	8001fa6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001fae:	f7ff fef1 	bl	8001d94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001fb2:	f002 fa6d 	bl	8004490 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001fb6:	f7ff fcf7 	bl	80019a8 <main>
  bx  lr    
 8001fba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001fbc:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001fc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fc4:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001fc8:	080092fc 	.word	0x080092fc
  ldr r2, =_sbss
 8001fcc:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001fd0:	200002ec 	.word	0x200002ec

08001fd4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fd4:	e7fe      	b.n	8001fd4 <ADC_IRQHandler>

08001fd6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fd6:	b580      	push	{r7, lr}
 8001fd8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fda:	2003      	movs	r0, #3
 8001fdc:	f000 f92e 	bl	800223c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fe0:	2000      	movs	r0, #0
 8001fe2:	f000 f805 	bl	8001ff0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fe6:	f7ff fdc1 	bl	8001b6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fea:	2300      	movs	r3, #0
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	bd80      	pop	{r7, pc}

08001ff0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ff8:	4b12      	ldr	r3, [pc, #72]	; (8002044 <HAL_InitTick+0x54>)
 8001ffa:	681a      	ldr	r2, [r3, #0]
 8001ffc:	4b12      	ldr	r3, [pc, #72]	; (8002048 <HAL_InitTick+0x58>)
 8001ffe:	781b      	ldrb	r3, [r3, #0]
 8002000:	4619      	mov	r1, r3
 8002002:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002006:	fbb3 f3f1 	udiv	r3, r3, r1
 800200a:	fbb2 f3f3 	udiv	r3, r2, r3
 800200e:	4618      	mov	r0, r3
 8002010:	f000 f93b 	bl	800228a <HAL_SYSTICK_Config>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d001      	beq.n	800201e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800201a:	2301      	movs	r3, #1
 800201c:	e00e      	b.n	800203c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2b0f      	cmp	r3, #15
 8002022:	d80a      	bhi.n	800203a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002024:	2200      	movs	r2, #0
 8002026:	6879      	ldr	r1, [r7, #4]
 8002028:	f04f 30ff 	mov.w	r0, #4294967295
 800202c:	f000 f911 	bl	8002252 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002030:	4a06      	ldr	r2, [pc, #24]	; (800204c <HAL_InitTick+0x5c>)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002036:	2300      	movs	r3, #0
 8002038:	e000      	b.n	800203c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800203a:	2301      	movs	r3, #1
}
 800203c:	4618      	mov	r0, r3
 800203e:	3708      	adds	r7, #8
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}
 8002044:	20000000 	.word	0x20000000
 8002048:	20000008 	.word	0x20000008
 800204c:	20000004 	.word	0x20000004

08002050 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002054:	4b06      	ldr	r3, [pc, #24]	; (8002070 <HAL_IncTick+0x20>)
 8002056:	781b      	ldrb	r3, [r3, #0]
 8002058:	461a      	mov	r2, r3
 800205a:	4b06      	ldr	r3, [pc, #24]	; (8002074 <HAL_IncTick+0x24>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4413      	add	r3, r2
 8002060:	4a04      	ldr	r2, [pc, #16]	; (8002074 <HAL_IncTick+0x24>)
 8002062:	6013      	str	r3, [r2, #0]
}
 8002064:	bf00      	nop
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr
 800206e:	bf00      	nop
 8002070:	20000008 	.word	0x20000008
 8002074:	200002d8 	.word	0x200002d8

08002078 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0
  return uwTick;
 800207c:	4b03      	ldr	r3, [pc, #12]	; (800208c <HAL_GetTick+0x14>)
 800207e:	681b      	ldr	r3, [r3, #0]
}
 8002080:	4618      	mov	r0, r3
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr
 800208a:	bf00      	nop
 800208c:	200002d8 	.word	0x200002d8

08002090 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b084      	sub	sp, #16
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002098:	f7ff ffee 	bl	8002078 <HAL_GetTick>
 800209c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020a8:	d005      	beq.n	80020b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020aa:	4b0a      	ldr	r3, [pc, #40]	; (80020d4 <HAL_Delay+0x44>)
 80020ac:	781b      	ldrb	r3, [r3, #0]
 80020ae:	461a      	mov	r2, r3
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	4413      	add	r3, r2
 80020b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80020b6:	bf00      	nop
 80020b8:	f7ff ffde 	bl	8002078 <HAL_GetTick>
 80020bc:	4602      	mov	r2, r0
 80020be:	68bb      	ldr	r3, [r7, #8]
 80020c0:	1ad3      	subs	r3, r2, r3
 80020c2:	68fa      	ldr	r2, [r7, #12]
 80020c4:	429a      	cmp	r2, r3
 80020c6:	d8f7      	bhi.n	80020b8 <HAL_Delay+0x28>
  {
  }
}
 80020c8:	bf00      	nop
 80020ca:	bf00      	nop
 80020cc:	3710      	adds	r7, #16
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	20000008 	.word	0x20000008

080020d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020d8:	b480      	push	{r7}
 80020da:	b085      	sub	sp, #20
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	f003 0307 	and.w	r3, r3, #7
 80020e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020e8:	4b0b      	ldr	r3, [pc, #44]	; (8002118 <__NVIC_SetPriorityGrouping+0x40>)
 80020ea:	68db      	ldr	r3, [r3, #12]
 80020ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020ee:	68ba      	ldr	r2, [r7, #8]
 80020f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020f4:	4013      	ands	r3, r2
 80020f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002100:	4b06      	ldr	r3, [pc, #24]	; (800211c <__NVIC_SetPriorityGrouping+0x44>)
 8002102:	4313      	orrs	r3, r2
 8002104:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002106:	4a04      	ldr	r2, [pc, #16]	; (8002118 <__NVIC_SetPriorityGrouping+0x40>)
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	60d3      	str	r3, [r2, #12]
}
 800210c:	bf00      	nop
 800210e:	3714      	adds	r7, #20
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr
 8002118:	e000ed00 	.word	0xe000ed00
 800211c:	05fa0000 	.word	0x05fa0000

08002120 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002124:	4b04      	ldr	r3, [pc, #16]	; (8002138 <__NVIC_GetPriorityGrouping+0x18>)
 8002126:	68db      	ldr	r3, [r3, #12]
 8002128:	0a1b      	lsrs	r3, r3, #8
 800212a:	f003 0307 	and.w	r3, r3, #7
}
 800212e:	4618      	mov	r0, r3
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr
 8002138:	e000ed00 	.word	0xe000ed00

0800213c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800213c:	b480      	push	{r7}
 800213e:	b083      	sub	sp, #12
 8002140:	af00      	add	r7, sp, #0
 8002142:	4603      	mov	r3, r0
 8002144:	6039      	str	r1, [r7, #0]
 8002146:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002148:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800214c:	2b00      	cmp	r3, #0
 800214e:	db0a      	blt.n	8002166 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	b2da      	uxtb	r2, r3
 8002154:	490c      	ldr	r1, [pc, #48]	; (8002188 <__NVIC_SetPriority+0x4c>)
 8002156:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800215a:	0112      	lsls	r2, r2, #4
 800215c:	b2d2      	uxtb	r2, r2
 800215e:	440b      	add	r3, r1
 8002160:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002164:	e00a      	b.n	800217c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	b2da      	uxtb	r2, r3
 800216a:	4908      	ldr	r1, [pc, #32]	; (800218c <__NVIC_SetPriority+0x50>)
 800216c:	79fb      	ldrb	r3, [r7, #7]
 800216e:	f003 030f 	and.w	r3, r3, #15
 8002172:	3b04      	subs	r3, #4
 8002174:	0112      	lsls	r2, r2, #4
 8002176:	b2d2      	uxtb	r2, r2
 8002178:	440b      	add	r3, r1
 800217a:	761a      	strb	r2, [r3, #24]
}
 800217c:	bf00      	nop
 800217e:	370c      	adds	r7, #12
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr
 8002188:	e000e100 	.word	0xe000e100
 800218c:	e000ed00 	.word	0xe000ed00

08002190 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002190:	b480      	push	{r7}
 8002192:	b089      	sub	sp, #36	; 0x24
 8002194:	af00      	add	r7, sp, #0
 8002196:	60f8      	str	r0, [r7, #12]
 8002198:	60b9      	str	r1, [r7, #8]
 800219a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	f003 0307 	and.w	r3, r3, #7
 80021a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021a4:	69fb      	ldr	r3, [r7, #28]
 80021a6:	f1c3 0307 	rsb	r3, r3, #7
 80021aa:	2b04      	cmp	r3, #4
 80021ac:	bf28      	it	cs
 80021ae:	2304      	movcs	r3, #4
 80021b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	3304      	adds	r3, #4
 80021b6:	2b06      	cmp	r3, #6
 80021b8:	d902      	bls.n	80021c0 <NVIC_EncodePriority+0x30>
 80021ba:	69fb      	ldr	r3, [r7, #28]
 80021bc:	3b03      	subs	r3, #3
 80021be:	e000      	b.n	80021c2 <NVIC_EncodePriority+0x32>
 80021c0:	2300      	movs	r3, #0
 80021c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021c4:	f04f 32ff 	mov.w	r2, #4294967295
 80021c8:	69bb      	ldr	r3, [r7, #24]
 80021ca:	fa02 f303 	lsl.w	r3, r2, r3
 80021ce:	43da      	mvns	r2, r3
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	401a      	ands	r2, r3
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021d8:	f04f 31ff 	mov.w	r1, #4294967295
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	fa01 f303 	lsl.w	r3, r1, r3
 80021e2:	43d9      	mvns	r1, r3
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021e8:	4313      	orrs	r3, r2
         );
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3724      	adds	r7, #36	; 0x24
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr
	...

080021f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b082      	sub	sp, #8
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	3b01      	subs	r3, #1
 8002204:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002208:	d301      	bcc.n	800220e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800220a:	2301      	movs	r3, #1
 800220c:	e00f      	b.n	800222e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800220e:	4a0a      	ldr	r2, [pc, #40]	; (8002238 <SysTick_Config+0x40>)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	3b01      	subs	r3, #1
 8002214:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002216:	210f      	movs	r1, #15
 8002218:	f04f 30ff 	mov.w	r0, #4294967295
 800221c:	f7ff ff8e 	bl	800213c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002220:	4b05      	ldr	r3, [pc, #20]	; (8002238 <SysTick_Config+0x40>)
 8002222:	2200      	movs	r2, #0
 8002224:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002226:	4b04      	ldr	r3, [pc, #16]	; (8002238 <SysTick_Config+0x40>)
 8002228:	2207      	movs	r2, #7
 800222a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800222c:	2300      	movs	r3, #0
}
 800222e:	4618      	mov	r0, r3
 8002230:	3708      	adds	r7, #8
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	e000e010 	.word	0xe000e010

0800223c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b082      	sub	sp, #8
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002244:	6878      	ldr	r0, [r7, #4]
 8002246:	f7ff ff47 	bl	80020d8 <__NVIC_SetPriorityGrouping>
}
 800224a:	bf00      	nop
 800224c:	3708      	adds	r7, #8
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}

08002252 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002252:	b580      	push	{r7, lr}
 8002254:	b086      	sub	sp, #24
 8002256:	af00      	add	r7, sp, #0
 8002258:	4603      	mov	r3, r0
 800225a:	60b9      	str	r1, [r7, #8]
 800225c:	607a      	str	r2, [r7, #4]
 800225e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002260:	2300      	movs	r3, #0
 8002262:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002264:	f7ff ff5c 	bl	8002120 <__NVIC_GetPriorityGrouping>
 8002268:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800226a:	687a      	ldr	r2, [r7, #4]
 800226c:	68b9      	ldr	r1, [r7, #8]
 800226e:	6978      	ldr	r0, [r7, #20]
 8002270:	f7ff ff8e 	bl	8002190 <NVIC_EncodePriority>
 8002274:	4602      	mov	r2, r0
 8002276:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800227a:	4611      	mov	r1, r2
 800227c:	4618      	mov	r0, r3
 800227e:	f7ff ff5d 	bl	800213c <__NVIC_SetPriority>
}
 8002282:	bf00      	nop
 8002284:	3718      	adds	r7, #24
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}

0800228a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800228a:	b580      	push	{r7, lr}
 800228c:	b082      	sub	sp, #8
 800228e:	af00      	add	r7, sp, #0
 8002290:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	f7ff ffb0 	bl	80021f8 <SysTick_Config>
 8002298:	4603      	mov	r3, r0
}
 800229a:	4618      	mov	r0, r3
 800229c:	3708      	adds	r7, #8
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
	...

080022a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b089      	sub	sp, #36	; 0x24
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
 80022ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80022ae:	2300      	movs	r3, #0
 80022b0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80022b2:	2300      	movs	r3, #0
 80022b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80022b6:	2300      	movs	r3, #0
 80022b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80022ba:	2300      	movs	r3, #0
 80022bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80022be:	2300      	movs	r3, #0
 80022c0:	61fb      	str	r3, [r7, #28]
 80022c2:	e175      	b.n	80025b0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80022c4:	2201      	movs	r2, #1
 80022c6:	69fb      	ldr	r3, [r7, #28]
 80022c8:	fa02 f303 	lsl.w	r3, r2, r3
 80022cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	697a      	ldr	r2, [r7, #20]
 80022d4:	4013      	ands	r3, r2
 80022d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80022d8:	693a      	ldr	r2, [r7, #16]
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	429a      	cmp	r2, r3
 80022de:	f040 8164 	bne.w	80025aa <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	f003 0303 	and.w	r3, r3, #3
 80022ea:	2b01      	cmp	r3, #1
 80022ec:	d005      	beq.n	80022fa <HAL_GPIO_Init+0x56>
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	f003 0303 	and.w	r3, r3, #3
 80022f6:	2b02      	cmp	r3, #2
 80022f8:	d130      	bne.n	800235c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002300:	69fb      	ldr	r3, [r7, #28]
 8002302:	005b      	lsls	r3, r3, #1
 8002304:	2203      	movs	r2, #3
 8002306:	fa02 f303 	lsl.w	r3, r2, r3
 800230a:	43db      	mvns	r3, r3
 800230c:	69ba      	ldr	r2, [r7, #24]
 800230e:	4013      	ands	r3, r2
 8002310:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	68da      	ldr	r2, [r3, #12]
 8002316:	69fb      	ldr	r3, [r7, #28]
 8002318:	005b      	lsls	r3, r3, #1
 800231a:	fa02 f303 	lsl.w	r3, r2, r3
 800231e:	69ba      	ldr	r2, [r7, #24]
 8002320:	4313      	orrs	r3, r2
 8002322:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	69ba      	ldr	r2, [r7, #24]
 8002328:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002330:	2201      	movs	r2, #1
 8002332:	69fb      	ldr	r3, [r7, #28]
 8002334:	fa02 f303 	lsl.w	r3, r2, r3
 8002338:	43db      	mvns	r3, r3
 800233a:	69ba      	ldr	r2, [r7, #24]
 800233c:	4013      	ands	r3, r2
 800233e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	091b      	lsrs	r3, r3, #4
 8002346:	f003 0201 	and.w	r2, r3, #1
 800234a:	69fb      	ldr	r3, [r7, #28]
 800234c:	fa02 f303 	lsl.w	r3, r2, r3
 8002350:	69ba      	ldr	r2, [r7, #24]
 8002352:	4313      	orrs	r3, r2
 8002354:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	69ba      	ldr	r2, [r7, #24]
 800235a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	f003 0303 	and.w	r3, r3, #3
 8002364:	2b03      	cmp	r3, #3
 8002366:	d017      	beq.n	8002398 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	68db      	ldr	r3, [r3, #12]
 800236c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800236e:	69fb      	ldr	r3, [r7, #28]
 8002370:	005b      	lsls	r3, r3, #1
 8002372:	2203      	movs	r2, #3
 8002374:	fa02 f303 	lsl.w	r3, r2, r3
 8002378:	43db      	mvns	r3, r3
 800237a:	69ba      	ldr	r2, [r7, #24]
 800237c:	4013      	ands	r3, r2
 800237e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	689a      	ldr	r2, [r3, #8]
 8002384:	69fb      	ldr	r3, [r7, #28]
 8002386:	005b      	lsls	r3, r3, #1
 8002388:	fa02 f303 	lsl.w	r3, r2, r3
 800238c:	69ba      	ldr	r2, [r7, #24]
 800238e:	4313      	orrs	r3, r2
 8002390:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	69ba      	ldr	r2, [r7, #24]
 8002396:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	f003 0303 	and.w	r3, r3, #3
 80023a0:	2b02      	cmp	r3, #2
 80023a2:	d123      	bne.n	80023ec <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80023a4:	69fb      	ldr	r3, [r7, #28]
 80023a6:	08da      	lsrs	r2, r3, #3
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	3208      	adds	r2, #8
 80023ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	f003 0307 	and.w	r3, r3, #7
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	220f      	movs	r2, #15
 80023bc:	fa02 f303 	lsl.w	r3, r2, r3
 80023c0:	43db      	mvns	r3, r3
 80023c2:	69ba      	ldr	r2, [r7, #24]
 80023c4:	4013      	ands	r3, r2
 80023c6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	691a      	ldr	r2, [r3, #16]
 80023cc:	69fb      	ldr	r3, [r7, #28]
 80023ce:	f003 0307 	and.w	r3, r3, #7
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	fa02 f303 	lsl.w	r3, r2, r3
 80023d8:	69ba      	ldr	r2, [r7, #24]
 80023da:	4313      	orrs	r3, r2
 80023dc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80023de:	69fb      	ldr	r3, [r7, #28]
 80023e0:	08da      	lsrs	r2, r3, #3
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	3208      	adds	r2, #8
 80023e6:	69b9      	ldr	r1, [r7, #24]
 80023e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80023f2:	69fb      	ldr	r3, [r7, #28]
 80023f4:	005b      	lsls	r3, r3, #1
 80023f6:	2203      	movs	r2, #3
 80023f8:	fa02 f303 	lsl.w	r3, r2, r3
 80023fc:	43db      	mvns	r3, r3
 80023fe:	69ba      	ldr	r2, [r7, #24]
 8002400:	4013      	ands	r3, r2
 8002402:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	f003 0203 	and.w	r2, r3, #3
 800240c:	69fb      	ldr	r3, [r7, #28]
 800240e:	005b      	lsls	r3, r3, #1
 8002410:	fa02 f303 	lsl.w	r3, r2, r3
 8002414:	69ba      	ldr	r2, [r7, #24]
 8002416:	4313      	orrs	r3, r2
 8002418:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	69ba      	ldr	r2, [r7, #24]
 800241e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002428:	2b00      	cmp	r3, #0
 800242a:	f000 80be 	beq.w	80025aa <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800242e:	4b66      	ldr	r3, [pc, #408]	; (80025c8 <HAL_GPIO_Init+0x324>)
 8002430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002432:	4a65      	ldr	r2, [pc, #404]	; (80025c8 <HAL_GPIO_Init+0x324>)
 8002434:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002438:	6453      	str	r3, [r2, #68]	; 0x44
 800243a:	4b63      	ldr	r3, [pc, #396]	; (80025c8 <HAL_GPIO_Init+0x324>)
 800243c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800243e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002442:	60fb      	str	r3, [r7, #12]
 8002444:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002446:	4a61      	ldr	r2, [pc, #388]	; (80025cc <HAL_GPIO_Init+0x328>)
 8002448:	69fb      	ldr	r3, [r7, #28]
 800244a:	089b      	lsrs	r3, r3, #2
 800244c:	3302      	adds	r3, #2
 800244e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002452:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002454:	69fb      	ldr	r3, [r7, #28]
 8002456:	f003 0303 	and.w	r3, r3, #3
 800245a:	009b      	lsls	r3, r3, #2
 800245c:	220f      	movs	r2, #15
 800245e:	fa02 f303 	lsl.w	r3, r2, r3
 8002462:	43db      	mvns	r3, r3
 8002464:	69ba      	ldr	r2, [r7, #24]
 8002466:	4013      	ands	r3, r2
 8002468:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4a58      	ldr	r2, [pc, #352]	; (80025d0 <HAL_GPIO_Init+0x32c>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d037      	beq.n	80024e2 <HAL_GPIO_Init+0x23e>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	4a57      	ldr	r2, [pc, #348]	; (80025d4 <HAL_GPIO_Init+0x330>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d031      	beq.n	80024de <HAL_GPIO_Init+0x23a>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	4a56      	ldr	r2, [pc, #344]	; (80025d8 <HAL_GPIO_Init+0x334>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d02b      	beq.n	80024da <HAL_GPIO_Init+0x236>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	4a55      	ldr	r2, [pc, #340]	; (80025dc <HAL_GPIO_Init+0x338>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d025      	beq.n	80024d6 <HAL_GPIO_Init+0x232>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	4a54      	ldr	r2, [pc, #336]	; (80025e0 <HAL_GPIO_Init+0x33c>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d01f      	beq.n	80024d2 <HAL_GPIO_Init+0x22e>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4a53      	ldr	r2, [pc, #332]	; (80025e4 <HAL_GPIO_Init+0x340>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d019      	beq.n	80024ce <HAL_GPIO_Init+0x22a>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	4a52      	ldr	r2, [pc, #328]	; (80025e8 <HAL_GPIO_Init+0x344>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d013      	beq.n	80024ca <HAL_GPIO_Init+0x226>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	4a51      	ldr	r2, [pc, #324]	; (80025ec <HAL_GPIO_Init+0x348>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d00d      	beq.n	80024c6 <HAL_GPIO_Init+0x222>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	4a50      	ldr	r2, [pc, #320]	; (80025f0 <HAL_GPIO_Init+0x34c>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d007      	beq.n	80024c2 <HAL_GPIO_Init+0x21e>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	4a4f      	ldr	r2, [pc, #316]	; (80025f4 <HAL_GPIO_Init+0x350>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d101      	bne.n	80024be <HAL_GPIO_Init+0x21a>
 80024ba:	2309      	movs	r3, #9
 80024bc:	e012      	b.n	80024e4 <HAL_GPIO_Init+0x240>
 80024be:	230a      	movs	r3, #10
 80024c0:	e010      	b.n	80024e4 <HAL_GPIO_Init+0x240>
 80024c2:	2308      	movs	r3, #8
 80024c4:	e00e      	b.n	80024e4 <HAL_GPIO_Init+0x240>
 80024c6:	2307      	movs	r3, #7
 80024c8:	e00c      	b.n	80024e4 <HAL_GPIO_Init+0x240>
 80024ca:	2306      	movs	r3, #6
 80024cc:	e00a      	b.n	80024e4 <HAL_GPIO_Init+0x240>
 80024ce:	2305      	movs	r3, #5
 80024d0:	e008      	b.n	80024e4 <HAL_GPIO_Init+0x240>
 80024d2:	2304      	movs	r3, #4
 80024d4:	e006      	b.n	80024e4 <HAL_GPIO_Init+0x240>
 80024d6:	2303      	movs	r3, #3
 80024d8:	e004      	b.n	80024e4 <HAL_GPIO_Init+0x240>
 80024da:	2302      	movs	r3, #2
 80024dc:	e002      	b.n	80024e4 <HAL_GPIO_Init+0x240>
 80024de:	2301      	movs	r3, #1
 80024e0:	e000      	b.n	80024e4 <HAL_GPIO_Init+0x240>
 80024e2:	2300      	movs	r3, #0
 80024e4:	69fa      	ldr	r2, [r7, #28]
 80024e6:	f002 0203 	and.w	r2, r2, #3
 80024ea:	0092      	lsls	r2, r2, #2
 80024ec:	4093      	lsls	r3, r2
 80024ee:	69ba      	ldr	r2, [r7, #24]
 80024f0:	4313      	orrs	r3, r2
 80024f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80024f4:	4935      	ldr	r1, [pc, #212]	; (80025cc <HAL_GPIO_Init+0x328>)
 80024f6:	69fb      	ldr	r3, [r7, #28]
 80024f8:	089b      	lsrs	r3, r3, #2
 80024fa:	3302      	adds	r3, #2
 80024fc:	69ba      	ldr	r2, [r7, #24]
 80024fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002502:	4b3d      	ldr	r3, [pc, #244]	; (80025f8 <HAL_GPIO_Init+0x354>)
 8002504:	689b      	ldr	r3, [r3, #8]
 8002506:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	43db      	mvns	r3, r3
 800250c:	69ba      	ldr	r2, [r7, #24]
 800250e:	4013      	ands	r3, r2
 8002510:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800251a:	2b00      	cmp	r3, #0
 800251c:	d003      	beq.n	8002526 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800251e:	69ba      	ldr	r2, [r7, #24]
 8002520:	693b      	ldr	r3, [r7, #16]
 8002522:	4313      	orrs	r3, r2
 8002524:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002526:	4a34      	ldr	r2, [pc, #208]	; (80025f8 <HAL_GPIO_Init+0x354>)
 8002528:	69bb      	ldr	r3, [r7, #24]
 800252a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800252c:	4b32      	ldr	r3, [pc, #200]	; (80025f8 <HAL_GPIO_Init+0x354>)
 800252e:	68db      	ldr	r3, [r3, #12]
 8002530:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	43db      	mvns	r3, r3
 8002536:	69ba      	ldr	r2, [r7, #24]
 8002538:	4013      	ands	r3, r2
 800253a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002544:	2b00      	cmp	r3, #0
 8002546:	d003      	beq.n	8002550 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002548:	69ba      	ldr	r2, [r7, #24]
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	4313      	orrs	r3, r2
 800254e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002550:	4a29      	ldr	r2, [pc, #164]	; (80025f8 <HAL_GPIO_Init+0x354>)
 8002552:	69bb      	ldr	r3, [r7, #24]
 8002554:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002556:	4b28      	ldr	r3, [pc, #160]	; (80025f8 <HAL_GPIO_Init+0x354>)
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	43db      	mvns	r3, r3
 8002560:	69ba      	ldr	r2, [r7, #24]
 8002562:	4013      	ands	r3, r2
 8002564:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800256e:	2b00      	cmp	r3, #0
 8002570:	d003      	beq.n	800257a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002572:	69ba      	ldr	r2, [r7, #24]
 8002574:	693b      	ldr	r3, [r7, #16]
 8002576:	4313      	orrs	r3, r2
 8002578:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800257a:	4a1f      	ldr	r2, [pc, #124]	; (80025f8 <HAL_GPIO_Init+0x354>)
 800257c:	69bb      	ldr	r3, [r7, #24]
 800257e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002580:	4b1d      	ldr	r3, [pc, #116]	; (80025f8 <HAL_GPIO_Init+0x354>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	43db      	mvns	r3, r3
 800258a:	69ba      	ldr	r2, [r7, #24]
 800258c:	4013      	ands	r3, r2
 800258e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002598:	2b00      	cmp	r3, #0
 800259a:	d003      	beq.n	80025a4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800259c:	69ba      	ldr	r2, [r7, #24]
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	4313      	orrs	r3, r2
 80025a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80025a4:	4a14      	ldr	r2, [pc, #80]	; (80025f8 <HAL_GPIO_Init+0x354>)
 80025a6:	69bb      	ldr	r3, [r7, #24]
 80025a8:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80025aa:	69fb      	ldr	r3, [r7, #28]
 80025ac:	3301      	adds	r3, #1
 80025ae:	61fb      	str	r3, [r7, #28]
 80025b0:	69fb      	ldr	r3, [r7, #28]
 80025b2:	2b0f      	cmp	r3, #15
 80025b4:	f67f ae86 	bls.w	80022c4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80025b8:	bf00      	nop
 80025ba:	bf00      	nop
 80025bc:	3724      	adds	r7, #36	; 0x24
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	40023800 	.word	0x40023800
 80025cc:	40013800 	.word	0x40013800
 80025d0:	40020000 	.word	0x40020000
 80025d4:	40020400 	.word	0x40020400
 80025d8:	40020800 	.word	0x40020800
 80025dc:	40020c00 	.word	0x40020c00
 80025e0:	40021000 	.word	0x40021000
 80025e4:	40021400 	.word	0x40021400
 80025e8:	40021800 	.word	0x40021800
 80025ec:	40021c00 	.word	0x40021c00
 80025f0:	40022000 	.word	0x40022000
 80025f4:	40022400 	.word	0x40022400
 80025f8:	40013c00 	.word	0x40013c00

080025fc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b085      	sub	sp, #20
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
 8002604:	460b      	mov	r3, r1
 8002606:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	691a      	ldr	r2, [r3, #16]
 800260c:	887b      	ldrh	r3, [r7, #2]
 800260e:	4013      	ands	r3, r2
 8002610:	2b00      	cmp	r3, #0
 8002612:	d002      	beq.n	800261a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002614:	2301      	movs	r3, #1
 8002616:	73fb      	strb	r3, [r7, #15]
 8002618:	e001      	b.n	800261e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800261a:	2300      	movs	r3, #0
 800261c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800261e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002620:	4618      	mov	r0, r3
 8002622:	3714      	adds	r7, #20
 8002624:	46bd      	mov	sp, r7
 8002626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262a:	4770      	bx	lr

0800262c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800262c:	b480      	push	{r7}
 800262e:	b083      	sub	sp, #12
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
 8002634:	460b      	mov	r3, r1
 8002636:	807b      	strh	r3, [r7, #2]
 8002638:	4613      	mov	r3, r2
 800263a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800263c:	787b      	ldrb	r3, [r7, #1]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d003      	beq.n	800264a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002642:	887a      	ldrh	r2, [r7, #2]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002648:	e003      	b.n	8002652 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800264a:	887b      	ldrh	r3, [r7, #2]
 800264c:	041a      	lsls	r2, r3, #16
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	619a      	str	r2, [r3, #24]
}
 8002652:	bf00      	nop
 8002654:	370c      	adds	r7, #12
 8002656:	46bd      	mov	sp, r7
 8002658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265c:	4770      	bx	lr
	...

08002660 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002660:	b480      	push	{r7}
 8002662:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002664:	4b05      	ldr	r3, [pc, #20]	; (800267c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a04      	ldr	r2, [pc, #16]	; (800267c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800266a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800266e:	6013      	str	r3, [r2, #0]
}
 8002670:	bf00      	nop
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr
 800267a:	bf00      	nop
 800267c:	40007000 	.word	0x40007000

08002680 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b086      	sub	sp, #24
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002688:	2300      	movs	r3, #0
 800268a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d101      	bne.n	8002696 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002692:	2301      	movs	r3, #1
 8002694:	e291      	b.n	8002bba <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f003 0301 	and.w	r3, r3, #1
 800269e:	2b00      	cmp	r3, #0
 80026a0:	f000 8087 	beq.w	80027b2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80026a4:	4b96      	ldr	r3, [pc, #600]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	f003 030c 	and.w	r3, r3, #12
 80026ac:	2b04      	cmp	r3, #4
 80026ae:	d00c      	beq.n	80026ca <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80026b0:	4b93      	ldr	r3, [pc, #588]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	f003 030c 	and.w	r3, r3, #12
 80026b8:	2b08      	cmp	r3, #8
 80026ba:	d112      	bne.n	80026e2 <HAL_RCC_OscConfig+0x62>
 80026bc:	4b90      	ldr	r3, [pc, #576]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026c4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80026c8:	d10b      	bne.n	80026e2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026ca:	4b8d      	ldr	r3, [pc, #564]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d06c      	beq.n	80027b0 <HAL_RCC_OscConfig+0x130>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d168      	bne.n	80027b0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80026de:	2301      	movs	r3, #1
 80026e0:	e26b      	b.n	8002bba <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026ea:	d106      	bne.n	80026fa <HAL_RCC_OscConfig+0x7a>
 80026ec:	4b84      	ldr	r3, [pc, #528]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a83      	ldr	r2, [pc, #524]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 80026f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026f6:	6013      	str	r3, [r2, #0]
 80026f8:	e02e      	b.n	8002758 <HAL_RCC_OscConfig+0xd8>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d10c      	bne.n	800271c <HAL_RCC_OscConfig+0x9c>
 8002702:	4b7f      	ldr	r3, [pc, #508]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a7e      	ldr	r2, [pc, #504]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 8002708:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800270c:	6013      	str	r3, [r2, #0]
 800270e:	4b7c      	ldr	r3, [pc, #496]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a7b      	ldr	r2, [pc, #492]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 8002714:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002718:	6013      	str	r3, [r2, #0]
 800271a:	e01d      	b.n	8002758 <HAL_RCC_OscConfig+0xd8>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002724:	d10c      	bne.n	8002740 <HAL_RCC_OscConfig+0xc0>
 8002726:	4b76      	ldr	r3, [pc, #472]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a75      	ldr	r2, [pc, #468]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 800272c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002730:	6013      	str	r3, [r2, #0]
 8002732:	4b73      	ldr	r3, [pc, #460]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a72      	ldr	r2, [pc, #456]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 8002738:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800273c:	6013      	str	r3, [r2, #0]
 800273e:	e00b      	b.n	8002758 <HAL_RCC_OscConfig+0xd8>
 8002740:	4b6f      	ldr	r3, [pc, #444]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a6e      	ldr	r2, [pc, #440]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 8002746:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800274a:	6013      	str	r3, [r2, #0]
 800274c:	4b6c      	ldr	r3, [pc, #432]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a6b      	ldr	r2, [pc, #428]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 8002752:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002756:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d013      	beq.n	8002788 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002760:	f7ff fc8a 	bl	8002078 <HAL_GetTick>
 8002764:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002766:	e008      	b.n	800277a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002768:	f7ff fc86 	bl	8002078 <HAL_GetTick>
 800276c:	4602      	mov	r2, r0
 800276e:	693b      	ldr	r3, [r7, #16]
 8002770:	1ad3      	subs	r3, r2, r3
 8002772:	2b64      	cmp	r3, #100	; 0x64
 8002774:	d901      	bls.n	800277a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002776:	2303      	movs	r3, #3
 8002778:	e21f      	b.n	8002bba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800277a:	4b61      	ldr	r3, [pc, #388]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002782:	2b00      	cmp	r3, #0
 8002784:	d0f0      	beq.n	8002768 <HAL_RCC_OscConfig+0xe8>
 8002786:	e014      	b.n	80027b2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002788:	f7ff fc76 	bl	8002078 <HAL_GetTick>
 800278c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800278e:	e008      	b.n	80027a2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002790:	f7ff fc72 	bl	8002078 <HAL_GetTick>
 8002794:	4602      	mov	r2, r0
 8002796:	693b      	ldr	r3, [r7, #16]
 8002798:	1ad3      	subs	r3, r2, r3
 800279a:	2b64      	cmp	r3, #100	; 0x64
 800279c:	d901      	bls.n	80027a2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800279e:	2303      	movs	r3, #3
 80027a0:	e20b      	b.n	8002bba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027a2:	4b57      	ldr	r3, [pc, #348]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d1f0      	bne.n	8002790 <HAL_RCC_OscConfig+0x110>
 80027ae:	e000      	b.n	80027b2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f003 0302 	and.w	r3, r3, #2
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d069      	beq.n	8002892 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80027be:	4b50      	ldr	r3, [pc, #320]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	f003 030c 	and.w	r3, r3, #12
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d00b      	beq.n	80027e2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80027ca:	4b4d      	ldr	r3, [pc, #308]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	f003 030c 	and.w	r3, r3, #12
 80027d2:	2b08      	cmp	r3, #8
 80027d4:	d11c      	bne.n	8002810 <HAL_RCC_OscConfig+0x190>
 80027d6:	4b4a      	ldr	r3, [pc, #296]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d116      	bne.n	8002810 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027e2:	4b47      	ldr	r3, [pc, #284]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f003 0302 	and.w	r3, r3, #2
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d005      	beq.n	80027fa <HAL_RCC_OscConfig+0x17a>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	68db      	ldr	r3, [r3, #12]
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	d001      	beq.n	80027fa <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
 80027f8:	e1df      	b.n	8002bba <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027fa:	4b41      	ldr	r3, [pc, #260]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	691b      	ldr	r3, [r3, #16]
 8002806:	00db      	lsls	r3, r3, #3
 8002808:	493d      	ldr	r1, [pc, #244]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 800280a:	4313      	orrs	r3, r2
 800280c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800280e:	e040      	b.n	8002892 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	68db      	ldr	r3, [r3, #12]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d023      	beq.n	8002860 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002818:	4b39      	ldr	r3, [pc, #228]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a38      	ldr	r2, [pc, #224]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 800281e:	f043 0301 	orr.w	r3, r3, #1
 8002822:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002824:	f7ff fc28 	bl	8002078 <HAL_GetTick>
 8002828:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800282a:	e008      	b.n	800283e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800282c:	f7ff fc24 	bl	8002078 <HAL_GetTick>
 8002830:	4602      	mov	r2, r0
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	2b02      	cmp	r3, #2
 8002838:	d901      	bls.n	800283e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800283a:	2303      	movs	r3, #3
 800283c:	e1bd      	b.n	8002bba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800283e:	4b30      	ldr	r3, [pc, #192]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f003 0302 	and.w	r3, r3, #2
 8002846:	2b00      	cmp	r3, #0
 8002848:	d0f0      	beq.n	800282c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800284a:	4b2d      	ldr	r3, [pc, #180]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	691b      	ldr	r3, [r3, #16]
 8002856:	00db      	lsls	r3, r3, #3
 8002858:	4929      	ldr	r1, [pc, #164]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 800285a:	4313      	orrs	r3, r2
 800285c:	600b      	str	r3, [r1, #0]
 800285e:	e018      	b.n	8002892 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002860:	4b27      	ldr	r3, [pc, #156]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a26      	ldr	r2, [pc, #152]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 8002866:	f023 0301 	bic.w	r3, r3, #1
 800286a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800286c:	f7ff fc04 	bl	8002078 <HAL_GetTick>
 8002870:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002872:	e008      	b.n	8002886 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002874:	f7ff fc00 	bl	8002078 <HAL_GetTick>
 8002878:	4602      	mov	r2, r0
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	1ad3      	subs	r3, r2, r3
 800287e:	2b02      	cmp	r3, #2
 8002880:	d901      	bls.n	8002886 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002882:	2303      	movs	r3, #3
 8002884:	e199      	b.n	8002bba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002886:	4b1e      	ldr	r3, [pc, #120]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f003 0302 	and.w	r3, r3, #2
 800288e:	2b00      	cmp	r3, #0
 8002890:	d1f0      	bne.n	8002874 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 0308 	and.w	r3, r3, #8
 800289a:	2b00      	cmp	r3, #0
 800289c:	d038      	beq.n	8002910 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	695b      	ldr	r3, [r3, #20]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d019      	beq.n	80028da <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028a6:	4b16      	ldr	r3, [pc, #88]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 80028a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028aa:	4a15      	ldr	r2, [pc, #84]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 80028ac:	f043 0301 	orr.w	r3, r3, #1
 80028b0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028b2:	f7ff fbe1 	bl	8002078 <HAL_GetTick>
 80028b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028b8:	e008      	b.n	80028cc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028ba:	f7ff fbdd 	bl	8002078 <HAL_GetTick>
 80028be:	4602      	mov	r2, r0
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	1ad3      	subs	r3, r2, r3
 80028c4:	2b02      	cmp	r3, #2
 80028c6:	d901      	bls.n	80028cc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80028c8:	2303      	movs	r3, #3
 80028ca:	e176      	b.n	8002bba <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028cc:	4b0c      	ldr	r3, [pc, #48]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 80028ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028d0:	f003 0302 	and.w	r3, r3, #2
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d0f0      	beq.n	80028ba <HAL_RCC_OscConfig+0x23a>
 80028d8:	e01a      	b.n	8002910 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028da:	4b09      	ldr	r3, [pc, #36]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 80028dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028de:	4a08      	ldr	r2, [pc, #32]	; (8002900 <HAL_RCC_OscConfig+0x280>)
 80028e0:	f023 0301 	bic.w	r3, r3, #1
 80028e4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028e6:	f7ff fbc7 	bl	8002078 <HAL_GetTick>
 80028ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028ec:	e00a      	b.n	8002904 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028ee:	f7ff fbc3 	bl	8002078 <HAL_GetTick>
 80028f2:	4602      	mov	r2, r0
 80028f4:	693b      	ldr	r3, [r7, #16]
 80028f6:	1ad3      	subs	r3, r2, r3
 80028f8:	2b02      	cmp	r3, #2
 80028fa:	d903      	bls.n	8002904 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80028fc:	2303      	movs	r3, #3
 80028fe:	e15c      	b.n	8002bba <HAL_RCC_OscConfig+0x53a>
 8002900:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002904:	4b91      	ldr	r3, [pc, #580]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 8002906:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002908:	f003 0302 	and.w	r3, r3, #2
 800290c:	2b00      	cmp	r3, #0
 800290e:	d1ee      	bne.n	80028ee <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f003 0304 	and.w	r3, r3, #4
 8002918:	2b00      	cmp	r3, #0
 800291a:	f000 80a4 	beq.w	8002a66 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800291e:	4b8b      	ldr	r3, [pc, #556]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 8002920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002922:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002926:	2b00      	cmp	r3, #0
 8002928:	d10d      	bne.n	8002946 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800292a:	4b88      	ldr	r3, [pc, #544]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 800292c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800292e:	4a87      	ldr	r2, [pc, #540]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 8002930:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002934:	6413      	str	r3, [r2, #64]	; 0x40
 8002936:	4b85      	ldr	r3, [pc, #532]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 8002938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800293a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800293e:	60bb      	str	r3, [r7, #8]
 8002940:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002942:	2301      	movs	r3, #1
 8002944:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002946:	4b82      	ldr	r3, [pc, #520]	; (8002b50 <HAL_RCC_OscConfig+0x4d0>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800294e:	2b00      	cmp	r3, #0
 8002950:	d118      	bne.n	8002984 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002952:	4b7f      	ldr	r3, [pc, #508]	; (8002b50 <HAL_RCC_OscConfig+0x4d0>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a7e      	ldr	r2, [pc, #504]	; (8002b50 <HAL_RCC_OscConfig+0x4d0>)
 8002958:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800295c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800295e:	f7ff fb8b 	bl	8002078 <HAL_GetTick>
 8002962:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002964:	e008      	b.n	8002978 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002966:	f7ff fb87 	bl	8002078 <HAL_GetTick>
 800296a:	4602      	mov	r2, r0
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	1ad3      	subs	r3, r2, r3
 8002970:	2b64      	cmp	r3, #100	; 0x64
 8002972:	d901      	bls.n	8002978 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002974:	2303      	movs	r3, #3
 8002976:	e120      	b.n	8002bba <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002978:	4b75      	ldr	r3, [pc, #468]	; (8002b50 <HAL_RCC_OscConfig+0x4d0>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002980:	2b00      	cmp	r3, #0
 8002982:	d0f0      	beq.n	8002966 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	2b01      	cmp	r3, #1
 800298a:	d106      	bne.n	800299a <HAL_RCC_OscConfig+0x31a>
 800298c:	4b6f      	ldr	r3, [pc, #444]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 800298e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002990:	4a6e      	ldr	r2, [pc, #440]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 8002992:	f043 0301 	orr.w	r3, r3, #1
 8002996:	6713      	str	r3, [r2, #112]	; 0x70
 8002998:	e02d      	b.n	80029f6 <HAL_RCC_OscConfig+0x376>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	689b      	ldr	r3, [r3, #8]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d10c      	bne.n	80029bc <HAL_RCC_OscConfig+0x33c>
 80029a2:	4b6a      	ldr	r3, [pc, #424]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 80029a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029a6:	4a69      	ldr	r2, [pc, #420]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 80029a8:	f023 0301 	bic.w	r3, r3, #1
 80029ac:	6713      	str	r3, [r2, #112]	; 0x70
 80029ae:	4b67      	ldr	r3, [pc, #412]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 80029b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029b2:	4a66      	ldr	r2, [pc, #408]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 80029b4:	f023 0304 	bic.w	r3, r3, #4
 80029b8:	6713      	str	r3, [r2, #112]	; 0x70
 80029ba:	e01c      	b.n	80029f6 <HAL_RCC_OscConfig+0x376>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	2b05      	cmp	r3, #5
 80029c2:	d10c      	bne.n	80029de <HAL_RCC_OscConfig+0x35e>
 80029c4:	4b61      	ldr	r3, [pc, #388]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 80029c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029c8:	4a60      	ldr	r2, [pc, #384]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 80029ca:	f043 0304 	orr.w	r3, r3, #4
 80029ce:	6713      	str	r3, [r2, #112]	; 0x70
 80029d0:	4b5e      	ldr	r3, [pc, #376]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 80029d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029d4:	4a5d      	ldr	r2, [pc, #372]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 80029d6:	f043 0301 	orr.w	r3, r3, #1
 80029da:	6713      	str	r3, [r2, #112]	; 0x70
 80029dc:	e00b      	b.n	80029f6 <HAL_RCC_OscConfig+0x376>
 80029de:	4b5b      	ldr	r3, [pc, #364]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 80029e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029e2:	4a5a      	ldr	r2, [pc, #360]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 80029e4:	f023 0301 	bic.w	r3, r3, #1
 80029e8:	6713      	str	r3, [r2, #112]	; 0x70
 80029ea:	4b58      	ldr	r3, [pc, #352]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 80029ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029ee:	4a57      	ldr	r2, [pc, #348]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 80029f0:	f023 0304 	bic.w	r3, r3, #4
 80029f4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d015      	beq.n	8002a2a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029fe:	f7ff fb3b 	bl	8002078 <HAL_GetTick>
 8002a02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a04:	e00a      	b.n	8002a1c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a06:	f7ff fb37 	bl	8002078 <HAL_GetTick>
 8002a0a:	4602      	mov	r2, r0
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	1ad3      	subs	r3, r2, r3
 8002a10:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d901      	bls.n	8002a1c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002a18:	2303      	movs	r3, #3
 8002a1a:	e0ce      	b.n	8002bba <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a1c:	4b4b      	ldr	r3, [pc, #300]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 8002a1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a20:	f003 0302 	and.w	r3, r3, #2
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d0ee      	beq.n	8002a06 <HAL_RCC_OscConfig+0x386>
 8002a28:	e014      	b.n	8002a54 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a2a:	f7ff fb25 	bl	8002078 <HAL_GetTick>
 8002a2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a30:	e00a      	b.n	8002a48 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a32:	f7ff fb21 	bl	8002078 <HAL_GetTick>
 8002a36:	4602      	mov	r2, r0
 8002a38:	693b      	ldr	r3, [r7, #16]
 8002a3a:	1ad3      	subs	r3, r2, r3
 8002a3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d901      	bls.n	8002a48 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002a44:	2303      	movs	r3, #3
 8002a46:	e0b8      	b.n	8002bba <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a48:	4b40      	ldr	r3, [pc, #256]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 8002a4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a4c:	f003 0302 	and.w	r3, r3, #2
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d1ee      	bne.n	8002a32 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002a54:	7dfb      	ldrb	r3, [r7, #23]
 8002a56:	2b01      	cmp	r3, #1
 8002a58:	d105      	bne.n	8002a66 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a5a:	4b3c      	ldr	r3, [pc, #240]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 8002a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a5e:	4a3b      	ldr	r2, [pc, #236]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 8002a60:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a64:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	699b      	ldr	r3, [r3, #24]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	f000 80a4 	beq.w	8002bb8 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a70:	4b36      	ldr	r3, [pc, #216]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	f003 030c 	and.w	r3, r3, #12
 8002a78:	2b08      	cmp	r3, #8
 8002a7a:	d06b      	beq.n	8002b54 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	699b      	ldr	r3, [r3, #24]
 8002a80:	2b02      	cmp	r3, #2
 8002a82:	d149      	bne.n	8002b18 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a84:	4b31      	ldr	r3, [pc, #196]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a30      	ldr	r2, [pc, #192]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 8002a8a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002a8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a90:	f7ff faf2 	bl	8002078 <HAL_GetTick>
 8002a94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a96:	e008      	b.n	8002aaa <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a98:	f7ff faee 	bl	8002078 <HAL_GetTick>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	2b02      	cmp	r3, #2
 8002aa4:	d901      	bls.n	8002aaa <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002aa6:	2303      	movs	r3, #3
 8002aa8:	e087      	b.n	8002bba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002aaa:	4b28      	ldr	r3, [pc, #160]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d1f0      	bne.n	8002a98 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	69da      	ldr	r2, [r3, #28]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6a1b      	ldr	r3, [r3, #32]
 8002abe:	431a      	orrs	r2, r3
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ac4:	019b      	lsls	r3, r3, #6
 8002ac6:	431a      	orrs	r2, r3
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002acc:	085b      	lsrs	r3, r3, #1
 8002ace:	3b01      	subs	r3, #1
 8002ad0:	041b      	lsls	r3, r3, #16
 8002ad2:	431a      	orrs	r2, r3
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ad8:	061b      	lsls	r3, r3, #24
 8002ada:	4313      	orrs	r3, r2
 8002adc:	4a1b      	ldr	r2, [pc, #108]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 8002ade:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002ae2:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ae4:	4b19      	ldr	r3, [pc, #100]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a18      	ldr	r2, [pc, #96]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 8002aea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002aee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002af0:	f7ff fac2 	bl	8002078 <HAL_GetTick>
 8002af4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002af6:	e008      	b.n	8002b0a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002af8:	f7ff fabe 	bl	8002078 <HAL_GetTick>
 8002afc:	4602      	mov	r2, r0
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	1ad3      	subs	r3, r2, r3
 8002b02:	2b02      	cmp	r3, #2
 8002b04:	d901      	bls.n	8002b0a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8002b06:	2303      	movs	r3, #3
 8002b08:	e057      	b.n	8002bba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b0a:	4b10      	ldr	r3, [pc, #64]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d0f0      	beq.n	8002af8 <HAL_RCC_OscConfig+0x478>
 8002b16:	e04f      	b.n	8002bb8 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b18:	4b0c      	ldr	r3, [pc, #48]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a0b      	ldr	r2, [pc, #44]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 8002b1e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002b22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b24:	f7ff faa8 	bl	8002078 <HAL_GetTick>
 8002b28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b2a:	e008      	b.n	8002b3e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b2c:	f7ff faa4 	bl	8002078 <HAL_GetTick>
 8002b30:	4602      	mov	r2, r0
 8002b32:	693b      	ldr	r3, [r7, #16]
 8002b34:	1ad3      	subs	r3, r2, r3
 8002b36:	2b02      	cmp	r3, #2
 8002b38:	d901      	bls.n	8002b3e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8002b3a:	2303      	movs	r3, #3
 8002b3c:	e03d      	b.n	8002bba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b3e:	4b03      	ldr	r3, [pc, #12]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d1f0      	bne.n	8002b2c <HAL_RCC_OscConfig+0x4ac>
 8002b4a:	e035      	b.n	8002bb8 <HAL_RCC_OscConfig+0x538>
 8002b4c:	40023800 	.word	0x40023800
 8002b50:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002b54:	4b1b      	ldr	r3, [pc, #108]	; (8002bc4 <HAL_RCC_OscConfig+0x544>)
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	699b      	ldr	r3, [r3, #24]
 8002b5e:	2b01      	cmp	r3, #1
 8002b60:	d028      	beq.n	8002bb4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b6c:	429a      	cmp	r2, r3
 8002b6e:	d121      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	d11a      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b7e:	68fa      	ldr	r2, [r7, #12]
 8002b80:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002b84:	4013      	ands	r3, r2
 8002b86:	687a      	ldr	r2, [r7, #4]
 8002b88:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002b8a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d111      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b9a:	085b      	lsrs	r3, r3, #1
 8002b9c:	3b01      	subs	r3, #1
 8002b9e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	d107      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bae:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d001      	beq.n	8002bb8 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	e000      	b.n	8002bba <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8002bb8:	2300      	movs	r3, #0
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	3718      	adds	r7, #24
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	40023800 	.word	0x40023800

08002bc8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b084      	sub	sp, #16
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
 8002bd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d101      	bne.n	8002be0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e0d0      	b.n	8002d82 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002be0:	4b6a      	ldr	r3, [pc, #424]	; (8002d8c <HAL_RCC_ClockConfig+0x1c4>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f003 030f 	and.w	r3, r3, #15
 8002be8:	683a      	ldr	r2, [r7, #0]
 8002bea:	429a      	cmp	r2, r3
 8002bec:	d910      	bls.n	8002c10 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bee:	4b67      	ldr	r3, [pc, #412]	; (8002d8c <HAL_RCC_ClockConfig+0x1c4>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f023 020f 	bic.w	r2, r3, #15
 8002bf6:	4965      	ldr	r1, [pc, #404]	; (8002d8c <HAL_RCC_ClockConfig+0x1c4>)
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bfe:	4b63      	ldr	r3, [pc, #396]	; (8002d8c <HAL_RCC_ClockConfig+0x1c4>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 030f 	and.w	r3, r3, #15
 8002c06:	683a      	ldr	r2, [r7, #0]
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d001      	beq.n	8002c10 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	e0b8      	b.n	8002d82 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f003 0302 	and.w	r3, r3, #2
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d020      	beq.n	8002c5e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f003 0304 	and.w	r3, r3, #4
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d005      	beq.n	8002c34 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c28:	4b59      	ldr	r3, [pc, #356]	; (8002d90 <HAL_RCC_ClockConfig+0x1c8>)
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	4a58      	ldr	r2, [pc, #352]	; (8002d90 <HAL_RCC_ClockConfig+0x1c8>)
 8002c2e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002c32:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 0308 	and.w	r3, r3, #8
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d005      	beq.n	8002c4c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c40:	4b53      	ldr	r3, [pc, #332]	; (8002d90 <HAL_RCC_ClockConfig+0x1c8>)
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	4a52      	ldr	r2, [pc, #328]	; (8002d90 <HAL_RCC_ClockConfig+0x1c8>)
 8002c46:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002c4a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c4c:	4b50      	ldr	r3, [pc, #320]	; (8002d90 <HAL_RCC_ClockConfig+0x1c8>)
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	689b      	ldr	r3, [r3, #8]
 8002c58:	494d      	ldr	r1, [pc, #308]	; (8002d90 <HAL_RCC_ClockConfig+0x1c8>)
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 0301 	and.w	r3, r3, #1
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d040      	beq.n	8002cec <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	2b01      	cmp	r3, #1
 8002c70:	d107      	bne.n	8002c82 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c72:	4b47      	ldr	r3, [pc, #284]	; (8002d90 <HAL_RCC_ClockConfig+0x1c8>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d115      	bne.n	8002caa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e07f      	b.n	8002d82 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	2b02      	cmp	r3, #2
 8002c88:	d107      	bne.n	8002c9a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c8a:	4b41      	ldr	r3, [pc, #260]	; (8002d90 <HAL_RCC_ClockConfig+0x1c8>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d109      	bne.n	8002caa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e073      	b.n	8002d82 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c9a:	4b3d      	ldr	r3, [pc, #244]	; (8002d90 <HAL_RCC_ClockConfig+0x1c8>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 0302 	and.w	r3, r3, #2
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d101      	bne.n	8002caa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	e06b      	b.n	8002d82 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002caa:	4b39      	ldr	r3, [pc, #228]	; (8002d90 <HAL_RCC_ClockConfig+0x1c8>)
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	f023 0203 	bic.w	r2, r3, #3
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	4936      	ldr	r1, [pc, #216]	; (8002d90 <HAL_RCC_ClockConfig+0x1c8>)
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cbc:	f7ff f9dc 	bl	8002078 <HAL_GetTick>
 8002cc0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cc2:	e00a      	b.n	8002cda <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cc4:	f7ff f9d8 	bl	8002078 <HAL_GetTick>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d901      	bls.n	8002cda <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	e053      	b.n	8002d82 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cda:	4b2d      	ldr	r3, [pc, #180]	; (8002d90 <HAL_RCC_ClockConfig+0x1c8>)
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	f003 020c 	and.w	r2, r3, #12
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	009b      	lsls	r3, r3, #2
 8002ce8:	429a      	cmp	r2, r3
 8002cea:	d1eb      	bne.n	8002cc4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002cec:	4b27      	ldr	r3, [pc, #156]	; (8002d8c <HAL_RCC_ClockConfig+0x1c4>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f003 030f 	and.w	r3, r3, #15
 8002cf4:	683a      	ldr	r2, [r7, #0]
 8002cf6:	429a      	cmp	r2, r3
 8002cf8:	d210      	bcs.n	8002d1c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cfa:	4b24      	ldr	r3, [pc, #144]	; (8002d8c <HAL_RCC_ClockConfig+0x1c4>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f023 020f 	bic.w	r2, r3, #15
 8002d02:	4922      	ldr	r1, [pc, #136]	; (8002d8c <HAL_RCC_ClockConfig+0x1c4>)
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	4313      	orrs	r3, r2
 8002d08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d0a:	4b20      	ldr	r3, [pc, #128]	; (8002d8c <HAL_RCC_ClockConfig+0x1c4>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 030f 	and.w	r3, r3, #15
 8002d12:	683a      	ldr	r2, [r7, #0]
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d001      	beq.n	8002d1c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e032      	b.n	8002d82 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f003 0304 	and.w	r3, r3, #4
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d008      	beq.n	8002d3a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d28:	4b19      	ldr	r3, [pc, #100]	; (8002d90 <HAL_RCC_ClockConfig+0x1c8>)
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	68db      	ldr	r3, [r3, #12]
 8002d34:	4916      	ldr	r1, [pc, #88]	; (8002d90 <HAL_RCC_ClockConfig+0x1c8>)
 8002d36:	4313      	orrs	r3, r2
 8002d38:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f003 0308 	and.w	r3, r3, #8
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d009      	beq.n	8002d5a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002d46:	4b12      	ldr	r3, [pc, #72]	; (8002d90 <HAL_RCC_ClockConfig+0x1c8>)
 8002d48:	689b      	ldr	r3, [r3, #8]
 8002d4a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	691b      	ldr	r3, [r3, #16]
 8002d52:	00db      	lsls	r3, r3, #3
 8002d54:	490e      	ldr	r1, [pc, #56]	; (8002d90 <HAL_RCC_ClockConfig+0x1c8>)
 8002d56:	4313      	orrs	r3, r2
 8002d58:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d5a:	f000 f821 	bl	8002da0 <HAL_RCC_GetSysClockFreq>
 8002d5e:	4602      	mov	r2, r0
 8002d60:	4b0b      	ldr	r3, [pc, #44]	; (8002d90 <HAL_RCC_ClockConfig+0x1c8>)
 8002d62:	689b      	ldr	r3, [r3, #8]
 8002d64:	091b      	lsrs	r3, r3, #4
 8002d66:	f003 030f 	and.w	r3, r3, #15
 8002d6a:	490a      	ldr	r1, [pc, #40]	; (8002d94 <HAL_RCC_ClockConfig+0x1cc>)
 8002d6c:	5ccb      	ldrb	r3, [r1, r3]
 8002d6e:	fa22 f303 	lsr.w	r3, r2, r3
 8002d72:	4a09      	ldr	r2, [pc, #36]	; (8002d98 <HAL_RCC_ClockConfig+0x1d0>)
 8002d74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002d76:	4b09      	ldr	r3, [pc, #36]	; (8002d9c <HAL_RCC_ClockConfig+0x1d4>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f7ff f938 	bl	8001ff0 <HAL_InitTick>

  return HAL_OK;
 8002d80:	2300      	movs	r3, #0
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	3710      	adds	r7, #16
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	bf00      	nop
 8002d8c:	40023c00 	.word	0x40023c00
 8002d90:	40023800 	.word	0x40023800
 8002d94:	08008e30 	.word	0x08008e30
 8002d98:	20000000 	.word	0x20000000
 8002d9c:	20000004 	.word	0x20000004

08002da0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002da0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002da4:	b094      	sub	sp, #80	; 0x50
 8002da6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002da8:	2300      	movs	r3, #0
 8002daa:	647b      	str	r3, [r7, #68]	; 0x44
 8002dac:	2300      	movs	r3, #0
 8002dae:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002db0:	2300      	movs	r3, #0
 8002db2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8002db4:	2300      	movs	r3, #0
 8002db6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002db8:	4b79      	ldr	r3, [pc, #484]	; (8002fa0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	f003 030c 	and.w	r3, r3, #12
 8002dc0:	2b08      	cmp	r3, #8
 8002dc2:	d00d      	beq.n	8002de0 <HAL_RCC_GetSysClockFreq+0x40>
 8002dc4:	2b08      	cmp	r3, #8
 8002dc6:	f200 80e1 	bhi.w	8002f8c <HAL_RCC_GetSysClockFreq+0x1ec>
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d002      	beq.n	8002dd4 <HAL_RCC_GetSysClockFreq+0x34>
 8002dce:	2b04      	cmp	r3, #4
 8002dd0:	d003      	beq.n	8002dda <HAL_RCC_GetSysClockFreq+0x3a>
 8002dd2:	e0db      	b.n	8002f8c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002dd4:	4b73      	ldr	r3, [pc, #460]	; (8002fa4 <HAL_RCC_GetSysClockFreq+0x204>)
 8002dd6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002dd8:	e0db      	b.n	8002f92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002dda:	4b73      	ldr	r3, [pc, #460]	; (8002fa8 <HAL_RCC_GetSysClockFreq+0x208>)
 8002ddc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002dde:	e0d8      	b.n	8002f92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002de0:	4b6f      	ldr	r3, [pc, #444]	; (8002fa0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002de8:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002dea:	4b6d      	ldr	r3, [pc, #436]	; (8002fa0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d063      	beq.n	8002ebe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002df6:	4b6a      	ldr	r3, [pc, #424]	; (8002fa0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	099b      	lsrs	r3, r3, #6
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	63bb      	str	r3, [r7, #56]	; 0x38
 8002e00:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002e02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e08:	633b      	str	r3, [r7, #48]	; 0x30
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	637b      	str	r3, [r7, #52]	; 0x34
 8002e0e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002e12:	4622      	mov	r2, r4
 8002e14:	462b      	mov	r3, r5
 8002e16:	f04f 0000 	mov.w	r0, #0
 8002e1a:	f04f 0100 	mov.w	r1, #0
 8002e1e:	0159      	lsls	r1, r3, #5
 8002e20:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e24:	0150      	lsls	r0, r2, #5
 8002e26:	4602      	mov	r2, r0
 8002e28:	460b      	mov	r3, r1
 8002e2a:	4621      	mov	r1, r4
 8002e2c:	1a51      	subs	r1, r2, r1
 8002e2e:	6139      	str	r1, [r7, #16]
 8002e30:	4629      	mov	r1, r5
 8002e32:	eb63 0301 	sbc.w	r3, r3, r1
 8002e36:	617b      	str	r3, [r7, #20]
 8002e38:	f04f 0200 	mov.w	r2, #0
 8002e3c:	f04f 0300 	mov.w	r3, #0
 8002e40:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002e44:	4659      	mov	r1, fp
 8002e46:	018b      	lsls	r3, r1, #6
 8002e48:	4651      	mov	r1, sl
 8002e4a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002e4e:	4651      	mov	r1, sl
 8002e50:	018a      	lsls	r2, r1, #6
 8002e52:	4651      	mov	r1, sl
 8002e54:	ebb2 0801 	subs.w	r8, r2, r1
 8002e58:	4659      	mov	r1, fp
 8002e5a:	eb63 0901 	sbc.w	r9, r3, r1
 8002e5e:	f04f 0200 	mov.w	r2, #0
 8002e62:	f04f 0300 	mov.w	r3, #0
 8002e66:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002e6a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002e6e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002e72:	4690      	mov	r8, r2
 8002e74:	4699      	mov	r9, r3
 8002e76:	4623      	mov	r3, r4
 8002e78:	eb18 0303 	adds.w	r3, r8, r3
 8002e7c:	60bb      	str	r3, [r7, #8]
 8002e7e:	462b      	mov	r3, r5
 8002e80:	eb49 0303 	adc.w	r3, r9, r3
 8002e84:	60fb      	str	r3, [r7, #12]
 8002e86:	f04f 0200 	mov.w	r2, #0
 8002e8a:	f04f 0300 	mov.w	r3, #0
 8002e8e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002e92:	4629      	mov	r1, r5
 8002e94:	024b      	lsls	r3, r1, #9
 8002e96:	4621      	mov	r1, r4
 8002e98:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002e9c:	4621      	mov	r1, r4
 8002e9e:	024a      	lsls	r2, r1, #9
 8002ea0:	4610      	mov	r0, r2
 8002ea2:	4619      	mov	r1, r3
 8002ea4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	62bb      	str	r3, [r7, #40]	; 0x28
 8002eaa:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002eac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002eb0:	f7fd ff0a 	bl	8000cc8 <__aeabi_uldivmod>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	460b      	mov	r3, r1
 8002eb8:	4613      	mov	r3, r2
 8002eba:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002ebc:	e058      	b.n	8002f70 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ebe:	4b38      	ldr	r3, [pc, #224]	; (8002fa0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	099b      	lsrs	r3, r3, #6
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	4611      	mov	r1, r2
 8002eca:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002ece:	623b      	str	r3, [r7, #32]
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	627b      	str	r3, [r7, #36]	; 0x24
 8002ed4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002ed8:	4642      	mov	r2, r8
 8002eda:	464b      	mov	r3, r9
 8002edc:	f04f 0000 	mov.w	r0, #0
 8002ee0:	f04f 0100 	mov.w	r1, #0
 8002ee4:	0159      	lsls	r1, r3, #5
 8002ee6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002eea:	0150      	lsls	r0, r2, #5
 8002eec:	4602      	mov	r2, r0
 8002eee:	460b      	mov	r3, r1
 8002ef0:	4641      	mov	r1, r8
 8002ef2:	ebb2 0a01 	subs.w	sl, r2, r1
 8002ef6:	4649      	mov	r1, r9
 8002ef8:	eb63 0b01 	sbc.w	fp, r3, r1
 8002efc:	f04f 0200 	mov.w	r2, #0
 8002f00:	f04f 0300 	mov.w	r3, #0
 8002f04:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002f08:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002f0c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002f10:	ebb2 040a 	subs.w	r4, r2, sl
 8002f14:	eb63 050b 	sbc.w	r5, r3, fp
 8002f18:	f04f 0200 	mov.w	r2, #0
 8002f1c:	f04f 0300 	mov.w	r3, #0
 8002f20:	00eb      	lsls	r3, r5, #3
 8002f22:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f26:	00e2      	lsls	r2, r4, #3
 8002f28:	4614      	mov	r4, r2
 8002f2a:	461d      	mov	r5, r3
 8002f2c:	4643      	mov	r3, r8
 8002f2e:	18e3      	adds	r3, r4, r3
 8002f30:	603b      	str	r3, [r7, #0]
 8002f32:	464b      	mov	r3, r9
 8002f34:	eb45 0303 	adc.w	r3, r5, r3
 8002f38:	607b      	str	r3, [r7, #4]
 8002f3a:	f04f 0200 	mov.w	r2, #0
 8002f3e:	f04f 0300 	mov.w	r3, #0
 8002f42:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002f46:	4629      	mov	r1, r5
 8002f48:	028b      	lsls	r3, r1, #10
 8002f4a:	4621      	mov	r1, r4
 8002f4c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002f50:	4621      	mov	r1, r4
 8002f52:	028a      	lsls	r2, r1, #10
 8002f54:	4610      	mov	r0, r2
 8002f56:	4619      	mov	r1, r3
 8002f58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	61bb      	str	r3, [r7, #24]
 8002f5e:	61fa      	str	r2, [r7, #28]
 8002f60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f64:	f7fd feb0 	bl	8000cc8 <__aeabi_uldivmod>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	460b      	mov	r3, r1
 8002f6c:	4613      	mov	r3, r2
 8002f6e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002f70:	4b0b      	ldr	r3, [pc, #44]	; (8002fa0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	0c1b      	lsrs	r3, r3, #16
 8002f76:	f003 0303 	and.w	r3, r3, #3
 8002f7a:	3301      	adds	r3, #1
 8002f7c:	005b      	lsls	r3, r3, #1
 8002f7e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8002f80:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002f82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f84:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f88:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002f8a:	e002      	b.n	8002f92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002f8c:	4b05      	ldr	r3, [pc, #20]	; (8002fa4 <HAL_RCC_GetSysClockFreq+0x204>)
 8002f8e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002f90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f92:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002f94:	4618      	mov	r0, r3
 8002f96:	3750      	adds	r7, #80	; 0x50
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f9e:	bf00      	nop
 8002fa0:	40023800 	.word	0x40023800
 8002fa4:	00f42400 	.word	0x00f42400
 8002fa8:	007a1200 	.word	0x007a1200

08002fac <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002fac:	b480      	push	{r7}
 8002fae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002fb0:	4b03      	ldr	r3, [pc, #12]	; (8002fc0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr
 8002fbe:	bf00      	nop
 8002fc0:	20000000 	.word	0x20000000

08002fc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002fc8:	f7ff fff0 	bl	8002fac <HAL_RCC_GetHCLKFreq>
 8002fcc:	4602      	mov	r2, r0
 8002fce:	4b05      	ldr	r3, [pc, #20]	; (8002fe4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	0a9b      	lsrs	r3, r3, #10
 8002fd4:	f003 0307 	and.w	r3, r3, #7
 8002fd8:	4903      	ldr	r1, [pc, #12]	; (8002fe8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002fda:	5ccb      	ldrb	r3, [r1, r3]
 8002fdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	40023800 	.word	0x40023800
 8002fe8:	08008e40 	.word	0x08008e40

08002fec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002ff0:	f7ff ffdc 	bl	8002fac <HAL_RCC_GetHCLKFreq>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	4b05      	ldr	r3, [pc, #20]	; (800300c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	0b5b      	lsrs	r3, r3, #13
 8002ffc:	f003 0307 	and.w	r3, r3, #7
 8003000:	4903      	ldr	r1, [pc, #12]	; (8003010 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003002:	5ccb      	ldrb	r3, [r1, r3]
 8003004:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003008:	4618      	mov	r0, r3
 800300a:	bd80      	pop	{r7, pc}
 800300c:	40023800 	.word	0x40023800
 8003010:	08008e40 	.word	0x08008e40

08003014 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b088      	sub	sp, #32
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800301c:	2300      	movs	r3, #0
 800301e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003020:	2300      	movs	r3, #0
 8003022:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003024:	2300      	movs	r3, #0
 8003026:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003028:	2300      	movs	r3, #0
 800302a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800302c:	2300      	movs	r3, #0
 800302e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f003 0301 	and.w	r3, r3, #1
 8003038:	2b00      	cmp	r3, #0
 800303a:	d012      	beq.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800303c:	4b69      	ldr	r3, [pc, #420]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	4a68      	ldr	r2, [pc, #416]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003042:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003046:	6093      	str	r3, [r2, #8]
 8003048:	4b66      	ldr	r3, [pc, #408]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800304a:	689a      	ldr	r2, [r3, #8]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003050:	4964      	ldr	r1, [pc, #400]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003052:	4313      	orrs	r3, r2
 8003054:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800305a:	2b00      	cmp	r3, #0
 800305c:	d101      	bne.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800305e:	2301      	movs	r3, #1
 8003060:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800306a:	2b00      	cmp	r3, #0
 800306c:	d017      	beq.n	800309e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800306e:	4b5d      	ldr	r3, [pc, #372]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003070:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003074:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800307c:	4959      	ldr	r1, [pc, #356]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800307e:	4313      	orrs	r3, r2
 8003080:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003088:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800308c:	d101      	bne.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800308e:	2301      	movs	r3, #1
 8003090:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003096:	2b00      	cmp	r3, #0
 8003098:	d101      	bne.n	800309e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800309a:	2301      	movs	r3, #1
 800309c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d017      	beq.n	80030da <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80030aa:	4b4e      	ldr	r3, [pc, #312]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80030b0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030b8:	494a      	ldr	r1, [pc, #296]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030ba:	4313      	orrs	r3, r2
 80030bc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80030c8:	d101      	bne.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80030ca:	2301      	movs	r3, #1
 80030cc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d101      	bne.n	80030da <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80030d6:	2301      	movs	r3, #1
 80030d8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d001      	beq.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80030e6:	2301      	movs	r3, #1
 80030e8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 0320 	and.w	r3, r3, #32
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	f000 808b 	beq.w	800320e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80030f8:	4b3a      	ldr	r3, [pc, #232]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030fc:	4a39      	ldr	r2, [pc, #228]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003102:	6413      	str	r3, [r2, #64]	; 0x40
 8003104:	4b37      	ldr	r3, [pc, #220]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003106:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003108:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800310c:	60bb      	str	r3, [r7, #8]
 800310e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003110:	4b35      	ldr	r3, [pc, #212]	; (80031e8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a34      	ldr	r2, [pc, #208]	; (80031e8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003116:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800311a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800311c:	f7fe ffac 	bl	8002078 <HAL_GetTick>
 8003120:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003122:	e008      	b.n	8003136 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003124:	f7fe ffa8 	bl	8002078 <HAL_GetTick>
 8003128:	4602      	mov	r2, r0
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	2b64      	cmp	r3, #100	; 0x64
 8003130:	d901      	bls.n	8003136 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003132:	2303      	movs	r3, #3
 8003134:	e357      	b.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003136:	4b2c      	ldr	r3, [pc, #176]	; (80031e8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800313e:	2b00      	cmp	r3, #0
 8003140:	d0f0      	beq.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003142:	4b28      	ldr	r3, [pc, #160]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003144:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003146:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800314a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800314c:	693b      	ldr	r3, [r7, #16]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d035      	beq.n	80031be <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003156:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800315a:	693a      	ldr	r2, [r7, #16]
 800315c:	429a      	cmp	r2, r3
 800315e:	d02e      	beq.n	80031be <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003160:	4b20      	ldr	r3, [pc, #128]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003162:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003164:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003168:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800316a:	4b1e      	ldr	r3, [pc, #120]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800316c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800316e:	4a1d      	ldr	r2, [pc, #116]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003170:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003174:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003176:	4b1b      	ldr	r3, [pc, #108]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003178:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800317a:	4a1a      	ldr	r2, [pc, #104]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800317c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003180:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003182:	4a18      	ldr	r2, [pc, #96]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003184:	693b      	ldr	r3, [r7, #16]
 8003186:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003188:	4b16      	ldr	r3, [pc, #88]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800318a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800318c:	f003 0301 	and.w	r3, r3, #1
 8003190:	2b01      	cmp	r3, #1
 8003192:	d114      	bne.n	80031be <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003194:	f7fe ff70 	bl	8002078 <HAL_GetTick>
 8003198:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800319a:	e00a      	b.n	80031b2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800319c:	f7fe ff6c 	bl	8002078 <HAL_GetTick>
 80031a0:	4602      	mov	r2, r0
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d901      	bls.n	80031b2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80031ae:	2303      	movs	r3, #3
 80031b0:	e319      	b.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031b2:	4b0c      	ldr	r3, [pc, #48]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031b6:	f003 0302 	and.w	r3, r3, #2
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d0ee      	beq.n	800319c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031c6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80031ca:	d111      	bne.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80031cc:	4b05      	ldr	r3, [pc, #20]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80031d8:	4b04      	ldr	r3, [pc, #16]	; (80031ec <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80031da:	400b      	ands	r3, r1
 80031dc:	4901      	ldr	r1, [pc, #4]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031de:	4313      	orrs	r3, r2
 80031e0:	608b      	str	r3, [r1, #8]
 80031e2:	e00b      	b.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80031e4:	40023800 	.word	0x40023800
 80031e8:	40007000 	.word	0x40007000
 80031ec:	0ffffcff 	.word	0x0ffffcff
 80031f0:	4baa      	ldr	r3, [pc, #680]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	4aa9      	ldr	r2, [pc, #676]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031f6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80031fa:	6093      	str	r3, [r2, #8]
 80031fc:	4ba7      	ldr	r3, [pc, #668]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031fe:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003204:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003208:	49a4      	ldr	r1, [pc, #656]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800320a:	4313      	orrs	r3, r2
 800320c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f003 0310 	and.w	r3, r3, #16
 8003216:	2b00      	cmp	r3, #0
 8003218:	d010      	beq.n	800323c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800321a:	4ba0      	ldr	r3, [pc, #640]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800321c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003220:	4a9e      	ldr	r2, [pc, #632]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003222:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003226:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800322a:	4b9c      	ldr	r3, [pc, #624]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800322c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003234:	4999      	ldr	r1, [pc, #612]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003236:	4313      	orrs	r3, r2
 8003238:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003244:	2b00      	cmp	r3, #0
 8003246:	d00a      	beq.n	800325e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003248:	4b94      	ldr	r3, [pc, #592]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800324a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800324e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003256:	4991      	ldr	r1, [pc, #580]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003258:	4313      	orrs	r3, r2
 800325a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003266:	2b00      	cmp	r3, #0
 8003268:	d00a      	beq.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800326a:	4b8c      	ldr	r3, [pc, #560]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800326c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003270:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003278:	4988      	ldr	r1, [pc, #544]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800327a:	4313      	orrs	r3, r2
 800327c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003288:	2b00      	cmp	r3, #0
 800328a:	d00a      	beq.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800328c:	4b83      	ldr	r3, [pc, #524]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800328e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003292:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800329a:	4980      	ldr	r1, [pc, #512]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800329c:	4313      	orrs	r3, r2
 800329e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d00a      	beq.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80032ae:	4b7b      	ldr	r3, [pc, #492]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032b4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032bc:	4977      	ldr	r1, [pc, #476]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032be:	4313      	orrs	r3, r2
 80032c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d00a      	beq.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80032d0:	4b72      	ldr	r3, [pc, #456]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032d6:	f023 0203 	bic.w	r2, r3, #3
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032de:	496f      	ldr	r1, [pc, #444]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032e0:	4313      	orrs	r3, r2
 80032e2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d00a      	beq.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80032f2:	4b6a      	ldr	r3, [pc, #424]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032f8:	f023 020c 	bic.w	r2, r3, #12
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003300:	4966      	ldr	r1, [pc, #408]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003302:	4313      	orrs	r3, r2
 8003304:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003310:	2b00      	cmp	r3, #0
 8003312:	d00a      	beq.n	800332a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003314:	4b61      	ldr	r3, [pc, #388]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003316:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800331a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003322:	495e      	ldr	r1, [pc, #376]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003324:	4313      	orrs	r3, r2
 8003326:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003332:	2b00      	cmp	r3, #0
 8003334:	d00a      	beq.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003336:	4b59      	ldr	r3, [pc, #356]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003338:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800333c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003344:	4955      	ldr	r1, [pc, #340]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003346:	4313      	orrs	r3, r2
 8003348:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003354:	2b00      	cmp	r3, #0
 8003356:	d00a      	beq.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003358:	4b50      	ldr	r3, [pc, #320]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800335a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800335e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003366:	494d      	ldr	r1, [pc, #308]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003368:	4313      	orrs	r3, r2
 800336a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003376:	2b00      	cmp	r3, #0
 8003378:	d00a      	beq.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800337a:	4b48      	ldr	r3, [pc, #288]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800337c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003380:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003388:	4944      	ldr	r1, [pc, #272]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800338a:	4313      	orrs	r3, r2
 800338c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003398:	2b00      	cmp	r3, #0
 800339a:	d00a      	beq.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800339c:	4b3f      	ldr	r3, [pc, #252]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800339e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033a2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033aa:	493c      	ldr	r1, [pc, #240]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033ac:	4313      	orrs	r3, r2
 80033ae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d00a      	beq.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80033be:	4b37      	ldr	r3, [pc, #220]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033c4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033cc:	4933      	ldr	r1, [pc, #204]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033ce:	4313      	orrs	r3, r2
 80033d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d00a      	beq.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80033e0:	4b2e      	ldr	r3, [pc, #184]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033e6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80033ee:	492b      	ldr	r1, [pc, #172]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033f0:	4313      	orrs	r3, r2
 80033f2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d011      	beq.n	8003426 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003402:	4b26      	ldr	r3, [pc, #152]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003404:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003408:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003410:	4922      	ldr	r1, [pc, #136]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003412:	4313      	orrs	r3, r2
 8003414:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800341c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003420:	d101      	bne.n	8003426 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003422:	2301      	movs	r3, #1
 8003424:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f003 0308 	and.w	r3, r3, #8
 800342e:	2b00      	cmp	r3, #0
 8003430:	d001      	beq.n	8003436 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003432:	2301      	movs	r3, #1
 8003434:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800343e:	2b00      	cmp	r3, #0
 8003440:	d00a      	beq.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003442:	4b16      	ldr	r3, [pc, #88]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003444:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003448:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003450:	4912      	ldr	r1, [pc, #72]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003452:	4313      	orrs	r3, r2
 8003454:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003460:	2b00      	cmp	r3, #0
 8003462:	d00b      	beq.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003464:	4b0d      	ldr	r3, [pc, #52]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003466:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800346a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003474:	4909      	ldr	r1, [pc, #36]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003476:	4313      	orrs	r3, r2
 8003478:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800347c:	69fb      	ldr	r3, [r7, #28]
 800347e:	2b01      	cmp	r3, #1
 8003480:	d006      	beq.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800348a:	2b00      	cmp	r3, #0
 800348c:	f000 80d9 	beq.w	8003642 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003490:	4b02      	ldr	r3, [pc, #8]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a01      	ldr	r2, [pc, #4]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003496:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800349a:	e001      	b.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800349c:	40023800 	.word	0x40023800
 80034a0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034a2:	f7fe fde9 	bl	8002078 <HAL_GetTick>
 80034a6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80034a8:	e008      	b.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80034aa:	f7fe fde5 	bl	8002078 <HAL_GetTick>
 80034ae:	4602      	mov	r2, r0
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	1ad3      	subs	r3, r2, r3
 80034b4:	2b64      	cmp	r3, #100	; 0x64
 80034b6:	d901      	bls.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80034b8:	2303      	movs	r3, #3
 80034ba:	e194      	b.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80034bc:	4b6c      	ldr	r3, [pc, #432]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d1f0      	bne.n	80034aa <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f003 0301 	and.w	r3, r3, #1
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d021      	beq.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d11d      	bne.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80034dc:	4b64      	ldr	r3, [pc, #400]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80034e2:	0c1b      	lsrs	r3, r3, #16
 80034e4:	f003 0303 	and.w	r3, r3, #3
 80034e8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80034ea:	4b61      	ldr	r3, [pc, #388]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80034f0:	0e1b      	lsrs	r3, r3, #24
 80034f2:	f003 030f 	and.w	r3, r3, #15
 80034f6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	019a      	lsls	r2, r3, #6
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	041b      	lsls	r3, r3, #16
 8003502:	431a      	orrs	r2, r3
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	061b      	lsls	r3, r3, #24
 8003508:	431a      	orrs	r2, r3
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	689b      	ldr	r3, [r3, #8]
 800350e:	071b      	lsls	r3, r3, #28
 8003510:	4957      	ldr	r1, [pc, #348]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003512:	4313      	orrs	r3, r2
 8003514:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003520:	2b00      	cmp	r3, #0
 8003522:	d004      	beq.n	800352e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003528:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800352c:	d00a      	beq.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003536:	2b00      	cmp	r3, #0
 8003538:	d02e      	beq.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800353e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003542:	d129      	bne.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003544:	4b4a      	ldr	r3, [pc, #296]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003546:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800354a:	0c1b      	lsrs	r3, r3, #16
 800354c:	f003 0303 	and.w	r3, r3, #3
 8003550:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003552:	4b47      	ldr	r3, [pc, #284]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003554:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003558:	0f1b      	lsrs	r3, r3, #28
 800355a:	f003 0307 	and.w	r3, r3, #7
 800355e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	019a      	lsls	r2, r3, #6
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	041b      	lsls	r3, r3, #16
 800356a:	431a      	orrs	r2, r3
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	68db      	ldr	r3, [r3, #12]
 8003570:	061b      	lsls	r3, r3, #24
 8003572:	431a      	orrs	r2, r3
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	071b      	lsls	r3, r3, #28
 8003578:	493d      	ldr	r1, [pc, #244]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800357a:	4313      	orrs	r3, r2
 800357c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003580:	4b3b      	ldr	r3, [pc, #236]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003582:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003586:	f023 021f 	bic.w	r2, r3, #31
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800358e:	3b01      	subs	r3, #1
 8003590:	4937      	ldr	r1, [pc, #220]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003592:	4313      	orrs	r3, r2
 8003594:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d01d      	beq.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80035a4:	4b32      	ldr	r3, [pc, #200]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80035a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80035aa:	0e1b      	lsrs	r3, r3, #24
 80035ac:	f003 030f 	and.w	r3, r3, #15
 80035b0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80035b2:	4b2f      	ldr	r3, [pc, #188]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80035b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80035b8:	0f1b      	lsrs	r3, r3, #28
 80035ba:	f003 0307 	and.w	r3, r3, #7
 80035be:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	019a      	lsls	r2, r3, #6
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	691b      	ldr	r3, [r3, #16]
 80035ca:	041b      	lsls	r3, r3, #16
 80035cc:	431a      	orrs	r2, r3
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	061b      	lsls	r3, r3, #24
 80035d2:	431a      	orrs	r2, r3
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	071b      	lsls	r3, r3, #28
 80035d8:	4925      	ldr	r1, [pc, #148]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80035da:	4313      	orrs	r3, r2
 80035dc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d011      	beq.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	019a      	lsls	r2, r3, #6
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	691b      	ldr	r3, [r3, #16]
 80035f6:	041b      	lsls	r3, r3, #16
 80035f8:	431a      	orrs	r2, r3
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	68db      	ldr	r3, [r3, #12]
 80035fe:	061b      	lsls	r3, r3, #24
 8003600:	431a      	orrs	r2, r3
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	071b      	lsls	r3, r3, #28
 8003608:	4919      	ldr	r1, [pc, #100]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800360a:	4313      	orrs	r3, r2
 800360c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003610:	4b17      	ldr	r3, [pc, #92]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a16      	ldr	r2, [pc, #88]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003616:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800361a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800361c:	f7fe fd2c 	bl	8002078 <HAL_GetTick>
 8003620:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003622:	e008      	b.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003624:	f7fe fd28 	bl	8002078 <HAL_GetTick>
 8003628:	4602      	mov	r2, r0
 800362a:	697b      	ldr	r3, [r7, #20]
 800362c:	1ad3      	subs	r3, r2, r3
 800362e:	2b64      	cmp	r3, #100	; 0x64
 8003630:	d901      	bls.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003632:	2303      	movs	r3, #3
 8003634:	e0d7      	b.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003636:	4b0e      	ldr	r3, [pc, #56]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800363e:	2b00      	cmp	r3, #0
 8003640:	d0f0      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003642:	69bb      	ldr	r3, [r7, #24]
 8003644:	2b01      	cmp	r3, #1
 8003646:	f040 80cd 	bne.w	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800364a:	4b09      	ldr	r3, [pc, #36]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4a08      	ldr	r2, [pc, #32]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003650:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003654:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003656:	f7fe fd0f 	bl	8002078 <HAL_GetTick>
 800365a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800365c:	e00a      	b.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800365e:	f7fe fd0b 	bl	8002078 <HAL_GetTick>
 8003662:	4602      	mov	r2, r0
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	2b64      	cmp	r3, #100	; 0x64
 800366a:	d903      	bls.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800366c:	2303      	movs	r3, #3
 800366e:	e0ba      	b.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8003670:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003674:	4b5e      	ldr	r3, [pc, #376]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800367c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003680:	d0ed      	beq.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800368a:	2b00      	cmp	r3, #0
 800368c:	d003      	beq.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003692:	2b00      	cmp	r3, #0
 8003694:	d009      	beq.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d02e      	beq.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d12a      	bne.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80036aa:	4b51      	ldr	r3, [pc, #324]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80036ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036b0:	0c1b      	lsrs	r3, r3, #16
 80036b2:	f003 0303 	and.w	r3, r3, #3
 80036b6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80036b8:	4b4d      	ldr	r3, [pc, #308]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80036ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036be:	0f1b      	lsrs	r3, r3, #28
 80036c0:	f003 0307 	and.w	r3, r3, #7
 80036c4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	695b      	ldr	r3, [r3, #20]
 80036ca:	019a      	lsls	r2, r3, #6
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	041b      	lsls	r3, r3, #16
 80036d0:	431a      	orrs	r2, r3
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	699b      	ldr	r3, [r3, #24]
 80036d6:	061b      	lsls	r3, r3, #24
 80036d8:	431a      	orrs	r2, r3
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	071b      	lsls	r3, r3, #28
 80036de:	4944      	ldr	r1, [pc, #272]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80036e0:	4313      	orrs	r3, r2
 80036e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80036e6:	4b42      	ldr	r3, [pc, #264]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80036e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80036ec:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036f4:	3b01      	subs	r3, #1
 80036f6:	021b      	lsls	r3, r3, #8
 80036f8:	493d      	ldr	r1, [pc, #244]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80036fa:	4313      	orrs	r3, r2
 80036fc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003708:	2b00      	cmp	r3, #0
 800370a:	d022      	beq.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003710:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003714:	d11d      	bne.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003716:	4b36      	ldr	r3, [pc, #216]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003718:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800371c:	0e1b      	lsrs	r3, r3, #24
 800371e:	f003 030f 	and.w	r3, r3, #15
 8003722:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003724:	4b32      	ldr	r3, [pc, #200]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003726:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800372a:	0f1b      	lsrs	r3, r3, #28
 800372c:	f003 0307 	and.w	r3, r3, #7
 8003730:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	695b      	ldr	r3, [r3, #20]
 8003736:	019a      	lsls	r2, r3, #6
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6a1b      	ldr	r3, [r3, #32]
 800373c:	041b      	lsls	r3, r3, #16
 800373e:	431a      	orrs	r2, r3
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	061b      	lsls	r3, r3, #24
 8003744:	431a      	orrs	r2, r3
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	071b      	lsls	r3, r3, #28
 800374a:	4929      	ldr	r1, [pc, #164]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800374c:	4313      	orrs	r3, r2
 800374e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f003 0308 	and.w	r3, r3, #8
 800375a:	2b00      	cmp	r3, #0
 800375c:	d028      	beq.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800375e:	4b24      	ldr	r3, [pc, #144]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003760:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003764:	0e1b      	lsrs	r3, r3, #24
 8003766:	f003 030f 	and.w	r3, r3, #15
 800376a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800376c:	4b20      	ldr	r3, [pc, #128]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800376e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003772:	0c1b      	lsrs	r3, r3, #16
 8003774:	f003 0303 	and.w	r3, r3, #3
 8003778:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	695b      	ldr	r3, [r3, #20]
 800377e:	019a      	lsls	r2, r3, #6
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	041b      	lsls	r3, r3, #16
 8003784:	431a      	orrs	r2, r3
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	061b      	lsls	r3, r3, #24
 800378a:	431a      	orrs	r2, r3
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	69db      	ldr	r3, [r3, #28]
 8003790:	071b      	lsls	r3, r3, #28
 8003792:	4917      	ldr	r1, [pc, #92]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003794:	4313      	orrs	r3, r2
 8003796:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800379a:	4b15      	ldr	r3, [pc, #84]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800379c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80037a0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037a8:	4911      	ldr	r1, [pc, #68]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80037aa:	4313      	orrs	r3, r2
 80037ac:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80037b0:	4b0f      	ldr	r3, [pc, #60]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a0e      	ldr	r2, [pc, #56]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80037b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037bc:	f7fe fc5c 	bl	8002078 <HAL_GetTick>
 80037c0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80037c2:	e008      	b.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80037c4:	f7fe fc58 	bl	8002078 <HAL_GetTick>
 80037c8:	4602      	mov	r2, r0
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	2b64      	cmp	r3, #100	; 0x64
 80037d0:	d901      	bls.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80037d2:	2303      	movs	r3, #3
 80037d4:	e007      	b.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80037d6:	4b06      	ldr	r3, [pc, #24]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80037de:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80037e2:	d1ef      	bne.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80037e4:	2300      	movs	r3, #0
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3720      	adds	r7, #32
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}
 80037ee:	bf00      	nop
 80037f0:	40023800 	.word	0x40023800

080037f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b082      	sub	sp, #8
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d101      	bne.n	8003806 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	e049      	b.n	800389a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800380c:	b2db      	uxtb	r3, r3
 800380e:	2b00      	cmp	r3, #0
 8003810:	d106      	bne.n	8003820 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800381a:	6878      	ldr	r0, [r7, #4]
 800381c:	f7fe fb02 	bl	8001e24 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2202      	movs	r2, #2
 8003824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	3304      	adds	r3, #4
 8003830:	4619      	mov	r1, r3
 8003832:	4610      	mov	r0, r2
 8003834:	f000 f8a6 	bl	8003984 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2201      	movs	r2, #1
 800383c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2201      	movs	r2, #1
 8003844:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2201      	movs	r2, #1
 800384c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2201      	movs	r2, #1
 8003854:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2201      	movs	r2, #1
 800385c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2201      	movs	r2, #1
 8003864:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2201      	movs	r2, #1
 800386c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2201      	movs	r2, #1
 8003874:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2201      	movs	r2, #1
 800387c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2201      	movs	r2, #1
 8003884:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2201      	movs	r2, #1
 800388c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2201      	movs	r2, #1
 8003894:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003898:	2300      	movs	r3, #0
}
 800389a:	4618      	mov	r0, r3
 800389c:	3708      	adds	r7, #8
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
	...

080038a4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80038a4:	b480      	push	{r7}
 80038a6:	b085      	sub	sp, #20
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038b2:	b2db      	uxtb	r3, r3
 80038b4:	2b01      	cmp	r3, #1
 80038b6:	d001      	beq.n	80038bc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	e04c      	b.n	8003956 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2202      	movs	r2, #2
 80038c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a26      	ldr	r2, [pc, #152]	; (8003964 <HAL_TIM_Base_Start+0xc0>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d022      	beq.n	8003914 <HAL_TIM_Base_Start+0x70>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038d6:	d01d      	beq.n	8003914 <HAL_TIM_Base_Start+0x70>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a22      	ldr	r2, [pc, #136]	; (8003968 <HAL_TIM_Base_Start+0xc4>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d018      	beq.n	8003914 <HAL_TIM_Base_Start+0x70>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a21      	ldr	r2, [pc, #132]	; (800396c <HAL_TIM_Base_Start+0xc8>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d013      	beq.n	8003914 <HAL_TIM_Base_Start+0x70>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a1f      	ldr	r2, [pc, #124]	; (8003970 <HAL_TIM_Base_Start+0xcc>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d00e      	beq.n	8003914 <HAL_TIM_Base_Start+0x70>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a1e      	ldr	r2, [pc, #120]	; (8003974 <HAL_TIM_Base_Start+0xd0>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d009      	beq.n	8003914 <HAL_TIM_Base_Start+0x70>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a1c      	ldr	r2, [pc, #112]	; (8003978 <HAL_TIM_Base_Start+0xd4>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d004      	beq.n	8003914 <HAL_TIM_Base_Start+0x70>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a1b      	ldr	r2, [pc, #108]	; (800397c <HAL_TIM_Base_Start+0xd8>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d115      	bne.n	8003940 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	689a      	ldr	r2, [r3, #8]
 800391a:	4b19      	ldr	r3, [pc, #100]	; (8003980 <HAL_TIM_Base_Start+0xdc>)
 800391c:	4013      	ands	r3, r2
 800391e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2b06      	cmp	r3, #6
 8003924:	d015      	beq.n	8003952 <HAL_TIM_Base_Start+0xae>
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800392c:	d011      	beq.n	8003952 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f042 0201 	orr.w	r2, r2, #1
 800393c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800393e:	e008      	b.n	8003952 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	681a      	ldr	r2, [r3, #0]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f042 0201 	orr.w	r2, r2, #1
 800394e:	601a      	str	r2, [r3, #0]
 8003950:	e000      	b.n	8003954 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003952:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003954:	2300      	movs	r3, #0
}
 8003956:	4618      	mov	r0, r3
 8003958:	3714      	adds	r7, #20
 800395a:	46bd      	mov	sp, r7
 800395c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003960:	4770      	bx	lr
 8003962:	bf00      	nop
 8003964:	40010000 	.word	0x40010000
 8003968:	40000400 	.word	0x40000400
 800396c:	40000800 	.word	0x40000800
 8003970:	40000c00 	.word	0x40000c00
 8003974:	40010400 	.word	0x40010400
 8003978:	40014000 	.word	0x40014000
 800397c:	40001800 	.word	0x40001800
 8003980:	00010007 	.word	0x00010007

08003984 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003984:	b480      	push	{r7}
 8003986:	b085      	sub	sp, #20
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
 800398c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	4a40      	ldr	r2, [pc, #256]	; (8003a98 <TIM_Base_SetConfig+0x114>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d013      	beq.n	80039c4 <TIM_Base_SetConfig+0x40>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039a2:	d00f      	beq.n	80039c4 <TIM_Base_SetConfig+0x40>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	4a3d      	ldr	r2, [pc, #244]	; (8003a9c <TIM_Base_SetConfig+0x118>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d00b      	beq.n	80039c4 <TIM_Base_SetConfig+0x40>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	4a3c      	ldr	r2, [pc, #240]	; (8003aa0 <TIM_Base_SetConfig+0x11c>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d007      	beq.n	80039c4 <TIM_Base_SetConfig+0x40>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	4a3b      	ldr	r2, [pc, #236]	; (8003aa4 <TIM_Base_SetConfig+0x120>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d003      	beq.n	80039c4 <TIM_Base_SetConfig+0x40>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	4a3a      	ldr	r2, [pc, #232]	; (8003aa8 <TIM_Base_SetConfig+0x124>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d108      	bne.n	80039d6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	68fa      	ldr	r2, [r7, #12]
 80039d2:	4313      	orrs	r3, r2
 80039d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	4a2f      	ldr	r2, [pc, #188]	; (8003a98 <TIM_Base_SetConfig+0x114>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d02b      	beq.n	8003a36 <TIM_Base_SetConfig+0xb2>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039e4:	d027      	beq.n	8003a36 <TIM_Base_SetConfig+0xb2>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	4a2c      	ldr	r2, [pc, #176]	; (8003a9c <TIM_Base_SetConfig+0x118>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d023      	beq.n	8003a36 <TIM_Base_SetConfig+0xb2>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	4a2b      	ldr	r2, [pc, #172]	; (8003aa0 <TIM_Base_SetConfig+0x11c>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d01f      	beq.n	8003a36 <TIM_Base_SetConfig+0xb2>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	4a2a      	ldr	r2, [pc, #168]	; (8003aa4 <TIM_Base_SetConfig+0x120>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d01b      	beq.n	8003a36 <TIM_Base_SetConfig+0xb2>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	4a29      	ldr	r2, [pc, #164]	; (8003aa8 <TIM_Base_SetConfig+0x124>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d017      	beq.n	8003a36 <TIM_Base_SetConfig+0xb2>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	4a28      	ldr	r2, [pc, #160]	; (8003aac <TIM_Base_SetConfig+0x128>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d013      	beq.n	8003a36 <TIM_Base_SetConfig+0xb2>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	4a27      	ldr	r2, [pc, #156]	; (8003ab0 <TIM_Base_SetConfig+0x12c>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d00f      	beq.n	8003a36 <TIM_Base_SetConfig+0xb2>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	4a26      	ldr	r2, [pc, #152]	; (8003ab4 <TIM_Base_SetConfig+0x130>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d00b      	beq.n	8003a36 <TIM_Base_SetConfig+0xb2>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	4a25      	ldr	r2, [pc, #148]	; (8003ab8 <TIM_Base_SetConfig+0x134>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d007      	beq.n	8003a36 <TIM_Base_SetConfig+0xb2>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	4a24      	ldr	r2, [pc, #144]	; (8003abc <TIM_Base_SetConfig+0x138>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d003      	beq.n	8003a36 <TIM_Base_SetConfig+0xb2>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	4a23      	ldr	r2, [pc, #140]	; (8003ac0 <TIM_Base_SetConfig+0x13c>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d108      	bne.n	8003a48 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	68db      	ldr	r3, [r3, #12]
 8003a42:	68fa      	ldr	r2, [r7, #12]
 8003a44:	4313      	orrs	r3, r2
 8003a46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	695b      	ldr	r3, [r3, #20]
 8003a52:	4313      	orrs	r3, r2
 8003a54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	68fa      	ldr	r2, [r7, #12]
 8003a5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	689a      	ldr	r2, [r3, #8]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	4a0a      	ldr	r2, [pc, #40]	; (8003a98 <TIM_Base_SetConfig+0x114>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d003      	beq.n	8003a7c <TIM_Base_SetConfig+0xf8>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	4a0c      	ldr	r2, [pc, #48]	; (8003aa8 <TIM_Base_SetConfig+0x124>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d103      	bne.n	8003a84 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	691a      	ldr	r2, [r3, #16]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2201      	movs	r2, #1
 8003a88:	615a      	str	r2, [r3, #20]
}
 8003a8a:	bf00      	nop
 8003a8c:	3714      	adds	r7, #20
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a94:	4770      	bx	lr
 8003a96:	bf00      	nop
 8003a98:	40010000 	.word	0x40010000
 8003a9c:	40000400 	.word	0x40000400
 8003aa0:	40000800 	.word	0x40000800
 8003aa4:	40000c00 	.word	0x40000c00
 8003aa8:	40010400 	.word	0x40010400
 8003aac:	40014000 	.word	0x40014000
 8003ab0:	40014400 	.word	0x40014400
 8003ab4:	40014800 	.word	0x40014800
 8003ab8:	40001800 	.word	0x40001800
 8003abc:	40001c00 	.word	0x40001c00
 8003ac0:	40002000 	.word	0x40002000

08003ac4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b085      	sub	sp, #20
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
 8003acc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d101      	bne.n	8003adc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003ad8:	2302      	movs	r3, #2
 8003ada:	e06d      	b.n	8003bb8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2201      	movs	r2, #1
 8003ae0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2202      	movs	r2, #2
 8003ae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a30      	ldr	r2, [pc, #192]	; (8003bc4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d004      	beq.n	8003b10 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a2f      	ldr	r2, [pc, #188]	; (8003bc8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d108      	bne.n	8003b22 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003b16:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	68fa      	ldr	r2, [r7, #12]
 8003b1e:	4313      	orrs	r3, r2
 8003b20:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b28:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	68fa      	ldr	r2, [r7, #12]
 8003b30:	4313      	orrs	r3, r2
 8003b32:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	68fa      	ldr	r2, [r7, #12]
 8003b3a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a20      	ldr	r2, [pc, #128]	; (8003bc4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d022      	beq.n	8003b8c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b4e:	d01d      	beq.n	8003b8c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a1d      	ldr	r2, [pc, #116]	; (8003bcc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d018      	beq.n	8003b8c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4a1c      	ldr	r2, [pc, #112]	; (8003bd0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d013      	beq.n	8003b8c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a1a      	ldr	r2, [pc, #104]	; (8003bd4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d00e      	beq.n	8003b8c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a15      	ldr	r2, [pc, #84]	; (8003bc8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d009      	beq.n	8003b8c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a16      	ldr	r2, [pc, #88]	; (8003bd8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d004      	beq.n	8003b8c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a15      	ldr	r2, [pc, #84]	; (8003bdc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d10c      	bne.n	8003ba6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003b92:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	68ba      	ldr	r2, [r7, #8]
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	68ba      	ldr	r2, [r7, #8]
 8003ba4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2201      	movs	r2, #1
 8003baa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003bb6:	2300      	movs	r3, #0
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	3714      	adds	r7, #20
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc2:	4770      	bx	lr
 8003bc4:	40010000 	.word	0x40010000
 8003bc8:	40010400 	.word	0x40010400
 8003bcc:	40000400 	.word	0x40000400
 8003bd0:	40000800 	.word	0x40000800
 8003bd4:	40000c00 	.word	0x40000c00
 8003bd8:	40014000 	.word	0x40014000
 8003bdc:	40001800 	.word	0x40001800

08003be0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b082      	sub	sp, #8
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d101      	bne.n	8003bf2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	e040      	b.n	8003c74 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d106      	bne.n	8003c08 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c02:	6878      	ldr	r0, [r7, #4]
 8003c04:	f7fe f95e 	bl	8001ec4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2224      	movs	r2, #36	; 0x24
 8003c0c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f022 0201 	bic.w	r2, r2, #1
 8003c1c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	f000 f82c 	bl	8003c7c <UART_SetConfig>
 8003c24:	4603      	mov	r3, r0
 8003c26:	2b01      	cmp	r3, #1
 8003c28:	d101      	bne.n	8003c2e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e022      	b.n	8003c74 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d002      	beq.n	8003c3c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003c36:	6878      	ldr	r0, [r7, #4]
 8003c38:	f000 fa84 	bl	8004144 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	685a      	ldr	r2, [r3, #4]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003c4a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	689a      	ldr	r2, [r3, #8]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003c5a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f042 0201 	orr.w	r2, r2, #1
 8003c6a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003c6c:	6878      	ldr	r0, [r7, #4]
 8003c6e:	f000 fb0b 	bl	8004288 <UART_CheckIdleState>
 8003c72:	4603      	mov	r3, r0
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	3708      	adds	r7, #8
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}

08003c7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b088      	sub	sp, #32
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003c84:	2300      	movs	r3, #0
 8003c86:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	689a      	ldr	r2, [r3, #8]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	691b      	ldr	r3, [r3, #16]
 8003c90:	431a      	orrs	r2, r3
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	695b      	ldr	r3, [r3, #20]
 8003c96:	431a      	orrs	r2, r3
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	69db      	ldr	r3, [r3, #28]
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	4ba6      	ldr	r3, [pc, #664]	; (8003f40 <UART_SetConfig+0x2c4>)
 8003ca8:	4013      	ands	r3, r2
 8003caa:	687a      	ldr	r2, [r7, #4]
 8003cac:	6812      	ldr	r2, [r2, #0]
 8003cae:	6979      	ldr	r1, [r7, #20]
 8003cb0:	430b      	orrs	r3, r1
 8003cb2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	68da      	ldr	r2, [r3, #12]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	430a      	orrs	r2, r1
 8003cc8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	699b      	ldr	r3, [r3, #24]
 8003cce:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6a1b      	ldr	r3, [r3, #32]
 8003cd4:	697a      	ldr	r2, [r7, #20]
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	697a      	ldr	r2, [r7, #20]
 8003cea:	430a      	orrs	r2, r1
 8003cec:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a94      	ldr	r2, [pc, #592]	; (8003f44 <UART_SetConfig+0x2c8>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d120      	bne.n	8003d3a <UART_SetConfig+0xbe>
 8003cf8:	4b93      	ldr	r3, [pc, #588]	; (8003f48 <UART_SetConfig+0x2cc>)
 8003cfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cfe:	f003 0303 	and.w	r3, r3, #3
 8003d02:	2b03      	cmp	r3, #3
 8003d04:	d816      	bhi.n	8003d34 <UART_SetConfig+0xb8>
 8003d06:	a201      	add	r2, pc, #4	; (adr r2, 8003d0c <UART_SetConfig+0x90>)
 8003d08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d0c:	08003d1d 	.word	0x08003d1d
 8003d10:	08003d29 	.word	0x08003d29
 8003d14:	08003d23 	.word	0x08003d23
 8003d18:	08003d2f 	.word	0x08003d2f
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	77fb      	strb	r3, [r7, #31]
 8003d20:	e150      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003d22:	2302      	movs	r3, #2
 8003d24:	77fb      	strb	r3, [r7, #31]
 8003d26:	e14d      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003d28:	2304      	movs	r3, #4
 8003d2a:	77fb      	strb	r3, [r7, #31]
 8003d2c:	e14a      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003d2e:	2308      	movs	r3, #8
 8003d30:	77fb      	strb	r3, [r7, #31]
 8003d32:	e147      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003d34:	2310      	movs	r3, #16
 8003d36:	77fb      	strb	r3, [r7, #31]
 8003d38:	e144      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a83      	ldr	r2, [pc, #524]	; (8003f4c <UART_SetConfig+0x2d0>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d132      	bne.n	8003daa <UART_SetConfig+0x12e>
 8003d44:	4b80      	ldr	r3, [pc, #512]	; (8003f48 <UART_SetConfig+0x2cc>)
 8003d46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d4a:	f003 030c 	and.w	r3, r3, #12
 8003d4e:	2b0c      	cmp	r3, #12
 8003d50:	d828      	bhi.n	8003da4 <UART_SetConfig+0x128>
 8003d52:	a201      	add	r2, pc, #4	; (adr r2, 8003d58 <UART_SetConfig+0xdc>)
 8003d54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d58:	08003d8d 	.word	0x08003d8d
 8003d5c:	08003da5 	.word	0x08003da5
 8003d60:	08003da5 	.word	0x08003da5
 8003d64:	08003da5 	.word	0x08003da5
 8003d68:	08003d99 	.word	0x08003d99
 8003d6c:	08003da5 	.word	0x08003da5
 8003d70:	08003da5 	.word	0x08003da5
 8003d74:	08003da5 	.word	0x08003da5
 8003d78:	08003d93 	.word	0x08003d93
 8003d7c:	08003da5 	.word	0x08003da5
 8003d80:	08003da5 	.word	0x08003da5
 8003d84:	08003da5 	.word	0x08003da5
 8003d88:	08003d9f 	.word	0x08003d9f
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	77fb      	strb	r3, [r7, #31]
 8003d90:	e118      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003d92:	2302      	movs	r3, #2
 8003d94:	77fb      	strb	r3, [r7, #31]
 8003d96:	e115      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003d98:	2304      	movs	r3, #4
 8003d9a:	77fb      	strb	r3, [r7, #31]
 8003d9c:	e112      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003d9e:	2308      	movs	r3, #8
 8003da0:	77fb      	strb	r3, [r7, #31]
 8003da2:	e10f      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003da4:	2310      	movs	r3, #16
 8003da6:	77fb      	strb	r3, [r7, #31]
 8003da8:	e10c      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4a68      	ldr	r2, [pc, #416]	; (8003f50 <UART_SetConfig+0x2d4>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d120      	bne.n	8003df6 <UART_SetConfig+0x17a>
 8003db4:	4b64      	ldr	r3, [pc, #400]	; (8003f48 <UART_SetConfig+0x2cc>)
 8003db6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dba:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003dbe:	2b30      	cmp	r3, #48	; 0x30
 8003dc0:	d013      	beq.n	8003dea <UART_SetConfig+0x16e>
 8003dc2:	2b30      	cmp	r3, #48	; 0x30
 8003dc4:	d814      	bhi.n	8003df0 <UART_SetConfig+0x174>
 8003dc6:	2b20      	cmp	r3, #32
 8003dc8:	d009      	beq.n	8003dde <UART_SetConfig+0x162>
 8003dca:	2b20      	cmp	r3, #32
 8003dcc:	d810      	bhi.n	8003df0 <UART_SetConfig+0x174>
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d002      	beq.n	8003dd8 <UART_SetConfig+0x15c>
 8003dd2:	2b10      	cmp	r3, #16
 8003dd4:	d006      	beq.n	8003de4 <UART_SetConfig+0x168>
 8003dd6:	e00b      	b.n	8003df0 <UART_SetConfig+0x174>
 8003dd8:	2300      	movs	r3, #0
 8003dda:	77fb      	strb	r3, [r7, #31]
 8003ddc:	e0f2      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003dde:	2302      	movs	r3, #2
 8003de0:	77fb      	strb	r3, [r7, #31]
 8003de2:	e0ef      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003de4:	2304      	movs	r3, #4
 8003de6:	77fb      	strb	r3, [r7, #31]
 8003de8:	e0ec      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003dea:	2308      	movs	r3, #8
 8003dec:	77fb      	strb	r3, [r7, #31]
 8003dee:	e0e9      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003df0:	2310      	movs	r3, #16
 8003df2:	77fb      	strb	r3, [r7, #31]
 8003df4:	e0e6      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4a56      	ldr	r2, [pc, #344]	; (8003f54 <UART_SetConfig+0x2d8>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d120      	bne.n	8003e42 <UART_SetConfig+0x1c6>
 8003e00:	4b51      	ldr	r3, [pc, #324]	; (8003f48 <UART_SetConfig+0x2cc>)
 8003e02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e06:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003e0a:	2bc0      	cmp	r3, #192	; 0xc0
 8003e0c:	d013      	beq.n	8003e36 <UART_SetConfig+0x1ba>
 8003e0e:	2bc0      	cmp	r3, #192	; 0xc0
 8003e10:	d814      	bhi.n	8003e3c <UART_SetConfig+0x1c0>
 8003e12:	2b80      	cmp	r3, #128	; 0x80
 8003e14:	d009      	beq.n	8003e2a <UART_SetConfig+0x1ae>
 8003e16:	2b80      	cmp	r3, #128	; 0x80
 8003e18:	d810      	bhi.n	8003e3c <UART_SetConfig+0x1c0>
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d002      	beq.n	8003e24 <UART_SetConfig+0x1a8>
 8003e1e:	2b40      	cmp	r3, #64	; 0x40
 8003e20:	d006      	beq.n	8003e30 <UART_SetConfig+0x1b4>
 8003e22:	e00b      	b.n	8003e3c <UART_SetConfig+0x1c0>
 8003e24:	2300      	movs	r3, #0
 8003e26:	77fb      	strb	r3, [r7, #31]
 8003e28:	e0cc      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003e2a:	2302      	movs	r3, #2
 8003e2c:	77fb      	strb	r3, [r7, #31]
 8003e2e:	e0c9      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003e30:	2304      	movs	r3, #4
 8003e32:	77fb      	strb	r3, [r7, #31]
 8003e34:	e0c6      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003e36:	2308      	movs	r3, #8
 8003e38:	77fb      	strb	r3, [r7, #31]
 8003e3a:	e0c3      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003e3c:	2310      	movs	r3, #16
 8003e3e:	77fb      	strb	r3, [r7, #31]
 8003e40:	e0c0      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a44      	ldr	r2, [pc, #272]	; (8003f58 <UART_SetConfig+0x2dc>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d125      	bne.n	8003e98 <UART_SetConfig+0x21c>
 8003e4c:	4b3e      	ldr	r3, [pc, #248]	; (8003f48 <UART_SetConfig+0x2cc>)
 8003e4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e56:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003e5a:	d017      	beq.n	8003e8c <UART_SetConfig+0x210>
 8003e5c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003e60:	d817      	bhi.n	8003e92 <UART_SetConfig+0x216>
 8003e62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e66:	d00b      	beq.n	8003e80 <UART_SetConfig+0x204>
 8003e68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e6c:	d811      	bhi.n	8003e92 <UART_SetConfig+0x216>
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d003      	beq.n	8003e7a <UART_SetConfig+0x1fe>
 8003e72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e76:	d006      	beq.n	8003e86 <UART_SetConfig+0x20a>
 8003e78:	e00b      	b.n	8003e92 <UART_SetConfig+0x216>
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	77fb      	strb	r3, [r7, #31]
 8003e7e:	e0a1      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003e80:	2302      	movs	r3, #2
 8003e82:	77fb      	strb	r3, [r7, #31]
 8003e84:	e09e      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003e86:	2304      	movs	r3, #4
 8003e88:	77fb      	strb	r3, [r7, #31]
 8003e8a:	e09b      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003e8c:	2308      	movs	r3, #8
 8003e8e:	77fb      	strb	r3, [r7, #31]
 8003e90:	e098      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003e92:	2310      	movs	r3, #16
 8003e94:	77fb      	strb	r3, [r7, #31]
 8003e96:	e095      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a2f      	ldr	r2, [pc, #188]	; (8003f5c <UART_SetConfig+0x2e0>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d125      	bne.n	8003eee <UART_SetConfig+0x272>
 8003ea2:	4b29      	ldr	r3, [pc, #164]	; (8003f48 <UART_SetConfig+0x2cc>)
 8003ea4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ea8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003eac:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003eb0:	d017      	beq.n	8003ee2 <UART_SetConfig+0x266>
 8003eb2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003eb6:	d817      	bhi.n	8003ee8 <UART_SetConfig+0x26c>
 8003eb8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ebc:	d00b      	beq.n	8003ed6 <UART_SetConfig+0x25a>
 8003ebe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ec2:	d811      	bhi.n	8003ee8 <UART_SetConfig+0x26c>
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d003      	beq.n	8003ed0 <UART_SetConfig+0x254>
 8003ec8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ecc:	d006      	beq.n	8003edc <UART_SetConfig+0x260>
 8003ece:	e00b      	b.n	8003ee8 <UART_SetConfig+0x26c>
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	77fb      	strb	r3, [r7, #31]
 8003ed4:	e076      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003ed6:	2302      	movs	r3, #2
 8003ed8:	77fb      	strb	r3, [r7, #31]
 8003eda:	e073      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003edc:	2304      	movs	r3, #4
 8003ede:	77fb      	strb	r3, [r7, #31]
 8003ee0:	e070      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003ee2:	2308      	movs	r3, #8
 8003ee4:	77fb      	strb	r3, [r7, #31]
 8003ee6:	e06d      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003ee8:	2310      	movs	r3, #16
 8003eea:	77fb      	strb	r3, [r7, #31]
 8003eec:	e06a      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a1b      	ldr	r2, [pc, #108]	; (8003f60 <UART_SetConfig+0x2e4>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d138      	bne.n	8003f6a <UART_SetConfig+0x2ee>
 8003ef8:	4b13      	ldr	r3, [pc, #76]	; (8003f48 <UART_SetConfig+0x2cc>)
 8003efa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003efe:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003f02:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003f06:	d017      	beq.n	8003f38 <UART_SetConfig+0x2bc>
 8003f08:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003f0c:	d82a      	bhi.n	8003f64 <UART_SetConfig+0x2e8>
 8003f0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f12:	d00b      	beq.n	8003f2c <UART_SetConfig+0x2b0>
 8003f14:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f18:	d824      	bhi.n	8003f64 <UART_SetConfig+0x2e8>
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d003      	beq.n	8003f26 <UART_SetConfig+0x2aa>
 8003f1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f22:	d006      	beq.n	8003f32 <UART_SetConfig+0x2b6>
 8003f24:	e01e      	b.n	8003f64 <UART_SetConfig+0x2e8>
 8003f26:	2300      	movs	r3, #0
 8003f28:	77fb      	strb	r3, [r7, #31]
 8003f2a:	e04b      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003f2c:	2302      	movs	r3, #2
 8003f2e:	77fb      	strb	r3, [r7, #31]
 8003f30:	e048      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003f32:	2304      	movs	r3, #4
 8003f34:	77fb      	strb	r3, [r7, #31]
 8003f36:	e045      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003f38:	2308      	movs	r3, #8
 8003f3a:	77fb      	strb	r3, [r7, #31]
 8003f3c:	e042      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003f3e:	bf00      	nop
 8003f40:	efff69f3 	.word	0xefff69f3
 8003f44:	40011000 	.word	0x40011000
 8003f48:	40023800 	.word	0x40023800
 8003f4c:	40004400 	.word	0x40004400
 8003f50:	40004800 	.word	0x40004800
 8003f54:	40004c00 	.word	0x40004c00
 8003f58:	40005000 	.word	0x40005000
 8003f5c:	40011400 	.word	0x40011400
 8003f60:	40007800 	.word	0x40007800
 8003f64:	2310      	movs	r3, #16
 8003f66:	77fb      	strb	r3, [r7, #31]
 8003f68:	e02c      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a72      	ldr	r2, [pc, #456]	; (8004138 <UART_SetConfig+0x4bc>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d125      	bne.n	8003fc0 <UART_SetConfig+0x344>
 8003f74:	4b71      	ldr	r3, [pc, #452]	; (800413c <UART_SetConfig+0x4c0>)
 8003f76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f7a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003f7e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003f82:	d017      	beq.n	8003fb4 <UART_SetConfig+0x338>
 8003f84:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003f88:	d817      	bhi.n	8003fba <UART_SetConfig+0x33e>
 8003f8a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f8e:	d00b      	beq.n	8003fa8 <UART_SetConfig+0x32c>
 8003f90:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f94:	d811      	bhi.n	8003fba <UART_SetConfig+0x33e>
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d003      	beq.n	8003fa2 <UART_SetConfig+0x326>
 8003f9a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003f9e:	d006      	beq.n	8003fae <UART_SetConfig+0x332>
 8003fa0:	e00b      	b.n	8003fba <UART_SetConfig+0x33e>
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	77fb      	strb	r3, [r7, #31]
 8003fa6:	e00d      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003fa8:	2302      	movs	r3, #2
 8003faa:	77fb      	strb	r3, [r7, #31]
 8003fac:	e00a      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003fae:	2304      	movs	r3, #4
 8003fb0:	77fb      	strb	r3, [r7, #31]
 8003fb2:	e007      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003fb4:	2308      	movs	r3, #8
 8003fb6:	77fb      	strb	r3, [r7, #31]
 8003fb8:	e004      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003fba:	2310      	movs	r3, #16
 8003fbc:	77fb      	strb	r3, [r7, #31]
 8003fbe:	e001      	b.n	8003fc4 <UART_SetConfig+0x348>
 8003fc0:	2310      	movs	r3, #16
 8003fc2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	69db      	ldr	r3, [r3, #28]
 8003fc8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003fcc:	d15b      	bne.n	8004086 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8003fce:	7ffb      	ldrb	r3, [r7, #31]
 8003fd0:	2b08      	cmp	r3, #8
 8003fd2:	d828      	bhi.n	8004026 <UART_SetConfig+0x3aa>
 8003fd4:	a201      	add	r2, pc, #4	; (adr r2, 8003fdc <UART_SetConfig+0x360>)
 8003fd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fda:	bf00      	nop
 8003fdc:	08004001 	.word	0x08004001
 8003fe0:	08004009 	.word	0x08004009
 8003fe4:	08004011 	.word	0x08004011
 8003fe8:	08004027 	.word	0x08004027
 8003fec:	08004017 	.word	0x08004017
 8003ff0:	08004027 	.word	0x08004027
 8003ff4:	08004027 	.word	0x08004027
 8003ff8:	08004027 	.word	0x08004027
 8003ffc:	0800401f 	.word	0x0800401f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004000:	f7fe ffe0 	bl	8002fc4 <HAL_RCC_GetPCLK1Freq>
 8004004:	61b8      	str	r0, [r7, #24]
        break;
 8004006:	e013      	b.n	8004030 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004008:	f7fe fff0 	bl	8002fec <HAL_RCC_GetPCLK2Freq>
 800400c:	61b8      	str	r0, [r7, #24]
        break;
 800400e:	e00f      	b.n	8004030 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004010:	4b4b      	ldr	r3, [pc, #300]	; (8004140 <UART_SetConfig+0x4c4>)
 8004012:	61bb      	str	r3, [r7, #24]
        break;
 8004014:	e00c      	b.n	8004030 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004016:	f7fe fec3 	bl	8002da0 <HAL_RCC_GetSysClockFreq>
 800401a:	61b8      	str	r0, [r7, #24]
        break;
 800401c:	e008      	b.n	8004030 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800401e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004022:	61bb      	str	r3, [r7, #24]
        break;
 8004024:	e004      	b.n	8004030 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8004026:	2300      	movs	r3, #0
 8004028:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800402a:	2301      	movs	r3, #1
 800402c:	77bb      	strb	r3, [r7, #30]
        break;
 800402e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004030:	69bb      	ldr	r3, [r7, #24]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d074      	beq.n	8004120 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004036:	69bb      	ldr	r3, [r7, #24]
 8004038:	005a      	lsls	r2, r3, #1
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	085b      	lsrs	r3, r3, #1
 8004040:	441a      	add	r2, r3
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	fbb2 f3f3 	udiv	r3, r2, r3
 800404a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	2b0f      	cmp	r3, #15
 8004050:	d916      	bls.n	8004080 <UART_SetConfig+0x404>
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004058:	d212      	bcs.n	8004080 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	b29b      	uxth	r3, r3
 800405e:	f023 030f 	bic.w	r3, r3, #15
 8004062:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	085b      	lsrs	r3, r3, #1
 8004068:	b29b      	uxth	r3, r3
 800406a:	f003 0307 	and.w	r3, r3, #7
 800406e:	b29a      	uxth	r2, r3
 8004070:	89fb      	ldrh	r3, [r7, #14]
 8004072:	4313      	orrs	r3, r2
 8004074:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	89fa      	ldrh	r2, [r7, #14]
 800407c:	60da      	str	r2, [r3, #12]
 800407e:	e04f      	b.n	8004120 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	77bb      	strb	r3, [r7, #30]
 8004084:	e04c      	b.n	8004120 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004086:	7ffb      	ldrb	r3, [r7, #31]
 8004088:	2b08      	cmp	r3, #8
 800408a:	d828      	bhi.n	80040de <UART_SetConfig+0x462>
 800408c:	a201      	add	r2, pc, #4	; (adr r2, 8004094 <UART_SetConfig+0x418>)
 800408e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004092:	bf00      	nop
 8004094:	080040b9 	.word	0x080040b9
 8004098:	080040c1 	.word	0x080040c1
 800409c:	080040c9 	.word	0x080040c9
 80040a0:	080040df 	.word	0x080040df
 80040a4:	080040cf 	.word	0x080040cf
 80040a8:	080040df 	.word	0x080040df
 80040ac:	080040df 	.word	0x080040df
 80040b0:	080040df 	.word	0x080040df
 80040b4:	080040d7 	.word	0x080040d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80040b8:	f7fe ff84 	bl	8002fc4 <HAL_RCC_GetPCLK1Freq>
 80040bc:	61b8      	str	r0, [r7, #24]
        break;
 80040be:	e013      	b.n	80040e8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80040c0:	f7fe ff94 	bl	8002fec <HAL_RCC_GetPCLK2Freq>
 80040c4:	61b8      	str	r0, [r7, #24]
        break;
 80040c6:	e00f      	b.n	80040e8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80040c8:	4b1d      	ldr	r3, [pc, #116]	; (8004140 <UART_SetConfig+0x4c4>)
 80040ca:	61bb      	str	r3, [r7, #24]
        break;
 80040cc:	e00c      	b.n	80040e8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040ce:	f7fe fe67 	bl	8002da0 <HAL_RCC_GetSysClockFreq>
 80040d2:	61b8      	str	r0, [r7, #24]
        break;
 80040d4:	e008      	b.n	80040e8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80040d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80040da:	61bb      	str	r3, [r7, #24]
        break;
 80040dc:	e004      	b.n	80040e8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80040de:	2300      	movs	r3, #0
 80040e0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	77bb      	strb	r3, [r7, #30]
        break;
 80040e6:	bf00      	nop
    }

    if (pclk != 0U)
 80040e8:	69bb      	ldr	r3, [r7, #24]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d018      	beq.n	8004120 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	085a      	lsrs	r2, r3, #1
 80040f4:	69bb      	ldr	r3, [r7, #24]
 80040f6:	441a      	add	r2, r3
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004100:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	2b0f      	cmp	r3, #15
 8004106:	d909      	bls.n	800411c <UART_SetConfig+0x4a0>
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800410e:	d205      	bcs.n	800411c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	b29a      	uxth	r2, r3
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	60da      	str	r2, [r3, #12]
 800411a:	e001      	b.n	8004120 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800411c:	2301      	movs	r3, #1
 800411e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2200      	movs	r2, #0
 8004124:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2200      	movs	r2, #0
 800412a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800412c:	7fbb      	ldrb	r3, [r7, #30]
}
 800412e:	4618      	mov	r0, r3
 8004130:	3720      	adds	r7, #32
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}
 8004136:	bf00      	nop
 8004138:	40007c00 	.word	0x40007c00
 800413c:	40023800 	.word	0x40023800
 8004140:	00f42400 	.word	0x00f42400

08004144 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004144:	b480      	push	{r7}
 8004146:	b083      	sub	sp, #12
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004150:	f003 0301 	and.w	r3, r3, #1
 8004154:	2b00      	cmp	r3, #0
 8004156:	d00a      	beq.n	800416e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	430a      	orrs	r2, r1
 800416c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004172:	f003 0302 	and.w	r3, r3, #2
 8004176:	2b00      	cmp	r3, #0
 8004178:	d00a      	beq.n	8004190 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	430a      	orrs	r2, r1
 800418e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004194:	f003 0304 	and.w	r3, r3, #4
 8004198:	2b00      	cmp	r3, #0
 800419a:	d00a      	beq.n	80041b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	430a      	orrs	r2, r1
 80041b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041b6:	f003 0308 	and.w	r3, r3, #8
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d00a      	beq.n	80041d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	430a      	orrs	r2, r1
 80041d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041d8:	f003 0310 	and.w	r3, r3, #16
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d00a      	beq.n	80041f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	430a      	orrs	r2, r1
 80041f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041fa:	f003 0320 	and.w	r3, r3, #32
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d00a      	beq.n	8004218 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	430a      	orrs	r2, r1
 8004216:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800421c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004220:	2b00      	cmp	r3, #0
 8004222:	d01a      	beq.n	800425a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	430a      	orrs	r2, r1
 8004238:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800423e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004242:	d10a      	bne.n	800425a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	430a      	orrs	r2, r1
 8004258:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800425e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004262:	2b00      	cmp	r3, #0
 8004264:	d00a      	beq.n	800427c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	430a      	orrs	r2, r1
 800427a:	605a      	str	r2, [r3, #4]
  }
}
 800427c:	bf00      	nop
 800427e:	370c      	adds	r7, #12
 8004280:	46bd      	mov	sp, r7
 8004282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004286:	4770      	bx	lr

08004288 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b086      	sub	sp, #24
 800428c:	af02      	add	r7, sp, #8
 800428e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2200      	movs	r2, #0
 8004294:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004298:	f7fd feee 	bl	8002078 <HAL_GetTick>
 800429c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f003 0308 	and.w	r3, r3, #8
 80042a8:	2b08      	cmp	r3, #8
 80042aa:	d10e      	bne.n	80042ca <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80042ac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80042b0:	9300      	str	r3, [sp, #0]
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	2200      	movs	r2, #0
 80042b6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80042ba:	6878      	ldr	r0, [r7, #4]
 80042bc:	f000 f81b 	bl	80042f6 <UART_WaitOnFlagUntilTimeout>
 80042c0:	4603      	mov	r3, r0
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d001      	beq.n	80042ca <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80042c6:	2303      	movs	r3, #3
 80042c8:	e011      	b.n	80042ee <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2220      	movs	r2, #32
 80042ce:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2220      	movs	r2, #32
 80042d4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2200      	movs	r2, #0
 80042dc:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2200      	movs	r2, #0
 80042e2:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2200      	movs	r2, #0
 80042e8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80042ec:	2300      	movs	r3, #0
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	3710      	adds	r7, #16
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bd80      	pop	{r7, pc}

080042f6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80042f6:	b580      	push	{r7, lr}
 80042f8:	b09c      	sub	sp, #112	; 0x70
 80042fa:	af00      	add	r7, sp, #0
 80042fc:	60f8      	str	r0, [r7, #12]
 80042fe:	60b9      	str	r1, [r7, #8]
 8004300:	603b      	str	r3, [r7, #0]
 8004302:	4613      	mov	r3, r2
 8004304:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004306:	e0a7      	b.n	8004458 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004308:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800430a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800430e:	f000 80a3 	beq.w	8004458 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004312:	f7fd feb1 	bl	8002078 <HAL_GetTick>
 8004316:	4602      	mov	r2, r0
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	1ad3      	subs	r3, r2, r3
 800431c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800431e:	429a      	cmp	r2, r3
 8004320:	d302      	bcc.n	8004328 <UART_WaitOnFlagUntilTimeout+0x32>
 8004322:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004324:	2b00      	cmp	r3, #0
 8004326:	d13f      	bne.n	80043a8 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800432e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004330:	e853 3f00 	ldrex	r3, [r3]
 8004334:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004336:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004338:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800433c:	667b      	str	r3, [r7, #100]	; 0x64
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	461a      	mov	r2, r3
 8004344:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004346:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004348:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800434a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800434c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800434e:	e841 2300 	strex	r3, r2, [r1]
 8004352:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004354:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004356:	2b00      	cmp	r3, #0
 8004358:	d1e6      	bne.n	8004328 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	3308      	adds	r3, #8
 8004360:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004362:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004364:	e853 3f00 	ldrex	r3, [r3]
 8004368:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800436a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800436c:	f023 0301 	bic.w	r3, r3, #1
 8004370:	663b      	str	r3, [r7, #96]	; 0x60
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	3308      	adds	r3, #8
 8004378:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800437a:	64ba      	str	r2, [r7, #72]	; 0x48
 800437c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800437e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004380:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004382:	e841 2300 	strex	r3, r2, [r1]
 8004386:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004388:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800438a:	2b00      	cmp	r3, #0
 800438c:	d1e5      	bne.n	800435a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2220      	movs	r2, #32
 8004392:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	2220      	movs	r2, #32
 8004398:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2200      	movs	r2, #0
 80043a0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 80043a4:	2303      	movs	r3, #3
 80043a6:	e068      	b.n	800447a <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f003 0304 	and.w	r3, r3, #4
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d050      	beq.n	8004458 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	69db      	ldr	r3, [r3, #28]
 80043bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80043c0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80043c4:	d148      	bne.n	8004458 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80043ce:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043d8:	e853 3f00 	ldrex	r3, [r3]
 80043dc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80043de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043e0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80043e4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	461a      	mov	r2, r3
 80043ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80043ee:	637b      	str	r3, [r7, #52]	; 0x34
 80043f0:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043f2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80043f4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80043f6:	e841 2300 	strex	r3, r2, [r1]
 80043fa:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80043fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d1e6      	bne.n	80043d0 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	3308      	adds	r3, #8
 8004408:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	e853 3f00 	ldrex	r3, [r3]
 8004410:	613b      	str	r3, [r7, #16]
   return(result);
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	f023 0301 	bic.w	r3, r3, #1
 8004418:	66bb      	str	r3, [r7, #104]	; 0x68
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	3308      	adds	r3, #8
 8004420:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004422:	623a      	str	r2, [r7, #32]
 8004424:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004426:	69f9      	ldr	r1, [r7, #28]
 8004428:	6a3a      	ldr	r2, [r7, #32]
 800442a:	e841 2300 	strex	r3, r2, [r1]
 800442e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004430:	69bb      	ldr	r3, [r7, #24]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d1e5      	bne.n	8004402 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	2220      	movs	r2, #32
 800443a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	2220      	movs	r2, #32
 8004440:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2220      	movs	r2, #32
 8004448:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	2200      	movs	r2, #0
 8004450:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8004454:	2303      	movs	r3, #3
 8004456:	e010      	b.n	800447a <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	69da      	ldr	r2, [r3, #28]
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	4013      	ands	r3, r2
 8004462:	68ba      	ldr	r2, [r7, #8]
 8004464:	429a      	cmp	r2, r3
 8004466:	bf0c      	ite	eq
 8004468:	2301      	moveq	r3, #1
 800446a:	2300      	movne	r3, #0
 800446c:	b2db      	uxtb	r3, r3
 800446e:	461a      	mov	r2, r3
 8004470:	79fb      	ldrb	r3, [r7, #7]
 8004472:	429a      	cmp	r2, r3
 8004474:	f43f af48 	beq.w	8004308 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004478:	2300      	movs	r3, #0
}
 800447a:	4618      	mov	r0, r3
 800447c:	3770      	adds	r7, #112	; 0x70
 800447e:	46bd      	mov	sp, r7
 8004480:	bd80      	pop	{r7, pc}
	...

08004484 <__errno>:
 8004484:	4b01      	ldr	r3, [pc, #4]	; (800448c <__errno+0x8>)
 8004486:	6818      	ldr	r0, [r3, #0]
 8004488:	4770      	bx	lr
 800448a:	bf00      	nop
 800448c:	2000000c 	.word	0x2000000c

08004490 <__libc_init_array>:
 8004490:	b570      	push	{r4, r5, r6, lr}
 8004492:	4d0d      	ldr	r5, [pc, #52]	; (80044c8 <__libc_init_array+0x38>)
 8004494:	4c0d      	ldr	r4, [pc, #52]	; (80044cc <__libc_init_array+0x3c>)
 8004496:	1b64      	subs	r4, r4, r5
 8004498:	10a4      	asrs	r4, r4, #2
 800449a:	2600      	movs	r6, #0
 800449c:	42a6      	cmp	r6, r4
 800449e:	d109      	bne.n	80044b4 <__libc_init_array+0x24>
 80044a0:	4d0b      	ldr	r5, [pc, #44]	; (80044d0 <__libc_init_array+0x40>)
 80044a2:	4c0c      	ldr	r4, [pc, #48]	; (80044d4 <__libc_init_array+0x44>)
 80044a4:	f004 fca4 	bl	8008df0 <_init>
 80044a8:	1b64      	subs	r4, r4, r5
 80044aa:	10a4      	asrs	r4, r4, #2
 80044ac:	2600      	movs	r6, #0
 80044ae:	42a6      	cmp	r6, r4
 80044b0:	d105      	bne.n	80044be <__libc_init_array+0x2e>
 80044b2:	bd70      	pop	{r4, r5, r6, pc}
 80044b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80044b8:	4798      	blx	r3
 80044ba:	3601      	adds	r6, #1
 80044bc:	e7ee      	b.n	800449c <__libc_init_array+0xc>
 80044be:	f855 3b04 	ldr.w	r3, [r5], #4
 80044c2:	4798      	blx	r3
 80044c4:	3601      	adds	r6, #1
 80044c6:	e7f2      	b.n	80044ae <__libc_init_array+0x1e>
 80044c8:	080092f4 	.word	0x080092f4
 80044cc:	080092f4 	.word	0x080092f4
 80044d0:	080092f4 	.word	0x080092f4
 80044d4:	080092f8 	.word	0x080092f8

080044d8 <memset>:
 80044d8:	4402      	add	r2, r0
 80044da:	4603      	mov	r3, r0
 80044dc:	4293      	cmp	r3, r2
 80044de:	d100      	bne.n	80044e2 <memset+0xa>
 80044e0:	4770      	bx	lr
 80044e2:	f803 1b01 	strb.w	r1, [r3], #1
 80044e6:	e7f9      	b.n	80044dc <memset+0x4>

080044e8 <__cvt>:
 80044e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80044ec:	ec55 4b10 	vmov	r4, r5, d0
 80044f0:	2d00      	cmp	r5, #0
 80044f2:	460e      	mov	r6, r1
 80044f4:	4619      	mov	r1, r3
 80044f6:	462b      	mov	r3, r5
 80044f8:	bfbb      	ittet	lt
 80044fa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80044fe:	461d      	movlt	r5, r3
 8004500:	2300      	movge	r3, #0
 8004502:	232d      	movlt	r3, #45	; 0x2d
 8004504:	700b      	strb	r3, [r1, #0]
 8004506:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004508:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800450c:	4691      	mov	r9, r2
 800450e:	f023 0820 	bic.w	r8, r3, #32
 8004512:	bfbc      	itt	lt
 8004514:	4622      	movlt	r2, r4
 8004516:	4614      	movlt	r4, r2
 8004518:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800451c:	d005      	beq.n	800452a <__cvt+0x42>
 800451e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004522:	d100      	bne.n	8004526 <__cvt+0x3e>
 8004524:	3601      	adds	r6, #1
 8004526:	2102      	movs	r1, #2
 8004528:	e000      	b.n	800452c <__cvt+0x44>
 800452a:	2103      	movs	r1, #3
 800452c:	ab03      	add	r3, sp, #12
 800452e:	9301      	str	r3, [sp, #4]
 8004530:	ab02      	add	r3, sp, #8
 8004532:	9300      	str	r3, [sp, #0]
 8004534:	ec45 4b10 	vmov	d0, r4, r5
 8004538:	4653      	mov	r3, sl
 800453a:	4632      	mov	r2, r6
 800453c:	f001 fdc0 	bl	80060c0 <_dtoa_r>
 8004540:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004544:	4607      	mov	r7, r0
 8004546:	d102      	bne.n	800454e <__cvt+0x66>
 8004548:	f019 0f01 	tst.w	r9, #1
 800454c:	d022      	beq.n	8004594 <__cvt+0xac>
 800454e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004552:	eb07 0906 	add.w	r9, r7, r6
 8004556:	d110      	bne.n	800457a <__cvt+0x92>
 8004558:	783b      	ldrb	r3, [r7, #0]
 800455a:	2b30      	cmp	r3, #48	; 0x30
 800455c:	d10a      	bne.n	8004574 <__cvt+0x8c>
 800455e:	2200      	movs	r2, #0
 8004560:	2300      	movs	r3, #0
 8004562:	4620      	mov	r0, r4
 8004564:	4629      	mov	r1, r5
 8004566:	f7fc facf 	bl	8000b08 <__aeabi_dcmpeq>
 800456a:	b918      	cbnz	r0, 8004574 <__cvt+0x8c>
 800456c:	f1c6 0601 	rsb	r6, r6, #1
 8004570:	f8ca 6000 	str.w	r6, [sl]
 8004574:	f8da 3000 	ldr.w	r3, [sl]
 8004578:	4499      	add	r9, r3
 800457a:	2200      	movs	r2, #0
 800457c:	2300      	movs	r3, #0
 800457e:	4620      	mov	r0, r4
 8004580:	4629      	mov	r1, r5
 8004582:	f7fc fac1 	bl	8000b08 <__aeabi_dcmpeq>
 8004586:	b108      	cbz	r0, 800458c <__cvt+0xa4>
 8004588:	f8cd 900c 	str.w	r9, [sp, #12]
 800458c:	2230      	movs	r2, #48	; 0x30
 800458e:	9b03      	ldr	r3, [sp, #12]
 8004590:	454b      	cmp	r3, r9
 8004592:	d307      	bcc.n	80045a4 <__cvt+0xbc>
 8004594:	9b03      	ldr	r3, [sp, #12]
 8004596:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004598:	1bdb      	subs	r3, r3, r7
 800459a:	4638      	mov	r0, r7
 800459c:	6013      	str	r3, [r2, #0]
 800459e:	b004      	add	sp, #16
 80045a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045a4:	1c59      	adds	r1, r3, #1
 80045a6:	9103      	str	r1, [sp, #12]
 80045a8:	701a      	strb	r2, [r3, #0]
 80045aa:	e7f0      	b.n	800458e <__cvt+0xa6>

080045ac <__exponent>:
 80045ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80045ae:	4603      	mov	r3, r0
 80045b0:	2900      	cmp	r1, #0
 80045b2:	bfb8      	it	lt
 80045b4:	4249      	neglt	r1, r1
 80045b6:	f803 2b02 	strb.w	r2, [r3], #2
 80045ba:	bfb4      	ite	lt
 80045bc:	222d      	movlt	r2, #45	; 0x2d
 80045be:	222b      	movge	r2, #43	; 0x2b
 80045c0:	2909      	cmp	r1, #9
 80045c2:	7042      	strb	r2, [r0, #1]
 80045c4:	dd2a      	ble.n	800461c <__exponent+0x70>
 80045c6:	f10d 0407 	add.w	r4, sp, #7
 80045ca:	46a4      	mov	ip, r4
 80045cc:	270a      	movs	r7, #10
 80045ce:	46a6      	mov	lr, r4
 80045d0:	460a      	mov	r2, r1
 80045d2:	fb91 f6f7 	sdiv	r6, r1, r7
 80045d6:	fb07 1516 	mls	r5, r7, r6, r1
 80045da:	3530      	adds	r5, #48	; 0x30
 80045dc:	2a63      	cmp	r2, #99	; 0x63
 80045de:	f104 34ff 	add.w	r4, r4, #4294967295
 80045e2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80045e6:	4631      	mov	r1, r6
 80045e8:	dcf1      	bgt.n	80045ce <__exponent+0x22>
 80045ea:	3130      	adds	r1, #48	; 0x30
 80045ec:	f1ae 0502 	sub.w	r5, lr, #2
 80045f0:	f804 1c01 	strb.w	r1, [r4, #-1]
 80045f4:	1c44      	adds	r4, r0, #1
 80045f6:	4629      	mov	r1, r5
 80045f8:	4561      	cmp	r1, ip
 80045fa:	d30a      	bcc.n	8004612 <__exponent+0x66>
 80045fc:	f10d 0209 	add.w	r2, sp, #9
 8004600:	eba2 020e 	sub.w	r2, r2, lr
 8004604:	4565      	cmp	r5, ip
 8004606:	bf88      	it	hi
 8004608:	2200      	movhi	r2, #0
 800460a:	4413      	add	r3, r2
 800460c:	1a18      	subs	r0, r3, r0
 800460e:	b003      	add	sp, #12
 8004610:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004612:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004616:	f804 2f01 	strb.w	r2, [r4, #1]!
 800461a:	e7ed      	b.n	80045f8 <__exponent+0x4c>
 800461c:	2330      	movs	r3, #48	; 0x30
 800461e:	3130      	adds	r1, #48	; 0x30
 8004620:	7083      	strb	r3, [r0, #2]
 8004622:	70c1      	strb	r1, [r0, #3]
 8004624:	1d03      	adds	r3, r0, #4
 8004626:	e7f1      	b.n	800460c <__exponent+0x60>

08004628 <_printf_float>:
 8004628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800462c:	ed2d 8b02 	vpush	{d8}
 8004630:	b08d      	sub	sp, #52	; 0x34
 8004632:	460c      	mov	r4, r1
 8004634:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004638:	4616      	mov	r6, r2
 800463a:	461f      	mov	r7, r3
 800463c:	4605      	mov	r5, r0
 800463e:	f002 fe9d 	bl	800737c <_localeconv_r>
 8004642:	f8d0 a000 	ldr.w	sl, [r0]
 8004646:	4650      	mov	r0, sl
 8004648:	f7fb fde2 	bl	8000210 <strlen>
 800464c:	2300      	movs	r3, #0
 800464e:	930a      	str	r3, [sp, #40]	; 0x28
 8004650:	6823      	ldr	r3, [r4, #0]
 8004652:	9305      	str	r3, [sp, #20]
 8004654:	f8d8 3000 	ldr.w	r3, [r8]
 8004658:	f894 b018 	ldrb.w	fp, [r4, #24]
 800465c:	3307      	adds	r3, #7
 800465e:	f023 0307 	bic.w	r3, r3, #7
 8004662:	f103 0208 	add.w	r2, r3, #8
 8004666:	f8c8 2000 	str.w	r2, [r8]
 800466a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800466e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004672:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004676:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800467a:	9307      	str	r3, [sp, #28]
 800467c:	f8cd 8018 	str.w	r8, [sp, #24]
 8004680:	ee08 0a10 	vmov	s16, r0
 8004684:	4b9f      	ldr	r3, [pc, #636]	; (8004904 <_printf_float+0x2dc>)
 8004686:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800468a:	f04f 32ff 	mov.w	r2, #4294967295
 800468e:	f7fc fa6d 	bl	8000b6c <__aeabi_dcmpun>
 8004692:	bb88      	cbnz	r0, 80046f8 <_printf_float+0xd0>
 8004694:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004698:	4b9a      	ldr	r3, [pc, #616]	; (8004904 <_printf_float+0x2dc>)
 800469a:	f04f 32ff 	mov.w	r2, #4294967295
 800469e:	f7fc fa47 	bl	8000b30 <__aeabi_dcmple>
 80046a2:	bb48      	cbnz	r0, 80046f8 <_printf_float+0xd0>
 80046a4:	2200      	movs	r2, #0
 80046a6:	2300      	movs	r3, #0
 80046a8:	4640      	mov	r0, r8
 80046aa:	4649      	mov	r1, r9
 80046ac:	f7fc fa36 	bl	8000b1c <__aeabi_dcmplt>
 80046b0:	b110      	cbz	r0, 80046b8 <_printf_float+0x90>
 80046b2:	232d      	movs	r3, #45	; 0x2d
 80046b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046b8:	4b93      	ldr	r3, [pc, #588]	; (8004908 <_printf_float+0x2e0>)
 80046ba:	4894      	ldr	r0, [pc, #592]	; (800490c <_printf_float+0x2e4>)
 80046bc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80046c0:	bf94      	ite	ls
 80046c2:	4698      	movls	r8, r3
 80046c4:	4680      	movhi	r8, r0
 80046c6:	2303      	movs	r3, #3
 80046c8:	6123      	str	r3, [r4, #16]
 80046ca:	9b05      	ldr	r3, [sp, #20]
 80046cc:	f023 0204 	bic.w	r2, r3, #4
 80046d0:	6022      	str	r2, [r4, #0]
 80046d2:	f04f 0900 	mov.w	r9, #0
 80046d6:	9700      	str	r7, [sp, #0]
 80046d8:	4633      	mov	r3, r6
 80046da:	aa0b      	add	r2, sp, #44	; 0x2c
 80046dc:	4621      	mov	r1, r4
 80046de:	4628      	mov	r0, r5
 80046e0:	f000 f9d8 	bl	8004a94 <_printf_common>
 80046e4:	3001      	adds	r0, #1
 80046e6:	f040 8090 	bne.w	800480a <_printf_float+0x1e2>
 80046ea:	f04f 30ff 	mov.w	r0, #4294967295
 80046ee:	b00d      	add	sp, #52	; 0x34
 80046f0:	ecbd 8b02 	vpop	{d8}
 80046f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046f8:	4642      	mov	r2, r8
 80046fa:	464b      	mov	r3, r9
 80046fc:	4640      	mov	r0, r8
 80046fe:	4649      	mov	r1, r9
 8004700:	f7fc fa34 	bl	8000b6c <__aeabi_dcmpun>
 8004704:	b140      	cbz	r0, 8004718 <_printf_float+0xf0>
 8004706:	464b      	mov	r3, r9
 8004708:	2b00      	cmp	r3, #0
 800470a:	bfbc      	itt	lt
 800470c:	232d      	movlt	r3, #45	; 0x2d
 800470e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004712:	487f      	ldr	r0, [pc, #508]	; (8004910 <_printf_float+0x2e8>)
 8004714:	4b7f      	ldr	r3, [pc, #508]	; (8004914 <_printf_float+0x2ec>)
 8004716:	e7d1      	b.n	80046bc <_printf_float+0x94>
 8004718:	6863      	ldr	r3, [r4, #4]
 800471a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800471e:	9206      	str	r2, [sp, #24]
 8004720:	1c5a      	adds	r2, r3, #1
 8004722:	d13f      	bne.n	80047a4 <_printf_float+0x17c>
 8004724:	2306      	movs	r3, #6
 8004726:	6063      	str	r3, [r4, #4]
 8004728:	9b05      	ldr	r3, [sp, #20]
 800472a:	6861      	ldr	r1, [r4, #4]
 800472c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004730:	2300      	movs	r3, #0
 8004732:	9303      	str	r3, [sp, #12]
 8004734:	ab0a      	add	r3, sp, #40	; 0x28
 8004736:	e9cd b301 	strd	fp, r3, [sp, #4]
 800473a:	ab09      	add	r3, sp, #36	; 0x24
 800473c:	ec49 8b10 	vmov	d0, r8, r9
 8004740:	9300      	str	r3, [sp, #0]
 8004742:	6022      	str	r2, [r4, #0]
 8004744:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004748:	4628      	mov	r0, r5
 800474a:	f7ff fecd 	bl	80044e8 <__cvt>
 800474e:	9b06      	ldr	r3, [sp, #24]
 8004750:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004752:	2b47      	cmp	r3, #71	; 0x47
 8004754:	4680      	mov	r8, r0
 8004756:	d108      	bne.n	800476a <_printf_float+0x142>
 8004758:	1cc8      	adds	r0, r1, #3
 800475a:	db02      	blt.n	8004762 <_printf_float+0x13a>
 800475c:	6863      	ldr	r3, [r4, #4]
 800475e:	4299      	cmp	r1, r3
 8004760:	dd41      	ble.n	80047e6 <_printf_float+0x1be>
 8004762:	f1ab 0b02 	sub.w	fp, fp, #2
 8004766:	fa5f fb8b 	uxtb.w	fp, fp
 800476a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800476e:	d820      	bhi.n	80047b2 <_printf_float+0x18a>
 8004770:	3901      	subs	r1, #1
 8004772:	465a      	mov	r2, fp
 8004774:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004778:	9109      	str	r1, [sp, #36]	; 0x24
 800477a:	f7ff ff17 	bl	80045ac <__exponent>
 800477e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004780:	1813      	adds	r3, r2, r0
 8004782:	2a01      	cmp	r2, #1
 8004784:	4681      	mov	r9, r0
 8004786:	6123      	str	r3, [r4, #16]
 8004788:	dc02      	bgt.n	8004790 <_printf_float+0x168>
 800478a:	6822      	ldr	r2, [r4, #0]
 800478c:	07d2      	lsls	r2, r2, #31
 800478e:	d501      	bpl.n	8004794 <_printf_float+0x16c>
 8004790:	3301      	adds	r3, #1
 8004792:	6123      	str	r3, [r4, #16]
 8004794:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004798:	2b00      	cmp	r3, #0
 800479a:	d09c      	beq.n	80046d6 <_printf_float+0xae>
 800479c:	232d      	movs	r3, #45	; 0x2d
 800479e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80047a2:	e798      	b.n	80046d6 <_printf_float+0xae>
 80047a4:	9a06      	ldr	r2, [sp, #24]
 80047a6:	2a47      	cmp	r2, #71	; 0x47
 80047a8:	d1be      	bne.n	8004728 <_printf_float+0x100>
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d1bc      	bne.n	8004728 <_printf_float+0x100>
 80047ae:	2301      	movs	r3, #1
 80047b0:	e7b9      	b.n	8004726 <_printf_float+0xfe>
 80047b2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80047b6:	d118      	bne.n	80047ea <_printf_float+0x1c2>
 80047b8:	2900      	cmp	r1, #0
 80047ba:	6863      	ldr	r3, [r4, #4]
 80047bc:	dd0b      	ble.n	80047d6 <_printf_float+0x1ae>
 80047be:	6121      	str	r1, [r4, #16]
 80047c0:	b913      	cbnz	r3, 80047c8 <_printf_float+0x1a0>
 80047c2:	6822      	ldr	r2, [r4, #0]
 80047c4:	07d0      	lsls	r0, r2, #31
 80047c6:	d502      	bpl.n	80047ce <_printf_float+0x1a6>
 80047c8:	3301      	adds	r3, #1
 80047ca:	440b      	add	r3, r1
 80047cc:	6123      	str	r3, [r4, #16]
 80047ce:	65a1      	str	r1, [r4, #88]	; 0x58
 80047d0:	f04f 0900 	mov.w	r9, #0
 80047d4:	e7de      	b.n	8004794 <_printf_float+0x16c>
 80047d6:	b913      	cbnz	r3, 80047de <_printf_float+0x1b6>
 80047d8:	6822      	ldr	r2, [r4, #0]
 80047da:	07d2      	lsls	r2, r2, #31
 80047dc:	d501      	bpl.n	80047e2 <_printf_float+0x1ba>
 80047de:	3302      	adds	r3, #2
 80047e0:	e7f4      	b.n	80047cc <_printf_float+0x1a4>
 80047e2:	2301      	movs	r3, #1
 80047e4:	e7f2      	b.n	80047cc <_printf_float+0x1a4>
 80047e6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80047ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80047ec:	4299      	cmp	r1, r3
 80047ee:	db05      	blt.n	80047fc <_printf_float+0x1d4>
 80047f0:	6823      	ldr	r3, [r4, #0]
 80047f2:	6121      	str	r1, [r4, #16]
 80047f4:	07d8      	lsls	r0, r3, #31
 80047f6:	d5ea      	bpl.n	80047ce <_printf_float+0x1a6>
 80047f8:	1c4b      	adds	r3, r1, #1
 80047fa:	e7e7      	b.n	80047cc <_printf_float+0x1a4>
 80047fc:	2900      	cmp	r1, #0
 80047fe:	bfd4      	ite	le
 8004800:	f1c1 0202 	rsble	r2, r1, #2
 8004804:	2201      	movgt	r2, #1
 8004806:	4413      	add	r3, r2
 8004808:	e7e0      	b.n	80047cc <_printf_float+0x1a4>
 800480a:	6823      	ldr	r3, [r4, #0]
 800480c:	055a      	lsls	r2, r3, #21
 800480e:	d407      	bmi.n	8004820 <_printf_float+0x1f8>
 8004810:	6923      	ldr	r3, [r4, #16]
 8004812:	4642      	mov	r2, r8
 8004814:	4631      	mov	r1, r6
 8004816:	4628      	mov	r0, r5
 8004818:	47b8      	blx	r7
 800481a:	3001      	adds	r0, #1
 800481c:	d12c      	bne.n	8004878 <_printf_float+0x250>
 800481e:	e764      	b.n	80046ea <_printf_float+0xc2>
 8004820:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004824:	f240 80e0 	bls.w	80049e8 <_printf_float+0x3c0>
 8004828:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800482c:	2200      	movs	r2, #0
 800482e:	2300      	movs	r3, #0
 8004830:	f7fc f96a 	bl	8000b08 <__aeabi_dcmpeq>
 8004834:	2800      	cmp	r0, #0
 8004836:	d034      	beq.n	80048a2 <_printf_float+0x27a>
 8004838:	4a37      	ldr	r2, [pc, #220]	; (8004918 <_printf_float+0x2f0>)
 800483a:	2301      	movs	r3, #1
 800483c:	4631      	mov	r1, r6
 800483e:	4628      	mov	r0, r5
 8004840:	47b8      	blx	r7
 8004842:	3001      	adds	r0, #1
 8004844:	f43f af51 	beq.w	80046ea <_printf_float+0xc2>
 8004848:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800484c:	429a      	cmp	r2, r3
 800484e:	db02      	blt.n	8004856 <_printf_float+0x22e>
 8004850:	6823      	ldr	r3, [r4, #0]
 8004852:	07d8      	lsls	r0, r3, #31
 8004854:	d510      	bpl.n	8004878 <_printf_float+0x250>
 8004856:	ee18 3a10 	vmov	r3, s16
 800485a:	4652      	mov	r2, sl
 800485c:	4631      	mov	r1, r6
 800485e:	4628      	mov	r0, r5
 8004860:	47b8      	blx	r7
 8004862:	3001      	adds	r0, #1
 8004864:	f43f af41 	beq.w	80046ea <_printf_float+0xc2>
 8004868:	f04f 0800 	mov.w	r8, #0
 800486c:	f104 091a 	add.w	r9, r4, #26
 8004870:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004872:	3b01      	subs	r3, #1
 8004874:	4543      	cmp	r3, r8
 8004876:	dc09      	bgt.n	800488c <_printf_float+0x264>
 8004878:	6823      	ldr	r3, [r4, #0]
 800487a:	079b      	lsls	r3, r3, #30
 800487c:	f100 8105 	bmi.w	8004a8a <_printf_float+0x462>
 8004880:	68e0      	ldr	r0, [r4, #12]
 8004882:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004884:	4298      	cmp	r0, r3
 8004886:	bfb8      	it	lt
 8004888:	4618      	movlt	r0, r3
 800488a:	e730      	b.n	80046ee <_printf_float+0xc6>
 800488c:	2301      	movs	r3, #1
 800488e:	464a      	mov	r2, r9
 8004890:	4631      	mov	r1, r6
 8004892:	4628      	mov	r0, r5
 8004894:	47b8      	blx	r7
 8004896:	3001      	adds	r0, #1
 8004898:	f43f af27 	beq.w	80046ea <_printf_float+0xc2>
 800489c:	f108 0801 	add.w	r8, r8, #1
 80048a0:	e7e6      	b.n	8004870 <_printf_float+0x248>
 80048a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	dc39      	bgt.n	800491c <_printf_float+0x2f4>
 80048a8:	4a1b      	ldr	r2, [pc, #108]	; (8004918 <_printf_float+0x2f0>)
 80048aa:	2301      	movs	r3, #1
 80048ac:	4631      	mov	r1, r6
 80048ae:	4628      	mov	r0, r5
 80048b0:	47b8      	blx	r7
 80048b2:	3001      	adds	r0, #1
 80048b4:	f43f af19 	beq.w	80046ea <_printf_float+0xc2>
 80048b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80048bc:	4313      	orrs	r3, r2
 80048be:	d102      	bne.n	80048c6 <_printf_float+0x29e>
 80048c0:	6823      	ldr	r3, [r4, #0]
 80048c2:	07d9      	lsls	r1, r3, #31
 80048c4:	d5d8      	bpl.n	8004878 <_printf_float+0x250>
 80048c6:	ee18 3a10 	vmov	r3, s16
 80048ca:	4652      	mov	r2, sl
 80048cc:	4631      	mov	r1, r6
 80048ce:	4628      	mov	r0, r5
 80048d0:	47b8      	blx	r7
 80048d2:	3001      	adds	r0, #1
 80048d4:	f43f af09 	beq.w	80046ea <_printf_float+0xc2>
 80048d8:	f04f 0900 	mov.w	r9, #0
 80048dc:	f104 0a1a 	add.w	sl, r4, #26
 80048e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048e2:	425b      	negs	r3, r3
 80048e4:	454b      	cmp	r3, r9
 80048e6:	dc01      	bgt.n	80048ec <_printf_float+0x2c4>
 80048e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80048ea:	e792      	b.n	8004812 <_printf_float+0x1ea>
 80048ec:	2301      	movs	r3, #1
 80048ee:	4652      	mov	r2, sl
 80048f0:	4631      	mov	r1, r6
 80048f2:	4628      	mov	r0, r5
 80048f4:	47b8      	blx	r7
 80048f6:	3001      	adds	r0, #1
 80048f8:	f43f aef7 	beq.w	80046ea <_printf_float+0xc2>
 80048fc:	f109 0901 	add.w	r9, r9, #1
 8004900:	e7ee      	b.n	80048e0 <_printf_float+0x2b8>
 8004902:	bf00      	nop
 8004904:	7fefffff 	.word	0x7fefffff
 8004908:	08008e4c 	.word	0x08008e4c
 800490c:	08008e50 	.word	0x08008e50
 8004910:	08008e58 	.word	0x08008e58
 8004914:	08008e54 	.word	0x08008e54
 8004918:	08008e5c 	.word	0x08008e5c
 800491c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800491e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004920:	429a      	cmp	r2, r3
 8004922:	bfa8      	it	ge
 8004924:	461a      	movge	r2, r3
 8004926:	2a00      	cmp	r2, #0
 8004928:	4691      	mov	r9, r2
 800492a:	dc37      	bgt.n	800499c <_printf_float+0x374>
 800492c:	f04f 0b00 	mov.w	fp, #0
 8004930:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004934:	f104 021a 	add.w	r2, r4, #26
 8004938:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800493a:	9305      	str	r3, [sp, #20]
 800493c:	eba3 0309 	sub.w	r3, r3, r9
 8004940:	455b      	cmp	r3, fp
 8004942:	dc33      	bgt.n	80049ac <_printf_float+0x384>
 8004944:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004948:	429a      	cmp	r2, r3
 800494a:	db3b      	blt.n	80049c4 <_printf_float+0x39c>
 800494c:	6823      	ldr	r3, [r4, #0]
 800494e:	07da      	lsls	r2, r3, #31
 8004950:	d438      	bmi.n	80049c4 <_printf_float+0x39c>
 8004952:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004954:	9a05      	ldr	r2, [sp, #20]
 8004956:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004958:	1a9a      	subs	r2, r3, r2
 800495a:	eba3 0901 	sub.w	r9, r3, r1
 800495e:	4591      	cmp	r9, r2
 8004960:	bfa8      	it	ge
 8004962:	4691      	movge	r9, r2
 8004964:	f1b9 0f00 	cmp.w	r9, #0
 8004968:	dc35      	bgt.n	80049d6 <_printf_float+0x3ae>
 800496a:	f04f 0800 	mov.w	r8, #0
 800496e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004972:	f104 0a1a 	add.w	sl, r4, #26
 8004976:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800497a:	1a9b      	subs	r3, r3, r2
 800497c:	eba3 0309 	sub.w	r3, r3, r9
 8004980:	4543      	cmp	r3, r8
 8004982:	f77f af79 	ble.w	8004878 <_printf_float+0x250>
 8004986:	2301      	movs	r3, #1
 8004988:	4652      	mov	r2, sl
 800498a:	4631      	mov	r1, r6
 800498c:	4628      	mov	r0, r5
 800498e:	47b8      	blx	r7
 8004990:	3001      	adds	r0, #1
 8004992:	f43f aeaa 	beq.w	80046ea <_printf_float+0xc2>
 8004996:	f108 0801 	add.w	r8, r8, #1
 800499a:	e7ec      	b.n	8004976 <_printf_float+0x34e>
 800499c:	4613      	mov	r3, r2
 800499e:	4631      	mov	r1, r6
 80049a0:	4642      	mov	r2, r8
 80049a2:	4628      	mov	r0, r5
 80049a4:	47b8      	blx	r7
 80049a6:	3001      	adds	r0, #1
 80049a8:	d1c0      	bne.n	800492c <_printf_float+0x304>
 80049aa:	e69e      	b.n	80046ea <_printf_float+0xc2>
 80049ac:	2301      	movs	r3, #1
 80049ae:	4631      	mov	r1, r6
 80049b0:	4628      	mov	r0, r5
 80049b2:	9205      	str	r2, [sp, #20]
 80049b4:	47b8      	blx	r7
 80049b6:	3001      	adds	r0, #1
 80049b8:	f43f ae97 	beq.w	80046ea <_printf_float+0xc2>
 80049bc:	9a05      	ldr	r2, [sp, #20]
 80049be:	f10b 0b01 	add.w	fp, fp, #1
 80049c2:	e7b9      	b.n	8004938 <_printf_float+0x310>
 80049c4:	ee18 3a10 	vmov	r3, s16
 80049c8:	4652      	mov	r2, sl
 80049ca:	4631      	mov	r1, r6
 80049cc:	4628      	mov	r0, r5
 80049ce:	47b8      	blx	r7
 80049d0:	3001      	adds	r0, #1
 80049d2:	d1be      	bne.n	8004952 <_printf_float+0x32a>
 80049d4:	e689      	b.n	80046ea <_printf_float+0xc2>
 80049d6:	9a05      	ldr	r2, [sp, #20]
 80049d8:	464b      	mov	r3, r9
 80049da:	4442      	add	r2, r8
 80049dc:	4631      	mov	r1, r6
 80049de:	4628      	mov	r0, r5
 80049e0:	47b8      	blx	r7
 80049e2:	3001      	adds	r0, #1
 80049e4:	d1c1      	bne.n	800496a <_printf_float+0x342>
 80049e6:	e680      	b.n	80046ea <_printf_float+0xc2>
 80049e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80049ea:	2a01      	cmp	r2, #1
 80049ec:	dc01      	bgt.n	80049f2 <_printf_float+0x3ca>
 80049ee:	07db      	lsls	r3, r3, #31
 80049f0:	d538      	bpl.n	8004a64 <_printf_float+0x43c>
 80049f2:	2301      	movs	r3, #1
 80049f4:	4642      	mov	r2, r8
 80049f6:	4631      	mov	r1, r6
 80049f8:	4628      	mov	r0, r5
 80049fa:	47b8      	blx	r7
 80049fc:	3001      	adds	r0, #1
 80049fe:	f43f ae74 	beq.w	80046ea <_printf_float+0xc2>
 8004a02:	ee18 3a10 	vmov	r3, s16
 8004a06:	4652      	mov	r2, sl
 8004a08:	4631      	mov	r1, r6
 8004a0a:	4628      	mov	r0, r5
 8004a0c:	47b8      	blx	r7
 8004a0e:	3001      	adds	r0, #1
 8004a10:	f43f ae6b 	beq.w	80046ea <_printf_float+0xc2>
 8004a14:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004a18:	2200      	movs	r2, #0
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	f7fc f874 	bl	8000b08 <__aeabi_dcmpeq>
 8004a20:	b9d8      	cbnz	r0, 8004a5a <_printf_float+0x432>
 8004a22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a24:	f108 0201 	add.w	r2, r8, #1
 8004a28:	3b01      	subs	r3, #1
 8004a2a:	4631      	mov	r1, r6
 8004a2c:	4628      	mov	r0, r5
 8004a2e:	47b8      	blx	r7
 8004a30:	3001      	adds	r0, #1
 8004a32:	d10e      	bne.n	8004a52 <_printf_float+0x42a>
 8004a34:	e659      	b.n	80046ea <_printf_float+0xc2>
 8004a36:	2301      	movs	r3, #1
 8004a38:	4652      	mov	r2, sl
 8004a3a:	4631      	mov	r1, r6
 8004a3c:	4628      	mov	r0, r5
 8004a3e:	47b8      	blx	r7
 8004a40:	3001      	adds	r0, #1
 8004a42:	f43f ae52 	beq.w	80046ea <_printf_float+0xc2>
 8004a46:	f108 0801 	add.w	r8, r8, #1
 8004a4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a4c:	3b01      	subs	r3, #1
 8004a4e:	4543      	cmp	r3, r8
 8004a50:	dcf1      	bgt.n	8004a36 <_printf_float+0x40e>
 8004a52:	464b      	mov	r3, r9
 8004a54:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004a58:	e6dc      	b.n	8004814 <_printf_float+0x1ec>
 8004a5a:	f04f 0800 	mov.w	r8, #0
 8004a5e:	f104 0a1a 	add.w	sl, r4, #26
 8004a62:	e7f2      	b.n	8004a4a <_printf_float+0x422>
 8004a64:	2301      	movs	r3, #1
 8004a66:	4642      	mov	r2, r8
 8004a68:	e7df      	b.n	8004a2a <_printf_float+0x402>
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	464a      	mov	r2, r9
 8004a6e:	4631      	mov	r1, r6
 8004a70:	4628      	mov	r0, r5
 8004a72:	47b8      	blx	r7
 8004a74:	3001      	adds	r0, #1
 8004a76:	f43f ae38 	beq.w	80046ea <_printf_float+0xc2>
 8004a7a:	f108 0801 	add.w	r8, r8, #1
 8004a7e:	68e3      	ldr	r3, [r4, #12]
 8004a80:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004a82:	1a5b      	subs	r3, r3, r1
 8004a84:	4543      	cmp	r3, r8
 8004a86:	dcf0      	bgt.n	8004a6a <_printf_float+0x442>
 8004a88:	e6fa      	b.n	8004880 <_printf_float+0x258>
 8004a8a:	f04f 0800 	mov.w	r8, #0
 8004a8e:	f104 0919 	add.w	r9, r4, #25
 8004a92:	e7f4      	b.n	8004a7e <_printf_float+0x456>

08004a94 <_printf_common>:
 8004a94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a98:	4616      	mov	r6, r2
 8004a9a:	4699      	mov	r9, r3
 8004a9c:	688a      	ldr	r2, [r1, #8]
 8004a9e:	690b      	ldr	r3, [r1, #16]
 8004aa0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	bfb8      	it	lt
 8004aa8:	4613      	movlt	r3, r2
 8004aaa:	6033      	str	r3, [r6, #0]
 8004aac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004ab0:	4607      	mov	r7, r0
 8004ab2:	460c      	mov	r4, r1
 8004ab4:	b10a      	cbz	r2, 8004aba <_printf_common+0x26>
 8004ab6:	3301      	adds	r3, #1
 8004ab8:	6033      	str	r3, [r6, #0]
 8004aba:	6823      	ldr	r3, [r4, #0]
 8004abc:	0699      	lsls	r1, r3, #26
 8004abe:	bf42      	ittt	mi
 8004ac0:	6833      	ldrmi	r3, [r6, #0]
 8004ac2:	3302      	addmi	r3, #2
 8004ac4:	6033      	strmi	r3, [r6, #0]
 8004ac6:	6825      	ldr	r5, [r4, #0]
 8004ac8:	f015 0506 	ands.w	r5, r5, #6
 8004acc:	d106      	bne.n	8004adc <_printf_common+0x48>
 8004ace:	f104 0a19 	add.w	sl, r4, #25
 8004ad2:	68e3      	ldr	r3, [r4, #12]
 8004ad4:	6832      	ldr	r2, [r6, #0]
 8004ad6:	1a9b      	subs	r3, r3, r2
 8004ad8:	42ab      	cmp	r3, r5
 8004ada:	dc26      	bgt.n	8004b2a <_printf_common+0x96>
 8004adc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004ae0:	1e13      	subs	r3, r2, #0
 8004ae2:	6822      	ldr	r2, [r4, #0]
 8004ae4:	bf18      	it	ne
 8004ae6:	2301      	movne	r3, #1
 8004ae8:	0692      	lsls	r2, r2, #26
 8004aea:	d42b      	bmi.n	8004b44 <_printf_common+0xb0>
 8004aec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004af0:	4649      	mov	r1, r9
 8004af2:	4638      	mov	r0, r7
 8004af4:	47c0      	blx	r8
 8004af6:	3001      	adds	r0, #1
 8004af8:	d01e      	beq.n	8004b38 <_printf_common+0xa4>
 8004afa:	6823      	ldr	r3, [r4, #0]
 8004afc:	68e5      	ldr	r5, [r4, #12]
 8004afe:	6832      	ldr	r2, [r6, #0]
 8004b00:	f003 0306 	and.w	r3, r3, #6
 8004b04:	2b04      	cmp	r3, #4
 8004b06:	bf08      	it	eq
 8004b08:	1aad      	subeq	r5, r5, r2
 8004b0a:	68a3      	ldr	r3, [r4, #8]
 8004b0c:	6922      	ldr	r2, [r4, #16]
 8004b0e:	bf0c      	ite	eq
 8004b10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004b14:	2500      	movne	r5, #0
 8004b16:	4293      	cmp	r3, r2
 8004b18:	bfc4      	itt	gt
 8004b1a:	1a9b      	subgt	r3, r3, r2
 8004b1c:	18ed      	addgt	r5, r5, r3
 8004b1e:	2600      	movs	r6, #0
 8004b20:	341a      	adds	r4, #26
 8004b22:	42b5      	cmp	r5, r6
 8004b24:	d11a      	bne.n	8004b5c <_printf_common+0xc8>
 8004b26:	2000      	movs	r0, #0
 8004b28:	e008      	b.n	8004b3c <_printf_common+0xa8>
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	4652      	mov	r2, sl
 8004b2e:	4649      	mov	r1, r9
 8004b30:	4638      	mov	r0, r7
 8004b32:	47c0      	blx	r8
 8004b34:	3001      	adds	r0, #1
 8004b36:	d103      	bne.n	8004b40 <_printf_common+0xac>
 8004b38:	f04f 30ff 	mov.w	r0, #4294967295
 8004b3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b40:	3501      	adds	r5, #1
 8004b42:	e7c6      	b.n	8004ad2 <_printf_common+0x3e>
 8004b44:	18e1      	adds	r1, r4, r3
 8004b46:	1c5a      	adds	r2, r3, #1
 8004b48:	2030      	movs	r0, #48	; 0x30
 8004b4a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004b4e:	4422      	add	r2, r4
 8004b50:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004b54:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004b58:	3302      	adds	r3, #2
 8004b5a:	e7c7      	b.n	8004aec <_printf_common+0x58>
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	4622      	mov	r2, r4
 8004b60:	4649      	mov	r1, r9
 8004b62:	4638      	mov	r0, r7
 8004b64:	47c0      	blx	r8
 8004b66:	3001      	adds	r0, #1
 8004b68:	d0e6      	beq.n	8004b38 <_printf_common+0xa4>
 8004b6a:	3601      	adds	r6, #1
 8004b6c:	e7d9      	b.n	8004b22 <_printf_common+0x8e>
	...

08004b70 <_printf_i>:
 8004b70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004b74:	7e0f      	ldrb	r7, [r1, #24]
 8004b76:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004b78:	2f78      	cmp	r7, #120	; 0x78
 8004b7a:	4691      	mov	r9, r2
 8004b7c:	4680      	mov	r8, r0
 8004b7e:	460c      	mov	r4, r1
 8004b80:	469a      	mov	sl, r3
 8004b82:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004b86:	d807      	bhi.n	8004b98 <_printf_i+0x28>
 8004b88:	2f62      	cmp	r7, #98	; 0x62
 8004b8a:	d80a      	bhi.n	8004ba2 <_printf_i+0x32>
 8004b8c:	2f00      	cmp	r7, #0
 8004b8e:	f000 80d8 	beq.w	8004d42 <_printf_i+0x1d2>
 8004b92:	2f58      	cmp	r7, #88	; 0x58
 8004b94:	f000 80a3 	beq.w	8004cde <_printf_i+0x16e>
 8004b98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b9c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004ba0:	e03a      	b.n	8004c18 <_printf_i+0xa8>
 8004ba2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004ba6:	2b15      	cmp	r3, #21
 8004ba8:	d8f6      	bhi.n	8004b98 <_printf_i+0x28>
 8004baa:	a101      	add	r1, pc, #4	; (adr r1, 8004bb0 <_printf_i+0x40>)
 8004bac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004bb0:	08004c09 	.word	0x08004c09
 8004bb4:	08004c1d 	.word	0x08004c1d
 8004bb8:	08004b99 	.word	0x08004b99
 8004bbc:	08004b99 	.word	0x08004b99
 8004bc0:	08004b99 	.word	0x08004b99
 8004bc4:	08004b99 	.word	0x08004b99
 8004bc8:	08004c1d 	.word	0x08004c1d
 8004bcc:	08004b99 	.word	0x08004b99
 8004bd0:	08004b99 	.word	0x08004b99
 8004bd4:	08004b99 	.word	0x08004b99
 8004bd8:	08004b99 	.word	0x08004b99
 8004bdc:	08004d29 	.word	0x08004d29
 8004be0:	08004c4d 	.word	0x08004c4d
 8004be4:	08004d0b 	.word	0x08004d0b
 8004be8:	08004b99 	.word	0x08004b99
 8004bec:	08004b99 	.word	0x08004b99
 8004bf0:	08004d4b 	.word	0x08004d4b
 8004bf4:	08004b99 	.word	0x08004b99
 8004bf8:	08004c4d 	.word	0x08004c4d
 8004bfc:	08004b99 	.word	0x08004b99
 8004c00:	08004b99 	.word	0x08004b99
 8004c04:	08004d13 	.word	0x08004d13
 8004c08:	682b      	ldr	r3, [r5, #0]
 8004c0a:	1d1a      	adds	r2, r3, #4
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	602a      	str	r2, [r5, #0]
 8004c10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004c14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e0a3      	b.n	8004d64 <_printf_i+0x1f4>
 8004c1c:	6820      	ldr	r0, [r4, #0]
 8004c1e:	6829      	ldr	r1, [r5, #0]
 8004c20:	0606      	lsls	r6, r0, #24
 8004c22:	f101 0304 	add.w	r3, r1, #4
 8004c26:	d50a      	bpl.n	8004c3e <_printf_i+0xce>
 8004c28:	680e      	ldr	r6, [r1, #0]
 8004c2a:	602b      	str	r3, [r5, #0]
 8004c2c:	2e00      	cmp	r6, #0
 8004c2e:	da03      	bge.n	8004c38 <_printf_i+0xc8>
 8004c30:	232d      	movs	r3, #45	; 0x2d
 8004c32:	4276      	negs	r6, r6
 8004c34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c38:	485e      	ldr	r0, [pc, #376]	; (8004db4 <_printf_i+0x244>)
 8004c3a:	230a      	movs	r3, #10
 8004c3c:	e019      	b.n	8004c72 <_printf_i+0x102>
 8004c3e:	680e      	ldr	r6, [r1, #0]
 8004c40:	602b      	str	r3, [r5, #0]
 8004c42:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004c46:	bf18      	it	ne
 8004c48:	b236      	sxthne	r6, r6
 8004c4a:	e7ef      	b.n	8004c2c <_printf_i+0xbc>
 8004c4c:	682b      	ldr	r3, [r5, #0]
 8004c4e:	6820      	ldr	r0, [r4, #0]
 8004c50:	1d19      	adds	r1, r3, #4
 8004c52:	6029      	str	r1, [r5, #0]
 8004c54:	0601      	lsls	r1, r0, #24
 8004c56:	d501      	bpl.n	8004c5c <_printf_i+0xec>
 8004c58:	681e      	ldr	r6, [r3, #0]
 8004c5a:	e002      	b.n	8004c62 <_printf_i+0xf2>
 8004c5c:	0646      	lsls	r6, r0, #25
 8004c5e:	d5fb      	bpl.n	8004c58 <_printf_i+0xe8>
 8004c60:	881e      	ldrh	r6, [r3, #0]
 8004c62:	4854      	ldr	r0, [pc, #336]	; (8004db4 <_printf_i+0x244>)
 8004c64:	2f6f      	cmp	r7, #111	; 0x6f
 8004c66:	bf0c      	ite	eq
 8004c68:	2308      	moveq	r3, #8
 8004c6a:	230a      	movne	r3, #10
 8004c6c:	2100      	movs	r1, #0
 8004c6e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004c72:	6865      	ldr	r5, [r4, #4]
 8004c74:	60a5      	str	r5, [r4, #8]
 8004c76:	2d00      	cmp	r5, #0
 8004c78:	bfa2      	ittt	ge
 8004c7a:	6821      	ldrge	r1, [r4, #0]
 8004c7c:	f021 0104 	bicge.w	r1, r1, #4
 8004c80:	6021      	strge	r1, [r4, #0]
 8004c82:	b90e      	cbnz	r6, 8004c88 <_printf_i+0x118>
 8004c84:	2d00      	cmp	r5, #0
 8004c86:	d04d      	beq.n	8004d24 <_printf_i+0x1b4>
 8004c88:	4615      	mov	r5, r2
 8004c8a:	fbb6 f1f3 	udiv	r1, r6, r3
 8004c8e:	fb03 6711 	mls	r7, r3, r1, r6
 8004c92:	5dc7      	ldrb	r7, [r0, r7]
 8004c94:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004c98:	4637      	mov	r7, r6
 8004c9a:	42bb      	cmp	r3, r7
 8004c9c:	460e      	mov	r6, r1
 8004c9e:	d9f4      	bls.n	8004c8a <_printf_i+0x11a>
 8004ca0:	2b08      	cmp	r3, #8
 8004ca2:	d10b      	bne.n	8004cbc <_printf_i+0x14c>
 8004ca4:	6823      	ldr	r3, [r4, #0]
 8004ca6:	07de      	lsls	r6, r3, #31
 8004ca8:	d508      	bpl.n	8004cbc <_printf_i+0x14c>
 8004caa:	6923      	ldr	r3, [r4, #16]
 8004cac:	6861      	ldr	r1, [r4, #4]
 8004cae:	4299      	cmp	r1, r3
 8004cb0:	bfde      	ittt	le
 8004cb2:	2330      	movle	r3, #48	; 0x30
 8004cb4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004cb8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004cbc:	1b52      	subs	r2, r2, r5
 8004cbe:	6122      	str	r2, [r4, #16]
 8004cc0:	f8cd a000 	str.w	sl, [sp]
 8004cc4:	464b      	mov	r3, r9
 8004cc6:	aa03      	add	r2, sp, #12
 8004cc8:	4621      	mov	r1, r4
 8004cca:	4640      	mov	r0, r8
 8004ccc:	f7ff fee2 	bl	8004a94 <_printf_common>
 8004cd0:	3001      	adds	r0, #1
 8004cd2:	d14c      	bne.n	8004d6e <_printf_i+0x1fe>
 8004cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8004cd8:	b004      	add	sp, #16
 8004cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cde:	4835      	ldr	r0, [pc, #212]	; (8004db4 <_printf_i+0x244>)
 8004ce0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004ce4:	6829      	ldr	r1, [r5, #0]
 8004ce6:	6823      	ldr	r3, [r4, #0]
 8004ce8:	f851 6b04 	ldr.w	r6, [r1], #4
 8004cec:	6029      	str	r1, [r5, #0]
 8004cee:	061d      	lsls	r5, r3, #24
 8004cf0:	d514      	bpl.n	8004d1c <_printf_i+0x1ac>
 8004cf2:	07df      	lsls	r7, r3, #31
 8004cf4:	bf44      	itt	mi
 8004cf6:	f043 0320 	orrmi.w	r3, r3, #32
 8004cfa:	6023      	strmi	r3, [r4, #0]
 8004cfc:	b91e      	cbnz	r6, 8004d06 <_printf_i+0x196>
 8004cfe:	6823      	ldr	r3, [r4, #0]
 8004d00:	f023 0320 	bic.w	r3, r3, #32
 8004d04:	6023      	str	r3, [r4, #0]
 8004d06:	2310      	movs	r3, #16
 8004d08:	e7b0      	b.n	8004c6c <_printf_i+0xfc>
 8004d0a:	6823      	ldr	r3, [r4, #0]
 8004d0c:	f043 0320 	orr.w	r3, r3, #32
 8004d10:	6023      	str	r3, [r4, #0]
 8004d12:	2378      	movs	r3, #120	; 0x78
 8004d14:	4828      	ldr	r0, [pc, #160]	; (8004db8 <_printf_i+0x248>)
 8004d16:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004d1a:	e7e3      	b.n	8004ce4 <_printf_i+0x174>
 8004d1c:	0659      	lsls	r1, r3, #25
 8004d1e:	bf48      	it	mi
 8004d20:	b2b6      	uxthmi	r6, r6
 8004d22:	e7e6      	b.n	8004cf2 <_printf_i+0x182>
 8004d24:	4615      	mov	r5, r2
 8004d26:	e7bb      	b.n	8004ca0 <_printf_i+0x130>
 8004d28:	682b      	ldr	r3, [r5, #0]
 8004d2a:	6826      	ldr	r6, [r4, #0]
 8004d2c:	6961      	ldr	r1, [r4, #20]
 8004d2e:	1d18      	adds	r0, r3, #4
 8004d30:	6028      	str	r0, [r5, #0]
 8004d32:	0635      	lsls	r5, r6, #24
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	d501      	bpl.n	8004d3c <_printf_i+0x1cc>
 8004d38:	6019      	str	r1, [r3, #0]
 8004d3a:	e002      	b.n	8004d42 <_printf_i+0x1d2>
 8004d3c:	0670      	lsls	r0, r6, #25
 8004d3e:	d5fb      	bpl.n	8004d38 <_printf_i+0x1c8>
 8004d40:	8019      	strh	r1, [r3, #0]
 8004d42:	2300      	movs	r3, #0
 8004d44:	6123      	str	r3, [r4, #16]
 8004d46:	4615      	mov	r5, r2
 8004d48:	e7ba      	b.n	8004cc0 <_printf_i+0x150>
 8004d4a:	682b      	ldr	r3, [r5, #0]
 8004d4c:	1d1a      	adds	r2, r3, #4
 8004d4e:	602a      	str	r2, [r5, #0]
 8004d50:	681d      	ldr	r5, [r3, #0]
 8004d52:	6862      	ldr	r2, [r4, #4]
 8004d54:	2100      	movs	r1, #0
 8004d56:	4628      	mov	r0, r5
 8004d58:	f7fb fa62 	bl	8000220 <memchr>
 8004d5c:	b108      	cbz	r0, 8004d62 <_printf_i+0x1f2>
 8004d5e:	1b40      	subs	r0, r0, r5
 8004d60:	6060      	str	r0, [r4, #4]
 8004d62:	6863      	ldr	r3, [r4, #4]
 8004d64:	6123      	str	r3, [r4, #16]
 8004d66:	2300      	movs	r3, #0
 8004d68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d6c:	e7a8      	b.n	8004cc0 <_printf_i+0x150>
 8004d6e:	6923      	ldr	r3, [r4, #16]
 8004d70:	462a      	mov	r2, r5
 8004d72:	4649      	mov	r1, r9
 8004d74:	4640      	mov	r0, r8
 8004d76:	47d0      	blx	sl
 8004d78:	3001      	adds	r0, #1
 8004d7a:	d0ab      	beq.n	8004cd4 <_printf_i+0x164>
 8004d7c:	6823      	ldr	r3, [r4, #0]
 8004d7e:	079b      	lsls	r3, r3, #30
 8004d80:	d413      	bmi.n	8004daa <_printf_i+0x23a>
 8004d82:	68e0      	ldr	r0, [r4, #12]
 8004d84:	9b03      	ldr	r3, [sp, #12]
 8004d86:	4298      	cmp	r0, r3
 8004d88:	bfb8      	it	lt
 8004d8a:	4618      	movlt	r0, r3
 8004d8c:	e7a4      	b.n	8004cd8 <_printf_i+0x168>
 8004d8e:	2301      	movs	r3, #1
 8004d90:	4632      	mov	r2, r6
 8004d92:	4649      	mov	r1, r9
 8004d94:	4640      	mov	r0, r8
 8004d96:	47d0      	blx	sl
 8004d98:	3001      	adds	r0, #1
 8004d9a:	d09b      	beq.n	8004cd4 <_printf_i+0x164>
 8004d9c:	3501      	adds	r5, #1
 8004d9e:	68e3      	ldr	r3, [r4, #12]
 8004da0:	9903      	ldr	r1, [sp, #12]
 8004da2:	1a5b      	subs	r3, r3, r1
 8004da4:	42ab      	cmp	r3, r5
 8004da6:	dcf2      	bgt.n	8004d8e <_printf_i+0x21e>
 8004da8:	e7eb      	b.n	8004d82 <_printf_i+0x212>
 8004daa:	2500      	movs	r5, #0
 8004dac:	f104 0619 	add.w	r6, r4, #25
 8004db0:	e7f5      	b.n	8004d9e <_printf_i+0x22e>
 8004db2:	bf00      	nop
 8004db4:	08008e5e 	.word	0x08008e5e
 8004db8:	08008e6f 	.word	0x08008e6f

08004dbc <_scanf_float>:
 8004dbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dc0:	b087      	sub	sp, #28
 8004dc2:	4617      	mov	r7, r2
 8004dc4:	9303      	str	r3, [sp, #12]
 8004dc6:	688b      	ldr	r3, [r1, #8]
 8004dc8:	1e5a      	subs	r2, r3, #1
 8004dca:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004dce:	bf83      	ittte	hi
 8004dd0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004dd4:	195b      	addhi	r3, r3, r5
 8004dd6:	9302      	strhi	r3, [sp, #8]
 8004dd8:	2300      	movls	r3, #0
 8004dda:	bf86      	itte	hi
 8004ddc:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004de0:	608b      	strhi	r3, [r1, #8]
 8004de2:	9302      	strls	r3, [sp, #8]
 8004de4:	680b      	ldr	r3, [r1, #0]
 8004de6:	468b      	mov	fp, r1
 8004de8:	2500      	movs	r5, #0
 8004dea:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004dee:	f84b 3b1c 	str.w	r3, [fp], #28
 8004df2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004df6:	4680      	mov	r8, r0
 8004df8:	460c      	mov	r4, r1
 8004dfa:	465e      	mov	r6, fp
 8004dfc:	46aa      	mov	sl, r5
 8004dfe:	46a9      	mov	r9, r5
 8004e00:	9501      	str	r5, [sp, #4]
 8004e02:	68a2      	ldr	r2, [r4, #8]
 8004e04:	b152      	cbz	r2, 8004e1c <_scanf_float+0x60>
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	781b      	ldrb	r3, [r3, #0]
 8004e0a:	2b4e      	cmp	r3, #78	; 0x4e
 8004e0c:	d864      	bhi.n	8004ed8 <_scanf_float+0x11c>
 8004e0e:	2b40      	cmp	r3, #64	; 0x40
 8004e10:	d83c      	bhi.n	8004e8c <_scanf_float+0xd0>
 8004e12:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8004e16:	b2c8      	uxtb	r0, r1
 8004e18:	280e      	cmp	r0, #14
 8004e1a:	d93a      	bls.n	8004e92 <_scanf_float+0xd6>
 8004e1c:	f1b9 0f00 	cmp.w	r9, #0
 8004e20:	d003      	beq.n	8004e2a <_scanf_float+0x6e>
 8004e22:	6823      	ldr	r3, [r4, #0]
 8004e24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004e28:	6023      	str	r3, [r4, #0]
 8004e2a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004e2e:	f1ba 0f01 	cmp.w	sl, #1
 8004e32:	f200 8113 	bhi.w	800505c <_scanf_float+0x2a0>
 8004e36:	455e      	cmp	r6, fp
 8004e38:	f200 8105 	bhi.w	8005046 <_scanf_float+0x28a>
 8004e3c:	2501      	movs	r5, #1
 8004e3e:	4628      	mov	r0, r5
 8004e40:	b007      	add	sp, #28
 8004e42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e46:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8004e4a:	2a0d      	cmp	r2, #13
 8004e4c:	d8e6      	bhi.n	8004e1c <_scanf_float+0x60>
 8004e4e:	a101      	add	r1, pc, #4	; (adr r1, 8004e54 <_scanf_float+0x98>)
 8004e50:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004e54:	08004f93 	.word	0x08004f93
 8004e58:	08004e1d 	.word	0x08004e1d
 8004e5c:	08004e1d 	.word	0x08004e1d
 8004e60:	08004e1d 	.word	0x08004e1d
 8004e64:	08004ff3 	.word	0x08004ff3
 8004e68:	08004fcb 	.word	0x08004fcb
 8004e6c:	08004e1d 	.word	0x08004e1d
 8004e70:	08004e1d 	.word	0x08004e1d
 8004e74:	08004fa1 	.word	0x08004fa1
 8004e78:	08004e1d 	.word	0x08004e1d
 8004e7c:	08004e1d 	.word	0x08004e1d
 8004e80:	08004e1d 	.word	0x08004e1d
 8004e84:	08004e1d 	.word	0x08004e1d
 8004e88:	08004f59 	.word	0x08004f59
 8004e8c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8004e90:	e7db      	b.n	8004e4a <_scanf_float+0x8e>
 8004e92:	290e      	cmp	r1, #14
 8004e94:	d8c2      	bhi.n	8004e1c <_scanf_float+0x60>
 8004e96:	a001      	add	r0, pc, #4	; (adr r0, 8004e9c <_scanf_float+0xe0>)
 8004e98:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004e9c:	08004f4b 	.word	0x08004f4b
 8004ea0:	08004e1d 	.word	0x08004e1d
 8004ea4:	08004f4b 	.word	0x08004f4b
 8004ea8:	08004fdf 	.word	0x08004fdf
 8004eac:	08004e1d 	.word	0x08004e1d
 8004eb0:	08004ef9 	.word	0x08004ef9
 8004eb4:	08004f35 	.word	0x08004f35
 8004eb8:	08004f35 	.word	0x08004f35
 8004ebc:	08004f35 	.word	0x08004f35
 8004ec0:	08004f35 	.word	0x08004f35
 8004ec4:	08004f35 	.word	0x08004f35
 8004ec8:	08004f35 	.word	0x08004f35
 8004ecc:	08004f35 	.word	0x08004f35
 8004ed0:	08004f35 	.word	0x08004f35
 8004ed4:	08004f35 	.word	0x08004f35
 8004ed8:	2b6e      	cmp	r3, #110	; 0x6e
 8004eda:	d809      	bhi.n	8004ef0 <_scanf_float+0x134>
 8004edc:	2b60      	cmp	r3, #96	; 0x60
 8004ede:	d8b2      	bhi.n	8004e46 <_scanf_float+0x8a>
 8004ee0:	2b54      	cmp	r3, #84	; 0x54
 8004ee2:	d077      	beq.n	8004fd4 <_scanf_float+0x218>
 8004ee4:	2b59      	cmp	r3, #89	; 0x59
 8004ee6:	d199      	bne.n	8004e1c <_scanf_float+0x60>
 8004ee8:	2d07      	cmp	r5, #7
 8004eea:	d197      	bne.n	8004e1c <_scanf_float+0x60>
 8004eec:	2508      	movs	r5, #8
 8004eee:	e029      	b.n	8004f44 <_scanf_float+0x188>
 8004ef0:	2b74      	cmp	r3, #116	; 0x74
 8004ef2:	d06f      	beq.n	8004fd4 <_scanf_float+0x218>
 8004ef4:	2b79      	cmp	r3, #121	; 0x79
 8004ef6:	e7f6      	b.n	8004ee6 <_scanf_float+0x12a>
 8004ef8:	6821      	ldr	r1, [r4, #0]
 8004efa:	05c8      	lsls	r0, r1, #23
 8004efc:	d51a      	bpl.n	8004f34 <_scanf_float+0x178>
 8004efe:	9b02      	ldr	r3, [sp, #8]
 8004f00:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004f04:	6021      	str	r1, [r4, #0]
 8004f06:	f109 0901 	add.w	r9, r9, #1
 8004f0a:	b11b      	cbz	r3, 8004f14 <_scanf_float+0x158>
 8004f0c:	3b01      	subs	r3, #1
 8004f0e:	3201      	adds	r2, #1
 8004f10:	9302      	str	r3, [sp, #8]
 8004f12:	60a2      	str	r2, [r4, #8]
 8004f14:	68a3      	ldr	r3, [r4, #8]
 8004f16:	3b01      	subs	r3, #1
 8004f18:	60a3      	str	r3, [r4, #8]
 8004f1a:	6923      	ldr	r3, [r4, #16]
 8004f1c:	3301      	adds	r3, #1
 8004f1e:	6123      	str	r3, [r4, #16]
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	3b01      	subs	r3, #1
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	607b      	str	r3, [r7, #4]
 8004f28:	f340 8084 	ble.w	8005034 <_scanf_float+0x278>
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	3301      	adds	r3, #1
 8004f30:	603b      	str	r3, [r7, #0]
 8004f32:	e766      	b.n	8004e02 <_scanf_float+0x46>
 8004f34:	eb1a 0f05 	cmn.w	sl, r5
 8004f38:	f47f af70 	bne.w	8004e1c <_scanf_float+0x60>
 8004f3c:	6822      	ldr	r2, [r4, #0]
 8004f3e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8004f42:	6022      	str	r2, [r4, #0]
 8004f44:	f806 3b01 	strb.w	r3, [r6], #1
 8004f48:	e7e4      	b.n	8004f14 <_scanf_float+0x158>
 8004f4a:	6822      	ldr	r2, [r4, #0]
 8004f4c:	0610      	lsls	r0, r2, #24
 8004f4e:	f57f af65 	bpl.w	8004e1c <_scanf_float+0x60>
 8004f52:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004f56:	e7f4      	b.n	8004f42 <_scanf_float+0x186>
 8004f58:	f1ba 0f00 	cmp.w	sl, #0
 8004f5c:	d10e      	bne.n	8004f7c <_scanf_float+0x1c0>
 8004f5e:	f1b9 0f00 	cmp.w	r9, #0
 8004f62:	d10e      	bne.n	8004f82 <_scanf_float+0x1c6>
 8004f64:	6822      	ldr	r2, [r4, #0]
 8004f66:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004f6a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004f6e:	d108      	bne.n	8004f82 <_scanf_float+0x1c6>
 8004f70:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004f74:	6022      	str	r2, [r4, #0]
 8004f76:	f04f 0a01 	mov.w	sl, #1
 8004f7a:	e7e3      	b.n	8004f44 <_scanf_float+0x188>
 8004f7c:	f1ba 0f02 	cmp.w	sl, #2
 8004f80:	d055      	beq.n	800502e <_scanf_float+0x272>
 8004f82:	2d01      	cmp	r5, #1
 8004f84:	d002      	beq.n	8004f8c <_scanf_float+0x1d0>
 8004f86:	2d04      	cmp	r5, #4
 8004f88:	f47f af48 	bne.w	8004e1c <_scanf_float+0x60>
 8004f8c:	3501      	adds	r5, #1
 8004f8e:	b2ed      	uxtb	r5, r5
 8004f90:	e7d8      	b.n	8004f44 <_scanf_float+0x188>
 8004f92:	f1ba 0f01 	cmp.w	sl, #1
 8004f96:	f47f af41 	bne.w	8004e1c <_scanf_float+0x60>
 8004f9a:	f04f 0a02 	mov.w	sl, #2
 8004f9e:	e7d1      	b.n	8004f44 <_scanf_float+0x188>
 8004fa0:	b97d      	cbnz	r5, 8004fc2 <_scanf_float+0x206>
 8004fa2:	f1b9 0f00 	cmp.w	r9, #0
 8004fa6:	f47f af3c 	bne.w	8004e22 <_scanf_float+0x66>
 8004faa:	6822      	ldr	r2, [r4, #0]
 8004fac:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004fb0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004fb4:	f47f af39 	bne.w	8004e2a <_scanf_float+0x6e>
 8004fb8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004fbc:	6022      	str	r2, [r4, #0]
 8004fbe:	2501      	movs	r5, #1
 8004fc0:	e7c0      	b.n	8004f44 <_scanf_float+0x188>
 8004fc2:	2d03      	cmp	r5, #3
 8004fc4:	d0e2      	beq.n	8004f8c <_scanf_float+0x1d0>
 8004fc6:	2d05      	cmp	r5, #5
 8004fc8:	e7de      	b.n	8004f88 <_scanf_float+0x1cc>
 8004fca:	2d02      	cmp	r5, #2
 8004fcc:	f47f af26 	bne.w	8004e1c <_scanf_float+0x60>
 8004fd0:	2503      	movs	r5, #3
 8004fd2:	e7b7      	b.n	8004f44 <_scanf_float+0x188>
 8004fd4:	2d06      	cmp	r5, #6
 8004fd6:	f47f af21 	bne.w	8004e1c <_scanf_float+0x60>
 8004fda:	2507      	movs	r5, #7
 8004fdc:	e7b2      	b.n	8004f44 <_scanf_float+0x188>
 8004fde:	6822      	ldr	r2, [r4, #0]
 8004fe0:	0591      	lsls	r1, r2, #22
 8004fe2:	f57f af1b 	bpl.w	8004e1c <_scanf_float+0x60>
 8004fe6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8004fea:	6022      	str	r2, [r4, #0]
 8004fec:	f8cd 9004 	str.w	r9, [sp, #4]
 8004ff0:	e7a8      	b.n	8004f44 <_scanf_float+0x188>
 8004ff2:	6822      	ldr	r2, [r4, #0]
 8004ff4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8004ff8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004ffc:	d006      	beq.n	800500c <_scanf_float+0x250>
 8004ffe:	0550      	lsls	r0, r2, #21
 8005000:	f57f af0c 	bpl.w	8004e1c <_scanf_float+0x60>
 8005004:	f1b9 0f00 	cmp.w	r9, #0
 8005008:	f43f af0f 	beq.w	8004e2a <_scanf_float+0x6e>
 800500c:	0591      	lsls	r1, r2, #22
 800500e:	bf58      	it	pl
 8005010:	9901      	ldrpl	r1, [sp, #4]
 8005012:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005016:	bf58      	it	pl
 8005018:	eba9 0101 	subpl.w	r1, r9, r1
 800501c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8005020:	bf58      	it	pl
 8005022:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005026:	6022      	str	r2, [r4, #0]
 8005028:	f04f 0900 	mov.w	r9, #0
 800502c:	e78a      	b.n	8004f44 <_scanf_float+0x188>
 800502e:	f04f 0a03 	mov.w	sl, #3
 8005032:	e787      	b.n	8004f44 <_scanf_float+0x188>
 8005034:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005038:	4639      	mov	r1, r7
 800503a:	4640      	mov	r0, r8
 800503c:	4798      	blx	r3
 800503e:	2800      	cmp	r0, #0
 8005040:	f43f aedf 	beq.w	8004e02 <_scanf_float+0x46>
 8005044:	e6ea      	b.n	8004e1c <_scanf_float+0x60>
 8005046:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800504a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800504e:	463a      	mov	r2, r7
 8005050:	4640      	mov	r0, r8
 8005052:	4798      	blx	r3
 8005054:	6923      	ldr	r3, [r4, #16]
 8005056:	3b01      	subs	r3, #1
 8005058:	6123      	str	r3, [r4, #16]
 800505a:	e6ec      	b.n	8004e36 <_scanf_float+0x7a>
 800505c:	1e6b      	subs	r3, r5, #1
 800505e:	2b06      	cmp	r3, #6
 8005060:	d825      	bhi.n	80050ae <_scanf_float+0x2f2>
 8005062:	2d02      	cmp	r5, #2
 8005064:	d836      	bhi.n	80050d4 <_scanf_float+0x318>
 8005066:	455e      	cmp	r6, fp
 8005068:	f67f aee8 	bls.w	8004e3c <_scanf_float+0x80>
 800506c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005070:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005074:	463a      	mov	r2, r7
 8005076:	4640      	mov	r0, r8
 8005078:	4798      	blx	r3
 800507a:	6923      	ldr	r3, [r4, #16]
 800507c:	3b01      	subs	r3, #1
 800507e:	6123      	str	r3, [r4, #16]
 8005080:	e7f1      	b.n	8005066 <_scanf_float+0x2aa>
 8005082:	9802      	ldr	r0, [sp, #8]
 8005084:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005088:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800508c:	9002      	str	r0, [sp, #8]
 800508e:	463a      	mov	r2, r7
 8005090:	4640      	mov	r0, r8
 8005092:	4798      	blx	r3
 8005094:	6923      	ldr	r3, [r4, #16]
 8005096:	3b01      	subs	r3, #1
 8005098:	6123      	str	r3, [r4, #16]
 800509a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800509e:	fa5f fa8a 	uxtb.w	sl, sl
 80050a2:	f1ba 0f02 	cmp.w	sl, #2
 80050a6:	d1ec      	bne.n	8005082 <_scanf_float+0x2c6>
 80050a8:	3d03      	subs	r5, #3
 80050aa:	b2ed      	uxtb	r5, r5
 80050ac:	1b76      	subs	r6, r6, r5
 80050ae:	6823      	ldr	r3, [r4, #0]
 80050b0:	05da      	lsls	r2, r3, #23
 80050b2:	d52f      	bpl.n	8005114 <_scanf_float+0x358>
 80050b4:	055b      	lsls	r3, r3, #21
 80050b6:	d510      	bpl.n	80050da <_scanf_float+0x31e>
 80050b8:	455e      	cmp	r6, fp
 80050ba:	f67f aebf 	bls.w	8004e3c <_scanf_float+0x80>
 80050be:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80050c2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80050c6:	463a      	mov	r2, r7
 80050c8:	4640      	mov	r0, r8
 80050ca:	4798      	blx	r3
 80050cc:	6923      	ldr	r3, [r4, #16]
 80050ce:	3b01      	subs	r3, #1
 80050d0:	6123      	str	r3, [r4, #16]
 80050d2:	e7f1      	b.n	80050b8 <_scanf_float+0x2fc>
 80050d4:	46aa      	mov	sl, r5
 80050d6:	9602      	str	r6, [sp, #8]
 80050d8:	e7df      	b.n	800509a <_scanf_float+0x2de>
 80050da:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80050de:	6923      	ldr	r3, [r4, #16]
 80050e0:	2965      	cmp	r1, #101	; 0x65
 80050e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80050e6:	f106 35ff 	add.w	r5, r6, #4294967295
 80050ea:	6123      	str	r3, [r4, #16]
 80050ec:	d00c      	beq.n	8005108 <_scanf_float+0x34c>
 80050ee:	2945      	cmp	r1, #69	; 0x45
 80050f0:	d00a      	beq.n	8005108 <_scanf_float+0x34c>
 80050f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80050f6:	463a      	mov	r2, r7
 80050f8:	4640      	mov	r0, r8
 80050fa:	4798      	blx	r3
 80050fc:	6923      	ldr	r3, [r4, #16]
 80050fe:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005102:	3b01      	subs	r3, #1
 8005104:	1eb5      	subs	r5, r6, #2
 8005106:	6123      	str	r3, [r4, #16]
 8005108:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800510c:	463a      	mov	r2, r7
 800510e:	4640      	mov	r0, r8
 8005110:	4798      	blx	r3
 8005112:	462e      	mov	r6, r5
 8005114:	6825      	ldr	r5, [r4, #0]
 8005116:	f015 0510 	ands.w	r5, r5, #16
 800511a:	d159      	bne.n	80051d0 <_scanf_float+0x414>
 800511c:	7035      	strb	r5, [r6, #0]
 800511e:	6823      	ldr	r3, [r4, #0]
 8005120:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005124:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005128:	d11b      	bne.n	8005162 <_scanf_float+0x3a6>
 800512a:	9b01      	ldr	r3, [sp, #4]
 800512c:	454b      	cmp	r3, r9
 800512e:	eba3 0209 	sub.w	r2, r3, r9
 8005132:	d123      	bne.n	800517c <_scanf_float+0x3c0>
 8005134:	2200      	movs	r2, #0
 8005136:	4659      	mov	r1, fp
 8005138:	4640      	mov	r0, r8
 800513a:	f000 feab 	bl	8005e94 <_strtod_r>
 800513e:	6822      	ldr	r2, [r4, #0]
 8005140:	9b03      	ldr	r3, [sp, #12]
 8005142:	f012 0f02 	tst.w	r2, #2
 8005146:	ec57 6b10 	vmov	r6, r7, d0
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	d021      	beq.n	8005192 <_scanf_float+0x3d6>
 800514e:	9903      	ldr	r1, [sp, #12]
 8005150:	1d1a      	adds	r2, r3, #4
 8005152:	600a      	str	r2, [r1, #0]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	e9c3 6700 	strd	r6, r7, [r3]
 800515a:	68e3      	ldr	r3, [r4, #12]
 800515c:	3301      	adds	r3, #1
 800515e:	60e3      	str	r3, [r4, #12]
 8005160:	e66d      	b.n	8004e3e <_scanf_float+0x82>
 8005162:	9b04      	ldr	r3, [sp, #16]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d0e5      	beq.n	8005134 <_scanf_float+0x378>
 8005168:	9905      	ldr	r1, [sp, #20]
 800516a:	230a      	movs	r3, #10
 800516c:	462a      	mov	r2, r5
 800516e:	3101      	adds	r1, #1
 8005170:	4640      	mov	r0, r8
 8005172:	f000 ff17 	bl	8005fa4 <_strtol_r>
 8005176:	9b04      	ldr	r3, [sp, #16]
 8005178:	9e05      	ldr	r6, [sp, #20]
 800517a:	1ac2      	subs	r2, r0, r3
 800517c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8005180:	429e      	cmp	r6, r3
 8005182:	bf28      	it	cs
 8005184:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8005188:	4912      	ldr	r1, [pc, #72]	; (80051d4 <_scanf_float+0x418>)
 800518a:	4630      	mov	r0, r6
 800518c:	f000 f82c 	bl	80051e8 <siprintf>
 8005190:	e7d0      	b.n	8005134 <_scanf_float+0x378>
 8005192:	9903      	ldr	r1, [sp, #12]
 8005194:	f012 0f04 	tst.w	r2, #4
 8005198:	f103 0204 	add.w	r2, r3, #4
 800519c:	600a      	str	r2, [r1, #0]
 800519e:	d1d9      	bne.n	8005154 <_scanf_float+0x398>
 80051a0:	f8d3 8000 	ldr.w	r8, [r3]
 80051a4:	ee10 2a10 	vmov	r2, s0
 80051a8:	ee10 0a10 	vmov	r0, s0
 80051ac:	463b      	mov	r3, r7
 80051ae:	4639      	mov	r1, r7
 80051b0:	f7fb fcdc 	bl	8000b6c <__aeabi_dcmpun>
 80051b4:	b128      	cbz	r0, 80051c2 <_scanf_float+0x406>
 80051b6:	4808      	ldr	r0, [pc, #32]	; (80051d8 <_scanf_float+0x41c>)
 80051b8:	f000 f810 	bl	80051dc <nanf>
 80051bc:	ed88 0a00 	vstr	s0, [r8]
 80051c0:	e7cb      	b.n	800515a <_scanf_float+0x39e>
 80051c2:	4630      	mov	r0, r6
 80051c4:	4639      	mov	r1, r7
 80051c6:	f7fb fd2f 	bl	8000c28 <__aeabi_d2f>
 80051ca:	f8c8 0000 	str.w	r0, [r8]
 80051ce:	e7c4      	b.n	800515a <_scanf_float+0x39e>
 80051d0:	2500      	movs	r5, #0
 80051d2:	e634      	b.n	8004e3e <_scanf_float+0x82>
 80051d4:	08008e80 	.word	0x08008e80
 80051d8:	08009288 	.word	0x08009288

080051dc <nanf>:
 80051dc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80051e4 <nanf+0x8>
 80051e0:	4770      	bx	lr
 80051e2:	bf00      	nop
 80051e4:	7fc00000 	.word	0x7fc00000

080051e8 <siprintf>:
 80051e8:	b40e      	push	{r1, r2, r3}
 80051ea:	b500      	push	{lr}
 80051ec:	b09c      	sub	sp, #112	; 0x70
 80051ee:	ab1d      	add	r3, sp, #116	; 0x74
 80051f0:	9002      	str	r0, [sp, #8]
 80051f2:	9006      	str	r0, [sp, #24]
 80051f4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80051f8:	4809      	ldr	r0, [pc, #36]	; (8005220 <siprintf+0x38>)
 80051fa:	9107      	str	r1, [sp, #28]
 80051fc:	9104      	str	r1, [sp, #16]
 80051fe:	4909      	ldr	r1, [pc, #36]	; (8005224 <siprintf+0x3c>)
 8005200:	f853 2b04 	ldr.w	r2, [r3], #4
 8005204:	9105      	str	r1, [sp, #20]
 8005206:	6800      	ldr	r0, [r0, #0]
 8005208:	9301      	str	r3, [sp, #4]
 800520a:	a902      	add	r1, sp, #8
 800520c:	f002 fef6 	bl	8007ffc <_svfiprintf_r>
 8005210:	9b02      	ldr	r3, [sp, #8]
 8005212:	2200      	movs	r2, #0
 8005214:	701a      	strb	r2, [r3, #0]
 8005216:	b01c      	add	sp, #112	; 0x70
 8005218:	f85d eb04 	ldr.w	lr, [sp], #4
 800521c:	b003      	add	sp, #12
 800521e:	4770      	bx	lr
 8005220:	2000000c 	.word	0x2000000c
 8005224:	ffff0208 	.word	0xffff0208

08005228 <strncpy>:
 8005228:	b510      	push	{r4, lr}
 800522a:	3901      	subs	r1, #1
 800522c:	4603      	mov	r3, r0
 800522e:	b132      	cbz	r2, 800523e <strncpy+0x16>
 8005230:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005234:	f803 4b01 	strb.w	r4, [r3], #1
 8005238:	3a01      	subs	r2, #1
 800523a:	2c00      	cmp	r4, #0
 800523c:	d1f7      	bne.n	800522e <strncpy+0x6>
 800523e:	441a      	add	r2, r3
 8005240:	2100      	movs	r1, #0
 8005242:	4293      	cmp	r3, r2
 8005244:	d100      	bne.n	8005248 <strncpy+0x20>
 8005246:	bd10      	pop	{r4, pc}
 8005248:	f803 1b01 	strb.w	r1, [r3], #1
 800524c:	e7f9      	b.n	8005242 <strncpy+0x1a>

0800524e <sulp>:
 800524e:	b570      	push	{r4, r5, r6, lr}
 8005250:	4604      	mov	r4, r0
 8005252:	460d      	mov	r5, r1
 8005254:	ec45 4b10 	vmov	d0, r4, r5
 8005258:	4616      	mov	r6, r2
 800525a:	f002 fc2d 	bl	8007ab8 <__ulp>
 800525e:	ec51 0b10 	vmov	r0, r1, d0
 8005262:	b17e      	cbz	r6, 8005284 <sulp+0x36>
 8005264:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8005268:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800526c:	2b00      	cmp	r3, #0
 800526e:	dd09      	ble.n	8005284 <sulp+0x36>
 8005270:	051b      	lsls	r3, r3, #20
 8005272:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8005276:	2400      	movs	r4, #0
 8005278:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800527c:	4622      	mov	r2, r4
 800527e:	462b      	mov	r3, r5
 8005280:	f7fb f9da 	bl	8000638 <__aeabi_dmul>
 8005284:	bd70      	pop	{r4, r5, r6, pc}
	...

08005288 <_strtod_l>:
 8005288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800528c:	ed2d 8b02 	vpush	{d8}
 8005290:	b09d      	sub	sp, #116	; 0x74
 8005292:	461f      	mov	r7, r3
 8005294:	2300      	movs	r3, #0
 8005296:	9318      	str	r3, [sp, #96]	; 0x60
 8005298:	4ba2      	ldr	r3, [pc, #648]	; (8005524 <_strtod_l+0x29c>)
 800529a:	9213      	str	r2, [sp, #76]	; 0x4c
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	9305      	str	r3, [sp, #20]
 80052a0:	4604      	mov	r4, r0
 80052a2:	4618      	mov	r0, r3
 80052a4:	4688      	mov	r8, r1
 80052a6:	f7fa ffb3 	bl	8000210 <strlen>
 80052aa:	f04f 0a00 	mov.w	sl, #0
 80052ae:	4605      	mov	r5, r0
 80052b0:	f04f 0b00 	mov.w	fp, #0
 80052b4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80052b8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80052ba:	781a      	ldrb	r2, [r3, #0]
 80052bc:	2a2b      	cmp	r2, #43	; 0x2b
 80052be:	d04e      	beq.n	800535e <_strtod_l+0xd6>
 80052c0:	d83b      	bhi.n	800533a <_strtod_l+0xb2>
 80052c2:	2a0d      	cmp	r2, #13
 80052c4:	d834      	bhi.n	8005330 <_strtod_l+0xa8>
 80052c6:	2a08      	cmp	r2, #8
 80052c8:	d834      	bhi.n	8005334 <_strtod_l+0xac>
 80052ca:	2a00      	cmp	r2, #0
 80052cc:	d03e      	beq.n	800534c <_strtod_l+0xc4>
 80052ce:	2300      	movs	r3, #0
 80052d0:	930a      	str	r3, [sp, #40]	; 0x28
 80052d2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80052d4:	7833      	ldrb	r3, [r6, #0]
 80052d6:	2b30      	cmp	r3, #48	; 0x30
 80052d8:	f040 80b0 	bne.w	800543c <_strtod_l+0x1b4>
 80052dc:	7873      	ldrb	r3, [r6, #1]
 80052de:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80052e2:	2b58      	cmp	r3, #88	; 0x58
 80052e4:	d168      	bne.n	80053b8 <_strtod_l+0x130>
 80052e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80052e8:	9301      	str	r3, [sp, #4]
 80052ea:	ab18      	add	r3, sp, #96	; 0x60
 80052ec:	9702      	str	r7, [sp, #8]
 80052ee:	9300      	str	r3, [sp, #0]
 80052f0:	4a8d      	ldr	r2, [pc, #564]	; (8005528 <_strtod_l+0x2a0>)
 80052f2:	ab19      	add	r3, sp, #100	; 0x64
 80052f4:	a917      	add	r1, sp, #92	; 0x5c
 80052f6:	4620      	mov	r0, r4
 80052f8:	f001 fd38 	bl	8006d6c <__gethex>
 80052fc:	f010 0707 	ands.w	r7, r0, #7
 8005300:	4605      	mov	r5, r0
 8005302:	d005      	beq.n	8005310 <_strtod_l+0x88>
 8005304:	2f06      	cmp	r7, #6
 8005306:	d12c      	bne.n	8005362 <_strtod_l+0xda>
 8005308:	3601      	adds	r6, #1
 800530a:	2300      	movs	r3, #0
 800530c:	9617      	str	r6, [sp, #92]	; 0x5c
 800530e:	930a      	str	r3, [sp, #40]	; 0x28
 8005310:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005312:	2b00      	cmp	r3, #0
 8005314:	f040 8590 	bne.w	8005e38 <_strtod_l+0xbb0>
 8005318:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800531a:	b1eb      	cbz	r3, 8005358 <_strtod_l+0xd0>
 800531c:	4652      	mov	r2, sl
 800531e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005322:	ec43 2b10 	vmov	d0, r2, r3
 8005326:	b01d      	add	sp, #116	; 0x74
 8005328:	ecbd 8b02 	vpop	{d8}
 800532c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005330:	2a20      	cmp	r2, #32
 8005332:	d1cc      	bne.n	80052ce <_strtod_l+0x46>
 8005334:	3301      	adds	r3, #1
 8005336:	9317      	str	r3, [sp, #92]	; 0x5c
 8005338:	e7be      	b.n	80052b8 <_strtod_l+0x30>
 800533a:	2a2d      	cmp	r2, #45	; 0x2d
 800533c:	d1c7      	bne.n	80052ce <_strtod_l+0x46>
 800533e:	2201      	movs	r2, #1
 8005340:	920a      	str	r2, [sp, #40]	; 0x28
 8005342:	1c5a      	adds	r2, r3, #1
 8005344:	9217      	str	r2, [sp, #92]	; 0x5c
 8005346:	785b      	ldrb	r3, [r3, #1]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d1c2      	bne.n	80052d2 <_strtod_l+0x4a>
 800534c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800534e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8005352:	2b00      	cmp	r3, #0
 8005354:	f040 856e 	bne.w	8005e34 <_strtod_l+0xbac>
 8005358:	4652      	mov	r2, sl
 800535a:	465b      	mov	r3, fp
 800535c:	e7e1      	b.n	8005322 <_strtod_l+0x9a>
 800535e:	2200      	movs	r2, #0
 8005360:	e7ee      	b.n	8005340 <_strtod_l+0xb8>
 8005362:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8005364:	b13a      	cbz	r2, 8005376 <_strtod_l+0xee>
 8005366:	2135      	movs	r1, #53	; 0x35
 8005368:	a81a      	add	r0, sp, #104	; 0x68
 800536a:	f002 fcb0 	bl	8007cce <__copybits>
 800536e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005370:	4620      	mov	r0, r4
 8005372:	f002 f86f 	bl	8007454 <_Bfree>
 8005376:	3f01      	subs	r7, #1
 8005378:	2f04      	cmp	r7, #4
 800537a:	d806      	bhi.n	800538a <_strtod_l+0x102>
 800537c:	e8df f007 	tbb	[pc, r7]
 8005380:	1714030a 	.word	0x1714030a
 8005384:	0a          	.byte	0x0a
 8005385:	00          	.byte	0x00
 8005386:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800538a:	0728      	lsls	r0, r5, #28
 800538c:	d5c0      	bpl.n	8005310 <_strtod_l+0x88>
 800538e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8005392:	e7bd      	b.n	8005310 <_strtod_l+0x88>
 8005394:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8005398:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800539a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800539e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80053a2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80053a6:	e7f0      	b.n	800538a <_strtod_l+0x102>
 80053a8:	f8df b180 	ldr.w	fp, [pc, #384]	; 800552c <_strtod_l+0x2a4>
 80053ac:	e7ed      	b.n	800538a <_strtod_l+0x102>
 80053ae:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80053b2:	f04f 3aff 	mov.w	sl, #4294967295
 80053b6:	e7e8      	b.n	800538a <_strtod_l+0x102>
 80053b8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80053ba:	1c5a      	adds	r2, r3, #1
 80053bc:	9217      	str	r2, [sp, #92]	; 0x5c
 80053be:	785b      	ldrb	r3, [r3, #1]
 80053c0:	2b30      	cmp	r3, #48	; 0x30
 80053c2:	d0f9      	beq.n	80053b8 <_strtod_l+0x130>
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d0a3      	beq.n	8005310 <_strtod_l+0x88>
 80053c8:	2301      	movs	r3, #1
 80053ca:	f04f 0900 	mov.w	r9, #0
 80053ce:	9304      	str	r3, [sp, #16]
 80053d0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80053d2:	9308      	str	r3, [sp, #32]
 80053d4:	f8cd 901c 	str.w	r9, [sp, #28]
 80053d8:	464f      	mov	r7, r9
 80053da:	220a      	movs	r2, #10
 80053dc:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80053de:	7806      	ldrb	r6, [r0, #0]
 80053e0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80053e4:	b2d9      	uxtb	r1, r3
 80053e6:	2909      	cmp	r1, #9
 80053e8:	d92a      	bls.n	8005440 <_strtod_l+0x1b8>
 80053ea:	9905      	ldr	r1, [sp, #20]
 80053ec:	462a      	mov	r2, r5
 80053ee:	f002 ff1f 	bl	8008230 <strncmp>
 80053f2:	b398      	cbz	r0, 800545c <_strtod_l+0x1d4>
 80053f4:	2000      	movs	r0, #0
 80053f6:	4632      	mov	r2, r6
 80053f8:	463d      	mov	r5, r7
 80053fa:	9005      	str	r0, [sp, #20]
 80053fc:	4603      	mov	r3, r0
 80053fe:	2a65      	cmp	r2, #101	; 0x65
 8005400:	d001      	beq.n	8005406 <_strtod_l+0x17e>
 8005402:	2a45      	cmp	r2, #69	; 0x45
 8005404:	d118      	bne.n	8005438 <_strtod_l+0x1b0>
 8005406:	b91d      	cbnz	r5, 8005410 <_strtod_l+0x188>
 8005408:	9a04      	ldr	r2, [sp, #16]
 800540a:	4302      	orrs	r2, r0
 800540c:	d09e      	beq.n	800534c <_strtod_l+0xc4>
 800540e:	2500      	movs	r5, #0
 8005410:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8005414:	f108 0201 	add.w	r2, r8, #1
 8005418:	9217      	str	r2, [sp, #92]	; 0x5c
 800541a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800541e:	2a2b      	cmp	r2, #43	; 0x2b
 8005420:	d075      	beq.n	800550e <_strtod_l+0x286>
 8005422:	2a2d      	cmp	r2, #45	; 0x2d
 8005424:	d07b      	beq.n	800551e <_strtod_l+0x296>
 8005426:	f04f 0c00 	mov.w	ip, #0
 800542a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800542e:	2909      	cmp	r1, #9
 8005430:	f240 8082 	bls.w	8005538 <_strtod_l+0x2b0>
 8005434:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8005438:	2600      	movs	r6, #0
 800543a:	e09d      	b.n	8005578 <_strtod_l+0x2f0>
 800543c:	2300      	movs	r3, #0
 800543e:	e7c4      	b.n	80053ca <_strtod_l+0x142>
 8005440:	2f08      	cmp	r7, #8
 8005442:	bfd8      	it	le
 8005444:	9907      	ldrle	r1, [sp, #28]
 8005446:	f100 0001 	add.w	r0, r0, #1
 800544a:	bfda      	itte	le
 800544c:	fb02 3301 	mlale	r3, r2, r1, r3
 8005450:	9307      	strle	r3, [sp, #28]
 8005452:	fb02 3909 	mlagt	r9, r2, r9, r3
 8005456:	3701      	adds	r7, #1
 8005458:	9017      	str	r0, [sp, #92]	; 0x5c
 800545a:	e7bf      	b.n	80053dc <_strtod_l+0x154>
 800545c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800545e:	195a      	adds	r2, r3, r5
 8005460:	9217      	str	r2, [sp, #92]	; 0x5c
 8005462:	5d5a      	ldrb	r2, [r3, r5]
 8005464:	2f00      	cmp	r7, #0
 8005466:	d037      	beq.n	80054d8 <_strtod_l+0x250>
 8005468:	9005      	str	r0, [sp, #20]
 800546a:	463d      	mov	r5, r7
 800546c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8005470:	2b09      	cmp	r3, #9
 8005472:	d912      	bls.n	800549a <_strtod_l+0x212>
 8005474:	2301      	movs	r3, #1
 8005476:	e7c2      	b.n	80053fe <_strtod_l+0x176>
 8005478:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800547a:	1c5a      	adds	r2, r3, #1
 800547c:	9217      	str	r2, [sp, #92]	; 0x5c
 800547e:	785a      	ldrb	r2, [r3, #1]
 8005480:	3001      	adds	r0, #1
 8005482:	2a30      	cmp	r2, #48	; 0x30
 8005484:	d0f8      	beq.n	8005478 <_strtod_l+0x1f0>
 8005486:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800548a:	2b08      	cmp	r3, #8
 800548c:	f200 84d9 	bhi.w	8005e42 <_strtod_l+0xbba>
 8005490:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005492:	9005      	str	r0, [sp, #20]
 8005494:	2000      	movs	r0, #0
 8005496:	9308      	str	r3, [sp, #32]
 8005498:	4605      	mov	r5, r0
 800549a:	3a30      	subs	r2, #48	; 0x30
 800549c:	f100 0301 	add.w	r3, r0, #1
 80054a0:	d014      	beq.n	80054cc <_strtod_l+0x244>
 80054a2:	9905      	ldr	r1, [sp, #20]
 80054a4:	4419      	add	r1, r3
 80054a6:	9105      	str	r1, [sp, #20]
 80054a8:	462b      	mov	r3, r5
 80054aa:	eb00 0e05 	add.w	lr, r0, r5
 80054ae:	210a      	movs	r1, #10
 80054b0:	4573      	cmp	r3, lr
 80054b2:	d113      	bne.n	80054dc <_strtod_l+0x254>
 80054b4:	182b      	adds	r3, r5, r0
 80054b6:	2b08      	cmp	r3, #8
 80054b8:	f105 0501 	add.w	r5, r5, #1
 80054bc:	4405      	add	r5, r0
 80054be:	dc1c      	bgt.n	80054fa <_strtod_l+0x272>
 80054c0:	9907      	ldr	r1, [sp, #28]
 80054c2:	230a      	movs	r3, #10
 80054c4:	fb03 2301 	mla	r3, r3, r1, r2
 80054c8:	9307      	str	r3, [sp, #28]
 80054ca:	2300      	movs	r3, #0
 80054cc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80054ce:	1c51      	adds	r1, r2, #1
 80054d0:	9117      	str	r1, [sp, #92]	; 0x5c
 80054d2:	7852      	ldrb	r2, [r2, #1]
 80054d4:	4618      	mov	r0, r3
 80054d6:	e7c9      	b.n	800546c <_strtod_l+0x1e4>
 80054d8:	4638      	mov	r0, r7
 80054da:	e7d2      	b.n	8005482 <_strtod_l+0x1fa>
 80054dc:	2b08      	cmp	r3, #8
 80054de:	dc04      	bgt.n	80054ea <_strtod_l+0x262>
 80054e0:	9e07      	ldr	r6, [sp, #28]
 80054e2:	434e      	muls	r6, r1
 80054e4:	9607      	str	r6, [sp, #28]
 80054e6:	3301      	adds	r3, #1
 80054e8:	e7e2      	b.n	80054b0 <_strtod_l+0x228>
 80054ea:	f103 0c01 	add.w	ip, r3, #1
 80054ee:	f1bc 0f10 	cmp.w	ip, #16
 80054f2:	bfd8      	it	le
 80054f4:	fb01 f909 	mulle.w	r9, r1, r9
 80054f8:	e7f5      	b.n	80054e6 <_strtod_l+0x25e>
 80054fa:	2d10      	cmp	r5, #16
 80054fc:	bfdc      	itt	le
 80054fe:	230a      	movle	r3, #10
 8005500:	fb03 2909 	mlale	r9, r3, r9, r2
 8005504:	e7e1      	b.n	80054ca <_strtod_l+0x242>
 8005506:	2300      	movs	r3, #0
 8005508:	9305      	str	r3, [sp, #20]
 800550a:	2301      	movs	r3, #1
 800550c:	e77c      	b.n	8005408 <_strtod_l+0x180>
 800550e:	f04f 0c00 	mov.w	ip, #0
 8005512:	f108 0202 	add.w	r2, r8, #2
 8005516:	9217      	str	r2, [sp, #92]	; 0x5c
 8005518:	f898 2002 	ldrb.w	r2, [r8, #2]
 800551c:	e785      	b.n	800542a <_strtod_l+0x1a2>
 800551e:	f04f 0c01 	mov.w	ip, #1
 8005522:	e7f6      	b.n	8005512 <_strtod_l+0x28a>
 8005524:	080090d0 	.word	0x080090d0
 8005528:	08008e88 	.word	0x08008e88
 800552c:	7ff00000 	.word	0x7ff00000
 8005530:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005532:	1c51      	adds	r1, r2, #1
 8005534:	9117      	str	r1, [sp, #92]	; 0x5c
 8005536:	7852      	ldrb	r2, [r2, #1]
 8005538:	2a30      	cmp	r2, #48	; 0x30
 800553a:	d0f9      	beq.n	8005530 <_strtod_l+0x2a8>
 800553c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8005540:	2908      	cmp	r1, #8
 8005542:	f63f af79 	bhi.w	8005438 <_strtod_l+0x1b0>
 8005546:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800554a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800554c:	9206      	str	r2, [sp, #24]
 800554e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005550:	1c51      	adds	r1, r2, #1
 8005552:	9117      	str	r1, [sp, #92]	; 0x5c
 8005554:	7852      	ldrb	r2, [r2, #1]
 8005556:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800555a:	2e09      	cmp	r6, #9
 800555c:	d937      	bls.n	80055ce <_strtod_l+0x346>
 800555e:	9e06      	ldr	r6, [sp, #24]
 8005560:	1b89      	subs	r1, r1, r6
 8005562:	2908      	cmp	r1, #8
 8005564:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8005568:	dc02      	bgt.n	8005570 <_strtod_l+0x2e8>
 800556a:	4576      	cmp	r6, lr
 800556c:	bfa8      	it	ge
 800556e:	4676      	movge	r6, lr
 8005570:	f1bc 0f00 	cmp.w	ip, #0
 8005574:	d000      	beq.n	8005578 <_strtod_l+0x2f0>
 8005576:	4276      	negs	r6, r6
 8005578:	2d00      	cmp	r5, #0
 800557a:	d14d      	bne.n	8005618 <_strtod_l+0x390>
 800557c:	9904      	ldr	r1, [sp, #16]
 800557e:	4301      	orrs	r1, r0
 8005580:	f47f aec6 	bne.w	8005310 <_strtod_l+0x88>
 8005584:	2b00      	cmp	r3, #0
 8005586:	f47f aee1 	bne.w	800534c <_strtod_l+0xc4>
 800558a:	2a69      	cmp	r2, #105	; 0x69
 800558c:	d027      	beq.n	80055de <_strtod_l+0x356>
 800558e:	dc24      	bgt.n	80055da <_strtod_l+0x352>
 8005590:	2a49      	cmp	r2, #73	; 0x49
 8005592:	d024      	beq.n	80055de <_strtod_l+0x356>
 8005594:	2a4e      	cmp	r2, #78	; 0x4e
 8005596:	f47f aed9 	bne.w	800534c <_strtod_l+0xc4>
 800559a:	499f      	ldr	r1, [pc, #636]	; (8005818 <_strtod_l+0x590>)
 800559c:	a817      	add	r0, sp, #92	; 0x5c
 800559e:	f001 fe3d 	bl	800721c <__match>
 80055a2:	2800      	cmp	r0, #0
 80055a4:	f43f aed2 	beq.w	800534c <_strtod_l+0xc4>
 80055a8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80055aa:	781b      	ldrb	r3, [r3, #0]
 80055ac:	2b28      	cmp	r3, #40	; 0x28
 80055ae:	d12d      	bne.n	800560c <_strtod_l+0x384>
 80055b0:	499a      	ldr	r1, [pc, #616]	; (800581c <_strtod_l+0x594>)
 80055b2:	aa1a      	add	r2, sp, #104	; 0x68
 80055b4:	a817      	add	r0, sp, #92	; 0x5c
 80055b6:	f001 fe45 	bl	8007244 <__hexnan>
 80055ba:	2805      	cmp	r0, #5
 80055bc:	d126      	bne.n	800560c <_strtod_l+0x384>
 80055be:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80055c0:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 80055c4:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80055c8:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80055cc:	e6a0      	b.n	8005310 <_strtod_l+0x88>
 80055ce:	210a      	movs	r1, #10
 80055d0:	fb01 2e0e 	mla	lr, r1, lr, r2
 80055d4:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80055d8:	e7b9      	b.n	800554e <_strtod_l+0x2c6>
 80055da:	2a6e      	cmp	r2, #110	; 0x6e
 80055dc:	e7db      	b.n	8005596 <_strtod_l+0x30e>
 80055de:	4990      	ldr	r1, [pc, #576]	; (8005820 <_strtod_l+0x598>)
 80055e0:	a817      	add	r0, sp, #92	; 0x5c
 80055e2:	f001 fe1b 	bl	800721c <__match>
 80055e6:	2800      	cmp	r0, #0
 80055e8:	f43f aeb0 	beq.w	800534c <_strtod_l+0xc4>
 80055ec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80055ee:	498d      	ldr	r1, [pc, #564]	; (8005824 <_strtod_l+0x59c>)
 80055f0:	3b01      	subs	r3, #1
 80055f2:	a817      	add	r0, sp, #92	; 0x5c
 80055f4:	9317      	str	r3, [sp, #92]	; 0x5c
 80055f6:	f001 fe11 	bl	800721c <__match>
 80055fa:	b910      	cbnz	r0, 8005602 <_strtod_l+0x37a>
 80055fc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80055fe:	3301      	adds	r3, #1
 8005600:	9317      	str	r3, [sp, #92]	; 0x5c
 8005602:	f8df b230 	ldr.w	fp, [pc, #560]	; 8005834 <_strtod_l+0x5ac>
 8005606:	f04f 0a00 	mov.w	sl, #0
 800560a:	e681      	b.n	8005310 <_strtod_l+0x88>
 800560c:	4886      	ldr	r0, [pc, #536]	; (8005828 <_strtod_l+0x5a0>)
 800560e:	f002 fdf7 	bl	8008200 <nan>
 8005612:	ec5b ab10 	vmov	sl, fp, d0
 8005616:	e67b      	b.n	8005310 <_strtod_l+0x88>
 8005618:	9b05      	ldr	r3, [sp, #20]
 800561a:	9807      	ldr	r0, [sp, #28]
 800561c:	1af3      	subs	r3, r6, r3
 800561e:	2f00      	cmp	r7, #0
 8005620:	bf08      	it	eq
 8005622:	462f      	moveq	r7, r5
 8005624:	2d10      	cmp	r5, #16
 8005626:	9306      	str	r3, [sp, #24]
 8005628:	46a8      	mov	r8, r5
 800562a:	bfa8      	it	ge
 800562c:	f04f 0810 	movge.w	r8, #16
 8005630:	f7fa ff88 	bl	8000544 <__aeabi_ui2d>
 8005634:	2d09      	cmp	r5, #9
 8005636:	4682      	mov	sl, r0
 8005638:	468b      	mov	fp, r1
 800563a:	dd13      	ble.n	8005664 <_strtod_l+0x3dc>
 800563c:	4b7b      	ldr	r3, [pc, #492]	; (800582c <_strtod_l+0x5a4>)
 800563e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005642:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8005646:	f7fa fff7 	bl	8000638 <__aeabi_dmul>
 800564a:	4682      	mov	sl, r0
 800564c:	4648      	mov	r0, r9
 800564e:	468b      	mov	fp, r1
 8005650:	f7fa ff78 	bl	8000544 <__aeabi_ui2d>
 8005654:	4602      	mov	r2, r0
 8005656:	460b      	mov	r3, r1
 8005658:	4650      	mov	r0, sl
 800565a:	4659      	mov	r1, fp
 800565c:	f7fa fe36 	bl	80002cc <__adddf3>
 8005660:	4682      	mov	sl, r0
 8005662:	468b      	mov	fp, r1
 8005664:	2d0f      	cmp	r5, #15
 8005666:	dc38      	bgt.n	80056da <_strtod_l+0x452>
 8005668:	9b06      	ldr	r3, [sp, #24]
 800566a:	2b00      	cmp	r3, #0
 800566c:	f43f ae50 	beq.w	8005310 <_strtod_l+0x88>
 8005670:	dd24      	ble.n	80056bc <_strtod_l+0x434>
 8005672:	2b16      	cmp	r3, #22
 8005674:	dc0b      	bgt.n	800568e <_strtod_l+0x406>
 8005676:	496d      	ldr	r1, [pc, #436]	; (800582c <_strtod_l+0x5a4>)
 8005678:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800567c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005680:	4652      	mov	r2, sl
 8005682:	465b      	mov	r3, fp
 8005684:	f7fa ffd8 	bl	8000638 <__aeabi_dmul>
 8005688:	4682      	mov	sl, r0
 800568a:	468b      	mov	fp, r1
 800568c:	e640      	b.n	8005310 <_strtod_l+0x88>
 800568e:	9a06      	ldr	r2, [sp, #24]
 8005690:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8005694:	4293      	cmp	r3, r2
 8005696:	db20      	blt.n	80056da <_strtod_l+0x452>
 8005698:	4c64      	ldr	r4, [pc, #400]	; (800582c <_strtod_l+0x5a4>)
 800569a:	f1c5 050f 	rsb	r5, r5, #15
 800569e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80056a2:	4652      	mov	r2, sl
 80056a4:	465b      	mov	r3, fp
 80056a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80056aa:	f7fa ffc5 	bl	8000638 <__aeabi_dmul>
 80056ae:	9b06      	ldr	r3, [sp, #24]
 80056b0:	1b5d      	subs	r5, r3, r5
 80056b2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80056b6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80056ba:	e7e3      	b.n	8005684 <_strtod_l+0x3fc>
 80056bc:	9b06      	ldr	r3, [sp, #24]
 80056be:	3316      	adds	r3, #22
 80056c0:	db0b      	blt.n	80056da <_strtod_l+0x452>
 80056c2:	9b05      	ldr	r3, [sp, #20]
 80056c4:	1b9e      	subs	r6, r3, r6
 80056c6:	4b59      	ldr	r3, [pc, #356]	; (800582c <_strtod_l+0x5a4>)
 80056c8:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80056cc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80056d0:	4650      	mov	r0, sl
 80056d2:	4659      	mov	r1, fp
 80056d4:	f7fb f8da 	bl	800088c <__aeabi_ddiv>
 80056d8:	e7d6      	b.n	8005688 <_strtod_l+0x400>
 80056da:	9b06      	ldr	r3, [sp, #24]
 80056dc:	eba5 0808 	sub.w	r8, r5, r8
 80056e0:	4498      	add	r8, r3
 80056e2:	f1b8 0f00 	cmp.w	r8, #0
 80056e6:	dd74      	ble.n	80057d2 <_strtod_l+0x54a>
 80056e8:	f018 030f 	ands.w	r3, r8, #15
 80056ec:	d00a      	beq.n	8005704 <_strtod_l+0x47c>
 80056ee:	494f      	ldr	r1, [pc, #316]	; (800582c <_strtod_l+0x5a4>)
 80056f0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80056f4:	4652      	mov	r2, sl
 80056f6:	465b      	mov	r3, fp
 80056f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80056fc:	f7fa ff9c 	bl	8000638 <__aeabi_dmul>
 8005700:	4682      	mov	sl, r0
 8005702:	468b      	mov	fp, r1
 8005704:	f038 080f 	bics.w	r8, r8, #15
 8005708:	d04f      	beq.n	80057aa <_strtod_l+0x522>
 800570a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800570e:	dd22      	ble.n	8005756 <_strtod_l+0x4ce>
 8005710:	2500      	movs	r5, #0
 8005712:	462e      	mov	r6, r5
 8005714:	9507      	str	r5, [sp, #28]
 8005716:	9505      	str	r5, [sp, #20]
 8005718:	2322      	movs	r3, #34	; 0x22
 800571a:	f8df b118 	ldr.w	fp, [pc, #280]	; 8005834 <_strtod_l+0x5ac>
 800571e:	6023      	str	r3, [r4, #0]
 8005720:	f04f 0a00 	mov.w	sl, #0
 8005724:	9b07      	ldr	r3, [sp, #28]
 8005726:	2b00      	cmp	r3, #0
 8005728:	f43f adf2 	beq.w	8005310 <_strtod_l+0x88>
 800572c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800572e:	4620      	mov	r0, r4
 8005730:	f001 fe90 	bl	8007454 <_Bfree>
 8005734:	9905      	ldr	r1, [sp, #20]
 8005736:	4620      	mov	r0, r4
 8005738:	f001 fe8c 	bl	8007454 <_Bfree>
 800573c:	4631      	mov	r1, r6
 800573e:	4620      	mov	r0, r4
 8005740:	f001 fe88 	bl	8007454 <_Bfree>
 8005744:	9907      	ldr	r1, [sp, #28]
 8005746:	4620      	mov	r0, r4
 8005748:	f001 fe84 	bl	8007454 <_Bfree>
 800574c:	4629      	mov	r1, r5
 800574e:	4620      	mov	r0, r4
 8005750:	f001 fe80 	bl	8007454 <_Bfree>
 8005754:	e5dc      	b.n	8005310 <_strtod_l+0x88>
 8005756:	4b36      	ldr	r3, [pc, #216]	; (8005830 <_strtod_l+0x5a8>)
 8005758:	9304      	str	r3, [sp, #16]
 800575a:	2300      	movs	r3, #0
 800575c:	ea4f 1828 	mov.w	r8, r8, asr #4
 8005760:	4650      	mov	r0, sl
 8005762:	4659      	mov	r1, fp
 8005764:	4699      	mov	r9, r3
 8005766:	f1b8 0f01 	cmp.w	r8, #1
 800576a:	dc21      	bgt.n	80057b0 <_strtod_l+0x528>
 800576c:	b10b      	cbz	r3, 8005772 <_strtod_l+0x4ea>
 800576e:	4682      	mov	sl, r0
 8005770:	468b      	mov	fp, r1
 8005772:	4b2f      	ldr	r3, [pc, #188]	; (8005830 <_strtod_l+0x5a8>)
 8005774:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8005778:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800577c:	4652      	mov	r2, sl
 800577e:	465b      	mov	r3, fp
 8005780:	e9d9 0100 	ldrd	r0, r1, [r9]
 8005784:	f7fa ff58 	bl	8000638 <__aeabi_dmul>
 8005788:	4b2a      	ldr	r3, [pc, #168]	; (8005834 <_strtod_l+0x5ac>)
 800578a:	460a      	mov	r2, r1
 800578c:	400b      	ands	r3, r1
 800578e:	492a      	ldr	r1, [pc, #168]	; (8005838 <_strtod_l+0x5b0>)
 8005790:	428b      	cmp	r3, r1
 8005792:	4682      	mov	sl, r0
 8005794:	d8bc      	bhi.n	8005710 <_strtod_l+0x488>
 8005796:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800579a:	428b      	cmp	r3, r1
 800579c:	bf86      	itte	hi
 800579e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800583c <_strtod_l+0x5b4>
 80057a2:	f04f 3aff 	movhi.w	sl, #4294967295
 80057a6:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80057aa:	2300      	movs	r3, #0
 80057ac:	9304      	str	r3, [sp, #16]
 80057ae:	e084      	b.n	80058ba <_strtod_l+0x632>
 80057b0:	f018 0f01 	tst.w	r8, #1
 80057b4:	d005      	beq.n	80057c2 <_strtod_l+0x53a>
 80057b6:	9b04      	ldr	r3, [sp, #16]
 80057b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057bc:	f7fa ff3c 	bl	8000638 <__aeabi_dmul>
 80057c0:	2301      	movs	r3, #1
 80057c2:	9a04      	ldr	r2, [sp, #16]
 80057c4:	3208      	adds	r2, #8
 80057c6:	f109 0901 	add.w	r9, r9, #1
 80057ca:	ea4f 0868 	mov.w	r8, r8, asr #1
 80057ce:	9204      	str	r2, [sp, #16]
 80057d0:	e7c9      	b.n	8005766 <_strtod_l+0x4de>
 80057d2:	d0ea      	beq.n	80057aa <_strtod_l+0x522>
 80057d4:	f1c8 0800 	rsb	r8, r8, #0
 80057d8:	f018 020f 	ands.w	r2, r8, #15
 80057dc:	d00a      	beq.n	80057f4 <_strtod_l+0x56c>
 80057de:	4b13      	ldr	r3, [pc, #76]	; (800582c <_strtod_l+0x5a4>)
 80057e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80057e4:	4650      	mov	r0, sl
 80057e6:	4659      	mov	r1, fp
 80057e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ec:	f7fb f84e 	bl	800088c <__aeabi_ddiv>
 80057f0:	4682      	mov	sl, r0
 80057f2:	468b      	mov	fp, r1
 80057f4:	ea5f 1828 	movs.w	r8, r8, asr #4
 80057f8:	d0d7      	beq.n	80057aa <_strtod_l+0x522>
 80057fa:	f1b8 0f1f 	cmp.w	r8, #31
 80057fe:	dd1f      	ble.n	8005840 <_strtod_l+0x5b8>
 8005800:	2500      	movs	r5, #0
 8005802:	462e      	mov	r6, r5
 8005804:	9507      	str	r5, [sp, #28]
 8005806:	9505      	str	r5, [sp, #20]
 8005808:	2322      	movs	r3, #34	; 0x22
 800580a:	f04f 0a00 	mov.w	sl, #0
 800580e:	f04f 0b00 	mov.w	fp, #0
 8005812:	6023      	str	r3, [r4, #0]
 8005814:	e786      	b.n	8005724 <_strtod_l+0x49c>
 8005816:	bf00      	nop
 8005818:	08008e59 	.word	0x08008e59
 800581c:	08008e9c 	.word	0x08008e9c
 8005820:	08008e51 	.word	0x08008e51
 8005824:	08008fdc 	.word	0x08008fdc
 8005828:	08009288 	.word	0x08009288
 800582c:	08009168 	.word	0x08009168
 8005830:	08009140 	.word	0x08009140
 8005834:	7ff00000 	.word	0x7ff00000
 8005838:	7ca00000 	.word	0x7ca00000
 800583c:	7fefffff 	.word	0x7fefffff
 8005840:	f018 0310 	ands.w	r3, r8, #16
 8005844:	bf18      	it	ne
 8005846:	236a      	movne	r3, #106	; 0x6a
 8005848:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8005bf8 <_strtod_l+0x970>
 800584c:	9304      	str	r3, [sp, #16]
 800584e:	4650      	mov	r0, sl
 8005850:	4659      	mov	r1, fp
 8005852:	2300      	movs	r3, #0
 8005854:	f018 0f01 	tst.w	r8, #1
 8005858:	d004      	beq.n	8005864 <_strtod_l+0x5dc>
 800585a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800585e:	f7fa feeb 	bl	8000638 <__aeabi_dmul>
 8005862:	2301      	movs	r3, #1
 8005864:	ea5f 0868 	movs.w	r8, r8, asr #1
 8005868:	f109 0908 	add.w	r9, r9, #8
 800586c:	d1f2      	bne.n	8005854 <_strtod_l+0x5cc>
 800586e:	b10b      	cbz	r3, 8005874 <_strtod_l+0x5ec>
 8005870:	4682      	mov	sl, r0
 8005872:	468b      	mov	fp, r1
 8005874:	9b04      	ldr	r3, [sp, #16]
 8005876:	b1c3      	cbz	r3, 80058aa <_strtod_l+0x622>
 8005878:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800587c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8005880:	2b00      	cmp	r3, #0
 8005882:	4659      	mov	r1, fp
 8005884:	dd11      	ble.n	80058aa <_strtod_l+0x622>
 8005886:	2b1f      	cmp	r3, #31
 8005888:	f340 8124 	ble.w	8005ad4 <_strtod_l+0x84c>
 800588c:	2b34      	cmp	r3, #52	; 0x34
 800588e:	bfde      	ittt	le
 8005890:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8005894:	f04f 33ff 	movle.w	r3, #4294967295
 8005898:	fa03 f202 	lslle.w	r2, r3, r2
 800589c:	f04f 0a00 	mov.w	sl, #0
 80058a0:	bfcc      	ite	gt
 80058a2:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80058a6:	ea02 0b01 	andle.w	fp, r2, r1
 80058aa:	2200      	movs	r2, #0
 80058ac:	2300      	movs	r3, #0
 80058ae:	4650      	mov	r0, sl
 80058b0:	4659      	mov	r1, fp
 80058b2:	f7fb f929 	bl	8000b08 <__aeabi_dcmpeq>
 80058b6:	2800      	cmp	r0, #0
 80058b8:	d1a2      	bne.n	8005800 <_strtod_l+0x578>
 80058ba:	9b07      	ldr	r3, [sp, #28]
 80058bc:	9300      	str	r3, [sp, #0]
 80058be:	9908      	ldr	r1, [sp, #32]
 80058c0:	462b      	mov	r3, r5
 80058c2:	463a      	mov	r2, r7
 80058c4:	4620      	mov	r0, r4
 80058c6:	f001 fe2d 	bl	8007524 <__s2b>
 80058ca:	9007      	str	r0, [sp, #28]
 80058cc:	2800      	cmp	r0, #0
 80058ce:	f43f af1f 	beq.w	8005710 <_strtod_l+0x488>
 80058d2:	9b05      	ldr	r3, [sp, #20]
 80058d4:	1b9e      	subs	r6, r3, r6
 80058d6:	9b06      	ldr	r3, [sp, #24]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	bfb4      	ite	lt
 80058dc:	4633      	movlt	r3, r6
 80058de:	2300      	movge	r3, #0
 80058e0:	930c      	str	r3, [sp, #48]	; 0x30
 80058e2:	9b06      	ldr	r3, [sp, #24]
 80058e4:	2500      	movs	r5, #0
 80058e6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80058ea:	9312      	str	r3, [sp, #72]	; 0x48
 80058ec:	462e      	mov	r6, r5
 80058ee:	9b07      	ldr	r3, [sp, #28]
 80058f0:	4620      	mov	r0, r4
 80058f2:	6859      	ldr	r1, [r3, #4]
 80058f4:	f001 fd6e 	bl	80073d4 <_Balloc>
 80058f8:	9005      	str	r0, [sp, #20]
 80058fa:	2800      	cmp	r0, #0
 80058fc:	f43f af0c 	beq.w	8005718 <_strtod_l+0x490>
 8005900:	9b07      	ldr	r3, [sp, #28]
 8005902:	691a      	ldr	r2, [r3, #16]
 8005904:	3202      	adds	r2, #2
 8005906:	f103 010c 	add.w	r1, r3, #12
 800590a:	0092      	lsls	r2, r2, #2
 800590c:	300c      	adds	r0, #12
 800590e:	f001 fd53 	bl	80073b8 <memcpy>
 8005912:	ec4b ab10 	vmov	d0, sl, fp
 8005916:	aa1a      	add	r2, sp, #104	; 0x68
 8005918:	a919      	add	r1, sp, #100	; 0x64
 800591a:	4620      	mov	r0, r4
 800591c:	f002 f948 	bl	8007bb0 <__d2b>
 8005920:	ec4b ab18 	vmov	d8, sl, fp
 8005924:	9018      	str	r0, [sp, #96]	; 0x60
 8005926:	2800      	cmp	r0, #0
 8005928:	f43f aef6 	beq.w	8005718 <_strtod_l+0x490>
 800592c:	2101      	movs	r1, #1
 800592e:	4620      	mov	r0, r4
 8005930:	f001 fe92 	bl	8007658 <__i2b>
 8005934:	4606      	mov	r6, r0
 8005936:	2800      	cmp	r0, #0
 8005938:	f43f aeee 	beq.w	8005718 <_strtod_l+0x490>
 800593c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800593e:	9904      	ldr	r1, [sp, #16]
 8005940:	2b00      	cmp	r3, #0
 8005942:	bfab      	itete	ge
 8005944:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8005946:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8005948:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800594a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800594e:	bfac      	ite	ge
 8005950:	eb03 0902 	addge.w	r9, r3, r2
 8005954:	1ad7      	sublt	r7, r2, r3
 8005956:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8005958:	eba3 0801 	sub.w	r8, r3, r1
 800595c:	4490      	add	r8, r2
 800595e:	4ba1      	ldr	r3, [pc, #644]	; (8005be4 <_strtod_l+0x95c>)
 8005960:	f108 38ff 	add.w	r8, r8, #4294967295
 8005964:	4598      	cmp	r8, r3
 8005966:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800596a:	f280 80c7 	bge.w	8005afc <_strtod_l+0x874>
 800596e:	eba3 0308 	sub.w	r3, r3, r8
 8005972:	2b1f      	cmp	r3, #31
 8005974:	eba2 0203 	sub.w	r2, r2, r3
 8005978:	f04f 0101 	mov.w	r1, #1
 800597c:	f300 80b1 	bgt.w	8005ae2 <_strtod_l+0x85a>
 8005980:	fa01 f303 	lsl.w	r3, r1, r3
 8005984:	930d      	str	r3, [sp, #52]	; 0x34
 8005986:	2300      	movs	r3, #0
 8005988:	9308      	str	r3, [sp, #32]
 800598a:	eb09 0802 	add.w	r8, r9, r2
 800598e:	9b04      	ldr	r3, [sp, #16]
 8005990:	45c1      	cmp	r9, r8
 8005992:	4417      	add	r7, r2
 8005994:	441f      	add	r7, r3
 8005996:	464b      	mov	r3, r9
 8005998:	bfa8      	it	ge
 800599a:	4643      	movge	r3, r8
 800599c:	42bb      	cmp	r3, r7
 800599e:	bfa8      	it	ge
 80059a0:	463b      	movge	r3, r7
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	bfc2      	ittt	gt
 80059a6:	eba8 0803 	subgt.w	r8, r8, r3
 80059aa:	1aff      	subgt	r7, r7, r3
 80059ac:	eba9 0903 	subgt.w	r9, r9, r3
 80059b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	dd17      	ble.n	80059e6 <_strtod_l+0x75e>
 80059b6:	4631      	mov	r1, r6
 80059b8:	461a      	mov	r2, r3
 80059ba:	4620      	mov	r0, r4
 80059bc:	f001 ff0c 	bl	80077d8 <__pow5mult>
 80059c0:	4606      	mov	r6, r0
 80059c2:	2800      	cmp	r0, #0
 80059c4:	f43f aea8 	beq.w	8005718 <_strtod_l+0x490>
 80059c8:	4601      	mov	r1, r0
 80059ca:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80059cc:	4620      	mov	r0, r4
 80059ce:	f001 fe59 	bl	8007684 <__multiply>
 80059d2:	900b      	str	r0, [sp, #44]	; 0x2c
 80059d4:	2800      	cmp	r0, #0
 80059d6:	f43f ae9f 	beq.w	8005718 <_strtod_l+0x490>
 80059da:	9918      	ldr	r1, [sp, #96]	; 0x60
 80059dc:	4620      	mov	r0, r4
 80059de:	f001 fd39 	bl	8007454 <_Bfree>
 80059e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80059e4:	9318      	str	r3, [sp, #96]	; 0x60
 80059e6:	f1b8 0f00 	cmp.w	r8, #0
 80059ea:	f300 808c 	bgt.w	8005b06 <_strtod_l+0x87e>
 80059ee:	9b06      	ldr	r3, [sp, #24]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	dd08      	ble.n	8005a06 <_strtod_l+0x77e>
 80059f4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80059f6:	9905      	ldr	r1, [sp, #20]
 80059f8:	4620      	mov	r0, r4
 80059fa:	f001 feed 	bl	80077d8 <__pow5mult>
 80059fe:	9005      	str	r0, [sp, #20]
 8005a00:	2800      	cmp	r0, #0
 8005a02:	f43f ae89 	beq.w	8005718 <_strtod_l+0x490>
 8005a06:	2f00      	cmp	r7, #0
 8005a08:	dd08      	ble.n	8005a1c <_strtod_l+0x794>
 8005a0a:	9905      	ldr	r1, [sp, #20]
 8005a0c:	463a      	mov	r2, r7
 8005a0e:	4620      	mov	r0, r4
 8005a10:	f001 ff3c 	bl	800788c <__lshift>
 8005a14:	9005      	str	r0, [sp, #20]
 8005a16:	2800      	cmp	r0, #0
 8005a18:	f43f ae7e 	beq.w	8005718 <_strtod_l+0x490>
 8005a1c:	f1b9 0f00 	cmp.w	r9, #0
 8005a20:	dd08      	ble.n	8005a34 <_strtod_l+0x7ac>
 8005a22:	4631      	mov	r1, r6
 8005a24:	464a      	mov	r2, r9
 8005a26:	4620      	mov	r0, r4
 8005a28:	f001 ff30 	bl	800788c <__lshift>
 8005a2c:	4606      	mov	r6, r0
 8005a2e:	2800      	cmp	r0, #0
 8005a30:	f43f ae72 	beq.w	8005718 <_strtod_l+0x490>
 8005a34:	9a05      	ldr	r2, [sp, #20]
 8005a36:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005a38:	4620      	mov	r0, r4
 8005a3a:	f001 ffb3 	bl	80079a4 <__mdiff>
 8005a3e:	4605      	mov	r5, r0
 8005a40:	2800      	cmp	r0, #0
 8005a42:	f43f ae69 	beq.w	8005718 <_strtod_l+0x490>
 8005a46:	68c3      	ldr	r3, [r0, #12]
 8005a48:	930b      	str	r3, [sp, #44]	; 0x2c
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	60c3      	str	r3, [r0, #12]
 8005a4e:	4631      	mov	r1, r6
 8005a50:	f001 ff8c 	bl	800796c <__mcmp>
 8005a54:	2800      	cmp	r0, #0
 8005a56:	da60      	bge.n	8005b1a <_strtod_l+0x892>
 8005a58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a5a:	ea53 030a 	orrs.w	r3, r3, sl
 8005a5e:	f040 8082 	bne.w	8005b66 <_strtod_l+0x8de>
 8005a62:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d17d      	bne.n	8005b66 <_strtod_l+0x8de>
 8005a6a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005a6e:	0d1b      	lsrs	r3, r3, #20
 8005a70:	051b      	lsls	r3, r3, #20
 8005a72:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8005a76:	d976      	bls.n	8005b66 <_strtod_l+0x8de>
 8005a78:	696b      	ldr	r3, [r5, #20]
 8005a7a:	b913      	cbnz	r3, 8005a82 <_strtod_l+0x7fa>
 8005a7c:	692b      	ldr	r3, [r5, #16]
 8005a7e:	2b01      	cmp	r3, #1
 8005a80:	dd71      	ble.n	8005b66 <_strtod_l+0x8de>
 8005a82:	4629      	mov	r1, r5
 8005a84:	2201      	movs	r2, #1
 8005a86:	4620      	mov	r0, r4
 8005a88:	f001 ff00 	bl	800788c <__lshift>
 8005a8c:	4631      	mov	r1, r6
 8005a8e:	4605      	mov	r5, r0
 8005a90:	f001 ff6c 	bl	800796c <__mcmp>
 8005a94:	2800      	cmp	r0, #0
 8005a96:	dd66      	ble.n	8005b66 <_strtod_l+0x8de>
 8005a98:	9904      	ldr	r1, [sp, #16]
 8005a9a:	4a53      	ldr	r2, [pc, #332]	; (8005be8 <_strtod_l+0x960>)
 8005a9c:	465b      	mov	r3, fp
 8005a9e:	2900      	cmp	r1, #0
 8005aa0:	f000 8081 	beq.w	8005ba6 <_strtod_l+0x91e>
 8005aa4:	ea02 010b 	and.w	r1, r2, fp
 8005aa8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8005aac:	dc7b      	bgt.n	8005ba6 <_strtod_l+0x91e>
 8005aae:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8005ab2:	f77f aea9 	ble.w	8005808 <_strtod_l+0x580>
 8005ab6:	4b4d      	ldr	r3, [pc, #308]	; (8005bec <_strtod_l+0x964>)
 8005ab8:	4650      	mov	r0, sl
 8005aba:	4659      	mov	r1, fp
 8005abc:	2200      	movs	r2, #0
 8005abe:	f7fa fdbb 	bl	8000638 <__aeabi_dmul>
 8005ac2:	460b      	mov	r3, r1
 8005ac4:	4303      	orrs	r3, r0
 8005ac6:	bf08      	it	eq
 8005ac8:	2322      	moveq	r3, #34	; 0x22
 8005aca:	4682      	mov	sl, r0
 8005acc:	468b      	mov	fp, r1
 8005ace:	bf08      	it	eq
 8005ad0:	6023      	streq	r3, [r4, #0]
 8005ad2:	e62b      	b.n	800572c <_strtod_l+0x4a4>
 8005ad4:	f04f 32ff 	mov.w	r2, #4294967295
 8005ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8005adc:	ea03 0a0a 	and.w	sl, r3, sl
 8005ae0:	e6e3      	b.n	80058aa <_strtod_l+0x622>
 8005ae2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8005ae6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8005aea:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8005aee:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8005af2:	fa01 f308 	lsl.w	r3, r1, r8
 8005af6:	9308      	str	r3, [sp, #32]
 8005af8:	910d      	str	r1, [sp, #52]	; 0x34
 8005afa:	e746      	b.n	800598a <_strtod_l+0x702>
 8005afc:	2300      	movs	r3, #0
 8005afe:	9308      	str	r3, [sp, #32]
 8005b00:	2301      	movs	r3, #1
 8005b02:	930d      	str	r3, [sp, #52]	; 0x34
 8005b04:	e741      	b.n	800598a <_strtod_l+0x702>
 8005b06:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005b08:	4642      	mov	r2, r8
 8005b0a:	4620      	mov	r0, r4
 8005b0c:	f001 febe 	bl	800788c <__lshift>
 8005b10:	9018      	str	r0, [sp, #96]	; 0x60
 8005b12:	2800      	cmp	r0, #0
 8005b14:	f47f af6b 	bne.w	80059ee <_strtod_l+0x766>
 8005b18:	e5fe      	b.n	8005718 <_strtod_l+0x490>
 8005b1a:	465f      	mov	r7, fp
 8005b1c:	d16e      	bne.n	8005bfc <_strtod_l+0x974>
 8005b1e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005b20:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005b24:	b342      	cbz	r2, 8005b78 <_strtod_l+0x8f0>
 8005b26:	4a32      	ldr	r2, [pc, #200]	; (8005bf0 <_strtod_l+0x968>)
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d128      	bne.n	8005b7e <_strtod_l+0x8f6>
 8005b2c:	9b04      	ldr	r3, [sp, #16]
 8005b2e:	4651      	mov	r1, sl
 8005b30:	b1eb      	cbz	r3, 8005b6e <_strtod_l+0x8e6>
 8005b32:	4b2d      	ldr	r3, [pc, #180]	; (8005be8 <_strtod_l+0x960>)
 8005b34:	403b      	ands	r3, r7
 8005b36:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005b3a:	f04f 32ff 	mov.w	r2, #4294967295
 8005b3e:	d819      	bhi.n	8005b74 <_strtod_l+0x8ec>
 8005b40:	0d1b      	lsrs	r3, r3, #20
 8005b42:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005b46:	fa02 f303 	lsl.w	r3, r2, r3
 8005b4a:	4299      	cmp	r1, r3
 8005b4c:	d117      	bne.n	8005b7e <_strtod_l+0x8f6>
 8005b4e:	4b29      	ldr	r3, [pc, #164]	; (8005bf4 <_strtod_l+0x96c>)
 8005b50:	429f      	cmp	r7, r3
 8005b52:	d102      	bne.n	8005b5a <_strtod_l+0x8d2>
 8005b54:	3101      	adds	r1, #1
 8005b56:	f43f addf 	beq.w	8005718 <_strtod_l+0x490>
 8005b5a:	4b23      	ldr	r3, [pc, #140]	; (8005be8 <_strtod_l+0x960>)
 8005b5c:	403b      	ands	r3, r7
 8005b5e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8005b62:	f04f 0a00 	mov.w	sl, #0
 8005b66:	9b04      	ldr	r3, [sp, #16]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d1a4      	bne.n	8005ab6 <_strtod_l+0x82e>
 8005b6c:	e5de      	b.n	800572c <_strtod_l+0x4a4>
 8005b6e:	f04f 33ff 	mov.w	r3, #4294967295
 8005b72:	e7ea      	b.n	8005b4a <_strtod_l+0x8c2>
 8005b74:	4613      	mov	r3, r2
 8005b76:	e7e8      	b.n	8005b4a <_strtod_l+0x8c2>
 8005b78:	ea53 030a 	orrs.w	r3, r3, sl
 8005b7c:	d08c      	beq.n	8005a98 <_strtod_l+0x810>
 8005b7e:	9b08      	ldr	r3, [sp, #32]
 8005b80:	b1db      	cbz	r3, 8005bba <_strtod_l+0x932>
 8005b82:	423b      	tst	r3, r7
 8005b84:	d0ef      	beq.n	8005b66 <_strtod_l+0x8de>
 8005b86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b88:	9a04      	ldr	r2, [sp, #16]
 8005b8a:	4650      	mov	r0, sl
 8005b8c:	4659      	mov	r1, fp
 8005b8e:	b1c3      	cbz	r3, 8005bc2 <_strtod_l+0x93a>
 8005b90:	f7ff fb5d 	bl	800524e <sulp>
 8005b94:	4602      	mov	r2, r0
 8005b96:	460b      	mov	r3, r1
 8005b98:	ec51 0b18 	vmov	r0, r1, d8
 8005b9c:	f7fa fb96 	bl	80002cc <__adddf3>
 8005ba0:	4682      	mov	sl, r0
 8005ba2:	468b      	mov	fp, r1
 8005ba4:	e7df      	b.n	8005b66 <_strtod_l+0x8de>
 8005ba6:	4013      	ands	r3, r2
 8005ba8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005bac:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8005bb0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8005bb4:	f04f 3aff 	mov.w	sl, #4294967295
 8005bb8:	e7d5      	b.n	8005b66 <_strtod_l+0x8de>
 8005bba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005bbc:	ea13 0f0a 	tst.w	r3, sl
 8005bc0:	e7e0      	b.n	8005b84 <_strtod_l+0x8fc>
 8005bc2:	f7ff fb44 	bl	800524e <sulp>
 8005bc6:	4602      	mov	r2, r0
 8005bc8:	460b      	mov	r3, r1
 8005bca:	ec51 0b18 	vmov	r0, r1, d8
 8005bce:	f7fa fb7b 	bl	80002c8 <__aeabi_dsub>
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	4682      	mov	sl, r0
 8005bd8:	468b      	mov	fp, r1
 8005bda:	f7fa ff95 	bl	8000b08 <__aeabi_dcmpeq>
 8005bde:	2800      	cmp	r0, #0
 8005be0:	d0c1      	beq.n	8005b66 <_strtod_l+0x8de>
 8005be2:	e611      	b.n	8005808 <_strtod_l+0x580>
 8005be4:	fffffc02 	.word	0xfffffc02
 8005be8:	7ff00000 	.word	0x7ff00000
 8005bec:	39500000 	.word	0x39500000
 8005bf0:	000fffff 	.word	0x000fffff
 8005bf4:	7fefffff 	.word	0x7fefffff
 8005bf8:	08008eb0 	.word	0x08008eb0
 8005bfc:	4631      	mov	r1, r6
 8005bfe:	4628      	mov	r0, r5
 8005c00:	f002 f832 	bl	8007c68 <__ratio>
 8005c04:	ec59 8b10 	vmov	r8, r9, d0
 8005c08:	ee10 0a10 	vmov	r0, s0
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005c12:	4649      	mov	r1, r9
 8005c14:	f7fa ff8c 	bl	8000b30 <__aeabi_dcmple>
 8005c18:	2800      	cmp	r0, #0
 8005c1a:	d07a      	beq.n	8005d12 <_strtod_l+0xa8a>
 8005c1c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d04a      	beq.n	8005cb8 <_strtod_l+0xa30>
 8005c22:	4b95      	ldr	r3, [pc, #596]	; (8005e78 <_strtod_l+0xbf0>)
 8005c24:	2200      	movs	r2, #0
 8005c26:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005c2a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8005e78 <_strtod_l+0xbf0>
 8005c2e:	f04f 0800 	mov.w	r8, #0
 8005c32:	4b92      	ldr	r3, [pc, #584]	; (8005e7c <_strtod_l+0xbf4>)
 8005c34:	403b      	ands	r3, r7
 8005c36:	930d      	str	r3, [sp, #52]	; 0x34
 8005c38:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005c3a:	4b91      	ldr	r3, [pc, #580]	; (8005e80 <_strtod_l+0xbf8>)
 8005c3c:	429a      	cmp	r2, r3
 8005c3e:	f040 80b0 	bne.w	8005da2 <_strtod_l+0xb1a>
 8005c42:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005c46:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8005c4a:	ec4b ab10 	vmov	d0, sl, fp
 8005c4e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005c52:	f001 ff31 	bl	8007ab8 <__ulp>
 8005c56:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005c5a:	ec53 2b10 	vmov	r2, r3, d0
 8005c5e:	f7fa fceb 	bl	8000638 <__aeabi_dmul>
 8005c62:	4652      	mov	r2, sl
 8005c64:	465b      	mov	r3, fp
 8005c66:	f7fa fb31 	bl	80002cc <__adddf3>
 8005c6a:	460b      	mov	r3, r1
 8005c6c:	4983      	ldr	r1, [pc, #524]	; (8005e7c <_strtod_l+0xbf4>)
 8005c6e:	4a85      	ldr	r2, [pc, #532]	; (8005e84 <_strtod_l+0xbfc>)
 8005c70:	4019      	ands	r1, r3
 8005c72:	4291      	cmp	r1, r2
 8005c74:	4682      	mov	sl, r0
 8005c76:	d960      	bls.n	8005d3a <_strtod_l+0xab2>
 8005c78:	ee18 3a90 	vmov	r3, s17
 8005c7c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d104      	bne.n	8005c8e <_strtod_l+0xa06>
 8005c84:	ee18 3a10 	vmov	r3, s16
 8005c88:	3301      	adds	r3, #1
 8005c8a:	f43f ad45 	beq.w	8005718 <_strtod_l+0x490>
 8005c8e:	f8df b200 	ldr.w	fp, [pc, #512]	; 8005e90 <_strtod_l+0xc08>
 8005c92:	f04f 3aff 	mov.w	sl, #4294967295
 8005c96:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005c98:	4620      	mov	r0, r4
 8005c9a:	f001 fbdb 	bl	8007454 <_Bfree>
 8005c9e:	9905      	ldr	r1, [sp, #20]
 8005ca0:	4620      	mov	r0, r4
 8005ca2:	f001 fbd7 	bl	8007454 <_Bfree>
 8005ca6:	4631      	mov	r1, r6
 8005ca8:	4620      	mov	r0, r4
 8005caa:	f001 fbd3 	bl	8007454 <_Bfree>
 8005cae:	4629      	mov	r1, r5
 8005cb0:	4620      	mov	r0, r4
 8005cb2:	f001 fbcf 	bl	8007454 <_Bfree>
 8005cb6:	e61a      	b.n	80058ee <_strtod_l+0x666>
 8005cb8:	f1ba 0f00 	cmp.w	sl, #0
 8005cbc:	d11b      	bne.n	8005cf6 <_strtod_l+0xa6e>
 8005cbe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005cc2:	b9f3      	cbnz	r3, 8005d02 <_strtod_l+0xa7a>
 8005cc4:	4b6c      	ldr	r3, [pc, #432]	; (8005e78 <_strtod_l+0xbf0>)
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	4640      	mov	r0, r8
 8005cca:	4649      	mov	r1, r9
 8005ccc:	f7fa ff26 	bl	8000b1c <__aeabi_dcmplt>
 8005cd0:	b9d0      	cbnz	r0, 8005d08 <_strtod_l+0xa80>
 8005cd2:	4640      	mov	r0, r8
 8005cd4:	4649      	mov	r1, r9
 8005cd6:	4b6c      	ldr	r3, [pc, #432]	; (8005e88 <_strtod_l+0xc00>)
 8005cd8:	2200      	movs	r2, #0
 8005cda:	f7fa fcad 	bl	8000638 <__aeabi_dmul>
 8005cde:	4680      	mov	r8, r0
 8005ce0:	4689      	mov	r9, r1
 8005ce2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8005ce6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8005cea:	9315      	str	r3, [sp, #84]	; 0x54
 8005cec:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8005cf0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005cf4:	e79d      	b.n	8005c32 <_strtod_l+0x9aa>
 8005cf6:	f1ba 0f01 	cmp.w	sl, #1
 8005cfa:	d102      	bne.n	8005d02 <_strtod_l+0xa7a>
 8005cfc:	2f00      	cmp	r7, #0
 8005cfe:	f43f ad83 	beq.w	8005808 <_strtod_l+0x580>
 8005d02:	4b62      	ldr	r3, [pc, #392]	; (8005e8c <_strtod_l+0xc04>)
 8005d04:	2200      	movs	r2, #0
 8005d06:	e78e      	b.n	8005c26 <_strtod_l+0x99e>
 8005d08:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8005e88 <_strtod_l+0xc00>
 8005d0c:	f04f 0800 	mov.w	r8, #0
 8005d10:	e7e7      	b.n	8005ce2 <_strtod_l+0xa5a>
 8005d12:	4b5d      	ldr	r3, [pc, #372]	; (8005e88 <_strtod_l+0xc00>)
 8005d14:	4640      	mov	r0, r8
 8005d16:	4649      	mov	r1, r9
 8005d18:	2200      	movs	r2, #0
 8005d1a:	f7fa fc8d 	bl	8000638 <__aeabi_dmul>
 8005d1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d20:	4680      	mov	r8, r0
 8005d22:	4689      	mov	r9, r1
 8005d24:	b933      	cbnz	r3, 8005d34 <_strtod_l+0xaac>
 8005d26:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005d2a:	900e      	str	r0, [sp, #56]	; 0x38
 8005d2c:	930f      	str	r3, [sp, #60]	; 0x3c
 8005d2e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8005d32:	e7dd      	b.n	8005cf0 <_strtod_l+0xa68>
 8005d34:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8005d38:	e7f9      	b.n	8005d2e <_strtod_l+0xaa6>
 8005d3a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8005d3e:	9b04      	ldr	r3, [sp, #16]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d1a8      	bne.n	8005c96 <_strtod_l+0xa0e>
 8005d44:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005d48:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005d4a:	0d1b      	lsrs	r3, r3, #20
 8005d4c:	051b      	lsls	r3, r3, #20
 8005d4e:	429a      	cmp	r2, r3
 8005d50:	d1a1      	bne.n	8005c96 <_strtod_l+0xa0e>
 8005d52:	4640      	mov	r0, r8
 8005d54:	4649      	mov	r1, r9
 8005d56:	f7fa ffcf 	bl	8000cf8 <__aeabi_d2lz>
 8005d5a:	f7fa fc3f 	bl	80005dc <__aeabi_l2d>
 8005d5e:	4602      	mov	r2, r0
 8005d60:	460b      	mov	r3, r1
 8005d62:	4640      	mov	r0, r8
 8005d64:	4649      	mov	r1, r9
 8005d66:	f7fa faaf 	bl	80002c8 <__aeabi_dsub>
 8005d6a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005d6c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005d70:	ea43 030a 	orr.w	r3, r3, sl
 8005d74:	4313      	orrs	r3, r2
 8005d76:	4680      	mov	r8, r0
 8005d78:	4689      	mov	r9, r1
 8005d7a:	d055      	beq.n	8005e28 <_strtod_l+0xba0>
 8005d7c:	a336      	add	r3, pc, #216	; (adr r3, 8005e58 <_strtod_l+0xbd0>)
 8005d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d82:	f7fa fecb 	bl	8000b1c <__aeabi_dcmplt>
 8005d86:	2800      	cmp	r0, #0
 8005d88:	f47f acd0 	bne.w	800572c <_strtod_l+0x4a4>
 8005d8c:	a334      	add	r3, pc, #208	; (adr r3, 8005e60 <_strtod_l+0xbd8>)
 8005d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d92:	4640      	mov	r0, r8
 8005d94:	4649      	mov	r1, r9
 8005d96:	f7fa fedf 	bl	8000b58 <__aeabi_dcmpgt>
 8005d9a:	2800      	cmp	r0, #0
 8005d9c:	f43f af7b 	beq.w	8005c96 <_strtod_l+0xa0e>
 8005da0:	e4c4      	b.n	800572c <_strtod_l+0x4a4>
 8005da2:	9b04      	ldr	r3, [sp, #16]
 8005da4:	b333      	cbz	r3, 8005df4 <_strtod_l+0xb6c>
 8005da6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005da8:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005dac:	d822      	bhi.n	8005df4 <_strtod_l+0xb6c>
 8005dae:	a32e      	add	r3, pc, #184	; (adr r3, 8005e68 <_strtod_l+0xbe0>)
 8005db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005db4:	4640      	mov	r0, r8
 8005db6:	4649      	mov	r1, r9
 8005db8:	f7fa feba 	bl	8000b30 <__aeabi_dcmple>
 8005dbc:	b1a0      	cbz	r0, 8005de8 <_strtod_l+0xb60>
 8005dbe:	4649      	mov	r1, r9
 8005dc0:	4640      	mov	r0, r8
 8005dc2:	f7fa ff11 	bl	8000be8 <__aeabi_d2uiz>
 8005dc6:	2801      	cmp	r0, #1
 8005dc8:	bf38      	it	cc
 8005dca:	2001      	movcc	r0, #1
 8005dcc:	f7fa fbba 	bl	8000544 <__aeabi_ui2d>
 8005dd0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005dd2:	4680      	mov	r8, r0
 8005dd4:	4689      	mov	r9, r1
 8005dd6:	bb23      	cbnz	r3, 8005e22 <_strtod_l+0xb9a>
 8005dd8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005ddc:	9010      	str	r0, [sp, #64]	; 0x40
 8005dde:	9311      	str	r3, [sp, #68]	; 0x44
 8005de0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005de4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005de8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005dea:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005dec:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8005df0:	1a9b      	subs	r3, r3, r2
 8005df2:	9309      	str	r3, [sp, #36]	; 0x24
 8005df4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005df8:	eeb0 0a48 	vmov.f32	s0, s16
 8005dfc:	eef0 0a68 	vmov.f32	s1, s17
 8005e00:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005e04:	f001 fe58 	bl	8007ab8 <__ulp>
 8005e08:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005e0c:	ec53 2b10 	vmov	r2, r3, d0
 8005e10:	f7fa fc12 	bl	8000638 <__aeabi_dmul>
 8005e14:	ec53 2b18 	vmov	r2, r3, d8
 8005e18:	f7fa fa58 	bl	80002cc <__adddf3>
 8005e1c:	4682      	mov	sl, r0
 8005e1e:	468b      	mov	fp, r1
 8005e20:	e78d      	b.n	8005d3e <_strtod_l+0xab6>
 8005e22:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8005e26:	e7db      	b.n	8005de0 <_strtod_l+0xb58>
 8005e28:	a311      	add	r3, pc, #68	; (adr r3, 8005e70 <_strtod_l+0xbe8>)
 8005e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e2e:	f7fa fe75 	bl	8000b1c <__aeabi_dcmplt>
 8005e32:	e7b2      	b.n	8005d9a <_strtod_l+0xb12>
 8005e34:	2300      	movs	r3, #0
 8005e36:	930a      	str	r3, [sp, #40]	; 0x28
 8005e38:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005e3a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005e3c:	6013      	str	r3, [r2, #0]
 8005e3e:	f7ff ba6b 	b.w	8005318 <_strtod_l+0x90>
 8005e42:	2a65      	cmp	r2, #101	; 0x65
 8005e44:	f43f ab5f 	beq.w	8005506 <_strtod_l+0x27e>
 8005e48:	2a45      	cmp	r2, #69	; 0x45
 8005e4a:	f43f ab5c 	beq.w	8005506 <_strtod_l+0x27e>
 8005e4e:	2301      	movs	r3, #1
 8005e50:	f7ff bb94 	b.w	800557c <_strtod_l+0x2f4>
 8005e54:	f3af 8000 	nop.w
 8005e58:	94a03595 	.word	0x94a03595
 8005e5c:	3fdfffff 	.word	0x3fdfffff
 8005e60:	35afe535 	.word	0x35afe535
 8005e64:	3fe00000 	.word	0x3fe00000
 8005e68:	ffc00000 	.word	0xffc00000
 8005e6c:	41dfffff 	.word	0x41dfffff
 8005e70:	94a03595 	.word	0x94a03595
 8005e74:	3fcfffff 	.word	0x3fcfffff
 8005e78:	3ff00000 	.word	0x3ff00000
 8005e7c:	7ff00000 	.word	0x7ff00000
 8005e80:	7fe00000 	.word	0x7fe00000
 8005e84:	7c9fffff 	.word	0x7c9fffff
 8005e88:	3fe00000 	.word	0x3fe00000
 8005e8c:	bff00000 	.word	0xbff00000
 8005e90:	7fefffff 	.word	0x7fefffff

08005e94 <_strtod_r>:
 8005e94:	4b01      	ldr	r3, [pc, #4]	; (8005e9c <_strtod_r+0x8>)
 8005e96:	f7ff b9f7 	b.w	8005288 <_strtod_l>
 8005e9a:	bf00      	nop
 8005e9c:	20000074 	.word	0x20000074

08005ea0 <_strtol_l.constprop.0>:
 8005ea0:	2b01      	cmp	r3, #1
 8005ea2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ea6:	d001      	beq.n	8005eac <_strtol_l.constprop.0+0xc>
 8005ea8:	2b24      	cmp	r3, #36	; 0x24
 8005eaa:	d906      	bls.n	8005eba <_strtol_l.constprop.0+0x1a>
 8005eac:	f7fe faea 	bl	8004484 <__errno>
 8005eb0:	2316      	movs	r3, #22
 8005eb2:	6003      	str	r3, [r0, #0]
 8005eb4:	2000      	movs	r0, #0
 8005eb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005eba:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8005fa0 <_strtol_l.constprop.0+0x100>
 8005ebe:	460d      	mov	r5, r1
 8005ec0:	462e      	mov	r6, r5
 8005ec2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005ec6:	f814 700c 	ldrb.w	r7, [r4, ip]
 8005eca:	f017 0708 	ands.w	r7, r7, #8
 8005ece:	d1f7      	bne.n	8005ec0 <_strtol_l.constprop.0+0x20>
 8005ed0:	2c2d      	cmp	r4, #45	; 0x2d
 8005ed2:	d132      	bne.n	8005f3a <_strtol_l.constprop.0+0x9a>
 8005ed4:	782c      	ldrb	r4, [r5, #0]
 8005ed6:	2701      	movs	r7, #1
 8005ed8:	1cb5      	adds	r5, r6, #2
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d05b      	beq.n	8005f96 <_strtol_l.constprop.0+0xf6>
 8005ede:	2b10      	cmp	r3, #16
 8005ee0:	d109      	bne.n	8005ef6 <_strtol_l.constprop.0+0x56>
 8005ee2:	2c30      	cmp	r4, #48	; 0x30
 8005ee4:	d107      	bne.n	8005ef6 <_strtol_l.constprop.0+0x56>
 8005ee6:	782c      	ldrb	r4, [r5, #0]
 8005ee8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8005eec:	2c58      	cmp	r4, #88	; 0x58
 8005eee:	d14d      	bne.n	8005f8c <_strtol_l.constprop.0+0xec>
 8005ef0:	786c      	ldrb	r4, [r5, #1]
 8005ef2:	2310      	movs	r3, #16
 8005ef4:	3502      	adds	r5, #2
 8005ef6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8005efa:	f108 38ff 	add.w	r8, r8, #4294967295
 8005efe:	f04f 0c00 	mov.w	ip, #0
 8005f02:	fbb8 f9f3 	udiv	r9, r8, r3
 8005f06:	4666      	mov	r6, ip
 8005f08:	fb03 8a19 	mls	sl, r3, r9, r8
 8005f0c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8005f10:	f1be 0f09 	cmp.w	lr, #9
 8005f14:	d816      	bhi.n	8005f44 <_strtol_l.constprop.0+0xa4>
 8005f16:	4674      	mov	r4, lr
 8005f18:	42a3      	cmp	r3, r4
 8005f1a:	dd24      	ble.n	8005f66 <_strtol_l.constprop.0+0xc6>
 8005f1c:	f1bc 0f00 	cmp.w	ip, #0
 8005f20:	db1e      	blt.n	8005f60 <_strtol_l.constprop.0+0xc0>
 8005f22:	45b1      	cmp	r9, r6
 8005f24:	d31c      	bcc.n	8005f60 <_strtol_l.constprop.0+0xc0>
 8005f26:	d101      	bne.n	8005f2c <_strtol_l.constprop.0+0x8c>
 8005f28:	45a2      	cmp	sl, r4
 8005f2a:	db19      	blt.n	8005f60 <_strtol_l.constprop.0+0xc0>
 8005f2c:	fb06 4603 	mla	r6, r6, r3, r4
 8005f30:	f04f 0c01 	mov.w	ip, #1
 8005f34:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005f38:	e7e8      	b.n	8005f0c <_strtol_l.constprop.0+0x6c>
 8005f3a:	2c2b      	cmp	r4, #43	; 0x2b
 8005f3c:	bf04      	itt	eq
 8005f3e:	782c      	ldrbeq	r4, [r5, #0]
 8005f40:	1cb5      	addeq	r5, r6, #2
 8005f42:	e7ca      	b.n	8005eda <_strtol_l.constprop.0+0x3a>
 8005f44:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8005f48:	f1be 0f19 	cmp.w	lr, #25
 8005f4c:	d801      	bhi.n	8005f52 <_strtol_l.constprop.0+0xb2>
 8005f4e:	3c37      	subs	r4, #55	; 0x37
 8005f50:	e7e2      	b.n	8005f18 <_strtol_l.constprop.0+0x78>
 8005f52:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8005f56:	f1be 0f19 	cmp.w	lr, #25
 8005f5a:	d804      	bhi.n	8005f66 <_strtol_l.constprop.0+0xc6>
 8005f5c:	3c57      	subs	r4, #87	; 0x57
 8005f5e:	e7db      	b.n	8005f18 <_strtol_l.constprop.0+0x78>
 8005f60:	f04f 3cff 	mov.w	ip, #4294967295
 8005f64:	e7e6      	b.n	8005f34 <_strtol_l.constprop.0+0x94>
 8005f66:	f1bc 0f00 	cmp.w	ip, #0
 8005f6a:	da05      	bge.n	8005f78 <_strtol_l.constprop.0+0xd8>
 8005f6c:	2322      	movs	r3, #34	; 0x22
 8005f6e:	6003      	str	r3, [r0, #0]
 8005f70:	4646      	mov	r6, r8
 8005f72:	b942      	cbnz	r2, 8005f86 <_strtol_l.constprop.0+0xe6>
 8005f74:	4630      	mov	r0, r6
 8005f76:	e79e      	b.n	8005eb6 <_strtol_l.constprop.0+0x16>
 8005f78:	b107      	cbz	r7, 8005f7c <_strtol_l.constprop.0+0xdc>
 8005f7a:	4276      	negs	r6, r6
 8005f7c:	2a00      	cmp	r2, #0
 8005f7e:	d0f9      	beq.n	8005f74 <_strtol_l.constprop.0+0xd4>
 8005f80:	f1bc 0f00 	cmp.w	ip, #0
 8005f84:	d000      	beq.n	8005f88 <_strtol_l.constprop.0+0xe8>
 8005f86:	1e69      	subs	r1, r5, #1
 8005f88:	6011      	str	r1, [r2, #0]
 8005f8a:	e7f3      	b.n	8005f74 <_strtol_l.constprop.0+0xd4>
 8005f8c:	2430      	movs	r4, #48	; 0x30
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d1b1      	bne.n	8005ef6 <_strtol_l.constprop.0+0x56>
 8005f92:	2308      	movs	r3, #8
 8005f94:	e7af      	b.n	8005ef6 <_strtol_l.constprop.0+0x56>
 8005f96:	2c30      	cmp	r4, #48	; 0x30
 8005f98:	d0a5      	beq.n	8005ee6 <_strtol_l.constprop.0+0x46>
 8005f9a:	230a      	movs	r3, #10
 8005f9c:	e7ab      	b.n	8005ef6 <_strtol_l.constprop.0+0x56>
 8005f9e:	bf00      	nop
 8005fa0:	08008ed9 	.word	0x08008ed9

08005fa4 <_strtol_r>:
 8005fa4:	f7ff bf7c 	b.w	8005ea0 <_strtol_l.constprop.0>

08005fa8 <quorem>:
 8005fa8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fac:	6903      	ldr	r3, [r0, #16]
 8005fae:	690c      	ldr	r4, [r1, #16]
 8005fb0:	42a3      	cmp	r3, r4
 8005fb2:	4607      	mov	r7, r0
 8005fb4:	f2c0 8081 	blt.w	80060ba <quorem+0x112>
 8005fb8:	3c01      	subs	r4, #1
 8005fba:	f101 0814 	add.w	r8, r1, #20
 8005fbe:	f100 0514 	add.w	r5, r0, #20
 8005fc2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005fc6:	9301      	str	r3, [sp, #4]
 8005fc8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005fcc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005fd0:	3301      	adds	r3, #1
 8005fd2:	429a      	cmp	r2, r3
 8005fd4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005fd8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005fdc:	fbb2 f6f3 	udiv	r6, r2, r3
 8005fe0:	d331      	bcc.n	8006046 <quorem+0x9e>
 8005fe2:	f04f 0e00 	mov.w	lr, #0
 8005fe6:	4640      	mov	r0, r8
 8005fe8:	46ac      	mov	ip, r5
 8005fea:	46f2      	mov	sl, lr
 8005fec:	f850 2b04 	ldr.w	r2, [r0], #4
 8005ff0:	b293      	uxth	r3, r2
 8005ff2:	fb06 e303 	mla	r3, r6, r3, lr
 8005ff6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005ffa:	b29b      	uxth	r3, r3
 8005ffc:	ebaa 0303 	sub.w	r3, sl, r3
 8006000:	f8dc a000 	ldr.w	sl, [ip]
 8006004:	0c12      	lsrs	r2, r2, #16
 8006006:	fa13 f38a 	uxtah	r3, r3, sl
 800600a:	fb06 e202 	mla	r2, r6, r2, lr
 800600e:	9300      	str	r3, [sp, #0]
 8006010:	9b00      	ldr	r3, [sp, #0]
 8006012:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006016:	b292      	uxth	r2, r2
 8006018:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800601c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006020:	f8bd 3000 	ldrh.w	r3, [sp]
 8006024:	4581      	cmp	r9, r0
 8006026:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800602a:	f84c 3b04 	str.w	r3, [ip], #4
 800602e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006032:	d2db      	bcs.n	8005fec <quorem+0x44>
 8006034:	f855 300b 	ldr.w	r3, [r5, fp]
 8006038:	b92b      	cbnz	r3, 8006046 <quorem+0x9e>
 800603a:	9b01      	ldr	r3, [sp, #4]
 800603c:	3b04      	subs	r3, #4
 800603e:	429d      	cmp	r5, r3
 8006040:	461a      	mov	r2, r3
 8006042:	d32e      	bcc.n	80060a2 <quorem+0xfa>
 8006044:	613c      	str	r4, [r7, #16]
 8006046:	4638      	mov	r0, r7
 8006048:	f001 fc90 	bl	800796c <__mcmp>
 800604c:	2800      	cmp	r0, #0
 800604e:	db24      	blt.n	800609a <quorem+0xf2>
 8006050:	3601      	adds	r6, #1
 8006052:	4628      	mov	r0, r5
 8006054:	f04f 0c00 	mov.w	ip, #0
 8006058:	f858 2b04 	ldr.w	r2, [r8], #4
 800605c:	f8d0 e000 	ldr.w	lr, [r0]
 8006060:	b293      	uxth	r3, r2
 8006062:	ebac 0303 	sub.w	r3, ip, r3
 8006066:	0c12      	lsrs	r2, r2, #16
 8006068:	fa13 f38e 	uxtah	r3, r3, lr
 800606c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006070:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006074:	b29b      	uxth	r3, r3
 8006076:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800607a:	45c1      	cmp	r9, r8
 800607c:	f840 3b04 	str.w	r3, [r0], #4
 8006080:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006084:	d2e8      	bcs.n	8006058 <quorem+0xb0>
 8006086:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800608a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800608e:	b922      	cbnz	r2, 800609a <quorem+0xf2>
 8006090:	3b04      	subs	r3, #4
 8006092:	429d      	cmp	r5, r3
 8006094:	461a      	mov	r2, r3
 8006096:	d30a      	bcc.n	80060ae <quorem+0x106>
 8006098:	613c      	str	r4, [r7, #16]
 800609a:	4630      	mov	r0, r6
 800609c:	b003      	add	sp, #12
 800609e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060a2:	6812      	ldr	r2, [r2, #0]
 80060a4:	3b04      	subs	r3, #4
 80060a6:	2a00      	cmp	r2, #0
 80060a8:	d1cc      	bne.n	8006044 <quorem+0x9c>
 80060aa:	3c01      	subs	r4, #1
 80060ac:	e7c7      	b.n	800603e <quorem+0x96>
 80060ae:	6812      	ldr	r2, [r2, #0]
 80060b0:	3b04      	subs	r3, #4
 80060b2:	2a00      	cmp	r2, #0
 80060b4:	d1f0      	bne.n	8006098 <quorem+0xf0>
 80060b6:	3c01      	subs	r4, #1
 80060b8:	e7eb      	b.n	8006092 <quorem+0xea>
 80060ba:	2000      	movs	r0, #0
 80060bc:	e7ee      	b.n	800609c <quorem+0xf4>
	...

080060c0 <_dtoa_r>:
 80060c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060c4:	ed2d 8b04 	vpush	{d8-d9}
 80060c8:	ec57 6b10 	vmov	r6, r7, d0
 80060cc:	b093      	sub	sp, #76	; 0x4c
 80060ce:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80060d0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80060d4:	9106      	str	r1, [sp, #24]
 80060d6:	ee10 aa10 	vmov	sl, s0
 80060da:	4604      	mov	r4, r0
 80060dc:	9209      	str	r2, [sp, #36]	; 0x24
 80060de:	930c      	str	r3, [sp, #48]	; 0x30
 80060e0:	46bb      	mov	fp, r7
 80060e2:	b975      	cbnz	r5, 8006102 <_dtoa_r+0x42>
 80060e4:	2010      	movs	r0, #16
 80060e6:	f001 f94d 	bl	8007384 <malloc>
 80060ea:	4602      	mov	r2, r0
 80060ec:	6260      	str	r0, [r4, #36]	; 0x24
 80060ee:	b920      	cbnz	r0, 80060fa <_dtoa_r+0x3a>
 80060f0:	4ba7      	ldr	r3, [pc, #668]	; (8006390 <_dtoa_r+0x2d0>)
 80060f2:	21ea      	movs	r1, #234	; 0xea
 80060f4:	48a7      	ldr	r0, [pc, #668]	; (8006394 <_dtoa_r+0x2d4>)
 80060f6:	f002 f8bd 	bl	8008274 <__assert_func>
 80060fa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80060fe:	6005      	str	r5, [r0, #0]
 8006100:	60c5      	str	r5, [r0, #12]
 8006102:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006104:	6819      	ldr	r1, [r3, #0]
 8006106:	b151      	cbz	r1, 800611e <_dtoa_r+0x5e>
 8006108:	685a      	ldr	r2, [r3, #4]
 800610a:	604a      	str	r2, [r1, #4]
 800610c:	2301      	movs	r3, #1
 800610e:	4093      	lsls	r3, r2
 8006110:	608b      	str	r3, [r1, #8]
 8006112:	4620      	mov	r0, r4
 8006114:	f001 f99e 	bl	8007454 <_Bfree>
 8006118:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800611a:	2200      	movs	r2, #0
 800611c:	601a      	str	r2, [r3, #0]
 800611e:	1e3b      	subs	r3, r7, #0
 8006120:	bfaa      	itet	ge
 8006122:	2300      	movge	r3, #0
 8006124:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006128:	f8c8 3000 	strge.w	r3, [r8]
 800612c:	4b9a      	ldr	r3, [pc, #616]	; (8006398 <_dtoa_r+0x2d8>)
 800612e:	bfbc      	itt	lt
 8006130:	2201      	movlt	r2, #1
 8006132:	f8c8 2000 	strlt.w	r2, [r8]
 8006136:	ea33 030b 	bics.w	r3, r3, fp
 800613a:	d11b      	bne.n	8006174 <_dtoa_r+0xb4>
 800613c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800613e:	f242 730f 	movw	r3, #9999	; 0x270f
 8006142:	6013      	str	r3, [r2, #0]
 8006144:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006148:	4333      	orrs	r3, r6
 800614a:	f000 8592 	beq.w	8006c72 <_dtoa_r+0xbb2>
 800614e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006150:	b963      	cbnz	r3, 800616c <_dtoa_r+0xac>
 8006152:	4b92      	ldr	r3, [pc, #584]	; (800639c <_dtoa_r+0x2dc>)
 8006154:	e022      	b.n	800619c <_dtoa_r+0xdc>
 8006156:	4b92      	ldr	r3, [pc, #584]	; (80063a0 <_dtoa_r+0x2e0>)
 8006158:	9301      	str	r3, [sp, #4]
 800615a:	3308      	adds	r3, #8
 800615c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800615e:	6013      	str	r3, [r2, #0]
 8006160:	9801      	ldr	r0, [sp, #4]
 8006162:	b013      	add	sp, #76	; 0x4c
 8006164:	ecbd 8b04 	vpop	{d8-d9}
 8006168:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800616c:	4b8b      	ldr	r3, [pc, #556]	; (800639c <_dtoa_r+0x2dc>)
 800616e:	9301      	str	r3, [sp, #4]
 8006170:	3303      	adds	r3, #3
 8006172:	e7f3      	b.n	800615c <_dtoa_r+0x9c>
 8006174:	2200      	movs	r2, #0
 8006176:	2300      	movs	r3, #0
 8006178:	4650      	mov	r0, sl
 800617a:	4659      	mov	r1, fp
 800617c:	f7fa fcc4 	bl	8000b08 <__aeabi_dcmpeq>
 8006180:	ec4b ab19 	vmov	d9, sl, fp
 8006184:	4680      	mov	r8, r0
 8006186:	b158      	cbz	r0, 80061a0 <_dtoa_r+0xe0>
 8006188:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800618a:	2301      	movs	r3, #1
 800618c:	6013      	str	r3, [r2, #0]
 800618e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006190:	2b00      	cmp	r3, #0
 8006192:	f000 856b 	beq.w	8006c6c <_dtoa_r+0xbac>
 8006196:	4883      	ldr	r0, [pc, #524]	; (80063a4 <_dtoa_r+0x2e4>)
 8006198:	6018      	str	r0, [r3, #0]
 800619a:	1e43      	subs	r3, r0, #1
 800619c:	9301      	str	r3, [sp, #4]
 800619e:	e7df      	b.n	8006160 <_dtoa_r+0xa0>
 80061a0:	ec4b ab10 	vmov	d0, sl, fp
 80061a4:	aa10      	add	r2, sp, #64	; 0x40
 80061a6:	a911      	add	r1, sp, #68	; 0x44
 80061a8:	4620      	mov	r0, r4
 80061aa:	f001 fd01 	bl	8007bb0 <__d2b>
 80061ae:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80061b2:	ee08 0a10 	vmov	s16, r0
 80061b6:	2d00      	cmp	r5, #0
 80061b8:	f000 8084 	beq.w	80062c4 <_dtoa_r+0x204>
 80061bc:	ee19 3a90 	vmov	r3, s19
 80061c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80061c4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80061c8:	4656      	mov	r6, sl
 80061ca:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80061ce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80061d2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80061d6:	4b74      	ldr	r3, [pc, #464]	; (80063a8 <_dtoa_r+0x2e8>)
 80061d8:	2200      	movs	r2, #0
 80061da:	4630      	mov	r0, r6
 80061dc:	4639      	mov	r1, r7
 80061de:	f7fa f873 	bl	80002c8 <__aeabi_dsub>
 80061e2:	a365      	add	r3, pc, #404	; (adr r3, 8006378 <_dtoa_r+0x2b8>)
 80061e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061e8:	f7fa fa26 	bl	8000638 <__aeabi_dmul>
 80061ec:	a364      	add	r3, pc, #400	; (adr r3, 8006380 <_dtoa_r+0x2c0>)
 80061ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061f2:	f7fa f86b 	bl	80002cc <__adddf3>
 80061f6:	4606      	mov	r6, r0
 80061f8:	4628      	mov	r0, r5
 80061fa:	460f      	mov	r7, r1
 80061fc:	f7fa f9b2 	bl	8000564 <__aeabi_i2d>
 8006200:	a361      	add	r3, pc, #388	; (adr r3, 8006388 <_dtoa_r+0x2c8>)
 8006202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006206:	f7fa fa17 	bl	8000638 <__aeabi_dmul>
 800620a:	4602      	mov	r2, r0
 800620c:	460b      	mov	r3, r1
 800620e:	4630      	mov	r0, r6
 8006210:	4639      	mov	r1, r7
 8006212:	f7fa f85b 	bl	80002cc <__adddf3>
 8006216:	4606      	mov	r6, r0
 8006218:	460f      	mov	r7, r1
 800621a:	f7fa fcbd 	bl	8000b98 <__aeabi_d2iz>
 800621e:	2200      	movs	r2, #0
 8006220:	9000      	str	r0, [sp, #0]
 8006222:	2300      	movs	r3, #0
 8006224:	4630      	mov	r0, r6
 8006226:	4639      	mov	r1, r7
 8006228:	f7fa fc78 	bl	8000b1c <__aeabi_dcmplt>
 800622c:	b150      	cbz	r0, 8006244 <_dtoa_r+0x184>
 800622e:	9800      	ldr	r0, [sp, #0]
 8006230:	f7fa f998 	bl	8000564 <__aeabi_i2d>
 8006234:	4632      	mov	r2, r6
 8006236:	463b      	mov	r3, r7
 8006238:	f7fa fc66 	bl	8000b08 <__aeabi_dcmpeq>
 800623c:	b910      	cbnz	r0, 8006244 <_dtoa_r+0x184>
 800623e:	9b00      	ldr	r3, [sp, #0]
 8006240:	3b01      	subs	r3, #1
 8006242:	9300      	str	r3, [sp, #0]
 8006244:	9b00      	ldr	r3, [sp, #0]
 8006246:	2b16      	cmp	r3, #22
 8006248:	d85a      	bhi.n	8006300 <_dtoa_r+0x240>
 800624a:	9a00      	ldr	r2, [sp, #0]
 800624c:	4b57      	ldr	r3, [pc, #348]	; (80063ac <_dtoa_r+0x2ec>)
 800624e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006256:	ec51 0b19 	vmov	r0, r1, d9
 800625a:	f7fa fc5f 	bl	8000b1c <__aeabi_dcmplt>
 800625e:	2800      	cmp	r0, #0
 8006260:	d050      	beq.n	8006304 <_dtoa_r+0x244>
 8006262:	9b00      	ldr	r3, [sp, #0]
 8006264:	3b01      	subs	r3, #1
 8006266:	9300      	str	r3, [sp, #0]
 8006268:	2300      	movs	r3, #0
 800626a:	930b      	str	r3, [sp, #44]	; 0x2c
 800626c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800626e:	1b5d      	subs	r5, r3, r5
 8006270:	1e6b      	subs	r3, r5, #1
 8006272:	9305      	str	r3, [sp, #20]
 8006274:	bf45      	ittet	mi
 8006276:	f1c5 0301 	rsbmi	r3, r5, #1
 800627a:	9304      	strmi	r3, [sp, #16]
 800627c:	2300      	movpl	r3, #0
 800627e:	2300      	movmi	r3, #0
 8006280:	bf4c      	ite	mi
 8006282:	9305      	strmi	r3, [sp, #20]
 8006284:	9304      	strpl	r3, [sp, #16]
 8006286:	9b00      	ldr	r3, [sp, #0]
 8006288:	2b00      	cmp	r3, #0
 800628a:	db3d      	blt.n	8006308 <_dtoa_r+0x248>
 800628c:	9b05      	ldr	r3, [sp, #20]
 800628e:	9a00      	ldr	r2, [sp, #0]
 8006290:	920a      	str	r2, [sp, #40]	; 0x28
 8006292:	4413      	add	r3, r2
 8006294:	9305      	str	r3, [sp, #20]
 8006296:	2300      	movs	r3, #0
 8006298:	9307      	str	r3, [sp, #28]
 800629a:	9b06      	ldr	r3, [sp, #24]
 800629c:	2b09      	cmp	r3, #9
 800629e:	f200 8089 	bhi.w	80063b4 <_dtoa_r+0x2f4>
 80062a2:	2b05      	cmp	r3, #5
 80062a4:	bfc4      	itt	gt
 80062a6:	3b04      	subgt	r3, #4
 80062a8:	9306      	strgt	r3, [sp, #24]
 80062aa:	9b06      	ldr	r3, [sp, #24]
 80062ac:	f1a3 0302 	sub.w	r3, r3, #2
 80062b0:	bfcc      	ite	gt
 80062b2:	2500      	movgt	r5, #0
 80062b4:	2501      	movle	r5, #1
 80062b6:	2b03      	cmp	r3, #3
 80062b8:	f200 8087 	bhi.w	80063ca <_dtoa_r+0x30a>
 80062bc:	e8df f003 	tbb	[pc, r3]
 80062c0:	59383a2d 	.word	0x59383a2d
 80062c4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80062c8:	441d      	add	r5, r3
 80062ca:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80062ce:	2b20      	cmp	r3, #32
 80062d0:	bfc1      	itttt	gt
 80062d2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80062d6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80062da:	fa0b f303 	lslgt.w	r3, fp, r3
 80062de:	fa26 f000 	lsrgt.w	r0, r6, r0
 80062e2:	bfda      	itte	le
 80062e4:	f1c3 0320 	rsble	r3, r3, #32
 80062e8:	fa06 f003 	lslle.w	r0, r6, r3
 80062ec:	4318      	orrgt	r0, r3
 80062ee:	f7fa f929 	bl	8000544 <__aeabi_ui2d>
 80062f2:	2301      	movs	r3, #1
 80062f4:	4606      	mov	r6, r0
 80062f6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80062fa:	3d01      	subs	r5, #1
 80062fc:	930e      	str	r3, [sp, #56]	; 0x38
 80062fe:	e76a      	b.n	80061d6 <_dtoa_r+0x116>
 8006300:	2301      	movs	r3, #1
 8006302:	e7b2      	b.n	800626a <_dtoa_r+0x1aa>
 8006304:	900b      	str	r0, [sp, #44]	; 0x2c
 8006306:	e7b1      	b.n	800626c <_dtoa_r+0x1ac>
 8006308:	9b04      	ldr	r3, [sp, #16]
 800630a:	9a00      	ldr	r2, [sp, #0]
 800630c:	1a9b      	subs	r3, r3, r2
 800630e:	9304      	str	r3, [sp, #16]
 8006310:	4253      	negs	r3, r2
 8006312:	9307      	str	r3, [sp, #28]
 8006314:	2300      	movs	r3, #0
 8006316:	930a      	str	r3, [sp, #40]	; 0x28
 8006318:	e7bf      	b.n	800629a <_dtoa_r+0x1da>
 800631a:	2300      	movs	r3, #0
 800631c:	9308      	str	r3, [sp, #32]
 800631e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006320:	2b00      	cmp	r3, #0
 8006322:	dc55      	bgt.n	80063d0 <_dtoa_r+0x310>
 8006324:	2301      	movs	r3, #1
 8006326:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800632a:	461a      	mov	r2, r3
 800632c:	9209      	str	r2, [sp, #36]	; 0x24
 800632e:	e00c      	b.n	800634a <_dtoa_r+0x28a>
 8006330:	2301      	movs	r3, #1
 8006332:	e7f3      	b.n	800631c <_dtoa_r+0x25c>
 8006334:	2300      	movs	r3, #0
 8006336:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006338:	9308      	str	r3, [sp, #32]
 800633a:	9b00      	ldr	r3, [sp, #0]
 800633c:	4413      	add	r3, r2
 800633e:	9302      	str	r3, [sp, #8]
 8006340:	3301      	adds	r3, #1
 8006342:	2b01      	cmp	r3, #1
 8006344:	9303      	str	r3, [sp, #12]
 8006346:	bfb8      	it	lt
 8006348:	2301      	movlt	r3, #1
 800634a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800634c:	2200      	movs	r2, #0
 800634e:	6042      	str	r2, [r0, #4]
 8006350:	2204      	movs	r2, #4
 8006352:	f102 0614 	add.w	r6, r2, #20
 8006356:	429e      	cmp	r6, r3
 8006358:	6841      	ldr	r1, [r0, #4]
 800635a:	d93d      	bls.n	80063d8 <_dtoa_r+0x318>
 800635c:	4620      	mov	r0, r4
 800635e:	f001 f839 	bl	80073d4 <_Balloc>
 8006362:	9001      	str	r0, [sp, #4]
 8006364:	2800      	cmp	r0, #0
 8006366:	d13b      	bne.n	80063e0 <_dtoa_r+0x320>
 8006368:	4b11      	ldr	r3, [pc, #68]	; (80063b0 <_dtoa_r+0x2f0>)
 800636a:	4602      	mov	r2, r0
 800636c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006370:	e6c0      	b.n	80060f4 <_dtoa_r+0x34>
 8006372:	2301      	movs	r3, #1
 8006374:	e7df      	b.n	8006336 <_dtoa_r+0x276>
 8006376:	bf00      	nop
 8006378:	636f4361 	.word	0x636f4361
 800637c:	3fd287a7 	.word	0x3fd287a7
 8006380:	8b60c8b3 	.word	0x8b60c8b3
 8006384:	3fc68a28 	.word	0x3fc68a28
 8006388:	509f79fb 	.word	0x509f79fb
 800638c:	3fd34413 	.word	0x3fd34413
 8006390:	08008fe6 	.word	0x08008fe6
 8006394:	08008ffd 	.word	0x08008ffd
 8006398:	7ff00000 	.word	0x7ff00000
 800639c:	08008fe2 	.word	0x08008fe2
 80063a0:	08008fd9 	.word	0x08008fd9
 80063a4:	08008e5d 	.word	0x08008e5d
 80063a8:	3ff80000 	.word	0x3ff80000
 80063ac:	08009168 	.word	0x08009168
 80063b0:	08009058 	.word	0x08009058
 80063b4:	2501      	movs	r5, #1
 80063b6:	2300      	movs	r3, #0
 80063b8:	9306      	str	r3, [sp, #24]
 80063ba:	9508      	str	r5, [sp, #32]
 80063bc:	f04f 33ff 	mov.w	r3, #4294967295
 80063c0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80063c4:	2200      	movs	r2, #0
 80063c6:	2312      	movs	r3, #18
 80063c8:	e7b0      	b.n	800632c <_dtoa_r+0x26c>
 80063ca:	2301      	movs	r3, #1
 80063cc:	9308      	str	r3, [sp, #32]
 80063ce:	e7f5      	b.n	80063bc <_dtoa_r+0x2fc>
 80063d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063d2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80063d6:	e7b8      	b.n	800634a <_dtoa_r+0x28a>
 80063d8:	3101      	adds	r1, #1
 80063da:	6041      	str	r1, [r0, #4]
 80063dc:	0052      	lsls	r2, r2, #1
 80063de:	e7b8      	b.n	8006352 <_dtoa_r+0x292>
 80063e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80063e2:	9a01      	ldr	r2, [sp, #4]
 80063e4:	601a      	str	r2, [r3, #0]
 80063e6:	9b03      	ldr	r3, [sp, #12]
 80063e8:	2b0e      	cmp	r3, #14
 80063ea:	f200 809d 	bhi.w	8006528 <_dtoa_r+0x468>
 80063ee:	2d00      	cmp	r5, #0
 80063f0:	f000 809a 	beq.w	8006528 <_dtoa_r+0x468>
 80063f4:	9b00      	ldr	r3, [sp, #0]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	dd32      	ble.n	8006460 <_dtoa_r+0x3a0>
 80063fa:	4ab7      	ldr	r2, [pc, #732]	; (80066d8 <_dtoa_r+0x618>)
 80063fc:	f003 030f 	and.w	r3, r3, #15
 8006400:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006404:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006408:	9b00      	ldr	r3, [sp, #0]
 800640a:	05d8      	lsls	r0, r3, #23
 800640c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006410:	d516      	bpl.n	8006440 <_dtoa_r+0x380>
 8006412:	4bb2      	ldr	r3, [pc, #712]	; (80066dc <_dtoa_r+0x61c>)
 8006414:	ec51 0b19 	vmov	r0, r1, d9
 8006418:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800641c:	f7fa fa36 	bl	800088c <__aeabi_ddiv>
 8006420:	f007 070f 	and.w	r7, r7, #15
 8006424:	4682      	mov	sl, r0
 8006426:	468b      	mov	fp, r1
 8006428:	2503      	movs	r5, #3
 800642a:	4eac      	ldr	r6, [pc, #688]	; (80066dc <_dtoa_r+0x61c>)
 800642c:	b957      	cbnz	r7, 8006444 <_dtoa_r+0x384>
 800642e:	4642      	mov	r2, r8
 8006430:	464b      	mov	r3, r9
 8006432:	4650      	mov	r0, sl
 8006434:	4659      	mov	r1, fp
 8006436:	f7fa fa29 	bl	800088c <__aeabi_ddiv>
 800643a:	4682      	mov	sl, r0
 800643c:	468b      	mov	fp, r1
 800643e:	e028      	b.n	8006492 <_dtoa_r+0x3d2>
 8006440:	2502      	movs	r5, #2
 8006442:	e7f2      	b.n	800642a <_dtoa_r+0x36a>
 8006444:	07f9      	lsls	r1, r7, #31
 8006446:	d508      	bpl.n	800645a <_dtoa_r+0x39a>
 8006448:	4640      	mov	r0, r8
 800644a:	4649      	mov	r1, r9
 800644c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006450:	f7fa f8f2 	bl	8000638 <__aeabi_dmul>
 8006454:	3501      	adds	r5, #1
 8006456:	4680      	mov	r8, r0
 8006458:	4689      	mov	r9, r1
 800645a:	107f      	asrs	r7, r7, #1
 800645c:	3608      	adds	r6, #8
 800645e:	e7e5      	b.n	800642c <_dtoa_r+0x36c>
 8006460:	f000 809b 	beq.w	800659a <_dtoa_r+0x4da>
 8006464:	9b00      	ldr	r3, [sp, #0]
 8006466:	4f9d      	ldr	r7, [pc, #628]	; (80066dc <_dtoa_r+0x61c>)
 8006468:	425e      	negs	r6, r3
 800646a:	4b9b      	ldr	r3, [pc, #620]	; (80066d8 <_dtoa_r+0x618>)
 800646c:	f006 020f 	and.w	r2, r6, #15
 8006470:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006478:	ec51 0b19 	vmov	r0, r1, d9
 800647c:	f7fa f8dc 	bl	8000638 <__aeabi_dmul>
 8006480:	1136      	asrs	r6, r6, #4
 8006482:	4682      	mov	sl, r0
 8006484:	468b      	mov	fp, r1
 8006486:	2300      	movs	r3, #0
 8006488:	2502      	movs	r5, #2
 800648a:	2e00      	cmp	r6, #0
 800648c:	d17a      	bne.n	8006584 <_dtoa_r+0x4c4>
 800648e:	2b00      	cmp	r3, #0
 8006490:	d1d3      	bne.n	800643a <_dtoa_r+0x37a>
 8006492:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006494:	2b00      	cmp	r3, #0
 8006496:	f000 8082 	beq.w	800659e <_dtoa_r+0x4de>
 800649a:	4b91      	ldr	r3, [pc, #580]	; (80066e0 <_dtoa_r+0x620>)
 800649c:	2200      	movs	r2, #0
 800649e:	4650      	mov	r0, sl
 80064a0:	4659      	mov	r1, fp
 80064a2:	f7fa fb3b 	bl	8000b1c <__aeabi_dcmplt>
 80064a6:	2800      	cmp	r0, #0
 80064a8:	d079      	beq.n	800659e <_dtoa_r+0x4de>
 80064aa:	9b03      	ldr	r3, [sp, #12]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d076      	beq.n	800659e <_dtoa_r+0x4de>
 80064b0:	9b02      	ldr	r3, [sp, #8]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	dd36      	ble.n	8006524 <_dtoa_r+0x464>
 80064b6:	9b00      	ldr	r3, [sp, #0]
 80064b8:	4650      	mov	r0, sl
 80064ba:	4659      	mov	r1, fp
 80064bc:	1e5f      	subs	r7, r3, #1
 80064be:	2200      	movs	r2, #0
 80064c0:	4b88      	ldr	r3, [pc, #544]	; (80066e4 <_dtoa_r+0x624>)
 80064c2:	f7fa f8b9 	bl	8000638 <__aeabi_dmul>
 80064c6:	9e02      	ldr	r6, [sp, #8]
 80064c8:	4682      	mov	sl, r0
 80064ca:	468b      	mov	fp, r1
 80064cc:	3501      	adds	r5, #1
 80064ce:	4628      	mov	r0, r5
 80064d0:	f7fa f848 	bl	8000564 <__aeabi_i2d>
 80064d4:	4652      	mov	r2, sl
 80064d6:	465b      	mov	r3, fp
 80064d8:	f7fa f8ae 	bl	8000638 <__aeabi_dmul>
 80064dc:	4b82      	ldr	r3, [pc, #520]	; (80066e8 <_dtoa_r+0x628>)
 80064de:	2200      	movs	r2, #0
 80064e0:	f7f9 fef4 	bl	80002cc <__adddf3>
 80064e4:	46d0      	mov	r8, sl
 80064e6:	46d9      	mov	r9, fp
 80064e8:	4682      	mov	sl, r0
 80064ea:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80064ee:	2e00      	cmp	r6, #0
 80064f0:	d158      	bne.n	80065a4 <_dtoa_r+0x4e4>
 80064f2:	4b7e      	ldr	r3, [pc, #504]	; (80066ec <_dtoa_r+0x62c>)
 80064f4:	2200      	movs	r2, #0
 80064f6:	4640      	mov	r0, r8
 80064f8:	4649      	mov	r1, r9
 80064fa:	f7f9 fee5 	bl	80002c8 <__aeabi_dsub>
 80064fe:	4652      	mov	r2, sl
 8006500:	465b      	mov	r3, fp
 8006502:	4680      	mov	r8, r0
 8006504:	4689      	mov	r9, r1
 8006506:	f7fa fb27 	bl	8000b58 <__aeabi_dcmpgt>
 800650a:	2800      	cmp	r0, #0
 800650c:	f040 8295 	bne.w	8006a3a <_dtoa_r+0x97a>
 8006510:	4652      	mov	r2, sl
 8006512:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006516:	4640      	mov	r0, r8
 8006518:	4649      	mov	r1, r9
 800651a:	f7fa faff 	bl	8000b1c <__aeabi_dcmplt>
 800651e:	2800      	cmp	r0, #0
 8006520:	f040 8289 	bne.w	8006a36 <_dtoa_r+0x976>
 8006524:	ec5b ab19 	vmov	sl, fp, d9
 8006528:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800652a:	2b00      	cmp	r3, #0
 800652c:	f2c0 8148 	blt.w	80067c0 <_dtoa_r+0x700>
 8006530:	9a00      	ldr	r2, [sp, #0]
 8006532:	2a0e      	cmp	r2, #14
 8006534:	f300 8144 	bgt.w	80067c0 <_dtoa_r+0x700>
 8006538:	4b67      	ldr	r3, [pc, #412]	; (80066d8 <_dtoa_r+0x618>)
 800653a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800653e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006542:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006544:	2b00      	cmp	r3, #0
 8006546:	f280 80d5 	bge.w	80066f4 <_dtoa_r+0x634>
 800654a:	9b03      	ldr	r3, [sp, #12]
 800654c:	2b00      	cmp	r3, #0
 800654e:	f300 80d1 	bgt.w	80066f4 <_dtoa_r+0x634>
 8006552:	f040 826f 	bne.w	8006a34 <_dtoa_r+0x974>
 8006556:	4b65      	ldr	r3, [pc, #404]	; (80066ec <_dtoa_r+0x62c>)
 8006558:	2200      	movs	r2, #0
 800655a:	4640      	mov	r0, r8
 800655c:	4649      	mov	r1, r9
 800655e:	f7fa f86b 	bl	8000638 <__aeabi_dmul>
 8006562:	4652      	mov	r2, sl
 8006564:	465b      	mov	r3, fp
 8006566:	f7fa faed 	bl	8000b44 <__aeabi_dcmpge>
 800656a:	9e03      	ldr	r6, [sp, #12]
 800656c:	4637      	mov	r7, r6
 800656e:	2800      	cmp	r0, #0
 8006570:	f040 8245 	bne.w	80069fe <_dtoa_r+0x93e>
 8006574:	9d01      	ldr	r5, [sp, #4]
 8006576:	2331      	movs	r3, #49	; 0x31
 8006578:	f805 3b01 	strb.w	r3, [r5], #1
 800657c:	9b00      	ldr	r3, [sp, #0]
 800657e:	3301      	adds	r3, #1
 8006580:	9300      	str	r3, [sp, #0]
 8006582:	e240      	b.n	8006a06 <_dtoa_r+0x946>
 8006584:	07f2      	lsls	r2, r6, #31
 8006586:	d505      	bpl.n	8006594 <_dtoa_r+0x4d4>
 8006588:	e9d7 2300 	ldrd	r2, r3, [r7]
 800658c:	f7fa f854 	bl	8000638 <__aeabi_dmul>
 8006590:	3501      	adds	r5, #1
 8006592:	2301      	movs	r3, #1
 8006594:	1076      	asrs	r6, r6, #1
 8006596:	3708      	adds	r7, #8
 8006598:	e777      	b.n	800648a <_dtoa_r+0x3ca>
 800659a:	2502      	movs	r5, #2
 800659c:	e779      	b.n	8006492 <_dtoa_r+0x3d2>
 800659e:	9f00      	ldr	r7, [sp, #0]
 80065a0:	9e03      	ldr	r6, [sp, #12]
 80065a2:	e794      	b.n	80064ce <_dtoa_r+0x40e>
 80065a4:	9901      	ldr	r1, [sp, #4]
 80065a6:	4b4c      	ldr	r3, [pc, #304]	; (80066d8 <_dtoa_r+0x618>)
 80065a8:	4431      	add	r1, r6
 80065aa:	910d      	str	r1, [sp, #52]	; 0x34
 80065ac:	9908      	ldr	r1, [sp, #32]
 80065ae:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80065b2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80065b6:	2900      	cmp	r1, #0
 80065b8:	d043      	beq.n	8006642 <_dtoa_r+0x582>
 80065ba:	494d      	ldr	r1, [pc, #308]	; (80066f0 <_dtoa_r+0x630>)
 80065bc:	2000      	movs	r0, #0
 80065be:	f7fa f965 	bl	800088c <__aeabi_ddiv>
 80065c2:	4652      	mov	r2, sl
 80065c4:	465b      	mov	r3, fp
 80065c6:	f7f9 fe7f 	bl	80002c8 <__aeabi_dsub>
 80065ca:	9d01      	ldr	r5, [sp, #4]
 80065cc:	4682      	mov	sl, r0
 80065ce:	468b      	mov	fp, r1
 80065d0:	4649      	mov	r1, r9
 80065d2:	4640      	mov	r0, r8
 80065d4:	f7fa fae0 	bl	8000b98 <__aeabi_d2iz>
 80065d8:	4606      	mov	r6, r0
 80065da:	f7f9 ffc3 	bl	8000564 <__aeabi_i2d>
 80065de:	4602      	mov	r2, r0
 80065e0:	460b      	mov	r3, r1
 80065e2:	4640      	mov	r0, r8
 80065e4:	4649      	mov	r1, r9
 80065e6:	f7f9 fe6f 	bl	80002c8 <__aeabi_dsub>
 80065ea:	3630      	adds	r6, #48	; 0x30
 80065ec:	f805 6b01 	strb.w	r6, [r5], #1
 80065f0:	4652      	mov	r2, sl
 80065f2:	465b      	mov	r3, fp
 80065f4:	4680      	mov	r8, r0
 80065f6:	4689      	mov	r9, r1
 80065f8:	f7fa fa90 	bl	8000b1c <__aeabi_dcmplt>
 80065fc:	2800      	cmp	r0, #0
 80065fe:	d163      	bne.n	80066c8 <_dtoa_r+0x608>
 8006600:	4642      	mov	r2, r8
 8006602:	464b      	mov	r3, r9
 8006604:	4936      	ldr	r1, [pc, #216]	; (80066e0 <_dtoa_r+0x620>)
 8006606:	2000      	movs	r0, #0
 8006608:	f7f9 fe5e 	bl	80002c8 <__aeabi_dsub>
 800660c:	4652      	mov	r2, sl
 800660e:	465b      	mov	r3, fp
 8006610:	f7fa fa84 	bl	8000b1c <__aeabi_dcmplt>
 8006614:	2800      	cmp	r0, #0
 8006616:	f040 80b5 	bne.w	8006784 <_dtoa_r+0x6c4>
 800661a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800661c:	429d      	cmp	r5, r3
 800661e:	d081      	beq.n	8006524 <_dtoa_r+0x464>
 8006620:	4b30      	ldr	r3, [pc, #192]	; (80066e4 <_dtoa_r+0x624>)
 8006622:	2200      	movs	r2, #0
 8006624:	4650      	mov	r0, sl
 8006626:	4659      	mov	r1, fp
 8006628:	f7fa f806 	bl	8000638 <__aeabi_dmul>
 800662c:	4b2d      	ldr	r3, [pc, #180]	; (80066e4 <_dtoa_r+0x624>)
 800662e:	4682      	mov	sl, r0
 8006630:	468b      	mov	fp, r1
 8006632:	4640      	mov	r0, r8
 8006634:	4649      	mov	r1, r9
 8006636:	2200      	movs	r2, #0
 8006638:	f7f9 fffe 	bl	8000638 <__aeabi_dmul>
 800663c:	4680      	mov	r8, r0
 800663e:	4689      	mov	r9, r1
 8006640:	e7c6      	b.n	80065d0 <_dtoa_r+0x510>
 8006642:	4650      	mov	r0, sl
 8006644:	4659      	mov	r1, fp
 8006646:	f7f9 fff7 	bl	8000638 <__aeabi_dmul>
 800664a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800664c:	9d01      	ldr	r5, [sp, #4]
 800664e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006650:	4682      	mov	sl, r0
 8006652:	468b      	mov	fp, r1
 8006654:	4649      	mov	r1, r9
 8006656:	4640      	mov	r0, r8
 8006658:	f7fa fa9e 	bl	8000b98 <__aeabi_d2iz>
 800665c:	4606      	mov	r6, r0
 800665e:	f7f9 ff81 	bl	8000564 <__aeabi_i2d>
 8006662:	3630      	adds	r6, #48	; 0x30
 8006664:	4602      	mov	r2, r0
 8006666:	460b      	mov	r3, r1
 8006668:	4640      	mov	r0, r8
 800666a:	4649      	mov	r1, r9
 800666c:	f7f9 fe2c 	bl	80002c8 <__aeabi_dsub>
 8006670:	f805 6b01 	strb.w	r6, [r5], #1
 8006674:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006676:	429d      	cmp	r5, r3
 8006678:	4680      	mov	r8, r0
 800667a:	4689      	mov	r9, r1
 800667c:	f04f 0200 	mov.w	r2, #0
 8006680:	d124      	bne.n	80066cc <_dtoa_r+0x60c>
 8006682:	4b1b      	ldr	r3, [pc, #108]	; (80066f0 <_dtoa_r+0x630>)
 8006684:	4650      	mov	r0, sl
 8006686:	4659      	mov	r1, fp
 8006688:	f7f9 fe20 	bl	80002cc <__adddf3>
 800668c:	4602      	mov	r2, r0
 800668e:	460b      	mov	r3, r1
 8006690:	4640      	mov	r0, r8
 8006692:	4649      	mov	r1, r9
 8006694:	f7fa fa60 	bl	8000b58 <__aeabi_dcmpgt>
 8006698:	2800      	cmp	r0, #0
 800669a:	d173      	bne.n	8006784 <_dtoa_r+0x6c4>
 800669c:	4652      	mov	r2, sl
 800669e:	465b      	mov	r3, fp
 80066a0:	4913      	ldr	r1, [pc, #76]	; (80066f0 <_dtoa_r+0x630>)
 80066a2:	2000      	movs	r0, #0
 80066a4:	f7f9 fe10 	bl	80002c8 <__aeabi_dsub>
 80066a8:	4602      	mov	r2, r0
 80066aa:	460b      	mov	r3, r1
 80066ac:	4640      	mov	r0, r8
 80066ae:	4649      	mov	r1, r9
 80066b0:	f7fa fa34 	bl	8000b1c <__aeabi_dcmplt>
 80066b4:	2800      	cmp	r0, #0
 80066b6:	f43f af35 	beq.w	8006524 <_dtoa_r+0x464>
 80066ba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80066bc:	1e6b      	subs	r3, r5, #1
 80066be:	930f      	str	r3, [sp, #60]	; 0x3c
 80066c0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80066c4:	2b30      	cmp	r3, #48	; 0x30
 80066c6:	d0f8      	beq.n	80066ba <_dtoa_r+0x5fa>
 80066c8:	9700      	str	r7, [sp, #0]
 80066ca:	e049      	b.n	8006760 <_dtoa_r+0x6a0>
 80066cc:	4b05      	ldr	r3, [pc, #20]	; (80066e4 <_dtoa_r+0x624>)
 80066ce:	f7f9 ffb3 	bl	8000638 <__aeabi_dmul>
 80066d2:	4680      	mov	r8, r0
 80066d4:	4689      	mov	r9, r1
 80066d6:	e7bd      	b.n	8006654 <_dtoa_r+0x594>
 80066d8:	08009168 	.word	0x08009168
 80066dc:	08009140 	.word	0x08009140
 80066e0:	3ff00000 	.word	0x3ff00000
 80066e4:	40240000 	.word	0x40240000
 80066e8:	401c0000 	.word	0x401c0000
 80066ec:	40140000 	.word	0x40140000
 80066f0:	3fe00000 	.word	0x3fe00000
 80066f4:	9d01      	ldr	r5, [sp, #4]
 80066f6:	4656      	mov	r6, sl
 80066f8:	465f      	mov	r7, fp
 80066fa:	4642      	mov	r2, r8
 80066fc:	464b      	mov	r3, r9
 80066fe:	4630      	mov	r0, r6
 8006700:	4639      	mov	r1, r7
 8006702:	f7fa f8c3 	bl	800088c <__aeabi_ddiv>
 8006706:	f7fa fa47 	bl	8000b98 <__aeabi_d2iz>
 800670a:	4682      	mov	sl, r0
 800670c:	f7f9 ff2a 	bl	8000564 <__aeabi_i2d>
 8006710:	4642      	mov	r2, r8
 8006712:	464b      	mov	r3, r9
 8006714:	f7f9 ff90 	bl	8000638 <__aeabi_dmul>
 8006718:	4602      	mov	r2, r0
 800671a:	460b      	mov	r3, r1
 800671c:	4630      	mov	r0, r6
 800671e:	4639      	mov	r1, r7
 8006720:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006724:	f7f9 fdd0 	bl	80002c8 <__aeabi_dsub>
 8006728:	f805 6b01 	strb.w	r6, [r5], #1
 800672c:	9e01      	ldr	r6, [sp, #4]
 800672e:	9f03      	ldr	r7, [sp, #12]
 8006730:	1bae      	subs	r6, r5, r6
 8006732:	42b7      	cmp	r7, r6
 8006734:	4602      	mov	r2, r0
 8006736:	460b      	mov	r3, r1
 8006738:	d135      	bne.n	80067a6 <_dtoa_r+0x6e6>
 800673a:	f7f9 fdc7 	bl	80002cc <__adddf3>
 800673e:	4642      	mov	r2, r8
 8006740:	464b      	mov	r3, r9
 8006742:	4606      	mov	r6, r0
 8006744:	460f      	mov	r7, r1
 8006746:	f7fa fa07 	bl	8000b58 <__aeabi_dcmpgt>
 800674a:	b9d0      	cbnz	r0, 8006782 <_dtoa_r+0x6c2>
 800674c:	4642      	mov	r2, r8
 800674e:	464b      	mov	r3, r9
 8006750:	4630      	mov	r0, r6
 8006752:	4639      	mov	r1, r7
 8006754:	f7fa f9d8 	bl	8000b08 <__aeabi_dcmpeq>
 8006758:	b110      	cbz	r0, 8006760 <_dtoa_r+0x6a0>
 800675a:	f01a 0f01 	tst.w	sl, #1
 800675e:	d110      	bne.n	8006782 <_dtoa_r+0x6c2>
 8006760:	4620      	mov	r0, r4
 8006762:	ee18 1a10 	vmov	r1, s16
 8006766:	f000 fe75 	bl	8007454 <_Bfree>
 800676a:	2300      	movs	r3, #0
 800676c:	9800      	ldr	r0, [sp, #0]
 800676e:	702b      	strb	r3, [r5, #0]
 8006770:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006772:	3001      	adds	r0, #1
 8006774:	6018      	str	r0, [r3, #0]
 8006776:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006778:	2b00      	cmp	r3, #0
 800677a:	f43f acf1 	beq.w	8006160 <_dtoa_r+0xa0>
 800677e:	601d      	str	r5, [r3, #0]
 8006780:	e4ee      	b.n	8006160 <_dtoa_r+0xa0>
 8006782:	9f00      	ldr	r7, [sp, #0]
 8006784:	462b      	mov	r3, r5
 8006786:	461d      	mov	r5, r3
 8006788:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800678c:	2a39      	cmp	r2, #57	; 0x39
 800678e:	d106      	bne.n	800679e <_dtoa_r+0x6de>
 8006790:	9a01      	ldr	r2, [sp, #4]
 8006792:	429a      	cmp	r2, r3
 8006794:	d1f7      	bne.n	8006786 <_dtoa_r+0x6c6>
 8006796:	9901      	ldr	r1, [sp, #4]
 8006798:	2230      	movs	r2, #48	; 0x30
 800679a:	3701      	adds	r7, #1
 800679c:	700a      	strb	r2, [r1, #0]
 800679e:	781a      	ldrb	r2, [r3, #0]
 80067a0:	3201      	adds	r2, #1
 80067a2:	701a      	strb	r2, [r3, #0]
 80067a4:	e790      	b.n	80066c8 <_dtoa_r+0x608>
 80067a6:	4ba6      	ldr	r3, [pc, #664]	; (8006a40 <_dtoa_r+0x980>)
 80067a8:	2200      	movs	r2, #0
 80067aa:	f7f9 ff45 	bl	8000638 <__aeabi_dmul>
 80067ae:	2200      	movs	r2, #0
 80067b0:	2300      	movs	r3, #0
 80067b2:	4606      	mov	r6, r0
 80067b4:	460f      	mov	r7, r1
 80067b6:	f7fa f9a7 	bl	8000b08 <__aeabi_dcmpeq>
 80067ba:	2800      	cmp	r0, #0
 80067bc:	d09d      	beq.n	80066fa <_dtoa_r+0x63a>
 80067be:	e7cf      	b.n	8006760 <_dtoa_r+0x6a0>
 80067c0:	9a08      	ldr	r2, [sp, #32]
 80067c2:	2a00      	cmp	r2, #0
 80067c4:	f000 80d7 	beq.w	8006976 <_dtoa_r+0x8b6>
 80067c8:	9a06      	ldr	r2, [sp, #24]
 80067ca:	2a01      	cmp	r2, #1
 80067cc:	f300 80ba 	bgt.w	8006944 <_dtoa_r+0x884>
 80067d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80067d2:	2a00      	cmp	r2, #0
 80067d4:	f000 80b2 	beq.w	800693c <_dtoa_r+0x87c>
 80067d8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80067dc:	9e07      	ldr	r6, [sp, #28]
 80067de:	9d04      	ldr	r5, [sp, #16]
 80067e0:	9a04      	ldr	r2, [sp, #16]
 80067e2:	441a      	add	r2, r3
 80067e4:	9204      	str	r2, [sp, #16]
 80067e6:	9a05      	ldr	r2, [sp, #20]
 80067e8:	2101      	movs	r1, #1
 80067ea:	441a      	add	r2, r3
 80067ec:	4620      	mov	r0, r4
 80067ee:	9205      	str	r2, [sp, #20]
 80067f0:	f000 ff32 	bl	8007658 <__i2b>
 80067f4:	4607      	mov	r7, r0
 80067f6:	2d00      	cmp	r5, #0
 80067f8:	dd0c      	ble.n	8006814 <_dtoa_r+0x754>
 80067fa:	9b05      	ldr	r3, [sp, #20]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	dd09      	ble.n	8006814 <_dtoa_r+0x754>
 8006800:	42ab      	cmp	r3, r5
 8006802:	9a04      	ldr	r2, [sp, #16]
 8006804:	bfa8      	it	ge
 8006806:	462b      	movge	r3, r5
 8006808:	1ad2      	subs	r2, r2, r3
 800680a:	9204      	str	r2, [sp, #16]
 800680c:	9a05      	ldr	r2, [sp, #20]
 800680e:	1aed      	subs	r5, r5, r3
 8006810:	1ad3      	subs	r3, r2, r3
 8006812:	9305      	str	r3, [sp, #20]
 8006814:	9b07      	ldr	r3, [sp, #28]
 8006816:	b31b      	cbz	r3, 8006860 <_dtoa_r+0x7a0>
 8006818:	9b08      	ldr	r3, [sp, #32]
 800681a:	2b00      	cmp	r3, #0
 800681c:	f000 80af 	beq.w	800697e <_dtoa_r+0x8be>
 8006820:	2e00      	cmp	r6, #0
 8006822:	dd13      	ble.n	800684c <_dtoa_r+0x78c>
 8006824:	4639      	mov	r1, r7
 8006826:	4632      	mov	r2, r6
 8006828:	4620      	mov	r0, r4
 800682a:	f000 ffd5 	bl	80077d8 <__pow5mult>
 800682e:	ee18 2a10 	vmov	r2, s16
 8006832:	4601      	mov	r1, r0
 8006834:	4607      	mov	r7, r0
 8006836:	4620      	mov	r0, r4
 8006838:	f000 ff24 	bl	8007684 <__multiply>
 800683c:	ee18 1a10 	vmov	r1, s16
 8006840:	4680      	mov	r8, r0
 8006842:	4620      	mov	r0, r4
 8006844:	f000 fe06 	bl	8007454 <_Bfree>
 8006848:	ee08 8a10 	vmov	s16, r8
 800684c:	9b07      	ldr	r3, [sp, #28]
 800684e:	1b9a      	subs	r2, r3, r6
 8006850:	d006      	beq.n	8006860 <_dtoa_r+0x7a0>
 8006852:	ee18 1a10 	vmov	r1, s16
 8006856:	4620      	mov	r0, r4
 8006858:	f000 ffbe 	bl	80077d8 <__pow5mult>
 800685c:	ee08 0a10 	vmov	s16, r0
 8006860:	2101      	movs	r1, #1
 8006862:	4620      	mov	r0, r4
 8006864:	f000 fef8 	bl	8007658 <__i2b>
 8006868:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800686a:	2b00      	cmp	r3, #0
 800686c:	4606      	mov	r6, r0
 800686e:	f340 8088 	ble.w	8006982 <_dtoa_r+0x8c2>
 8006872:	461a      	mov	r2, r3
 8006874:	4601      	mov	r1, r0
 8006876:	4620      	mov	r0, r4
 8006878:	f000 ffae 	bl	80077d8 <__pow5mult>
 800687c:	9b06      	ldr	r3, [sp, #24]
 800687e:	2b01      	cmp	r3, #1
 8006880:	4606      	mov	r6, r0
 8006882:	f340 8081 	ble.w	8006988 <_dtoa_r+0x8c8>
 8006886:	f04f 0800 	mov.w	r8, #0
 800688a:	6933      	ldr	r3, [r6, #16]
 800688c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006890:	6918      	ldr	r0, [r3, #16]
 8006892:	f000 fe91 	bl	80075b8 <__hi0bits>
 8006896:	f1c0 0020 	rsb	r0, r0, #32
 800689a:	9b05      	ldr	r3, [sp, #20]
 800689c:	4418      	add	r0, r3
 800689e:	f010 001f 	ands.w	r0, r0, #31
 80068a2:	f000 8092 	beq.w	80069ca <_dtoa_r+0x90a>
 80068a6:	f1c0 0320 	rsb	r3, r0, #32
 80068aa:	2b04      	cmp	r3, #4
 80068ac:	f340 808a 	ble.w	80069c4 <_dtoa_r+0x904>
 80068b0:	f1c0 001c 	rsb	r0, r0, #28
 80068b4:	9b04      	ldr	r3, [sp, #16]
 80068b6:	4403      	add	r3, r0
 80068b8:	9304      	str	r3, [sp, #16]
 80068ba:	9b05      	ldr	r3, [sp, #20]
 80068bc:	4403      	add	r3, r0
 80068be:	4405      	add	r5, r0
 80068c0:	9305      	str	r3, [sp, #20]
 80068c2:	9b04      	ldr	r3, [sp, #16]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	dd07      	ble.n	80068d8 <_dtoa_r+0x818>
 80068c8:	ee18 1a10 	vmov	r1, s16
 80068cc:	461a      	mov	r2, r3
 80068ce:	4620      	mov	r0, r4
 80068d0:	f000 ffdc 	bl	800788c <__lshift>
 80068d4:	ee08 0a10 	vmov	s16, r0
 80068d8:	9b05      	ldr	r3, [sp, #20]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	dd05      	ble.n	80068ea <_dtoa_r+0x82a>
 80068de:	4631      	mov	r1, r6
 80068e0:	461a      	mov	r2, r3
 80068e2:	4620      	mov	r0, r4
 80068e4:	f000 ffd2 	bl	800788c <__lshift>
 80068e8:	4606      	mov	r6, r0
 80068ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d06e      	beq.n	80069ce <_dtoa_r+0x90e>
 80068f0:	ee18 0a10 	vmov	r0, s16
 80068f4:	4631      	mov	r1, r6
 80068f6:	f001 f839 	bl	800796c <__mcmp>
 80068fa:	2800      	cmp	r0, #0
 80068fc:	da67      	bge.n	80069ce <_dtoa_r+0x90e>
 80068fe:	9b00      	ldr	r3, [sp, #0]
 8006900:	3b01      	subs	r3, #1
 8006902:	ee18 1a10 	vmov	r1, s16
 8006906:	9300      	str	r3, [sp, #0]
 8006908:	220a      	movs	r2, #10
 800690a:	2300      	movs	r3, #0
 800690c:	4620      	mov	r0, r4
 800690e:	f000 fdc3 	bl	8007498 <__multadd>
 8006912:	9b08      	ldr	r3, [sp, #32]
 8006914:	ee08 0a10 	vmov	s16, r0
 8006918:	2b00      	cmp	r3, #0
 800691a:	f000 81b1 	beq.w	8006c80 <_dtoa_r+0xbc0>
 800691e:	2300      	movs	r3, #0
 8006920:	4639      	mov	r1, r7
 8006922:	220a      	movs	r2, #10
 8006924:	4620      	mov	r0, r4
 8006926:	f000 fdb7 	bl	8007498 <__multadd>
 800692a:	9b02      	ldr	r3, [sp, #8]
 800692c:	2b00      	cmp	r3, #0
 800692e:	4607      	mov	r7, r0
 8006930:	f300 808e 	bgt.w	8006a50 <_dtoa_r+0x990>
 8006934:	9b06      	ldr	r3, [sp, #24]
 8006936:	2b02      	cmp	r3, #2
 8006938:	dc51      	bgt.n	80069de <_dtoa_r+0x91e>
 800693a:	e089      	b.n	8006a50 <_dtoa_r+0x990>
 800693c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800693e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006942:	e74b      	b.n	80067dc <_dtoa_r+0x71c>
 8006944:	9b03      	ldr	r3, [sp, #12]
 8006946:	1e5e      	subs	r6, r3, #1
 8006948:	9b07      	ldr	r3, [sp, #28]
 800694a:	42b3      	cmp	r3, r6
 800694c:	bfbf      	itttt	lt
 800694e:	9b07      	ldrlt	r3, [sp, #28]
 8006950:	9607      	strlt	r6, [sp, #28]
 8006952:	1af2      	sublt	r2, r6, r3
 8006954:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006956:	bfb6      	itet	lt
 8006958:	189b      	addlt	r3, r3, r2
 800695a:	1b9e      	subge	r6, r3, r6
 800695c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800695e:	9b03      	ldr	r3, [sp, #12]
 8006960:	bfb8      	it	lt
 8006962:	2600      	movlt	r6, #0
 8006964:	2b00      	cmp	r3, #0
 8006966:	bfb7      	itett	lt
 8006968:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800696c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006970:	1a9d      	sublt	r5, r3, r2
 8006972:	2300      	movlt	r3, #0
 8006974:	e734      	b.n	80067e0 <_dtoa_r+0x720>
 8006976:	9e07      	ldr	r6, [sp, #28]
 8006978:	9d04      	ldr	r5, [sp, #16]
 800697a:	9f08      	ldr	r7, [sp, #32]
 800697c:	e73b      	b.n	80067f6 <_dtoa_r+0x736>
 800697e:	9a07      	ldr	r2, [sp, #28]
 8006980:	e767      	b.n	8006852 <_dtoa_r+0x792>
 8006982:	9b06      	ldr	r3, [sp, #24]
 8006984:	2b01      	cmp	r3, #1
 8006986:	dc18      	bgt.n	80069ba <_dtoa_r+0x8fa>
 8006988:	f1ba 0f00 	cmp.w	sl, #0
 800698c:	d115      	bne.n	80069ba <_dtoa_r+0x8fa>
 800698e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006992:	b993      	cbnz	r3, 80069ba <_dtoa_r+0x8fa>
 8006994:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006998:	0d1b      	lsrs	r3, r3, #20
 800699a:	051b      	lsls	r3, r3, #20
 800699c:	b183      	cbz	r3, 80069c0 <_dtoa_r+0x900>
 800699e:	9b04      	ldr	r3, [sp, #16]
 80069a0:	3301      	adds	r3, #1
 80069a2:	9304      	str	r3, [sp, #16]
 80069a4:	9b05      	ldr	r3, [sp, #20]
 80069a6:	3301      	adds	r3, #1
 80069a8:	9305      	str	r3, [sp, #20]
 80069aa:	f04f 0801 	mov.w	r8, #1
 80069ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	f47f af6a 	bne.w	800688a <_dtoa_r+0x7ca>
 80069b6:	2001      	movs	r0, #1
 80069b8:	e76f      	b.n	800689a <_dtoa_r+0x7da>
 80069ba:	f04f 0800 	mov.w	r8, #0
 80069be:	e7f6      	b.n	80069ae <_dtoa_r+0x8ee>
 80069c0:	4698      	mov	r8, r3
 80069c2:	e7f4      	b.n	80069ae <_dtoa_r+0x8ee>
 80069c4:	f43f af7d 	beq.w	80068c2 <_dtoa_r+0x802>
 80069c8:	4618      	mov	r0, r3
 80069ca:	301c      	adds	r0, #28
 80069cc:	e772      	b.n	80068b4 <_dtoa_r+0x7f4>
 80069ce:	9b03      	ldr	r3, [sp, #12]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	dc37      	bgt.n	8006a44 <_dtoa_r+0x984>
 80069d4:	9b06      	ldr	r3, [sp, #24]
 80069d6:	2b02      	cmp	r3, #2
 80069d8:	dd34      	ble.n	8006a44 <_dtoa_r+0x984>
 80069da:	9b03      	ldr	r3, [sp, #12]
 80069dc:	9302      	str	r3, [sp, #8]
 80069de:	9b02      	ldr	r3, [sp, #8]
 80069e0:	b96b      	cbnz	r3, 80069fe <_dtoa_r+0x93e>
 80069e2:	4631      	mov	r1, r6
 80069e4:	2205      	movs	r2, #5
 80069e6:	4620      	mov	r0, r4
 80069e8:	f000 fd56 	bl	8007498 <__multadd>
 80069ec:	4601      	mov	r1, r0
 80069ee:	4606      	mov	r6, r0
 80069f0:	ee18 0a10 	vmov	r0, s16
 80069f4:	f000 ffba 	bl	800796c <__mcmp>
 80069f8:	2800      	cmp	r0, #0
 80069fa:	f73f adbb 	bgt.w	8006574 <_dtoa_r+0x4b4>
 80069fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a00:	9d01      	ldr	r5, [sp, #4]
 8006a02:	43db      	mvns	r3, r3
 8006a04:	9300      	str	r3, [sp, #0]
 8006a06:	f04f 0800 	mov.w	r8, #0
 8006a0a:	4631      	mov	r1, r6
 8006a0c:	4620      	mov	r0, r4
 8006a0e:	f000 fd21 	bl	8007454 <_Bfree>
 8006a12:	2f00      	cmp	r7, #0
 8006a14:	f43f aea4 	beq.w	8006760 <_dtoa_r+0x6a0>
 8006a18:	f1b8 0f00 	cmp.w	r8, #0
 8006a1c:	d005      	beq.n	8006a2a <_dtoa_r+0x96a>
 8006a1e:	45b8      	cmp	r8, r7
 8006a20:	d003      	beq.n	8006a2a <_dtoa_r+0x96a>
 8006a22:	4641      	mov	r1, r8
 8006a24:	4620      	mov	r0, r4
 8006a26:	f000 fd15 	bl	8007454 <_Bfree>
 8006a2a:	4639      	mov	r1, r7
 8006a2c:	4620      	mov	r0, r4
 8006a2e:	f000 fd11 	bl	8007454 <_Bfree>
 8006a32:	e695      	b.n	8006760 <_dtoa_r+0x6a0>
 8006a34:	2600      	movs	r6, #0
 8006a36:	4637      	mov	r7, r6
 8006a38:	e7e1      	b.n	80069fe <_dtoa_r+0x93e>
 8006a3a:	9700      	str	r7, [sp, #0]
 8006a3c:	4637      	mov	r7, r6
 8006a3e:	e599      	b.n	8006574 <_dtoa_r+0x4b4>
 8006a40:	40240000 	.word	0x40240000
 8006a44:	9b08      	ldr	r3, [sp, #32]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	f000 80ca 	beq.w	8006be0 <_dtoa_r+0xb20>
 8006a4c:	9b03      	ldr	r3, [sp, #12]
 8006a4e:	9302      	str	r3, [sp, #8]
 8006a50:	2d00      	cmp	r5, #0
 8006a52:	dd05      	ble.n	8006a60 <_dtoa_r+0x9a0>
 8006a54:	4639      	mov	r1, r7
 8006a56:	462a      	mov	r2, r5
 8006a58:	4620      	mov	r0, r4
 8006a5a:	f000 ff17 	bl	800788c <__lshift>
 8006a5e:	4607      	mov	r7, r0
 8006a60:	f1b8 0f00 	cmp.w	r8, #0
 8006a64:	d05b      	beq.n	8006b1e <_dtoa_r+0xa5e>
 8006a66:	6879      	ldr	r1, [r7, #4]
 8006a68:	4620      	mov	r0, r4
 8006a6a:	f000 fcb3 	bl	80073d4 <_Balloc>
 8006a6e:	4605      	mov	r5, r0
 8006a70:	b928      	cbnz	r0, 8006a7e <_dtoa_r+0x9be>
 8006a72:	4b87      	ldr	r3, [pc, #540]	; (8006c90 <_dtoa_r+0xbd0>)
 8006a74:	4602      	mov	r2, r0
 8006a76:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006a7a:	f7ff bb3b 	b.w	80060f4 <_dtoa_r+0x34>
 8006a7e:	693a      	ldr	r2, [r7, #16]
 8006a80:	3202      	adds	r2, #2
 8006a82:	0092      	lsls	r2, r2, #2
 8006a84:	f107 010c 	add.w	r1, r7, #12
 8006a88:	300c      	adds	r0, #12
 8006a8a:	f000 fc95 	bl	80073b8 <memcpy>
 8006a8e:	2201      	movs	r2, #1
 8006a90:	4629      	mov	r1, r5
 8006a92:	4620      	mov	r0, r4
 8006a94:	f000 fefa 	bl	800788c <__lshift>
 8006a98:	9b01      	ldr	r3, [sp, #4]
 8006a9a:	f103 0901 	add.w	r9, r3, #1
 8006a9e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8006aa2:	4413      	add	r3, r2
 8006aa4:	9305      	str	r3, [sp, #20]
 8006aa6:	f00a 0301 	and.w	r3, sl, #1
 8006aaa:	46b8      	mov	r8, r7
 8006aac:	9304      	str	r3, [sp, #16]
 8006aae:	4607      	mov	r7, r0
 8006ab0:	4631      	mov	r1, r6
 8006ab2:	ee18 0a10 	vmov	r0, s16
 8006ab6:	f7ff fa77 	bl	8005fa8 <quorem>
 8006aba:	4641      	mov	r1, r8
 8006abc:	9002      	str	r0, [sp, #8]
 8006abe:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006ac2:	ee18 0a10 	vmov	r0, s16
 8006ac6:	f000 ff51 	bl	800796c <__mcmp>
 8006aca:	463a      	mov	r2, r7
 8006acc:	9003      	str	r0, [sp, #12]
 8006ace:	4631      	mov	r1, r6
 8006ad0:	4620      	mov	r0, r4
 8006ad2:	f000 ff67 	bl	80079a4 <__mdiff>
 8006ad6:	68c2      	ldr	r2, [r0, #12]
 8006ad8:	f109 3bff 	add.w	fp, r9, #4294967295
 8006adc:	4605      	mov	r5, r0
 8006ade:	bb02      	cbnz	r2, 8006b22 <_dtoa_r+0xa62>
 8006ae0:	4601      	mov	r1, r0
 8006ae2:	ee18 0a10 	vmov	r0, s16
 8006ae6:	f000 ff41 	bl	800796c <__mcmp>
 8006aea:	4602      	mov	r2, r0
 8006aec:	4629      	mov	r1, r5
 8006aee:	4620      	mov	r0, r4
 8006af0:	9207      	str	r2, [sp, #28]
 8006af2:	f000 fcaf 	bl	8007454 <_Bfree>
 8006af6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8006afa:	ea43 0102 	orr.w	r1, r3, r2
 8006afe:	9b04      	ldr	r3, [sp, #16]
 8006b00:	430b      	orrs	r3, r1
 8006b02:	464d      	mov	r5, r9
 8006b04:	d10f      	bne.n	8006b26 <_dtoa_r+0xa66>
 8006b06:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006b0a:	d02a      	beq.n	8006b62 <_dtoa_r+0xaa2>
 8006b0c:	9b03      	ldr	r3, [sp, #12]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	dd02      	ble.n	8006b18 <_dtoa_r+0xa58>
 8006b12:	9b02      	ldr	r3, [sp, #8]
 8006b14:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006b18:	f88b a000 	strb.w	sl, [fp]
 8006b1c:	e775      	b.n	8006a0a <_dtoa_r+0x94a>
 8006b1e:	4638      	mov	r0, r7
 8006b20:	e7ba      	b.n	8006a98 <_dtoa_r+0x9d8>
 8006b22:	2201      	movs	r2, #1
 8006b24:	e7e2      	b.n	8006aec <_dtoa_r+0xa2c>
 8006b26:	9b03      	ldr	r3, [sp, #12]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	db04      	blt.n	8006b36 <_dtoa_r+0xa76>
 8006b2c:	9906      	ldr	r1, [sp, #24]
 8006b2e:	430b      	orrs	r3, r1
 8006b30:	9904      	ldr	r1, [sp, #16]
 8006b32:	430b      	orrs	r3, r1
 8006b34:	d122      	bne.n	8006b7c <_dtoa_r+0xabc>
 8006b36:	2a00      	cmp	r2, #0
 8006b38:	ddee      	ble.n	8006b18 <_dtoa_r+0xa58>
 8006b3a:	ee18 1a10 	vmov	r1, s16
 8006b3e:	2201      	movs	r2, #1
 8006b40:	4620      	mov	r0, r4
 8006b42:	f000 fea3 	bl	800788c <__lshift>
 8006b46:	4631      	mov	r1, r6
 8006b48:	ee08 0a10 	vmov	s16, r0
 8006b4c:	f000 ff0e 	bl	800796c <__mcmp>
 8006b50:	2800      	cmp	r0, #0
 8006b52:	dc03      	bgt.n	8006b5c <_dtoa_r+0xa9c>
 8006b54:	d1e0      	bne.n	8006b18 <_dtoa_r+0xa58>
 8006b56:	f01a 0f01 	tst.w	sl, #1
 8006b5a:	d0dd      	beq.n	8006b18 <_dtoa_r+0xa58>
 8006b5c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006b60:	d1d7      	bne.n	8006b12 <_dtoa_r+0xa52>
 8006b62:	2339      	movs	r3, #57	; 0x39
 8006b64:	f88b 3000 	strb.w	r3, [fp]
 8006b68:	462b      	mov	r3, r5
 8006b6a:	461d      	mov	r5, r3
 8006b6c:	3b01      	subs	r3, #1
 8006b6e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006b72:	2a39      	cmp	r2, #57	; 0x39
 8006b74:	d071      	beq.n	8006c5a <_dtoa_r+0xb9a>
 8006b76:	3201      	adds	r2, #1
 8006b78:	701a      	strb	r2, [r3, #0]
 8006b7a:	e746      	b.n	8006a0a <_dtoa_r+0x94a>
 8006b7c:	2a00      	cmp	r2, #0
 8006b7e:	dd07      	ble.n	8006b90 <_dtoa_r+0xad0>
 8006b80:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006b84:	d0ed      	beq.n	8006b62 <_dtoa_r+0xaa2>
 8006b86:	f10a 0301 	add.w	r3, sl, #1
 8006b8a:	f88b 3000 	strb.w	r3, [fp]
 8006b8e:	e73c      	b.n	8006a0a <_dtoa_r+0x94a>
 8006b90:	9b05      	ldr	r3, [sp, #20]
 8006b92:	f809 ac01 	strb.w	sl, [r9, #-1]
 8006b96:	4599      	cmp	r9, r3
 8006b98:	d047      	beq.n	8006c2a <_dtoa_r+0xb6a>
 8006b9a:	ee18 1a10 	vmov	r1, s16
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	220a      	movs	r2, #10
 8006ba2:	4620      	mov	r0, r4
 8006ba4:	f000 fc78 	bl	8007498 <__multadd>
 8006ba8:	45b8      	cmp	r8, r7
 8006baa:	ee08 0a10 	vmov	s16, r0
 8006bae:	f04f 0300 	mov.w	r3, #0
 8006bb2:	f04f 020a 	mov.w	r2, #10
 8006bb6:	4641      	mov	r1, r8
 8006bb8:	4620      	mov	r0, r4
 8006bba:	d106      	bne.n	8006bca <_dtoa_r+0xb0a>
 8006bbc:	f000 fc6c 	bl	8007498 <__multadd>
 8006bc0:	4680      	mov	r8, r0
 8006bc2:	4607      	mov	r7, r0
 8006bc4:	f109 0901 	add.w	r9, r9, #1
 8006bc8:	e772      	b.n	8006ab0 <_dtoa_r+0x9f0>
 8006bca:	f000 fc65 	bl	8007498 <__multadd>
 8006bce:	4639      	mov	r1, r7
 8006bd0:	4680      	mov	r8, r0
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	220a      	movs	r2, #10
 8006bd6:	4620      	mov	r0, r4
 8006bd8:	f000 fc5e 	bl	8007498 <__multadd>
 8006bdc:	4607      	mov	r7, r0
 8006bde:	e7f1      	b.n	8006bc4 <_dtoa_r+0xb04>
 8006be0:	9b03      	ldr	r3, [sp, #12]
 8006be2:	9302      	str	r3, [sp, #8]
 8006be4:	9d01      	ldr	r5, [sp, #4]
 8006be6:	ee18 0a10 	vmov	r0, s16
 8006bea:	4631      	mov	r1, r6
 8006bec:	f7ff f9dc 	bl	8005fa8 <quorem>
 8006bf0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006bf4:	9b01      	ldr	r3, [sp, #4]
 8006bf6:	f805 ab01 	strb.w	sl, [r5], #1
 8006bfa:	1aea      	subs	r2, r5, r3
 8006bfc:	9b02      	ldr	r3, [sp, #8]
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	dd09      	ble.n	8006c16 <_dtoa_r+0xb56>
 8006c02:	ee18 1a10 	vmov	r1, s16
 8006c06:	2300      	movs	r3, #0
 8006c08:	220a      	movs	r2, #10
 8006c0a:	4620      	mov	r0, r4
 8006c0c:	f000 fc44 	bl	8007498 <__multadd>
 8006c10:	ee08 0a10 	vmov	s16, r0
 8006c14:	e7e7      	b.n	8006be6 <_dtoa_r+0xb26>
 8006c16:	9b02      	ldr	r3, [sp, #8]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	bfc8      	it	gt
 8006c1c:	461d      	movgt	r5, r3
 8006c1e:	9b01      	ldr	r3, [sp, #4]
 8006c20:	bfd8      	it	le
 8006c22:	2501      	movle	r5, #1
 8006c24:	441d      	add	r5, r3
 8006c26:	f04f 0800 	mov.w	r8, #0
 8006c2a:	ee18 1a10 	vmov	r1, s16
 8006c2e:	2201      	movs	r2, #1
 8006c30:	4620      	mov	r0, r4
 8006c32:	f000 fe2b 	bl	800788c <__lshift>
 8006c36:	4631      	mov	r1, r6
 8006c38:	ee08 0a10 	vmov	s16, r0
 8006c3c:	f000 fe96 	bl	800796c <__mcmp>
 8006c40:	2800      	cmp	r0, #0
 8006c42:	dc91      	bgt.n	8006b68 <_dtoa_r+0xaa8>
 8006c44:	d102      	bne.n	8006c4c <_dtoa_r+0xb8c>
 8006c46:	f01a 0f01 	tst.w	sl, #1
 8006c4a:	d18d      	bne.n	8006b68 <_dtoa_r+0xaa8>
 8006c4c:	462b      	mov	r3, r5
 8006c4e:	461d      	mov	r5, r3
 8006c50:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006c54:	2a30      	cmp	r2, #48	; 0x30
 8006c56:	d0fa      	beq.n	8006c4e <_dtoa_r+0xb8e>
 8006c58:	e6d7      	b.n	8006a0a <_dtoa_r+0x94a>
 8006c5a:	9a01      	ldr	r2, [sp, #4]
 8006c5c:	429a      	cmp	r2, r3
 8006c5e:	d184      	bne.n	8006b6a <_dtoa_r+0xaaa>
 8006c60:	9b00      	ldr	r3, [sp, #0]
 8006c62:	3301      	adds	r3, #1
 8006c64:	9300      	str	r3, [sp, #0]
 8006c66:	2331      	movs	r3, #49	; 0x31
 8006c68:	7013      	strb	r3, [r2, #0]
 8006c6a:	e6ce      	b.n	8006a0a <_dtoa_r+0x94a>
 8006c6c:	4b09      	ldr	r3, [pc, #36]	; (8006c94 <_dtoa_r+0xbd4>)
 8006c6e:	f7ff ba95 	b.w	800619c <_dtoa_r+0xdc>
 8006c72:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	f47f aa6e 	bne.w	8006156 <_dtoa_r+0x96>
 8006c7a:	4b07      	ldr	r3, [pc, #28]	; (8006c98 <_dtoa_r+0xbd8>)
 8006c7c:	f7ff ba8e 	b.w	800619c <_dtoa_r+0xdc>
 8006c80:	9b02      	ldr	r3, [sp, #8]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	dcae      	bgt.n	8006be4 <_dtoa_r+0xb24>
 8006c86:	9b06      	ldr	r3, [sp, #24]
 8006c88:	2b02      	cmp	r3, #2
 8006c8a:	f73f aea8 	bgt.w	80069de <_dtoa_r+0x91e>
 8006c8e:	e7a9      	b.n	8006be4 <_dtoa_r+0xb24>
 8006c90:	08009058 	.word	0x08009058
 8006c94:	08008e5c 	.word	0x08008e5c
 8006c98:	08008fd9 	.word	0x08008fd9

08006c9c <rshift>:
 8006c9c:	6903      	ldr	r3, [r0, #16]
 8006c9e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006ca2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006ca6:	ea4f 1261 	mov.w	r2, r1, asr #5
 8006caa:	f100 0414 	add.w	r4, r0, #20
 8006cae:	dd45      	ble.n	8006d3c <rshift+0xa0>
 8006cb0:	f011 011f 	ands.w	r1, r1, #31
 8006cb4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8006cb8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8006cbc:	d10c      	bne.n	8006cd8 <rshift+0x3c>
 8006cbe:	f100 0710 	add.w	r7, r0, #16
 8006cc2:	4629      	mov	r1, r5
 8006cc4:	42b1      	cmp	r1, r6
 8006cc6:	d334      	bcc.n	8006d32 <rshift+0x96>
 8006cc8:	1a9b      	subs	r3, r3, r2
 8006cca:	009b      	lsls	r3, r3, #2
 8006ccc:	1eea      	subs	r2, r5, #3
 8006cce:	4296      	cmp	r6, r2
 8006cd0:	bf38      	it	cc
 8006cd2:	2300      	movcc	r3, #0
 8006cd4:	4423      	add	r3, r4
 8006cd6:	e015      	b.n	8006d04 <rshift+0x68>
 8006cd8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8006cdc:	f1c1 0820 	rsb	r8, r1, #32
 8006ce0:	40cf      	lsrs	r7, r1
 8006ce2:	f105 0e04 	add.w	lr, r5, #4
 8006ce6:	46a1      	mov	r9, r4
 8006ce8:	4576      	cmp	r6, lr
 8006cea:	46f4      	mov	ip, lr
 8006cec:	d815      	bhi.n	8006d1a <rshift+0x7e>
 8006cee:	1a9a      	subs	r2, r3, r2
 8006cf0:	0092      	lsls	r2, r2, #2
 8006cf2:	3a04      	subs	r2, #4
 8006cf4:	3501      	adds	r5, #1
 8006cf6:	42ae      	cmp	r6, r5
 8006cf8:	bf38      	it	cc
 8006cfa:	2200      	movcc	r2, #0
 8006cfc:	18a3      	adds	r3, r4, r2
 8006cfe:	50a7      	str	r7, [r4, r2]
 8006d00:	b107      	cbz	r7, 8006d04 <rshift+0x68>
 8006d02:	3304      	adds	r3, #4
 8006d04:	1b1a      	subs	r2, r3, r4
 8006d06:	42a3      	cmp	r3, r4
 8006d08:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006d0c:	bf08      	it	eq
 8006d0e:	2300      	moveq	r3, #0
 8006d10:	6102      	str	r2, [r0, #16]
 8006d12:	bf08      	it	eq
 8006d14:	6143      	streq	r3, [r0, #20]
 8006d16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006d1a:	f8dc c000 	ldr.w	ip, [ip]
 8006d1e:	fa0c fc08 	lsl.w	ip, ip, r8
 8006d22:	ea4c 0707 	orr.w	r7, ip, r7
 8006d26:	f849 7b04 	str.w	r7, [r9], #4
 8006d2a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006d2e:	40cf      	lsrs	r7, r1
 8006d30:	e7da      	b.n	8006ce8 <rshift+0x4c>
 8006d32:	f851 cb04 	ldr.w	ip, [r1], #4
 8006d36:	f847 cf04 	str.w	ip, [r7, #4]!
 8006d3a:	e7c3      	b.n	8006cc4 <rshift+0x28>
 8006d3c:	4623      	mov	r3, r4
 8006d3e:	e7e1      	b.n	8006d04 <rshift+0x68>

08006d40 <__hexdig_fun>:
 8006d40:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006d44:	2b09      	cmp	r3, #9
 8006d46:	d802      	bhi.n	8006d4e <__hexdig_fun+0xe>
 8006d48:	3820      	subs	r0, #32
 8006d4a:	b2c0      	uxtb	r0, r0
 8006d4c:	4770      	bx	lr
 8006d4e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8006d52:	2b05      	cmp	r3, #5
 8006d54:	d801      	bhi.n	8006d5a <__hexdig_fun+0x1a>
 8006d56:	3847      	subs	r0, #71	; 0x47
 8006d58:	e7f7      	b.n	8006d4a <__hexdig_fun+0xa>
 8006d5a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8006d5e:	2b05      	cmp	r3, #5
 8006d60:	d801      	bhi.n	8006d66 <__hexdig_fun+0x26>
 8006d62:	3827      	subs	r0, #39	; 0x27
 8006d64:	e7f1      	b.n	8006d4a <__hexdig_fun+0xa>
 8006d66:	2000      	movs	r0, #0
 8006d68:	4770      	bx	lr
	...

08006d6c <__gethex>:
 8006d6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d70:	ed2d 8b02 	vpush	{d8}
 8006d74:	b089      	sub	sp, #36	; 0x24
 8006d76:	ee08 0a10 	vmov	s16, r0
 8006d7a:	9304      	str	r3, [sp, #16]
 8006d7c:	4bb4      	ldr	r3, [pc, #720]	; (8007050 <__gethex+0x2e4>)
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	9301      	str	r3, [sp, #4]
 8006d82:	4618      	mov	r0, r3
 8006d84:	468b      	mov	fp, r1
 8006d86:	4690      	mov	r8, r2
 8006d88:	f7f9 fa42 	bl	8000210 <strlen>
 8006d8c:	9b01      	ldr	r3, [sp, #4]
 8006d8e:	f8db 2000 	ldr.w	r2, [fp]
 8006d92:	4403      	add	r3, r0
 8006d94:	4682      	mov	sl, r0
 8006d96:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8006d9a:	9305      	str	r3, [sp, #20]
 8006d9c:	1c93      	adds	r3, r2, #2
 8006d9e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8006da2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8006da6:	32fe      	adds	r2, #254	; 0xfe
 8006da8:	18d1      	adds	r1, r2, r3
 8006daa:	461f      	mov	r7, r3
 8006dac:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006db0:	9100      	str	r1, [sp, #0]
 8006db2:	2830      	cmp	r0, #48	; 0x30
 8006db4:	d0f8      	beq.n	8006da8 <__gethex+0x3c>
 8006db6:	f7ff ffc3 	bl	8006d40 <__hexdig_fun>
 8006dba:	4604      	mov	r4, r0
 8006dbc:	2800      	cmp	r0, #0
 8006dbe:	d13a      	bne.n	8006e36 <__gethex+0xca>
 8006dc0:	9901      	ldr	r1, [sp, #4]
 8006dc2:	4652      	mov	r2, sl
 8006dc4:	4638      	mov	r0, r7
 8006dc6:	f001 fa33 	bl	8008230 <strncmp>
 8006dca:	4605      	mov	r5, r0
 8006dcc:	2800      	cmp	r0, #0
 8006dce:	d168      	bne.n	8006ea2 <__gethex+0x136>
 8006dd0:	f817 000a 	ldrb.w	r0, [r7, sl]
 8006dd4:	eb07 060a 	add.w	r6, r7, sl
 8006dd8:	f7ff ffb2 	bl	8006d40 <__hexdig_fun>
 8006ddc:	2800      	cmp	r0, #0
 8006dde:	d062      	beq.n	8006ea6 <__gethex+0x13a>
 8006de0:	4633      	mov	r3, r6
 8006de2:	7818      	ldrb	r0, [r3, #0]
 8006de4:	2830      	cmp	r0, #48	; 0x30
 8006de6:	461f      	mov	r7, r3
 8006de8:	f103 0301 	add.w	r3, r3, #1
 8006dec:	d0f9      	beq.n	8006de2 <__gethex+0x76>
 8006dee:	f7ff ffa7 	bl	8006d40 <__hexdig_fun>
 8006df2:	2301      	movs	r3, #1
 8006df4:	fab0 f480 	clz	r4, r0
 8006df8:	0964      	lsrs	r4, r4, #5
 8006dfa:	4635      	mov	r5, r6
 8006dfc:	9300      	str	r3, [sp, #0]
 8006dfe:	463a      	mov	r2, r7
 8006e00:	4616      	mov	r6, r2
 8006e02:	3201      	adds	r2, #1
 8006e04:	7830      	ldrb	r0, [r6, #0]
 8006e06:	f7ff ff9b 	bl	8006d40 <__hexdig_fun>
 8006e0a:	2800      	cmp	r0, #0
 8006e0c:	d1f8      	bne.n	8006e00 <__gethex+0x94>
 8006e0e:	9901      	ldr	r1, [sp, #4]
 8006e10:	4652      	mov	r2, sl
 8006e12:	4630      	mov	r0, r6
 8006e14:	f001 fa0c 	bl	8008230 <strncmp>
 8006e18:	b980      	cbnz	r0, 8006e3c <__gethex+0xd0>
 8006e1a:	b94d      	cbnz	r5, 8006e30 <__gethex+0xc4>
 8006e1c:	eb06 050a 	add.w	r5, r6, sl
 8006e20:	462a      	mov	r2, r5
 8006e22:	4616      	mov	r6, r2
 8006e24:	3201      	adds	r2, #1
 8006e26:	7830      	ldrb	r0, [r6, #0]
 8006e28:	f7ff ff8a 	bl	8006d40 <__hexdig_fun>
 8006e2c:	2800      	cmp	r0, #0
 8006e2e:	d1f8      	bne.n	8006e22 <__gethex+0xb6>
 8006e30:	1bad      	subs	r5, r5, r6
 8006e32:	00ad      	lsls	r5, r5, #2
 8006e34:	e004      	b.n	8006e40 <__gethex+0xd4>
 8006e36:	2400      	movs	r4, #0
 8006e38:	4625      	mov	r5, r4
 8006e3a:	e7e0      	b.n	8006dfe <__gethex+0x92>
 8006e3c:	2d00      	cmp	r5, #0
 8006e3e:	d1f7      	bne.n	8006e30 <__gethex+0xc4>
 8006e40:	7833      	ldrb	r3, [r6, #0]
 8006e42:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006e46:	2b50      	cmp	r3, #80	; 0x50
 8006e48:	d13b      	bne.n	8006ec2 <__gethex+0x156>
 8006e4a:	7873      	ldrb	r3, [r6, #1]
 8006e4c:	2b2b      	cmp	r3, #43	; 0x2b
 8006e4e:	d02c      	beq.n	8006eaa <__gethex+0x13e>
 8006e50:	2b2d      	cmp	r3, #45	; 0x2d
 8006e52:	d02e      	beq.n	8006eb2 <__gethex+0x146>
 8006e54:	1c71      	adds	r1, r6, #1
 8006e56:	f04f 0900 	mov.w	r9, #0
 8006e5a:	7808      	ldrb	r0, [r1, #0]
 8006e5c:	f7ff ff70 	bl	8006d40 <__hexdig_fun>
 8006e60:	1e43      	subs	r3, r0, #1
 8006e62:	b2db      	uxtb	r3, r3
 8006e64:	2b18      	cmp	r3, #24
 8006e66:	d82c      	bhi.n	8006ec2 <__gethex+0x156>
 8006e68:	f1a0 0210 	sub.w	r2, r0, #16
 8006e6c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006e70:	f7ff ff66 	bl	8006d40 <__hexdig_fun>
 8006e74:	1e43      	subs	r3, r0, #1
 8006e76:	b2db      	uxtb	r3, r3
 8006e78:	2b18      	cmp	r3, #24
 8006e7a:	d91d      	bls.n	8006eb8 <__gethex+0x14c>
 8006e7c:	f1b9 0f00 	cmp.w	r9, #0
 8006e80:	d000      	beq.n	8006e84 <__gethex+0x118>
 8006e82:	4252      	negs	r2, r2
 8006e84:	4415      	add	r5, r2
 8006e86:	f8cb 1000 	str.w	r1, [fp]
 8006e8a:	b1e4      	cbz	r4, 8006ec6 <__gethex+0x15a>
 8006e8c:	9b00      	ldr	r3, [sp, #0]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	bf14      	ite	ne
 8006e92:	2700      	movne	r7, #0
 8006e94:	2706      	moveq	r7, #6
 8006e96:	4638      	mov	r0, r7
 8006e98:	b009      	add	sp, #36	; 0x24
 8006e9a:	ecbd 8b02 	vpop	{d8}
 8006e9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ea2:	463e      	mov	r6, r7
 8006ea4:	4625      	mov	r5, r4
 8006ea6:	2401      	movs	r4, #1
 8006ea8:	e7ca      	b.n	8006e40 <__gethex+0xd4>
 8006eaa:	f04f 0900 	mov.w	r9, #0
 8006eae:	1cb1      	adds	r1, r6, #2
 8006eb0:	e7d3      	b.n	8006e5a <__gethex+0xee>
 8006eb2:	f04f 0901 	mov.w	r9, #1
 8006eb6:	e7fa      	b.n	8006eae <__gethex+0x142>
 8006eb8:	230a      	movs	r3, #10
 8006eba:	fb03 0202 	mla	r2, r3, r2, r0
 8006ebe:	3a10      	subs	r2, #16
 8006ec0:	e7d4      	b.n	8006e6c <__gethex+0x100>
 8006ec2:	4631      	mov	r1, r6
 8006ec4:	e7df      	b.n	8006e86 <__gethex+0x11a>
 8006ec6:	1bf3      	subs	r3, r6, r7
 8006ec8:	3b01      	subs	r3, #1
 8006eca:	4621      	mov	r1, r4
 8006ecc:	2b07      	cmp	r3, #7
 8006ece:	dc0b      	bgt.n	8006ee8 <__gethex+0x17c>
 8006ed0:	ee18 0a10 	vmov	r0, s16
 8006ed4:	f000 fa7e 	bl	80073d4 <_Balloc>
 8006ed8:	4604      	mov	r4, r0
 8006eda:	b940      	cbnz	r0, 8006eee <__gethex+0x182>
 8006edc:	4b5d      	ldr	r3, [pc, #372]	; (8007054 <__gethex+0x2e8>)
 8006ede:	4602      	mov	r2, r0
 8006ee0:	21de      	movs	r1, #222	; 0xde
 8006ee2:	485d      	ldr	r0, [pc, #372]	; (8007058 <__gethex+0x2ec>)
 8006ee4:	f001 f9c6 	bl	8008274 <__assert_func>
 8006ee8:	3101      	adds	r1, #1
 8006eea:	105b      	asrs	r3, r3, #1
 8006eec:	e7ee      	b.n	8006ecc <__gethex+0x160>
 8006eee:	f100 0914 	add.w	r9, r0, #20
 8006ef2:	f04f 0b00 	mov.w	fp, #0
 8006ef6:	f1ca 0301 	rsb	r3, sl, #1
 8006efa:	f8cd 9008 	str.w	r9, [sp, #8]
 8006efe:	f8cd b000 	str.w	fp, [sp]
 8006f02:	9306      	str	r3, [sp, #24]
 8006f04:	42b7      	cmp	r7, r6
 8006f06:	d340      	bcc.n	8006f8a <__gethex+0x21e>
 8006f08:	9802      	ldr	r0, [sp, #8]
 8006f0a:	9b00      	ldr	r3, [sp, #0]
 8006f0c:	f840 3b04 	str.w	r3, [r0], #4
 8006f10:	eba0 0009 	sub.w	r0, r0, r9
 8006f14:	1080      	asrs	r0, r0, #2
 8006f16:	0146      	lsls	r6, r0, #5
 8006f18:	6120      	str	r0, [r4, #16]
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	f000 fb4c 	bl	80075b8 <__hi0bits>
 8006f20:	1a30      	subs	r0, r6, r0
 8006f22:	f8d8 6000 	ldr.w	r6, [r8]
 8006f26:	42b0      	cmp	r0, r6
 8006f28:	dd63      	ble.n	8006ff2 <__gethex+0x286>
 8006f2a:	1b87      	subs	r7, r0, r6
 8006f2c:	4639      	mov	r1, r7
 8006f2e:	4620      	mov	r0, r4
 8006f30:	f000 fef0 	bl	8007d14 <__any_on>
 8006f34:	4682      	mov	sl, r0
 8006f36:	b1a8      	cbz	r0, 8006f64 <__gethex+0x1f8>
 8006f38:	1e7b      	subs	r3, r7, #1
 8006f3a:	1159      	asrs	r1, r3, #5
 8006f3c:	f003 021f 	and.w	r2, r3, #31
 8006f40:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8006f44:	f04f 0a01 	mov.w	sl, #1
 8006f48:	fa0a f202 	lsl.w	r2, sl, r2
 8006f4c:	420a      	tst	r2, r1
 8006f4e:	d009      	beq.n	8006f64 <__gethex+0x1f8>
 8006f50:	4553      	cmp	r3, sl
 8006f52:	dd05      	ble.n	8006f60 <__gethex+0x1f4>
 8006f54:	1eb9      	subs	r1, r7, #2
 8006f56:	4620      	mov	r0, r4
 8006f58:	f000 fedc 	bl	8007d14 <__any_on>
 8006f5c:	2800      	cmp	r0, #0
 8006f5e:	d145      	bne.n	8006fec <__gethex+0x280>
 8006f60:	f04f 0a02 	mov.w	sl, #2
 8006f64:	4639      	mov	r1, r7
 8006f66:	4620      	mov	r0, r4
 8006f68:	f7ff fe98 	bl	8006c9c <rshift>
 8006f6c:	443d      	add	r5, r7
 8006f6e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006f72:	42ab      	cmp	r3, r5
 8006f74:	da4c      	bge.n	8007010 <__gethex+0x2a4>
 8006f76:	ee18 0a10 	vmov	r0, s16
 8006f7a:	4621      	mov	r1, r4
 8006f7c:	f000 fa6a 	bl	8007454 <_Bfree>
 8006f80:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006f82:	2300      	movs	r3, #0
 8006f84:	6013      	str	r3, [r2, #0]
 8006f86:	27a3      	movs	r7, #163	; 0xa3
 8006f88:	e785      	b.n	8006e96 <__gethex+0x12a>
 8006f8a:	1e73      	subs	r3, r6, #1
 8006f8c:	9a05      	ldr	r2, [sp, #20]
 8006f8e:	9303      	str	r3, [sp, #12]
 8006f90:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006f94:	4293      	cmp	r3, r2
 8006f96:	d019      	beq.n	8006fcc <__gethex+0x260>
 8006f98:	f1bb 0f20 	cmp.w	fp, #32
 8006f9c:	d107      	bne.n	8006fae <__gethex+0x242>
 8006f9e:	9b02      	ldr	r3, [sp, #8]
 8006fa0:	9a00      	ldr	r2, [sp, #0]
 8006fa2:	f843 2b04 	str.w	r2, [r3], #4
 8006fa6:	9302      	str	r3, [sp, #8]
 8006fa8:	2300      	movs	r3, #0
 8006faa:	9300      	str	r3, [sp, #0]
 8006fac:	469b      	mov	fp, r3
 8006fae:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8006fb2:	f7ff fec5 	bl	8006d40 <__hexdig_fun>
 8006fb6:	9b00      	ldr	r3, [sp, #0]
 8006fb8:	f000 000f 	and.w	r0, r0, #15
 8006fbc:	fa00 f00b 	lsl.w	r0, r0, fp
 8006fc0:	4303      	orrs	r3, r0
 8006fc2:	9300      	str	r3, [sp, #0]
 8006fc4:	f10b 0b04 	add.w	fp, fp, #4
 8006fc8:	9b03      	ldr	r3, [sp, #12]
 8006fca:	e00d      	b.n	8006fe8 <__gethex+0x27c>
 8006fcc:	9b03      	ldr	r3, [sp, #12]
 8006fce:	9a06      	ldr	r2, [sp, #24]
 8006fd0:	4413      	add	r3, r2
 8006fd2:	42bb      	cmp	r3, r7
 8006fd4:	d3e0      	bcc.n	8006f98 <__gethex+0x22c>
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	9901      	ldr	r1, [sp, #4]
 8006fda:	9307      	str	r3, [sp, #28]
 8006fdc:	4652      	mov	r2, sl
 8006fde:	f001 f927 	bl	8008230 <strncmp>
 8006fe2:	9b07      	ldr	r3, [sp, #28]
 8006fe4:	2800      	cmp	r0, #0
 8006fe6:	d1d7      	bne.n	8006f98 <__gethex+0x22c>
 8006fe8:	461e      	mov	r6, r3
 8006fea:	e78b      	b.n	8006f04 <__gethex+0x198>
 8006fec:	f04f 0a03 	mov.w	sl, #3
 8006ff0:	e7b8      	b.n	8006f64 <__gethex+0x1f8>
 8006ff2:	da0a      	bge.n	800700a <__gethex+0x29e>
 8006ff4:	1a37      	subs	r7, r6, r0
 8006ff6:	4621      	mov	r1, r4
 8006ff8:	ee18 0a10 	vmov	r0, s16
 8006ffc:	463a      	mov	r2, r7
 8006ffe:	f000 fc45 	bl	800788c <__lshift>
 8007002:	1bed      	subs	r5, r5, r7
 8007004:	4604      	mov	r4, r0
 8007006:	f100 0914 	add.w	r9, r0, #20
 800700a:	f04f 0a00 	mov.w	sl, #0
 800700e:	e7ae      	b.n	8006f6e <__gethex+0x202>
 8007010:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007014:	42a8      	cmp	r0, r5
 8007016:	dd72      	ble.n	80070fe <__gethex+0x392>
 8007018:	1b45      	subs	r5, r0, r5
 800701a:	42ae      	cmp	r6, r5
 800701c:	dc36      	bgt.n	800708c <__gethex+0x320>
 800701e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007022:	2b02      	cmp	r3, #2
 8007024:	d02a      	beq.n	800707c <__gethex+0x310>
 8007026:	2b03      	cmp	r3, #3
 8007028:	d02c      	beq.n	8007084 <__gethex+0x318>
 800702a:	2b01      	cmp	r3, #1
 800702c:	d11c      	bne.n	8007068 <__gethex+0x2fc>
 800702e:	42ae      	cmp	r6, r5
 8007030:	d11a      	bne.n	8007068 <__gethex+0x2fc>
 8007032:	2e01      	cmp	r6, #1
 8007034:	d112      	bne.n	800705c <__gethex+0x2f0>
 8007036:	9a04      	ldr	r2, [sp, #16]
 8007038:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800703c:	6013      	str	r3, [r2, #0]
 800703e:	2301      	movs	r3, #1
 8007040:	6123      	str	r3, [r4, #16]
 8007042:	f8c9 3000 	str.w	r3, [r9]
 8007046:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007048:	2762      	movs	r7, #98	; 0x62
 800704a:	601c      	str	r4, [r3, #0]
 800704c:	e723      	b.n	8006e96 <__gethex+0x12a>
 800704e:	bf00      	nop
 8007050:	080090d0 	.word	0x080090d0
 8007054:	08009058 	.word	0x08009058
 8007058:	08009069 	.word	0x08009069
 800705c:	1e71      	subs	r1, r6, #1
 800705e:	4620      	mov	r0, r4
 8007060:	f000 fe58 	bl	8007d14 <__any_on>
 8007064:	2800      	cmp	r0, #0
 8007066:	d1e6      	bne.n	8007036 <__gethex+0x2ca>
 8007068:	ee18 0a10 	vmov	r0, s16
 800706c:	4621      	mov	r1, r4
 800706e:	f000 f9f1 	bl	8007454 <_Bfree>
 8007072:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007074:	2300      	movs	r3, #0
 8007076:	6013      	str	r3, [r2, #0]
 8007078:	2750      	movs	r7, #80	; 0x50
 800707a:	e70c      	b.n	8006e96 <__gethex+0x12a>
 800707c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800707e:	2b00      	cmp	r3, #0
 8007080:	d1f2      	bne.n	8007068 <__gethex+0x2fc>
 8007082:	e7d8      	b.n	8007036 <__gethex+0x2ca>
 8007084:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007086:	2b00      	cmp	r3, #0
 8007088:	d1d5      	bne.n	8007036 <__gethex+0x2ca>
 800708a:	e7ed      	b.n	8007068 <__gethex+0x2fc>
 800708c:	1e6f      	subs	r7, r5, #1
 800708e:	f1ba 0f00 	cmp.w	sl, #0
 8007092:	d131      	bne.n	80070f8 <__gethex+0x38c>
 8007094:	b127      	cbz	r7, 80070a0 <__gethex+0x334>
 8007096:	4639      	mov	r1, r7
 8007098:	4620      	mov	r0, r4
 800709a:	f000 fe3b 	bl	8007d14 <__any_on>
 800709e:	4682      	mov	sl, r0
 80070a0:	117b      	asrs	r3, r7, #5
 80070a2:	2101      	movs	r1, #1
 80070a4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80070a8:	f007 071f 	and.w	r7, r7, #31
 80070ac:	fa01 f707 	lsl.w	r7, r1, r7
 80070b0:	421f      	tst	r7, r3
 80070b2:	4629      	mov	r1, r5
 80070b4:	4620      	mov	r0, r4
 80070b6:	bf18      	it	ne
 80070b8:	f04a 0a02 	orrne.w	sl, sl, #2
 80070bc:	1b76      	subs	r6, r6, r5
 80070be:	f7ff fded 	bl	8006c9c <rshift>
 80070c2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80070c6:	2702      	movs	r7, #2
 80070c8:	f1ba 0f00 	cmp.w	sl, #0
 80070cc:	d048      	beq.n	8007160 <__gethex+0x3f4>
 80070ce:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80070d2:	2b02      	cmp	r3, #2
 80070d4:	d015      	beq.n	8007102 <__gethex+0x396>
 80070d6:	2b03      	cmp	r3, #3
 80070d8:	d017      	beq.n	800710a <__gethex+0x39e>
 80070da:	2b01      	cmp	r3, #1
 80070dc:	d109      	bne.n	80070f2 <__gethex+0x386>
 80070de:	f01a 0f02 	tst.w	sl, #2
 80070e2:	d006      	beq.n	80070f2 <__gethex+0x386>
 80070e4:	f8d9 0000 	ldr.w	r0, [r9]
 80070e8:	ea4a 0a00 	orr.w	sl, sl, r0
 80070ec:	f01a 0f01 	tst.w	sl, #1
 80070f0:	d10e      	bne.n	8007110 <__gethex+0x3a4>
 80070f2:	f047 0710 	orr.w	r7, r7, #16
 80070f6:	e033      	b.n	8007160 <__gethex+0x3f4>
 80070f8:	f04f 0a01 	mov.w	sl, #1
 80070fc:	e7d0      	b.n	80070a0 <__gethex+0x334>
 80070fe:	2701      	movs	r7, #1
 8007100:	e7e2      	b.n	80070c8 <__gethex+0x35c>
 8007102:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007104:	f1c3 0301 	rsb	r3, r3, #1
 8007108:	9315      	str	r3, [sp, #84]	; 0x54
 800710a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800710c:	2b00      	cmp	r3, #0
 800710e:	d0f0      	beq.n	80070f2 <__gethex+0x386>
 8007110:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007114:	f104 0314 	add.w	r3, r4, #20
 8007118:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800711c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007120:	f04f 0c00 	mov.w	ip, #0
 8007124:	4618      	mov	r0, r3
 8007126:	f853 2b04 	ldr.w	r2, [r3], #4
 800712a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800712e:	d01c      	beq.n	800716a <__gethex+0x3fe>
 8007130:	3201      	adds	r2, #1
 8007132:	6002      	str	r2, [r0, #0]
 8007134:	2f02      	cmp	r7, #2
 8007136:	f104 0314 	add.w	r3, r4, #20
 800713a:	d13f      	bne.n	80071bc <__gethex+0x450>
 800713c:	f8d8 2000 	ldr.w	r2, [r8]
 8007140:	3a01      	subs	r2, #1
 8007142:	42b2      	cmp	r2, r6
 8007144:	d10a      	bne.n	800715c <__gethex+0x3f0>
 8007146:	1171      	asrs	r1, r6, #5
 8007148:	2201      	movs	r2, #1
 800714a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800714e:	f006 061f 	and.w	r6, r6, #31
 8007152:	fa02 f606 	lsl.w	r6, r2, r6
 8007156:	421e      	tst	r6, r3
 8007158:	bf18      	it	ne
 800715a:	4617      	movne	r7, r2
 800715c:	f047 0720 	orr.w	r7, r7, #32
 8007160:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007162:	601c      	str	r4, [r3, #0]
 8007164:	9b04      	ldr	r3, [sp, #16]
 8007166:	601d      	str	r5, [r3, #0]
 8007168:	e695      	b.n	8006e96 <__gethex+0x12a>
 800716a:	4299      	cmp	r1, r3
 800716c:	f843 cc04 	str.w	ip, [r3, #-4]
 8007170:	d8d8      	bhi.n	8007124 <__gethex+0x3b8>
 8007172:	68a3      	ldr	r3, [r4, #8]
 8007174:	459b      	cmp	fp, r3
 8007176:	db19      	blt.n	80071ac <__gethex+0x440>
 8007178:	6861      	ldr	r1, [r4, #4]
 800717a:	ee18 0a10 	vmov	r0, s16
 800717e:	3101      	adds	r1, #1
 8007180:	f000 f928 	bl	80073d4 <_Balloc>
 8007184:	4681      	mov	r9, r0
 8007186:	b918      	cbnz	r0, 8007190 <__gethex+0x424>
 8007188:	4b1a      	ldr	r3, [pc, #104]	; (80071f4 <__gethex+0x488>)
 800718a:	4602      	mov	r2, r0
 800718c:	2184      	movs	r1, #132	; 0x84
 800718e:	e6a8      	b.n	8006ee2 <__gethex+0x176>
 8007190:	6922      	ldr	r2, [r4, #16]
 8007192:	3202      	adds	r2, #2
 8007194:	f104 010c 	add.w	r1, r4, #12
 8007198:	0092      	lsls	r2, r2, #2
 800719a:	300c      	adds	r0, #12
 800719c:	f000 f90c 	bl	80073b8 <memcpy>
 80071a0:	4621      	mov	r1, r4
 80071a2:	ee18 0a10 	vmov	r0, s16
 80071a6:	f000 f955 	bl	8007454 <_Bfree>
 80071aa:	464c      	mov	r4, r9
 80071ac:	6923      	ldr	r3, [r4, #16]
 80071ae:	1c5a      	adds	r2, r3, #1
 80071b0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80071b4:	6122      	str	r2, [r4, #16]
 80071b6:	2201      	movs	r2, #1
 80071b8:	615a      	str	r2, [r3, #20]
 80071ba:	e7bb      	b.n	8007134 <__gethex+0x3c8>
 80071bc:	6922      	ldr	r2, [r4, #16]
 80071be:	455a      	cmp	r2, fp
 80071c0:	dd0b      	ble.n	80071da <__gethex+0x46e>
 80071c2:	2101      	movs	r1, #1
 80071c4:	4620      	mov	r0, r4
 80071c6:	f7ff fd69 	bl	8006c9c <rshift>
 80071ca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80071ce:	3501      	adds	r5, #1
 80071d0:	42ab      	cmp	r3, r5
 80071d2:	f6ff aed0 	blt.w	8006f76 <__gethex+0x20a>
 80071d6:	2701      	movs	r7, #1
 80071d8:	e7c0      	b.n	800715c <__gethex+0x3f0>
 80071da:	f016 061f 	ands.w	r6, r6, #31
 80071de:	d0fa      	beq.n	80071d6 <__gethex+0x46a>
 80071e0:	4453      	add	r3, sl
 80071e2:	f1c6 0620 	rsb	r6, r6, #32
 80071e6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80071ea:	f000 f9e5 	bl	80075b8 <__hi0bits>
 80071ee:	42b0      	cmp	r0, r6
 80071f0:	dbe7      	blt.n	80071c2 <__gethex+0x456>
 80071f2:	e7f0      	b.n	80071d6 <__gethex+0x46a>
 80071f4:	08009058 	.word	0x08009058

080071f8 <L_shift>:
 80071f8:	f1c2 0208 	rsb	r2, r2, #8
 80071fc:	0092      	lsls	r2, r2, #2
 80071fe:	b570      	push	{r4, r5, r6, lr}
 8007200:	f1c2 0620 	rsb	r6, r2, #32
 8007204:	6843      	ldr	r3, [r0, #4]
 8007206:	6804      	ldr	r4, [r0, #0]
 8007208:	fa03 f506 	lsl.w	r5, r3, r6
 800720c:	432c      	orrs	r4, r5
 800720e:	40d3      	lsrs	r3, r2
 8007210:	6004      	str	r4, [r0, #0]
 8007212:	f840 3f04 	str.w	r3, [r0, #4]!
 8007216:	4288      	cmp	r0, r1
 8007218:	d3f4      	bcc.n	8007204 <L_shift+0xc>
 800721a:	bd70      	pop	{r4, r5, r6, pc}

0800721c <__match>:
 800721c:	b530      	push	{r4, r5, lr}
 800721e:	6803      	ldr	r3, [r0, #0]
 8007220:	3301      	adds	r3, #1
 8007222:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007226:	b914      	cbnz	r4, 800722e <__match+0x12>
 8007228:	6003      	str	r3, [r0, #0]
 800722a:	2001      	movs	r0, #1
 800722c:	bd30      	pop	{r4, r5, pc}
 800722e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007232:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007236:	2d19      	cmp	r5, #25
 8007238:	bf98      	it	ls
 800723a:	3220      	addls	r2, #32
 800723c:	42a2      	cmp	r2, r4
 800723e:	d0f0      	beq.n	8007222 <__match+0x6>
 8007240:	2000      	movs	r0, #0
 8007242:	e7f3      	b.n	800722c <__match+0x10>

08007244 <__hexnan>:
 8007244:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007248:	680b      	ldr	r3, [r1, #0]
 800724a:	115e      	asrs	r6, r3, #5
 800724c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007250:	f013 031f 	ands.w	r3, r3, #31
 8007254:	b087      	sub	sp, #28
 8007256:	bf18      	it	ne
 8007258:	3604      	addne	r6, #4
 800725a:	2500      	movs	r5, #0
 800725c:	1f37      	subs	r7, r6, #4
 800725e:	4690      	mov	r8, r2
 8007260:	6802      	ldr	r2, [r0, #0]
 8007262:	9301      	str	r3, [sp, #4]
 8007264:	4682      	mov	sl, r0
 8007266:	f846 5c04 	str.w	r5, [r6, #-4]
 800726a:	46b9      	mov	r9, r7
 800726c:	463c      	mov	r4, r7
 800726e:	9502      	str	r5, [sp, #8]
 8007270:	46ab      	mov	fp, r5
 8007272:	7851      	ldrb	r1, [r2, #1]
 8007274:	1c53      	adds	r3, r2, #1
 8007276:	9303      	str	r3, [sp, #12]
 8007278:	b341      	cbz	r1, 80072cc <__hexnan+0x88>
 800727a:	4608      	mov	r0, r1
 800727c:	9205      	str	r2, [sp, #20]
 800727e:	9104      	str	r1, [sp, #16]
 8007280:	f7ff fd5e 	bl	8006d40 <__hexdig_fun>
 8007284:	2800      	cmp	r0, #0
 8007286:	d14f      	bne.n	8007328 <__hexnan+0xe4>
 8007288:	9904      	ldr	r1, [sp, #16]
 800728a:	9a05      	ldr	r2, [sp, #20]
 800728c:	2920      	cmp	r1, #32
 800728e:	d818      	bhi.n	80072c2 <__hexnan+0x7e>
 8007290:	9b02      	ldr	r3, [sp, #8]
 8007292:	459b      	cmp	fp, r3
 8007294:	dd13      	ble.n	80072be <__hexnan+0x7a>
 8007296:	454c      	cmp	r4, r9
 8007298:	d206      	bcs.n	80072a8 <__hexnan+0x64>
 800729a:	2d07      	cmp	r5, #7
 800729c:	dc04      	bgt.n	80072a8 <__hexnan+0x64>
 800729e:	462a      	mov	r2, r5
 80072a0:	4649      	mov	r1, r9
 80072a2:	4620      	mov	r0, r4
 80072a4:	f7ff ffa8 	bl	80071f8 <L_shift>
 80072a8:	4544      	cmp	r4, r8
 80072aa:	d950      	bls.n	800734e <__hexnan+0x10a>
 80072ac:	2300      	movs	r3, #0
 80072ae:	f1a4 0904 	sub.w	r9, r4, #4
 80072b2:	f844 3c04 	str.w	r3, [r4, #-4]
 80072b6:	f8cd b008 	str.w	fp, [sp, #8]
 80072ba:	464c      	mov	r4, r9
 80072bc:	461d      	mov	r5, r3
 80072be:	9a03      	ldr	r2, [sp, #12]
 80072c0:	e7d7      	b.n	8007272 <__hexnan+0x2e>
 80072c2:	2929      	cmp	r1, #41	; 0x29
 80072c4:	d156      	bne.n	8007374 <__hexnan+0x130>
 80072c6:	3202      	adds	r2, #2
 80072c8:	f8ca 2000 	str.w	r2, [sl]
 80072cc:	f1bb 0f00 	cmp.w	fp, #0
 80072d0:	d050      	beq.n	8007374 <__hexnan+0x130>
 80072d2:	454c      	cmp	r4, r9
 80072d4:	d206      	bcs.n	80072e4 <__hexnan+0xa0>
 80072d6:	2d07      	cmp	r5, #7
 80072d8:	dc04      	bgt.n	80072e4 <__hexnan+0xa0>
 80072da:	462a      	mov	r2, r5
 80072dc:	4649      	mov	r1, r9
 80072de:	4620      	mov	r0, r4
 80072e0:	f7ff ff8a 	bl	80071f8 <L_shift>
 80072e4:	4544      	cmp	r4, r8
 80072e6:	d934      	bls.n	8007352 <__hexnan+0x10e>
 80072e8:	f1a8 0204 	sub.w	r2, r8, #4
 80072ec:	4623      	mov	r3, r4
 80072ee:	f853 1b04 	ldr.w	r1, [r3], #4
 80072f2:	f842 1f04 	str.w	r1, [r2, #4]!
 80072f6:	429f      	cmp	r7, r3
 80072f8:	d2f9      	bcs.n	80072ee <__hexnan+0xaa>
 80072fa:	1b3b      	subs	r3, r7, r4
 80072fc:	f023 0303 	bic.w	r3, r3, #3
 8007300:	3304      	adds	r3, #4
 8007302:	3401      	adds	r4, #1
 8007304:	3e03      	subs	r6, #3
 8007306:	42b4      	cmp	r4, r6
 8007308:	bf88      	it	hi
 800730a:	2304      	movhi	r3, #4
 800730c:	4443      	add	r3, r8
 800730e:	2200      	movs	r2, #0
 8007310:	f843 2b04 	str.w	r2, [r3], #4
 8007314:	429f      	cmp	r7, r3
 8007316:	d2fb      	bcs.n	8007310 <__hexnan+0xcc>
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	b91b      	cbnz	r3, 8007324 <__hexnan+0xe0>
 800731c:	4547      	cmp	r7, r8
 800731e:	d127      	bne.n	8007370 <__hexnan+0x12c>
 8007320:	2301      	movs	r3, #1
 8007322:	603b      	str	r3, [r7, #0]
 8007324:	2005      	movs	r0, #5
 8007326:	e026      	b.n	8007376 <__hexnan+0x132>
 8007328:	3501      	adds	r5, #1
 800732a:	2d08      	cmp	r5, #8
 800732c:	f10b 0b01 	add.w	fp, fp, #1
 8007330:	dd06      	ble.n	8007340 <__hexnan+0xfc>
 8007332:	4544      	cmp	r4, r8
 8007334:	d9c3      	bls.n	80072be <__hexnan+0x7a>
 8007336:	2300      	movs	r3, #0
 8007338:	f844 3c04 	str.w	r3, [r4, #-4]
 800733c:	2501      	movs	r5, #1
 800733e:	3c04      	subs	r4, #4
 8007340:	6822      	ldr	r2, [r4, #0]
 8007342:	f000 000f 	and.w	r0, r0, #15
 8007346:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800734a:	6022      	str	r2, [r4, #0]
 800734c:	e7b7      	b.n	80072be <__hexnan+0x7a>
 800734e:	2508      	movs	r5, #8
 8007350:	e7b5      	b.n	80072be <__hexnan+0x7a>
 8007352:	9b01      	ldr	r3, [sp, #4]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d0df      	beq.n	8007318 <__hexnan+0xd4>
 8007358:	f04f 32ff 	mov.w	r2, #4294967295
 800735c:	f1c3 0320 	rsb	r3, r3, #32
 8007360:	fa22 f303 	lsr.w	r3, r2, r3
 8007364:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007368:	401a      	ands	r2, r3
 800736a:	f846 2c04 	str.w	r2, [r6, #-4]
 800736e:	e7d3      	b.n	8007318 <__hexnan+0xd4>
 8007370:	3f04      	subs	r7, #4
 8007372:	e7d1      	b.n	8007318 <__hexnan+0xd4>
 8007374:	2004      	movs	r0, #4
 8007376:	b007      	add	sp, #28
 8007378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800737c <_localeconv_r>:
 800737c:	4800      	ldr	r0, [pc, #0]	; (8007380 <_localeconv_r+0x4>)
 800737e:	4770      	bx	lr
 8007380:	20000164 	.word	0x20000164

08007384 <malloc>:
 8007384:	4b02      	ldr	r3, [pc, #8]	; (8007390 <malloc+0xc>)
 8007386:	4601      	mov	r1, r0
 8007388:	6818      	ldr	r0, [r3, #0]
 800738a:	f000 bd67 	b.w	8007e5c <_malloc_r>
 800738e:	bf00      	nop
 8007390:	2000000c 	.word	0x2000000c

08007394 <__ascii_mbtowc>:
 8007394:	b082      	sub	sp, #8
 8007396:	b901      	cbnz	r1, 800739a <__ascii_mbtowc+0x6>
 8007398:	a901      	add	r1, sp, #4
 800739a:	b142      	cbz	r2, 80073ae <__ascii_mbtowc+0x1a>
 800739c:	b14b      	cbz	r3, 80073b2 <__ascii_mbtowc+0x1e>
 800739e:	7813      	ldrb	r3, [r2, #0]
 80073a0:	600b      	str	r3, [r1, #0]
 80073a2:	7812      	ldrb	r2, [r2, #0]
 80073a4:	1e10      	subs	r0, r2, #0
 80073a6:	bf18      	it	ne
 80073a8:	2001      	movne	r0, #1
 80073aa:	b002      	add	sp, #8
 80073ac:	4770      	bx	lr
 80073ae:	4610      	mov	r0, r2
 80073b0:	e7fb      	b.n	80073aa <__ascii_mbtowc+0x16>
 80073b2:	f06f 0001 	mvn.w	r0, #1
 80073b6:	e7f8      	b.n	80073aa <__ascii_mbtowc+0x16>

080073b8 <memcpy>:
 80073b8:	440a      	add	r2, r1
 80073ba:	4291      	cmp	r1, r2
 80073bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80073c0:	d100      	bne.n	80073c4 <memcpy+0xc>
 80073c2:	4770      	bx	lr
 80073c4:	b510      	push	{r4, lr}
 80073c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80073ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80073ce:	4291      	cmp	r1, r2
 80073d0:	d1f9      	bne.n	80073c6 <memcpy+0xe>
 80073d2:	bd10      	pop	{r4, pc}

080073d4 <_Balloc>:
 80073d4:	b570      	push	{r4, r5, r6, lr}
 80073d6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80073d8:	4604      	mov	r4, r0
 80073da:	460d      	mov	r5, r1
 80073dc:	b976      	cbnz	r6, 80073fc <_Balloc+0x28>
 80073de:	2010      	movs	r0, #16
 80073e0:	f7ff ffd0 	bl	8007384 <malloc>
 80073e4:	4602      	mov	r2, r0
 80073e6:	6260      	str	r0, [r4, #36]	; 0x24
 80073e8:	b920      	cbnz	r0, 80073f4 <_Balloc+0x20>
 80073ea:	4b18      	ldr	r3, [pc, #96]	; (800744c <_Balloc+0x78>)
 80073ec:	4818      	ldr	r0, [pc, #96]	; (8007450 <_Balloc+0x7c>)
 80073ee:	2166      	movs	r1, #102	; 0x66
 80073f0:	f000 ff40 	bl	8008274 <__assert_func>
 80073f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80073f8:	6006      	str	r6, [r0, #0]
 80073fa:	60c6      	str	r6, [r0, #12]
 80073fc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80073fe:	68f3      	ldr	r3, [r6, #12]
 8007400:	b183      	cbz	r3, 8007424 <_Balloc+0x50>
 8007402:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007404:	68db      	ldr	r3, [r3, #12]
 8007406:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800740a:	b9b8      	cbnz	r0, 800743c <_Balloc+0x68>
 800740c:	2101      	movs	r1, #1
 800740e:	fa01 f605 	lsl.w	r6, r1, r5
 8007412:	1d72      	adds	r2, r6, #5
 8007414:	0092      	lsls	r2, r2, #2
 8007416:	4620      	mov	r0, r4
 8007418:	f000 fc9d 	bl	8007d56 <_calloc_r>
 800741c:	b160      	cbz	r0, 8007438 <_Balloc+0x64>
 800741e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007422:	e00e      	b.n	8007442 <_Balloc+0x6e>
 8007424:	2221      	movs	r2, #33	; 0x21
 8007426:	2104      	movs	r1, #4
 8007428:	4620      	mov	r0, r4
 800742a:	f000 fc94 	bl	8007d56 <_calloc_r>
 800742e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007430:	60f0      	str	r0, [r6, #12]
 8007432:	68db      	ldr	r3, [r3, #12]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d1e4      	bne.n	8007402 <_Balloc+0x2e>
 8007438:	2000      	movs	r0, #0
 800743a:	bd70      	pop	{r4, r5, r6, pc}
 800743c:	6802      	ldr	r2, [r0, #0]
 800743e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007442:	2300      	movs	r3, #0
 8007444:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007448:	e7f7      	b.n	800743a <_Balloc+0x66>
 800744a:	bf00      	nop
 800744c:	08008fe6 	.word	0x08008fe6
 8007450:	080090e4 	.word	0x080090e4

08007454 <_Bfree>:
 8007454:	b570      	push	{r4, r5, r6, lr}
 8007456:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007458:	4605      	mov	r5, r0
 800745a:	460c      	mov	r4, r1
 800745c:	b976      	cbnz	r6, 800747c <_Bfree+0x28>
 800745e:	2010      	movs	r0, #16
 8007460:	f7ff ff90 	bl	8007384 <malloc>
 8007464:	4602      	mov	r2, r0
 8007466:	6268      	str	r0, [r5, #36]	; 0x24
 8007468:	b920      	cbnz	r0, 8007474 <_Bfree+0x20>
 800746a:	4b09      	ldr	r3, [pc, #36]	; (8007490 <_Bfree+0x3c>)
 800746c:	4809      	ldr	r0, [pc, #36]	; (8007494 <_Bfree+0x40>)
 800746e:	218a      	movs	r1, #138	; 0x8a
 8007470:	f000 ff00 	bl	8008274 <__assert_func>
 8007474:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007478:	6006      	str	r6, [r0, #0]
 800747a:	60c6      	str	r6, [r0, #12]
 800747c:	b13c      	cbz	r4, 800748e <_Bfree+0x3a>
 800747e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007480:	6862      	ldr	r2, [r4, #4]
 8007482:	68db      	ldr	r3, [r3, #12]
 8007484:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007488:	6021      	str	r1, [r4, #0]
 800748a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800748e:	bd70      	pop	{r4, r5, r6, pc}
 8007490:	08008fe6 	.word	0x08008fe6
 8007494:	080090e4 	.word	0x080090e4

08007498 <__multadd>:
 8007498:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800749c:	690d      	ldr	r5, [r1, #16]
 800749e:	4607      	mov	r7, r0
 80074a0:	460c      	mov	r4, r1
 80074a2:	461e      	mov	r6, r3
 80074a4:	f101 0c14 	add.w	ip, r1, #20
 80074a8:	2000      	movs	r0, #0
 80074aa:	f8dc 3000 	ldr.w	r3, [ip]
 80074ae:	b299      	uxth	r1, r3
 80074b0:	fb02 6101 	mla	r1, r2, r1, r6
 80074b4:	0c1e      	lsrs	r6, r3, #16
 80074b6:	0c0b      	lsrs	r3, r1, #16
 80074b8:	fb02 3306 	mla	r3, r2, r6, r3
 80074bc:	b289      	uxth	r1, r1
 80074be:	3001      	adds	r0, #1
 80074c0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80074c4:	4285      	cmp	r5, r0
 80074c6:	f84c 1b04 	str.w	r1, [ip], #4
 80074ca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80074ce:	dcec      	bgt.n	80074aa <__multadd+0x12>
 80074d0:	b30e      	cbz	r6, 8007516 <__multadd+0x7e>
 80074d2:	68a3      	ldr	r3, [r4, #8]
 80074d4:	42ab      	cmp	r3, r5
 80074d6:	dc19      	bgt.n	800750c <__multadd+0x74>
 80074d8:	6861      	ldr	r1, [r4, #4]
 80074da:	4638      	mov	r0, r7
 80074dc:	3101      	adds	r1, #1
 80074de:	f7ff ff79 	bl	80073d4 <_Balloc>
 80074e2:	4680      	mov	r8, r0
 80074e4:	b928      	cbnz	r0, 80074f2 <__multadd+0x5a>
 80074e6:	4602      	mov	r2, r0
 80074e8:	4b0c      	ldr	r3, [pc, #48]	; (800751c <__multadd+0x84>)
 80074ea:	480d      	ldr	r0, [pc, #52]	; (8007520 <__multadd+0x88>)
 80074ec:	21b5      	movs	r1, #181	; 0xb5
 80074ee:	f000 fec1 	bl	8008274 <__assert_func>
 80074f2:	6922      	ldr	r2, [r4, #16]
 80074f4:	3202      	adds	r2, #2
 80074f6:	f104 010c 	add.w	r1, r4, #12
 80074fa:	0092      	lsls	r2, r2, #2
 80074fc:	300c      	adds	r0, #12
 80074fe:	f7ff ff5b 	bl	80073b8 <memcpy>
 8007502:	4621      	mov	r1, r4
 8007504:	4638      	mov	r0, r7
 8007506:	f7ff ffa5 	bl	8007454 <_Bfree>
 800750a:	4644      	mov	r4, r8
 800750c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007510:	3501      	adds	r5, #1
 8007512:	615e      	str	r6, [r3, #20]
 8007514:	6125      	str	r5, [r4, #16]
 8007516:	4620      	mov	r0, r4
 8007518:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800751c:	08009058 	.word	0x08009058
 8007520:	080090e4 	.word	0x080090e4

08007524 <__s2b>:
 8007524:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007528:	460c      	mov	r4, r1
 800752a:	4615      	mov	r5, r2
 800752c:	461f      	mov	r7, r3
 800752e:	2209      	movs	r2, #9
 8007530:	3308      	adds	r3, #8
 8007532:	4606      	mov	r6, r0
 8007534:	fb93 f3f2 	sdiv	r3, r3, r2
 8007538:	2100      	movs	r1, #0
 800753a:	2201      	movs	r2, #1
 800753c:	429a      	cmp	r2, r3
 800753e:	db09      	blt.n	8007554 <__s2b+0x30>
 8007540:	4630      	mov	r0, r6
 8007542:	f7ff ff47 	bl	80073d4 <_Balloc>
 8007546:	b940      	cbnz	r0, 800755a <__s2b+0x36>
 8007548:	4602      	mov	r2, r0
 800754a:	4b19      	ldr	r3, [pc, #100]	; (80075b0 <__s2b+0x8c>)
 800754c:	4819      	ldr	r0, [pc, #100]	; (80075b4 <__s2b+0x90>)
 800754e:	21ce      	movs	r1, #206	; 0xce
 8007550:	f000 fe90 	bl	8008274 <__assert_func>
 8007554:	0052      	lsls	r2, r2, #1
 8007556:	3101      	adds	r1, #1
 8007558:	e7f0      	b.n	800753c <__s2b+0x18>
 800755a:	9b08      	ldr	r3, [sp, #32]
 800755c:	6143      	str	r3, [r0, #20]
 800755e:	2d09      	cmp	r5, #9
 8007560:	f04f 0301 	mov.w	r3, #1
 8007564:	6103      	str	r3, [r0, #16]
 8007566:	dd16      	ble.n	8007596 <__s2b+0x72>
 8007568:	f104 0909 	add.w	r9, r4, #9
 800756c:	46c8      	mov	r8, r9
 800756e:	442c      	add	r4, r5
 8007570:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007574:	4601      	mov	r1, r0
 8007576:	3b30      	subs	r3, #48	; 0x30
 8007578:	220a      	movs	r2, #10
 800757a:	4630      	mov	r0, r6
 800757c:	f7ff ff8c 	bl	8007498 <__multadd>
 8007580:	45a0      	cmp	r8, r4
 8007582:	d1f5      	bne.n	8007570 <__s2b+0x4c>
 8007584:	f1a5 0408 	sub.w	r4, r5, #8
 8007588:	444c      	add	r4, r9
 800758a:	1b2d      	subs	r5, r5, r4
 800758c:	1963      	adds	r3, r4, r5
 800758e:	42bb      	cmp	r3, r7
 8007590:	db04      	blt.n	800759c <__s2b+0x78>
 8007592:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007596:	340a      	adds	r4, #10
 8007598:	2509      	movs	r5, #9
 800759a:	e7f6      	b.n	800758a <__s2b+0x66>
 800759c:	f814 3b01 	ldrb.w	r3, [r4], #1
 80075a0:	4601      	mov	r1, r0
 80075a2:	3b30      	subs	r3, #48	; 0x30
 80075a4:	220a      	movs	r2, #10
 80075a6:	4630      	mov	r0, r6
 80075a8:	f7ff ff76 	bl	8007498 <__multadd>
 80075ac:	e7ee      	b.n	800758c <__s2b+0x68>
 80075ae:	bf00      	nop
 80075b0:	08009058 	.word	0x08009058
 80075b4:	080090e4 	.word	0x080090e4

080075b8 <__hi0bits>:
 80075b8:	0c03      	lsrs	r3, r0, #16
 80075ba:	041b      	lsls	r3, r3, #16
 80075bc:	b9d3      	cbnz	r3, 80075f4 <__hi0bits+0x3c>
 80075be:	0400      	lsls	r0, r0, #16
 80075c0:	2310      	movs	r3, #16
 80075c2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80075c6:	bf04      	itt	eq
 80075c8:	0200      	lsleq	r0, r0, #8
 80075ca:	3308      	addeq	r3, #8
 80075cc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80075d0:	bf04      	itt	eq
 80075d2:	0100      	lsleq	r0, r0, #4
 80075d4:	3304      	addeq	r3, #4
 80075d6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80075da:	bf04      	itt	eq
 80075dc:	0080      	lsleq	r0, r0, #2
 80075de:	3302      	addeq	r3, #2
 80075e0:	2800      	cmp	r0, #0
 80075e2:	db05      	blt.n	80075f0 <__hi0bits+0x38>
 80075e4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80075e8:	f103 0301 	add.w	r3, r3, #1
 80075ec:	bf08      	it	eq
 80075ee:	2320      	moveq	r3, #32
 80075f0:	4618      	mov	r0, r3
 80075f2:	4770      	bx	lr
 80075f4:	2300      	movs	r3, #0
 80075f6:	e7e4      	b.n	80075c2 <__hi0bits+0xa>

080075f8 <__lo0bits>:
 80075f8:	6803      	ldr	r3, [r0, #0]
 80075fa:	f013 0207 	ands.w	r2, r3, #7
 80075fe:	4601      	mov	r1, r0
 8007600:	d00b      	beq.n	800761a <__lo0bits+0x22>
 8007602:	07da      	lsls	r2, r3, #31
 8007604:	d423      	bmi.n	800764e <__lo0bits+0x56>
 8007606:	0798      	lsls	r0, r3, #30
 8007608:	bf49      	itett	mi
 800760a:	085b      	lsrmi	r3, r3, #1
 800760c:	089b      	lsrpl	r3, r3, #2
 800760e:	2001      	movmi	r0, #1
 8007610:	600b      	strmi	r3, [r1, #0]
 8007612:	bf5c      	itt	pl
 8007614:	600b      	strpl	r3, [r1, #0]
 8007616:	2002      	movpl	r0, #2
 8007618:	4770      	bx	lr
 800761a:	b298      	uxth	r0, r3
 800761c:	b9a8      	cbnz	r0, 800764a <__lo0bits+0x52>
 800761e:	0c1b      	lsrs	r3, r3, #16
 8007620:	2010      	movs	r0, #16
 8007622:	b2da      	uxtb	r2, r3
 8007624:	b90a      	cbnz	r2, 800762a <__lo0bits+0x32>
 8007626:	3008      	adds	r0, #8
 8007628:	0a1b      	lsrs	r3, r3, #8
 800762a:	071a      	lsls	r2, r3, #28
 800762c:	bf04      	itt	eq
 800762e:	091b      	lsreq	r3, r3, #4
 8007630:	3004      	addeq	r0, #4
 8007632:	079a      	lsls	r2, r3, #30
 8007634:	bf04      	itt	eq
 8007636:	089b      	lsreq	r3, r3, #2
 8007638:	3002      	addeq	r0, #2
 800763a:	07da      	lsls	r2, r3, #31
 800763c:	d403      	bmi.n	8007646 <__lo0bits+0x4e>
 800763e:	085b      	lsrs	r3, r3, #1
 8007640:	f100 0001 	add.w	r0, r0, #1
 8007644:	d005      	beq.n	8007652 <__lo0bits+0x5a>
 8007646:	600b      	str	r3, [r1, #0]
 8007648:	4770      	bx	lr
 800764a:	4610      	mov	r0, r2
 800764c:	e7e9      	b.n	8007622 <__lo0bits+0x2a>
 800764e:	2000      	movs	r0, #0
 8007650:	4770      	bx	lr
 8007652:	2020      	movs	r0, #32
 8007654:	4770      	bx	lr
	...

08007658 <__i2b>:
 8007658:	b510      	push	{r4, lr}
 800765a:	460c      	mov	r4, r1
 800765c:	2101      	movs	r1, #1
 800765e:	f7ff feb9 	bl	80073d4 <_Balloc>
 8007662:	4602      	mov	r2, r0
 8007664:	b928      	cbnz	r0, 8007672 <__i2b+0x1a>
 8007666:	4b05      	ldr	r3, [pc, #20]	; (800767c <__i2b+0x24>)
 8007668:	4805      	ldr	r0, [pc, #20]	; (8007680 <__i2b+0x28>)
 800766a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800766e:	f000 fe01 	bl	8008274 <__assert_func>
 8007672:	2301      	movs	r3, #1
 8007674:	6144      	str	r4, [r0, #20]
 8007676:	6103      	str	r3, [r0, #16]
 8007678:	bd10      	pop	{r4, pc}
 800767a:	bf00      	nop
 800767c:	08009058 	.word	0x08009058
 8007680:	080090e4 	.word	0x080090e4

08007684 <__multiply>:
 8007684:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007688:	4691      	mov	r9, r2
 800768a:	690a      	ldr	r2, [r1, #16]
 800768c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007690:	429a      	cmp	r2, r3
 8007692:	bfb8      	it	lt
 8007694:	460b      	movlt	r3, r1
 8007696:	460c      	mov	r4, r1
 8007698:	bfbc      	itt	lt
 800769a:	464c      	movlt	r4, r9
 800769c:	4699      	movlt	r9, r3
 800769e:	6927      	ldr	r7, [r4, #16]
 80076a0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80076a4:	68a3      	ldr	r3, [r4, #8]
 80076a6:	6861      	ldr	r1, [r4, #4]
 80076a8:	eb07 060a 	add.w	r6, r7, sl
 80076ac:	42b3      	cmp	r3, r6
 80076ae:	b085      	sub	sp, #20
 80076b0:	bfb8      	it	lt
 80076b2:	3101      	addlt	r1, #1
 80076b4:	f7ff fe8e 	bl	80073d4 <_Balloc>
 80076b8:	b930      	cbnz	r0, 80076c8 <__multiply+0x44>
 80076ba:	4602      	mov	r2, r0
 80076bc:	4b44      	ldr	r3, [pc, #272]	; (80077d0 <__multiply+0x14c>)
 80076be:	4845      	ldr	r0, [pc, #276]	; (80077d4 <__multiply+0x150>)
 80076c0:	f240 115d 	movw	r1, #349	; 0x15d
 80076c4:	f000 fdd6 	bl	8008274 <__assert_func>
 80076c8:	f100 0514 	add.w	r5, r0, #20
 80076cc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80076d0:	462b      	mov	r3, r5
 80076d2:	2200      	movs	r2, #0
 80076d4:	4543      	cmp	r3, r8
 80076d6:	d321      	bcc.n	800771c <__multiply+0x98>
 80076d8:	f104 0314 	add.w	r3, r4, #20
 80076dc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80076e0:	f109 0314 	add.w	r3, r9, #20
 80076e4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80076e8:	9202      	str	r2, [sp, #8]
 80076ea:	1b3a      	subs	r2, r7, r4
 80076ec:	3a15      	subs	r2, #21
 80076ee:	f022 0203 	bic.w	r2, r2, #3
 80076f2:	3204      	adds	r2, #4
 80076f4:	f104 0115 	add.w	r1, r4, #21
 80076f8:	428f      	cmp	r7, r1
 80076fa:	bf38      	it	cc
 80076fc:	2204      	movcc	r2, #4
 80076fe:	9201      	str	r2, [sp, #4]
 8007700:	9a02      	ldr	r2, [sp, #8]
 8007702:	9303      	str	r3, [sp, #12]
 8007704:	429a      	cmp	r2, r3
 8007706:	d80c      	bhi.n	8007722 <__multiply+0x9e>
 8007708:	2e00      	cmp	r6, #0
 800770a:	dd03      	ble.n	8007714 <__multiply+0x90>
 800770c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007710:	2b00      	cmp	r3, #0
 8007712:	d05a      	beq.n	80077ca <__multiply+0x146>
 8007714:	6106      	str	r6, [r0, #16]
 8007716:	b005      	add	sp, #20
 8007718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800771c:	f843 2b04 	str.w	r2, [r3], #4
 8007720:	e7d8      	b.n	80076d4 <__multiply+0x50>
 8007722:	f8b3 a000 	ldrh.w	sl, [r3]
 8007726:	f1ba 0f00 	cmp.w	sl, #0
 800772a:	d024      	beq.n	8007776 <__multiply+0xf2>
 800772c:	f104 0e14 	add.w	lr, r4, #20
 8007730:	46a9      	mov	r9, r5
 8007732:	f04f 0c00 	mov.w	ip, #0
 8007736:	f85e 2b04 	ldr.w	r2, [lr], #4
 800773a:	f8d9 1000 	ldr.w	r1, [r9]
 800773e:	fa1f fb82 	uxth.w	fp, r2
 8007742:	b289      	uxth	r1, r1
 8007744:	fb0a 110b 	mla	r1, sl, fp, r1
 8007748:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800774c:	f8d9 2000 	ldr.w	r2, [r9]
 8007750:	4461      	add	r1, ip
 8007752:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007756:	fb0a c20b 	mla	r2, sl, fp, ip
 800775a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800775e:	b289      	uxth	r1, r1
 8007760:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007764:	4577      	cmp	r7, lr
 8007766:	f849 1b04 	str.w	r1, [r9], #4
 800776a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800776e:	d8e2      	bhi.n	8007736 <__multiply+0xb2>
 8007770:	9a01      	ldr	r2, [sp, #4]
 8007772:	f845 c002 	str.w	ip, [r5, r2]
 8007776:	9a03      	ldr	r2, [sp, #12]
 8007778:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800777c:	3304      	adds	r3, #4
 800777e:	f1b9 0f00 	cmp.w	r9, #0
 8007782:	d020      	beq.n	80077c6 <__multiply+0x142>
 8007784:	6829      	ldr	r1, [r5, #0]
 8007786:	f104 0c14 	add.w	ip, r4, #20
 800778a:	46ae      	mov	lr, r5
 800778c:	f04f 0a00 	mov.w	sl, #0
 8007790:	f8bc b000 	ldrh.w	fp, [ip]
 8007794:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007798:	fb09 220b 	mla	r2, r9, fp, r2
 800779c:	4492      	add	sl, r2
 800779e:	b289      	uxth	r1, r1
 80077a0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80077a4:	f84e 1b04 	str.w	r1, [lr], #4
 80077a8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80077ac:	f8be 1000 	ldrh.w	r1, [lr]
 80077b0:	0c12      	lsrs	r2, r2, #16
 80077b2:	fb09 1102 	mla	r1, r9, r2, r1
 80077b6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80077ba:	4567      	cmp	r7, ip
 80077bc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80077c0:	d8e6      	bhi.n	8007790 <__multiply+0x10c>
 80077c2:	9a01      	ldr	r2, [sp, #4]
 80077c4:	50a9      	str	r1, [r5, r2]
 80077c6:	3504      	adds	r5, #4
 80077c8:	e79a      	b.n	8007700 <__multiply+0x7c>
 80077ca:	3e01      	subs	r6, #1
 80077cc:	e79c      	b.n	8007708 <__multiply+0x84>
 80077ce:	bf00      	nop
 80077d0:	08009058 	.word	0x08009058
 80077d4:	080090e4 	.word	0x080090e4

080077d8 <__pow5mult>:
 80077d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077dc:	4615      	mov	r5, r2
 80077de:	f012 0203 	ands.w	r2, r2, #3
 80077e2:	4606      	mov	r6, r0
 80077e4:	460f      	mov	r7, r1
 80077e6:	d007      	beq.n	80077f8 <__pow5mult+0x20>
 80077e8:	4c25      	ldr	r4, [pc, #148]	; (8007880 <__pow5mult+0xa8>)
 80077ea:	3a01      	subs	r2, #1
 80077ec:	2300      	movs	r3, #0
 80077ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80077f2:	f7ff fe51 	bl	8007498 <__multadd>
 80077f6:	4607      	mov	r7, r0
 80077f8:	10ad      	asrs	r5, r5, #2
 80077fa:	d03d      	beq.n	8007878 <__pow5mult+0xa0>
 80077fc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80077fe:	b97c      	cbnz	r4, 8007820 <__pow5mult+0x48>
 8007800:	2010      	movs	r0, #16
 8007802:	f7ff fdbf 	bl	8007384 <malloc>
 8007806:	4602      	mov	r2, r0
 8007808:	6270      	str	r0, [r6, #36]	; 0x24
 800780a:	b928      	cbnz	r0, 8007818 <__pow5mult+0x40>
 800780c:	4b1d      	ldr	r3, [pc, #116]	; (8007884 <__pow5mult+0xac>)
 800780e:	481e      	ldr	r0, [pc, #120]	; (8007888 <__pow5mult+0xb0>)
 8007810:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007814:	f000 fd2e 	bl	8008274 <__assert_func>
 8007818:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800781c:	6004      	str	r4, [r0, #0]
 800781e:	60c4      	str	r4, [r0, #12]
 8007820:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007824:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007828:	b94c      	cbnz	r4, 800783e <__pow5mult+0x66>
 800782a:	f240 2171 	movw	r1, #625	; 0x271
 800782e:	4630      	mov	r0, r6
 8007830:	f7ff ff12 	bl	8007658 <__i2b>
 8007834:	2300      	movs	r3, #0
 8007836:	f8c8 0008 	str.w	r0, [r8, #8]
 800783a:	4604      	mov	r4, r0
 800783c:	6003      	str	r3, [r0, #0]
 800783e:	f04f 0900 	mov.w	r9, #0
 8007842:	07eb      	lsls	r3, r5, #31
 8007844:	d50a      	bpl.n	800785c <__pow5mult+0x84>
 8007846:	4639      	mov	r1, r7
 8007848:	4622      	mov	r2, r4
 800784a:	4630      	mov	r0, r6
 800784c:	f7ff ff1a 	bl	8007684 <__multiply>
 8007850:	4639      	mov	r1, r7
 8007852:	4680      	mov	r8, r0
 8007854:	4630      	mov	r0, r6
 8007856:	f7ff fdfd 	bl	8007454 <_Bfree>
 800785a:	4647      	mov	r7, r8
 800785c:	106d      	asrs	r5, r5, #1
 800785e:	d00b      	beq.n	8007878 <__pow5mult+0xa0>
 8007860:	6820      	ldr	r0, [r4, #0]
 8007862:	b938      	cbnz	r0, 8007874 <__pow5mult+0x9c>
 8007864:	4622      	mov	r2, r4
 8007866:	4621      	mov	r1, r4
 8007868:	4630      	mov	r0, r6
 800786a:	f7ff ff0b 	bl	8007684 <__multiply>
 800786e:	6020      	str	r0, [r4, #0]
 8007870:	f8c0 9000 	str.w	r9, [r0]
 8007874:	4604      	mov	r4, r0
 8007876:	e7e4      	b.n	8007842 <__pow5mult+0x6a>
 8007878:	4638      	mov	r0, r7
 800787a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800787e:	bf00      	nop
 8007880:	08009230 	.word	0x08009230
 8007884:	08008fe6 	.word	0x08008fe6
 8007888:	080090e4 	.word	0x080090e4

0800788c <__lshift>:
 800788c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007890:	460c      	mov	r4, r1
 8007892:	6849      	ldr	r1, [r1, #4]
 8007894:	6923      	ldr	r3, [r4, #16]
 8007896:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800789a:	68a3      	ldr	r3, [r4, #8]
 800789c:	4607      	mov	r7, r0
 800789e:	4691      	mov	r9, r2
 80078a0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80078a4:	f108 0601 	add.w	r6, r8, #1
 80078a8:	42b3      	cmp	r3, r6
 80078aa:	db0b      	blt.n	80078c4 <__lshift+0x38>
 80078ac:	4638      	mov	r0, r7
 80078ae:	f7ff fd91 	bl	80073d4 <_Balloc>
 80078b2:	4605      	mov	r5, r0
 80078b4:	b948      	cbnz	r0, 80078ca <__lshift+0x3e>
 80078b6:	4602      	mov	r2, r0
 80078b8:	4b2a      	ldr	r3, [pc, #168]	; (8007964 <__lshift+0xd8>)
 80078ba:	482b      	ldr	r0, [pc, #172]	; (8007968 <__lshift+0xdc>)
 80078bc:	f240 11d9 	movw	r1, #473	; 0x1d9
 80078c0:	f000 fcd8 	bl	8008274 <__assert_func>
 80078c4:	3101      	adds	r1, #1
 80078c6:	005b      	lsls	r3, r3, #1
 80078c8:	e7ee      	b.n	80078a8 <__lshift+0x1c>
 80078ca:	2300      	movs	r3, #0
 80078cc:	f100 0114 	add.w	r1, r0, #20
 80078d0:	f100 0210 	add.w	r2, r0, #16
 80078d4:	4618      	mov	r0, r3
 80078d6:	4553      	cmp	r3, sl
 80078d8:	db37      	blt.n	800794a <__lshift+0xbe>
 80078da:	6920      	ldr	r0, [r4, #16]
 80078dc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80078e0:	f104 0314 	add.w	r3, r4, #20
 80078e4:	f019 091f 	ands.w	r9, r9, #31
 80078e8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80078ec:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80078f0:	d02f      	beq.n	8007952 <__lshift+0xc6>
 80078f2:	f1c9 0e20 	rsb	lr, r9, #32
 80078f6:	468a      	mov	sl, r1
 80078f8:	f04f 0c00 	mov.w	ip, #0
 80078fc:	681a      	ldr	r2, [r3, #0]
 80078fe:	fa02 f209 	lsl.w	r2, r2, r9
 8007902:	ea42 020c 	orr.w	r2, r2, ip
 8007906:	f84a 2b04 	str.w	r2, [sl], #4
 800790a:	f853 2b04 	ldr.w	r2, [r3], #4
 800790e:	4298      	cmp	r0, r3
 8007910:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007914:	d8f2      	bhi.n	80078fc <__lshift+0x70>
 8007916:	1b03      	subs	r3, r0, r4
 8007918:	3b15      	subs	r3, #21
 800791a:	f023 0303 	bic.w	r3, r3, #3
 800791e:	3304      	adds	r3, #4
 8007920:	f104 0215 	add.w	r2, r4, #21
 8007924:	4290      	cmp	r0, r2
 8007926:	bf38      	it	cc
 8007928:	2304      	movcc	r3, #4
 800792a:	f841 c003 	str.w	ip, [r1, r3]
 800792e:	f1bc 0f00 	cmp.w	ip, #0
 8007932:	d001      	beq.n	8007938 <__lshift+0xac>
 8007934:	f108 0602 	add.w	r6, r8, #2
 8007938:	3e01      	subs	r6, #1
 800793a:	4638      	mov	r0, r7
 800793c:	612e      	str	r6, [r5, #16]
 800793e:	4621      	mov	r1, r4
 8007940:	f7ff fd88 	bl	8007454 <_Bfree>
 8007944:	4628      	mov	r0, r5
 8007946:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800794a:	f842 0f04 	str.w	r0, [r2, #4]!
 800794e:	3301      	adds	r3, #1
 8007950:	e7c1      	b.n	80078d6 <__lshift+0x4a>
 8007952:	3904      	subs	r1, #4
 8007954:	f853 2b04 	ldr.w	r2, [r3], #4
 8007958:	f841 2f04 	str.w	r2, [r1, #4]!
 800795c:	4298      	cmp	r0, r3
 800795e:	d8f9      	bhi.n	8007954 <__lshift+0xc8>
 8007960:	e7ea      	b.n	8007938 <__lshift+0xac>
 8007962:	bf00      	nop
 8007964:	08009058 	.word	0x08009058
 8007968:	080090e4 	.word	0x080090e4

0800796c <__mcmp>:
 800796c:	b530      	push	{r4, r5, lr}
 800796e:	6902      	ldr	r2, [r0, #16]
 8007970:	690c      	ldr	r4, [r1, #16]
 8007972:	1b12      	subs	r2, r2, r4
 8007974:	d10e      	bne.n	8007994 <__mcmp+0x28>
 8007976:	f100 0314 	add.w	r3, r0, #20
 800797a:	3114      	adds	r1, #20
 800797c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007980:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007984:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007988:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800798c:	42a5      	cmp	r5, r4
 800798e:	d003      	beq.n	8007998 <__mcmp+0x2c>
 8007990:	d305      	bcc.n	800799e <__mcmp+0x32>
 8007992:	2201      	movs	r2, #1
 8007994:	4610      	mov	r0, r2
 8007996:	bd30      	pop	{r4, r5, pc}
 8007998:	4283      	cmp	r3, r0
 800799a:	d3f3      	bcc.n	8007984 <__mcmp+0x18>
 800799c:	e7fa      	b.n	8007994 <__mcmp+0x28>
 800799e:	f04f 32ff 	mov.w	r2, #4294967295
 80079a2:	e7f7      	b.n	8007994 <__mcmp+0x28>

080079a4 <__mdiff>:
 80079a4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079a8:	460c      	mov	r4, r1
 80079aa:	4606      	mov	r6, r0
 80079ac:	4611      	mov	r1, r2
 80079ae:	4620      	mov	r0, r4
 80079b0:	4690      	mov	r8, r2
 80079b2:	f7ff ffdb 	bl	800796c <__mcmp>
 80079b6:	1e05      	subs	r5, r0, #0
 80079b8:	d110      	bne.n	80079dc <__mdiff+0x38>
 80079ba:	4629      	mov	r1, r5
 80079bc:	4630      	mov	r0, r6
 80079be:	f7ff fd09 	bl	80073d4 <_Balloc>
 80079c2:	b930      	cbnz	r0, 80079d2 <__mdiff+0x2e>
 80079c4:	4b3a      	ldr	r3, [pc, #232]	; (8007ab0 <__mdiff+0x10c>)
 80079c6:	4602      	mov	r2, r0
 80079c8:	f240 2132 	movw	r1, #562	; 0x232
 80079cc:	4839      	ldr	r0, [pc, #228]	; (8007ab4 <__mdiff+0x110>)
 80079ce:	f000 fc51 	bl	8008274 <__assert_func>
 80079d2:	2301      	movs	r3, #1
 80079d4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80079d8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079dc:	bfa4      	itt	ge
 80079de:	4643      	movge	r3, r8
 80079e0:	46a0      	movge	r8, r4
 80079e2:	4630      	mov	r0, r6
 80079e4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80079e8:	bfa6      	itte	ge
 80079ea:	461c      	movge	r4, r3
 80079ec:	2500      	movge	r5, #0
 80079ee:	2501      	movlt	r5, #1
 80079f0:	f7ff fcf0 	bl	80073d4 <_Balloc>
 80079f4:	b920      	cbnz	r0, 8007a00 <__mdiff+0x5c>
 80079f6:	4b2e      	ldr	r3, [pc, #184]	; (8007ab0 <__mdiff+0x10c>)
 80079f8:	4602      	mov	r2, r0
 80079fa:	f44f 7110 	mov.w	r1, #576	; 0x240
 80079fe:	e7e5      	b.n	80079cc <__mdiff+0x28>
 8007a00:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007a04:	6926      	ldr	r6, [r4, #16]
 8007a06:	60c5      	str	r5, [r0, #12]
 8007a08:	f104 0914 	add.w	r9, r4, #20
 8007a0c:	f108 0514 	add.w	r5, r8, #20
 8007a10:	f100 0e14 	add.w	lr, r0, #20
 8007a14:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007a18:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007a1c:	f108 0210 	add.w	r2, r8, #16
 8007a20:	46f2      	mov	sl, lr
 8007a22:	2100      	movs	r1, #0
 8007a24:	f859 3b04 	ldr.w	r3, [r9], #4
 8007a28:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007a2c:	fa1f f883 	uxth.w	r8, r3
 8007a30:	fa11 f18b 	uxtah	r1, r1, fp
 8007a34:	0c1b      	lsrs	r3, r3, #16
 8007a36:	eba1 0808 	sub.w	r8, r1, r8
 8007a3a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007a3e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007a42:	fa1f f888 	uxth.w	r8, r8
 8007a46:	1419      	asrs	r1, r3, #16
 8007a48:	454e      	cmp	r6, r9
 8007a4a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007a4e:	f84a 3b04 	str.w	r3, [sl], #4
 8007a52:	d8e7      	bhi.n	8007a24 <__mdiff+0x80>
 8007a54:	1b33      	subs	r3, r6, r4
 8007a56:	3b15      	subs	r3, #21
 8007a58:	f023 0303 	bic.w	r3, r3, #3
 8007a5c:	3304      	adds	r3, #4
 8007a5e:	3415      	adds	r4, #21
 8007a60:	42a6      	cmp	r6, r4
 8007a62:	bf38      	it	cc
 8007a64:	2304      	movcc	r3, #4
 8007a66:	441d      	add	r5, r3
 8007a68:	4473      	add	r3, lr
 8007a6a:	469e      	mov	lr, r3
 8007a6c:	462e      	mov	r6, r5
 8007a6e:	4566      	cmp	r6, ip
 8007a70:	d30e      	bcc.n	8007a90 <__mdiff+0xec>
 8007a72:	f10c 0203 	add.w	r2, ip, #3
 8007a76:	1b52      	subs	r2, r2, r5
 8007a78:	f022 0203 	bic.w	r2, r2, #3
 8007a7c:	3d03      	subs	r5, #3
 8007a7e:	45ac      	cmp	ip, r5
 8007a80:	bf38      	it	cc
 8007a82:	2200      	movcc	r2, #0
 8007a84:	441a      	add	r2, r3
 8007a86:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007a8a:	b17b      	cbz	r3, 8007aac <__mdiff+0x108>
 8007a8c:	6107      	str	r7, [r0, #16]
 8007a8e:	e7a3      	b.n	80079d8 <__mdiff+0x34>
 8007a90:	f856 8b04 	ldr.w	r8, [r6], #4
 8007a94:	fa11 f288 	uxtah	r2, r1, r8
 8007a98:	1414      	asrs	r4, r2, #16
 8007a9a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007a9e:	b292      	uxth	r2, r2
 8007aa0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007aa4:	f84e 2b04 	str.w	r2, [lr], #4
 8007aa8:	1421      	asrs	r1, r4, #16
 8007aaa:	e7e0      	b.n	8007a6e <__mdiff+0xca>
 8007aac:	3f01      	subs	r7, #1
 8007aae:	e7ea      	b.n	8007a86 <__mdiff+0xe2>
 8007ab0:	08009058 	.word	0x08009058
 8007ab4:	080090e4 	.word	0x080090e4

08007ab8 <__ulp>:
 8007ab8:	b082      	sub	sp, #8
 8007aba:	ed8d 0b00 	vstr	d0, [sp]
 8007abe:	9b01      	ldr	r3, [sp, #4]
 8007ac0:	4912      	ldr	r1, [pc, #72]	; (8007b0c <__ulp+0x54>)
 8007ac2:	4019      	ands	r1, r3
 8007ac4:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8007ac8:	2900      	cmp	r1, #0
 8007aca:	dd05      	ble.n	8007ad8 <__ulp+0x20>
 8007acc:	2200      	movs	r2, #0
 8007ace:	460b      	mov	r3, r1
 8007ad0:	ec43 2b10 	vmov	d0, r2, r3
 8007ad4:	b002      	add	sp, #8
 8007ad6:	4770      	bx	lr
 8007ad8:	4249      	negs	r1, r1
 8007ada:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8007ade:	ea4f 5021 	mov.w	r0, r1, asr #20
 8007ae2:	f04f 0200 	mov.w	r2, #0
 8007ae6:	f04f 0300 	mov.w	r3, #0
 8007aea:	da04      	bge.n	8007af6 <__ulp+0x3e>
 8007aec:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8007af0:	fa41 f300 	asr.w	r3, r1, r0
 8007af4:	e7ec      	b.n	8007ad0 <__ulp+0x18>
 8007af6:	f1a0 0114 	sub.w	r1, r0, #20
 8007afa:	291e      	cmp	r1, #30
 8007afc:	bfda      	itte	le
 8007afe:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8007b02:	fa20 f101 	lsrle.w	r1, r0, r1
 8007b06:	2101      	movgt	r1, #1
 8007b08:	460a      	mov	r2, r1
 8007b0a:	e7e1      	b.n	8007ad0 <__ulp+0x18>
 8007b0c:	7ff00000 	.word	0x7ff00000

08007b10 <__b2d>:
 8007b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b12:	6905      	ldr	r5, [r0, #16]
 8007b14:	f100 0714 	add.w	r7, r0, #20
 8007b18:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8007b1c:	1f2e      	subs	r6, r5, #4
 8007b1e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8007b22:	4620      	mov	r0, r4
 8007b24:	f7ff fd48 	bl	80075b8 <__hi0bits>
 8007b28:	f1c0 0320 	rsb	r3, r0, #32
 8007b2c:	280a      	cmp	r0, #10
 8007b2e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8007bac <__b2d+0x9c>
 8007b32:	600b      	str	r3, [r1, #0]
 8007b34:	dc14      	bgt.n	8007b60 <__b2d+0x50>
 8007b36:	f1c0 0e0b 	rsb	lr, r0, #11
 8007b3a:	fa24 f10e 	lsr.w	r1, r4, lr
 8007b3e:	42b7      	cmp	r7, r6
 8007b40:	ea41 030c 	orr.w	r3, r1, ip
 8007b44:	bf34      	ite	cc
 8007b46:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007b4a:	2100      	movcs	r1, #0
 8007b4c:	3015      	adds	r0, #21
 8007b4e:	fa04 f000 	lsl.w	r0, r4, r0
 8007b52:	fa21 f10e 	lsr.w	r1, r1, lr
 8007b56:	ea40 0201 	orr.w	r2, r0, r1
 8007b5a:	ec43 2b10 	vmov	d0, r2, r3
 8007b5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b60:	42b7      	cmp	r7, r6
 8007b62:	bf3a      	itte	cc
 8007b64:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007b68:	f1a5 0608 	subcc.w	r6, r5, #8
 8007b6c:	2100      	movcs	r1, #0
 8007b6e:	380b      	subs	r0, #11
 8007b70:	d017      	beq.n	8007ba2 <__b2d+0x92>
 8007b72:	f1c0 0c20 	rsb	ip, r0, #32
 8007b76:	fa04 f500 	lsl.w	r5, r4, r0
 8007b7a:	42be      	cmp	r6, r7
 8007b7c:	fa21 f40c 	lsr.w	r4, r1, ip
 8007b80:	ea45 0504 	orr.w	r5, r5, r4
 8007b84:	bf8c      	ite	hi
 8007b86:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8007b8a:	2400      	movls	r4, #0
 8007b8c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8007b90:	fa01 f000 	lsl.w	r0, r1, r0
 8007b94:	fa24 f40c 	lsr.w	r4, r4, ip
 8007b98:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007b9c:	ea40 0204 	orr.w	r2, r0, r4
 8007ba0:	e7db      	b.n	8007b5a <__b2d+0x4a>
 8007ba2:	ea44 030c 	orr.w	r3, r4, ip
 8007ba6:	460a      	mov	r2, r1
 8007ba8:	e7d7      	b.n	8007b5a <__b2d+0x4a>
 8007baa:	bf00      	nop
 8007bac:	3ff00000 	.word	0x3ff00000

08007bb0 <__d2b>:
 8007bb0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007bb4:	4689      	mov	r9, r1
 8007bb6:	2101      	movs	r1, #1
 8007bb8:	ec57 6b10 	vmov	r6, r7, d0
 8007bbc:	4690      	mov	r8, r2
 8007bbe:	f7ff fc09 	bl	80073d4 <_Balloc>
 8007bc2:	4604      	mov	r4, r0
 8007bc4:	b930      	cbnz	r0, 8007bd4 <__d2b+0x24>
 8007bc6:	4602      	mov	r2, r0
 8007bc8:	4b25      	ldr	r3, [pc, #148]	; (8007c60 <__d2b+0xb0>)
 8007bca:	4826      	ldr	r0, [pc, #152]	; (8007c64 <__d2b+0xb4>)
 8007bcc:	f240 310a 	movw	r1, #778	; 0x30a
 8007bd0:	f000 fb50 	bl	8008274 <__assert_func>
 8007bd4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007bd8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007bdc:	bb35      	cbnz	r5, 8007c2c <__d2b+0x7c>
 8007bde:	2e00      	cmp	r6, #0
 8007be0:	9301      	str	r3, [sp, #4]
 8007be2:	d028      	beq.n	8007c36 <__d2b+0x86>
 8007be4:	4668      	mov	r0, sp
 8007be6:	9600      	str	r6, [sp, #0]
 8007be8:	f7ff fd06 	bl	80075f8 <__lo0bits>
 8007bec:	9900      	ldr	r1, [sp, #0]
 8007bee:	b300      	cbz	r0, 8007c32 <__d2b+0x82>
 8007bf0:	9a01      	ldr	r2, [sp, #4]
 8007bf2:	f1c0 0320 	rsb	r3, r0, #32
 8007bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8007bfa:	430b      	orrs	r3, r1
 8007bfc:	40c2      	lsrs	r2, r0
 8007bfe:	6163      	str	r3, [r4, #20]
 8007c00:	9201      	str	r2, [sp, #4]
 8007c02:	9b01      	ldr	r3, [sp, #4]
 8007c04:	61a3      	str	r3, [r4, #24]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	bf14      	ite	ne
 8007c0a:	2202      	movne	r2, #2
 8007c0c:	2201      	moveq	r2, #1
 8007c0e:	6122      	str	r2, [r4, #16]
 8007c10:	b1d5      	cbz	r5, 8007c48 <__d2b+0x98>
 8007c12:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007c16:	4405      	add	r5, r0
 8007c18:	f8c9 5000 	str.w	r5, [r9]
 8007c1c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007c20:	f8c8 0000 	str.w	r0, [r8]
 8007c24:	4620      	mov	r0, r4
 8007c26:	b003      	add	sp, #12
 8007c28:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c2c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007c30:	e7d5      	b.n	8007bde <__d2b+0x2e>
 8007c32:	6161      	str	r1, [r4, #20]
 8007c34:	e7e5      	b.n	8007c02 <__d2b+0x52>
 8007c36:	a801      	add	r0, sp, #4
 8007c38:	f7ff fcde 	bl	80075f8 <__lo0bits>
 8007c3c:	9b01      	ldr	r3, [sp, #4]
 8007c3e:	6163      	str	r3, [r4, #20]
 8007c40:	2201      	movs	r2, #1
 8007c42:	6122      	str	r2, [r4, #16]
 8007c44:	3020      	adds	r0, #32
 8007c46:	e7e3      	b.n	8007c10 <__d2b+0x60>
 8007c48:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007c4c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007c50:	f8c9 0000 	str.w	r0, [r9]
 8007c54:	6918      	ldr	r0, [r3, #16]
 8007c56:	f7ff fcaf 	bl	80075b8 <__hi0bits>
 8007c5a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007c5e:	e7df      	b.n	8007c20 <__d2b+0x70>
 8007c60:	08009058 	.word	0x08009058
 8007c64:	080090e4 	.word	0x080090e4

08007c68 <__ratio>:
 8007c68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c6c:	4688      	mov	r8, r1
 8007c6e:	4669      	mov	r1, sp
 8007c70:	4681      	mov	r9, r0
 8007c72:	f7ff ff4d 	bl	8007b10 <__b2d>
 8007c76:	a901      	add	r1, sp, #4
 8007c78:	4640      	mov	r0, r8
 8007c7a:	ec55 4b10 	vmov	r4, r5, d0
 8007c7e:	f7ff ff47 	bl	8007b10 <__b2d>
 8007c82:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007c86:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007c8a:	eba3 0c02 	sub.w	ip, r3, r2
 8007c8e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007c92:	1a9b      	subs	r3, r3, r2
 8007c94:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007c98:	ec51 0b10 	vmov	r0, r1, d0
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	bfd6      	itet	le
 8007ca0:	460a      	movle	r2, r1
 8007ca2:	462a      	movgt	r2, r5
 8007ca4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007ca8:	468b      	mov	fp, r1
 8007caa:	462f      	mov	r7, r5
 8007cac:	bfd4      	ite	le
 8007cae:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8007cb2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007cb6:	4620      	mov	r0, r4
 8007cb8:	ee10 2a10 	vmov	r2, s0
 8007cbc:	465b      	mov	r3, fp
 8007cbe:	4639      	mov	r1, r7
 8007cc0:	f7f8 fde4 	bl	800088c <__aeabi_ddiv>
 8007cc4:	ec41 0b10 	vmov	d0, r0, r1
 8007cc8:	b003      	add	sp, #12
 8007cca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007cce <__copybits>:
 8007cce:	3901      	subs	r1, #1
 8007cd0:	b570      	push	{r4, r5, r6, lr}
 8007cd2:	1149      	asrs	r1, r1, #5
 8007cd4:	6914      	ldr	r4, [r2, #16]
 8007cd6:	3101      	adds	r1, #1
 8007cd8:	f102 0314 	add.w	r3, r2, #20
 8007cdc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007ce0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007ce4:	1f05      	subs	r5, r0, #4
 8007ce6:	42a3      	cmp	r3, r4
 8007ce8:	d30c      	bcc.n	8007d04 <__copybits+0x36>
 8007cea:	1aa3      	subs	r3, r4, r2
 8007cec:	3b11      	subs	r3, #17
 8007cee:	f023 0303 	bic.w	r3, r3, #3
 8007cf2:	3211      	adds	r2, #17
 8007cf4:	42a2      	cmp	r2, r4
 8007cf6:	bf88      	it	hi
 8007cf8:	2300      	movhi	r3, #0
 8007cfa:	4418      	add	r0, r3
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	4288      	cmp	r0, r1
 8007d00:	d305      	bcc.n	8007d0e <__copybits+0x40>
 8007d02:	bd70      	pop	{r4, r5, r6, pc}
 8007d04:	f853 6b04 	ldr.w	r6, [r3], #4
 8007d08:	f845 6f04 	str.w	r6, [r5, #4]!
 8007d0c:	e7eb      	b.n	8007ce6 <__copybits+0x18>
 8007d0e:	f840 3b04 	str.w	r3, [r0], #4
 8007d12:	e7f4      	b.n	8007cfe <__copybits+0x30>

08007d14 <__any_on>:
 8007d14:	f100 0214 	add.w	r2, r0, #20
 8007d18:	6900      	ldr	r0, [r0, #16]
 8007d1a:	114b      	asrs	r3, r1, #5
 8007d1c:	4298      	cmp	r0, r3
 8007d1e:	b510      	push	{r4, lr}
 8007d20:	db11      	blt.n	8007d46 <__any_on+0x32>
 8007d22:	dd0a      	ble.n	8007d3a <__any_on+0x26>
 8007d24:	f011 011f 	ands.w	r1, r1, #31
 8007d28:	d007      	beq.n	8007d3a <__any_on+0x26>
 8007d2a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007d2e:	fa24 f001 	lsr.w	r0, r4, r1
 8007d32:	fa00 f101 	lsl.w	r1, r0, r1
 8007d36:	428c      	cmp	r4, r1
 8007d38:	d10b      	bne.n	8007d52 <__any_on+0x3e>
 8007d3a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d803      	bhi.n	8007d4a <__any_on+0x36>
 8007d42:	2000      	movs	r0, #0
 8007d44:	bd10      	pop	{r4, pc}
 8007d46:	4603      	mov	r3, r0
 8007d48:	e7f7      	b.n	8007d3a <__any_on+0x26>
 8007d4a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007d4e:	2900      	cmp	r1, #0
 8007d50:	d0f5      	beq.n	8007d3e <__any_on+0x2a>
 8007d52:	2001      	movs	r0, #1
 8007d54:	e7f6      	b.n	8007d44 <__any_on+0x30>

08007d56 <_calloc_r>:
 8007d56:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007d58:	fba1 2402 	umull	r2, r4, r1, r2
 8007d5c:	b94c      	cbnz	r4, 8007d72 <_calloc_r+0x1c>
 8007d5e:	4611      	mov	r1, r2
 8007d60:	9201      	str	r2, [sp, #4]
 8007d62:	f000 f87b 	bl	8007e5c <_malloc_r>
 8007d66:	9a01      	ldr	r2, [sp, #4]
 8007d68:	4605      	mov	r5, r0
 8007d6a:	b930      	cbnz	r0, 8007d7a <_calloc_r+0x24>
 8007d6c:	4628      	mov	r0, r5
 8007d6e:	b003      	add	sp, #12
 8007d70:	bd30      	pop	{r4, r5, pc}
 8007d72:	220c      	movs	r2, #12
 8007d74:	6002      	str	r2, [r0, #0]
 8007d76:	2500      	movs	r5, #0
 8007d78:	e7f8      	b.n	8007d6c <_calloc_r+0x16>
 8007d7a:	4621      	mov	r1, r4
 8007d7c:	f7fc fbac 	bl	80044d8 <memset>
 8007d80:	e7f4      	b.n	8007d6c <_calloc_r+0x16>
	...

08007d84 <_free_r>:
 8007d84:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007d86:	2900      	cmp	r1, #0
 8007d88:	d044      	beq.n	8007e14 <_free_r+0x90>
 8007d8a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d8e:	9001      	str	r0, [sp, #4]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	f1a1 0404 	sub.w	r4, r1, #4
 8007d96:	bfb8      	it	lt
 8007d98:	18e4      	addlt	r4, r4, r3
 8007d9a:	f000 fab5 	bl	8008308 <__malloc_lock>
 8007d9e:	4a1e      	ldr	r2, [pc, #120]	; (8007e18 <_free_r+0x94>)
 8007da0:	9801      	ldr	r0, [sp, #4]
 8007da2:	6813      	ldr	r3, [r2, #0]
 8007da4:	b933      	cbnz	r3, 8007db4 <_free_r+0x30>
 8007da6:	6063      	str	r3, [r4, #4]
 8007da8:	6014      	str	r4, [r2, #0]
 8007daa:	b003      	add	sp, #12
 8007dac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007db0:	f000 bab0 	b.w	8008314 <__malloc_unlock>
 8007db4:	42a3      	cmp	r3, r4
 8007db6:	d908      	bls.n	8007dca <_free_r+0x46>
 8007db8:	6825      	ldr	r5, [r4, #0]
 8007dba:	1961      	adds	r1, r4, r5
 8007dbc:	428b      	cmp	r3, r1
 8007dbe:	bf01      	itttt	eq
 8007dc0:	6819      	ldreq	r1, [r3, #0]
 8007dc2:	685b      	ldreq	r3, [r3, #4]
 8007dc4:	1949      	addeq	r1, r1, r5
 8007dc6:	6021      	streq	r1, [r4, #0]
 8007dc8:	e7ed      	b.n	8007da6 <_free_r+0x22>
 8007dca:	461a      	mov	r2, r3
 8007dcc:	685b      	ldr	r3, [r3, #4]
 8007dce:	b10b      	cbz	r3, 8007dd4 <_free_r+0x50>
 8007dd0:	42a3      	cmp	r3, r4
 8007dd2:	d9fa      	bls.n	8007dca <_free_r+0x46>
 8007dd4:	6811      	ldr	r1, [r2, #0]
 8007dd6:	1855      	adds	r5, r2, r1
 8007dd8:	42a5      	cmp	r5, r4
 8007dda:	d10b      	bne.n	8007df4 <_free_r+0x70>
 8007ddc:	6824      	ldr	r4, [r4, #0]
 8007dde:	4421      	add	r1, r4
 8007de0:	1854      	adds	r4, r2, r1
 8007de2:	42a3      	cmp	r3, r4
 8007de4:	6011      	str	r1, [r2, #0]
 8007de6:	d1e0      	bne.n	8007daa <_free_r+0x26>
 8007de8:	681c      	ldr	r4, [r3, #0]
 8007dea:	685b      	ldr	r3, [r3, #4]
 8007dec:	6053      	str	r3, [r2, #4]
 8007dee:	4421      	add	r1, r4
 8007df0:	6011      	str	r1, [r2, #0]
 8007df2:	e7da      	b.n	8007daa <_free_r+0x26>
 8007df4:	d902      	bls.n	8007dfc <_free_r+0x78>
 8007df6:	230c      	movs	r3, #12
 8007df8:	6003      	str	r3, [r0, #0]
 8007dfa:	e7d6      	b.n	8007daa <_free_r+0x26>
 8007dfc:	6825      	ldr	r5, [r4, #0]
 8007dfe:	1961      	adds	r1, r4, r5
 8007e00:	428b      	cmp	r3, r1
 8007e02:	bf04      	itt	eq
 8007e04:	6819      	ldreq	r1, [r3, #0]
 8007e06:	685b      	ldreq	r3, [r3, #4]
 8007e08:	6063      	str	r3, [r4, #4]
 8007e0a:	bf04      	itt	eq
 8007e0c:	1949      	addeq	r1, r1, r5
 8007e0e:	6021      	streq	r1, [r4, #0]
 8007e10:	6054      	str	r4, [r2, #4]
 8007e12:	e7ca      	b.n	8007daa <_free_r+0x26>
 8007e14:	b003      	add	sp, #12
 8007e16:	bd30      	pop	{r4, r5, pc}
 8007e18:	200002dc 	.word	0x200002dc

08007e1c <sbrk_aligned>:
 8007e1c:	b570      	push	{r4, r5, r6, lr}
 8007e1e:	4e0e      	ldr	r6, [pc, #56]	; (8007e58 <sbrk_aligned+0x3c>)
 8007e20:	460c      	mov	r4, r1
 8007e22:	6831      	ldr	r1, [r6, #0]
 8007e24:	4605      	mov	r5, r0
 8007e26:	b911      	cbnz	r1, 8007e2e <sbrk_aligned+0x12>
 8007e28:	f000 f9f2 	bl	8008210 <_sbrk_r>
 8007e2c:	6030      	str	r0, [r6, #0]
 8007e2e:	4621      	mov	r1, r4
 8007e30:	4628      	mov	r0, r5
 8007e32:	f000 f9ed 	bl	8008210 <_sbrk_r>
 8007e36:	1c43      	adds	r3, r0, #1
 8007e38:	d00a      	beq.n	8007e50 <sbrk_aligned+0x34>
 8007e3a:	1cc4      	adds	r4, r0, #3
 8007e3c:	f024 0403 	bic.w	r4, r4, #3
 8007e40:	42a0      	cmp	r0, r4
 8007e42:	d007      	beq.n	8007e54 <sbrk_aligned+0x38>
 8007e44:	1a21      	subs	r1, r4, r0
 8007e46:	4628      	mov	r0, r5
 8007e48:	f000 f9e2 	bl	8008210 <_sbrk_r>
 8007e4c:	3001      	adds	r0, #1
 8007e4e:	d101      	bne.n	8007e54 <sbrk_aligned+0x38>
 8007e50:	f04f 34ff 	mov.w	r4, #4294967295
 8007e54:	4620      	mov	r0, r4
 8007e56:	bd70      	pop	{r4, r5, r6, pc}
 8007e58:	200002e0 	.word	0x200002e0

08007e5c <_malloc_r>:
 8007e5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e60:	1ccd      	adds	r5, r1, #3
 8007e62:	f025 0503 	bic.w	r5, r5, #3
 8007e66:	3508      	adds	r5, #8
 8007e68:	2d0c      	cmp	r5, #12
 8007e6a:	bf38      	it	cc
 8007e6c:	250c      	movcc	r5, #12
 8007e6e:	2d00      	cmp	r5, #0
 8007e70:	4607      	mov	r7, r0
 8007e72:	db01      	blt.n	8007e78 <_malloc_r+0x1c>
 8007e74:	42a9      	cmp	r1, r5
 8007e76:	d905      	bls.n	8007e84 <_malloc_r+0x28>
 8007e78:	230c      	movs	r3, #12
 8007e7a:	603b      	str	r3, [r7, #0]
 8007e7c:	2600      	movs	r6, #0
 8007e7e:	4630      	mov	r0, r6
 8007e80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e84:	4e2e      	ldr	r6, [pc, #184]	; (8007f40 <_malloc_r+0xe4>)
 8007e86:	f000 fa3f 	bl	8008308 <__malloc_lock>
 8007e8a:	6833      	ldr	r3, [r6, #0]
 8007e8c:	461c      	mov	r4, r3
 8007e8e:	bb34      	cbnz	r4, 8007ede <_malloc_r+0x82>
 8007e90:	4629      	mov	r1, r5
 8007e92:	4638      	mov	r0, r7
 8007e94:	f7ff ffc2 	bl	8007e1c <sbrk_aligned>
 8007e98:	1c43      	adds	r3, r0, #1
 8007e9a:	4604      	mov	r4, r0
 8007e9c:	d14d      	bne.n	8007f3a <_malloc_r+0xde>
 8007e9e:	6834      	ldr	r4, [r6, #0]
 8007ea0:	4626      	mov	r6, r4
 8007ea2:	2e00      	cmp	r6, #0
 8007ea4:	d140      	bne.n	8007f28 <_malloc_r+0xcc>
 8007ea6:	6823      	ldr	r3, [r4, #0]
 8007ea8:	4631      	mov	r1, r6
 8007eaa:	4638      	mov	r0, r7
 8007eac:	eb04 0803 	add.w	r8, r4, r3
 8007eb0:	f000 f9ae 	bl	8008210 <_sbrk_r>
 8007eb4:	4580      	cmp	r8, r0
 8007eb6:	d13a      	bne.n	8007f2e <_malloc_r+0xd2>
 8007eb8:	6821      	ldr	r1, [r4, #0]
 8007eba:	3503      	adds	r5, #3
 8007ebc:	1a6d      	subs	r5, r5, r1
 8007ebe:	f025 0503 	bic.w	r5, r5, #3
 8007ec2:	3508      	adds	r5, #8
 8007ec4:	2d0c      	cmp	r5, #12
 8007ec6:	bf38      	it	cc
 8007ec8:	250c      	movcc	r5, #12
 8007eca:	4629      	mov	r1, r5
 8007ecc:	4638      	mov	r0, r7
 8007ece:	f7ff ffa5 	bl	8007e1c <sbrk_aligned>
 8007ed2:	3001      	adds	r0, #1
 8007ed4:	d02b      	beq.n	8007f2e <_malloc_r+0xd2>
 8007ed6:	6823      	ldr	r3, [r4, #0]
 8007ed8:	442b      	add	r3, r5
 8007eda:	6023      	str	r3, [r4, #0]
 8007edc:	e00e      	b.n	8007efc <_malloc_r+0xa0>
 8007ede:	6822      	ldr	r2, [r4, #0]
 8007ee0:	1b52      	subs	r2, r2, r5
 8007ee2:	d41e      	bmi.n	8007f22 <_malloc_r+0xc6>
 8007ee4:	2a0b      	cmp	r2, #11
 8007ee6:	d916      	bls.n	8007f16 <_malloc_r+0xba>
 8007ee8:	1961      	adds	r1, r4, r5
 8007eea:	42a3      	cmp	r3, r4
 8007eec:	6025      	str	r5, [r4, #0]
 8007eee:	bf18      	it	ne
 8007ef0:	6059      	strne	r1, [r3, #4]
 8007ef2:	6863      	ldr	r3, [r4, #4]
 8007ef4:	bf08      	it	eq
 8007ef6:	6031      	streq	r1, [r6, #0]
 8007ef8:	5162      	str	r2, [r4, r5]
 8007efa:	604b      	str	r3, [r1, #4]
 8007efc:	4638      	mov	r0, r7
 8007efe:	f104 060b 	add.w	r6, r4, #11
 8007f02:	f000 fa07 	bl	8008314 <__malloc_unlock>
 8007f06:	f026 0607 	bic.w	r6, r6, #7
 8007f0a:	1d23      	adds	r3, r4, #4
 8007f0c:	1af2      	subs	r2, r6, r3
 8007f0e:	d0b6      	beq.n	8007e7e <_malloc_r+0x22>
 8007f10:	1b9b      	subs	r3, r3, r6
 8007f12:	50a3      	str	r3, [r4, r2]
 8007f14:	e7b3      	b.n	8007e7e <_malloc_r+0x22>
 8007f16:	6862      	ldr	r2, [r4, #4]
 8007f18:	42a3      	cmp	r3, r4
 8007f1a:	bf0c      	ite	eq
 8007f1c:	6032      	streq	r2, [r6, #0]
 8007f1e:	605a      	strne	r2, [r3, #4]
 8007f20:	e7ec      	b.n	8007efc <_malloc_r+0xa0>
 8007f22:	4623      	mov	r3, r4
 8007f24:	6864      	ldr	r4, [r4, #4]
 8007f26:	e7b2      	b.n	8007e8e <_malloc_r+0x32>
 8007f28:	4634      	mov	r4, r6
 8007f2a:	6876      	ldr	r6, [r6, #4]
 8007f2c:	e7b9      	b.n	8007ea2 <_malloc_r+0x46>
 8007f2e:	230c      	movs	r3, #12
 8007f30:	603b      	str	r3, [r7, #0]
 8007f32:	4638      	mov	r0, r7
 8007f34:	f000 f9ee 	bl	8008314 <__malloc_unlock>
 8007f38:	e7a1      	b.n	8007e7e <_malloc_r+0x22>
 8007f3a:	6025      	str	r5, [r4, #0]
 8007f3c:	e7de      	b.n	8007efc <_malloc_r+0xa0>
 8007f3e:	bf00      	nop
 8007f40:	200002dc 	.word	0x200002dc

08007f44 <__ssputs_r>:
 8007f44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f48:	688e      	ldr	r6, [r1, #8]
 8007f4a:	429e      	cmp	r6, r3
 8007f4c:	4682      	mov	sl, r0
 8007f4e:	460c      	mov	r4, r1
 8007f50:	4690      	mov	r8, r2
 8007f52:	461f      	mov	r7, r3
 8007f54:	d838      	bhi.n	8007fc8 <__ssputs_r+0x84>
 8007f56:	898a      	ldrh	r2, [r1, #12]
 8007f58:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007f5c:	d032      	beq.n	8007fc4 <__ssputs_r+0x80>
 8007f5e:	6825      	ldr	r5, [r4, #0]
 8007f60:	6909      	ldr	r1, [r1, #16]
 8007f62:	eba5 0901 	sub.w	r9, r5, r1
 8007f66:	6965      	ldr	r5, [r4, #20]
 8007f68:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007f6c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007f70:	3301      	adds	r3, #1
 8007f72:	444b      	add	r3, r9
 8007f74:	106d      	asrs	r5, r5, #1
 8007f76:	429d      	cmp	r5, r3
 8007f78:	bf38      	it	cc
 8007f7a:	461d      	movcc	r5, r3
 8007f7c:	0553      	lsls	r3, r2, #21
 8007f7e:	d531      	bpl.n	8007fe4 <__ssputs_r+0xa0>
 8007f80:	4629      	mov	r1, r5
 8007f82:	f7ff ff6b 	bl	8007e5c <_malloc_r>
 8007f86:	4606      	mov	r6, r0
 8007f88:	b950      	cbnz	r0, 8007fa0 <__ssputs_r+0x5c>
 8007f8a:	230c      	movs	r3, #12
 8007f8c:	f8ca 3000 	str.w	r3, [sl]
 8007f90:	89a3      	ldrh	r3, [r4, #12]
 8007f92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f96:	81a3      	strh	r3, [r4, #12]
 8007f98:	f04f 30ff 	mov.w	r0, #4294967295
 8007f9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fa0:	6921      	ldr	r1, [r4, #16]
 8007fa2:	464a      	mov	r2, r9
 8007fa4:	f7ff fa08 	bl	80073b8 <memcpy>
 8007fa8:	89a3      	ldrh	r3, [r4, #12]
 8007faa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007fae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007fb2:	81a3      	strh	r3, [r4, #12]
 8007fb4:	6126      	str	r6, [r4, #16]
 8007fb6:	6165      	str	r5, [r4, #20]
 8007fb8:	444e      	add	r6, r9
 8007fba:	eba5 0509 	sub.w	r5, r5, r9
 8007fbe:	6026      	str	r6, [r4, #0]
 8007fc0:	60a5      	str	r5, [r4, #8]
 8007fc2:	463e      	mov	r6, r7
 8007fc4:	42be      	cmp	r6, r7
 8007fc6:	d900      	bls.n	8007fca <__ssputs_r+0x86>
 8007fc8:	463e      	mov	r6, r7
 8007fca:	6820      	ldr	r0, [r4, #0]
 8007fcc:	4632      	mov	r2, r6
 8007fce:	4641      	mov	r1, r8
 8007fd0:	f000 f980 	bl	80082d4 <memmove>
 8007fd4:	68a3      	ldr	r3, [r4, #8]
 8007fd6:	1b9b      	subs	r3, r3, r6
 8007fd8:	60a3      	str	r3, [r4, #8]
 8007fda:	6823      	ldr	r3, [r4, #0]
 8007fdc:	4433      	add	r3, r6
 8007fde:	6023      	str	r3, [r4, #0]
 8007fe0:	2000      	movs	r0, #0
 8007fe2:	e7db      	b.n	8007f9c <__ssputs_r+0x58>
 8007fe4:	462a      	mov	r2, r5
 8007fe6:	f000 f99b 	bl	8008320 <_realloc_r>
 8007fea:	4606      	mov	r6, r0
 8007fec:	2800      	cmp	r0, #0
 8007fee:	d1e1      	bne.n	8007fb4 <__ssputs_r+0x70>
 8007ff0:	6921      	ldr	r1, [r4, #16]
 8007ff2:	4650      	mov	r0, sl
 8007ff4:	f7ff fec6 	bl	8007d84 <_free_r>
 8007ff8:	e7c7      	b.n	8007f8a <__ssputs_r+0x46>
	...

08007ffc <_svfiprintf_r>:
 8007ffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008000:	4698      	mov	r8, r3
 8008002:	898b      	ldrh	r3, [r1, #12]
 8008004:	061b      	lsls	r3, r3, #24
 8008006:	b09d      	sub	sp, #116	; 0x74
 8008008:	4607      	mov	r7, r0
 800800a:	460d      	mov	r5, r1
 800800c:	4614      	mov	r4, r2
 800800e:	d50e      	bpl.n	800802e <_svfiprintf_r+0x32>
 8008010:	690b      	ldr	r3, [r1, #16]
 8008012:	b963      	cbnz	r3, 800802e <_svfiprintf_r+0x32>
 8008014:	2140      	movs	r1, #64	; 0x40
 8008016:	f7ff ff21 	bl	8007e5c <_malloc_r>
 800801a:	6028      	str	r0, [r5, #0]
 800801c:	6128      	str	r0, [r5, #16]
 800801e:	b920      	cbnz	r0, 800802a <_svfiprintf_r+0x2e>
 8008020:	230c      	movs	r3, #12
 8008022:	603b      	str	r3, [r7, #0]
 8008024:	f04f 30ff 	mov.w	r0, #4294967295
 8008028:	e0d1      	b.n	80081ce <_svfiprintf_r+0x1d2>
 800802a:	2340      	movs	r3, #64	; 0x40
 800802c:	616b      	str	r3, [r5, #20]
 800802e:	2300      	movs	r3, #0
 8008030:	9309      	str	r3, [sp, #36]	; 0x24
 8008032:	2320      	movs	r3, #32
 8008034:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008038:	f8cd 800c 	str.w	r8, [sp, #12]
 800803c:	2330      	movs	r3, #48	; 0x30
 800803e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80081e8 <_svfiprintf_r+0x1ec>
 8008042:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008046:	f04f 0901 	mov.w	r9, #1
 800804a:	4623      	mov	r3, r4
 800804c:	469a      	mov	sl, r3
 800804e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008052:	b10a      	cbz	r2, 8008058 <_svfiprintf_r+0x5c>
 8008054:	2a25      	cmp	r2, #37	; 0x25
 8008056:	d1f9      	bne.n	800804c <_svfiprintf_r+0x50>
 8008058:	ebba 0b04 	subs.w	fp, sl, r4
 800805c:	d00b      	beq.n	8008076 <_svfiprintf_r+0x7a>
 800805e:	465b      	mov	r3, fp
 8008060:	4622      	mov	r2, r4
 8008062:	4629      	mov	r1, r5
 8008064:	4638      	mov	r0, r7
 8008066:	f7ff ff6d 	bl	8007f44 <__ssputs_r>
 800806a:	3001      	adds	r0, #1
 800806c:	f000 80aa 	beq.w	80081c4 <_svfiprintf_r+0x1c8>
 8008070:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008072:	445a      	add	r2, fp
 8008074:	9209      	str	r2, [sp, #36]	; 0x24
 8008076:	f89a 3000 	ldrb.w	r3, [sl]
 800807a:	2b00      	cmp	r3, #0
 800807c:	f000 80a2 	beq.w	80081c4 <_svfiprintf_r+0x1c8>
 8008080:	2300      	movs	r3, #0
 8008082:	f04f 32ff 	mov.w	r2, #4294967295
 8008086:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800808a:	f10a 0a01 	add.w	sl, sl, #1
 800808e:	9304      	str	r3, [sp, #16]
 8008090:	9307      	str	r3, [sp, #28]
 8008092:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008096:	931a      	str	r3, [sp, #104]	; 0x68
 8008098:	4654      	mov	r4, sl
 800809a:	2205      	movs	r2, #5
 800809c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080a0:	4851      	ldr	r0, [pc, #324]	; (80081e8 <_svfiprintf_r+0x1ec>)
 80080a2:	f7f8 f8bd 	bl	8000220 <memchr>
 80080a6:	9a04      	ldr	r2, [sp, #16]
 80080a8:	b9d8      	cbnz	r0, 80080e2 <_svfiprintf_r+0xe6>
 80080aa:	06d0      	lsls	r0, r2, #27
 80080ac:	bf44      	itt	mi
 80080ae:	2320      	movmi	r3, #32
 80080b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80080b4:	0711      	lsls	r1, r2, #28
 80080b6:	bf44      	itt	mi
 80080b8:	232b      	movmi	r3, #43	; 0x2b
 80080ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80080be:	f89a 3000 	ldrb.w	r3, [sl]
 80080c2:	2b2a      	cmp	r3, #42	; 0x2a
 80080c4:	d015      	beq.n	80080f2 <_svfiprintf_r+0xf6>
 80080c6:	9a07      	ldr	r2, [sp, #28]
 80080c8:	4654      	mov	r4, sl
 80080ca:	2000      	movs	r0, #0
 80080cc:	f04f 0c0a 	mov.w	ip, #10
 80080d0:	4621      	mov	r1, r4
 80080d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80080d6:	3b30      	subs	r3, #48	; 0x30
 80080d8:	2b09      	cmp	r3, #9
 80080da:	d94e      	bls.n	800817a <_svfiprintf_r+0x17e>
 80080dc:	b1b0      	cbz	r0, 800810c <_svfiprintf_r+0x110>
 80080de:	9207      	str	r2, [sp, #28]
 80080e0:	e014      	b.n	800810c <_svfiprintf_r+0x110>
 80080e2:	eba0 0308 	sub.w	r3, r0, r8
 80080e6:	fa09 f303 	lsl.w	r3, r9, r3
 80080ea:	4313      	orrs	r3, r2
 80080ec:	9304      	str	r3, [sp, #16]
 80080ee:	46a2      	mov	sl, r4
 80080f0:	e7d2      	b.n	8008098 <_svfiprintf_r+0x9c>
 80080f2:	9b03      	ldr	r3, [sp, #12]
 80080f4:	1d19      	adds	r1, r3, #4
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	9103      	str	r1, [sp, #12]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	bfbb      	ittet	lt
 80080fe:	425b      	neglt	r3, r3
 8008100:	f042 0202 	orrlt.w	r2, r2, #2
 8008104:	9307      	strge	r3, [sp, #28]
 8008106:	9307      	strlt	r3, [sp, #28]
 8008108:	bfb8      	it	lt
 800810a:	9204      	strlt	r2, [sp, #16]
 800810c:	7823      	ldrb	r3, [r4, #0]
 800810e:	2b2e      	cmp	r3, #46	; 0x2e
 8008110:	d10c      	bne.n	800812c <_svfiprintf_r+0x130>
 8008112:	7863      	ldrb	r3, [r4, #1]
 8008114:	2b2a      	cmp	r3, #42	; 0x2a
 8008116:	d135      	bne.n	8008184 <_svfiprintf_r+0x188>
 8008118:	9b03      	ldr	r3, [sp, #12]
 800811a:	1d1a      	adds	r2, r3, #4
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	9203      	str	r2, [sp, #12]
 8008120:	2b00      	cmp	r3, #0
 8008122:	bfb8      	it	lt
 8008124:	f04f 33ff 	movlt.w	r3, #4294967295
 8008128:	3402      	adds	r4, #2
 800812a:	9305      	str	r3, [sp, #20]
 800812c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80081f8 <_svfiprintf_r+0x1fc>
 8008130:	7821      	ldrb	r1, [r4, #0]
 8008132:	2203      	movs	r2, #3
 8008134:	4650      	mov	r0, sl
 8008136:	f7f8 f873 	bl	8000220 <memchr>
 800813a:	b140      	cbz	r0, 800814e <_svfiprintf_r+0x152>
 800813c:	2340      	movs	r3, #64	; 0x40
 800813e:	eba0 000a 	sub.w	r0, r0, sl
 8008142:	fa03 f000 	lsl.w	r0, r3, r0
 8008146:	9b04      	ldr	r3, [sp, #16]
 8008148:	4303      	orrs	r3, r0
 800814a:	3401      	adds	r4, #1
 800814c:	9304      	str	r3, [sp, #16]
 800814e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008152:	4826      	ldr	r0, [pc, #152]	; (80081ec <_svfiprintf_r+0x1f0>)
 8008154:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008158:	2206      	movs	r2, #6
 800815a:	f7f8 f861 	bl	8000220 <memchr>
 800815e:	2800      	cmp	r0, #0
 8008160:	d038      	beq.n	80081d4 <_svfiprintf_r+0x1d8>
 8008162:	4b23      	ldr	r3, [pc, #140]	; (80081f0 <_svfiprintf_r+0x1f4>)
 8008164:	bb1b      	cbnz	r3, 80081ae <_svfiprintf_r+0x1b2>
 8008166:	9b03      	ldr	r3, [sp, #12]
 8008168:	3307      	adds	r3, #7
 800816a:	f023 0307 	bic.w	r3, r3, #7
 800816e:	3308      	adds	r3, #8
 8008170:	9303      	str	r3, [sp, #12]
 8008172:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008174:	4433      	add	r3, r6
 8008176:	9309      	str	r3, [sp, #36]	; 0x24
 8008178:	e767      	b.n	800804a <_svfiprintf_r+0x4e>
 800817a:	fb0c 3202 	mla	r2, ip, r2, r3
 800817e:	460c      	mov	r4, r1
 8008180:	2001      	movs	r0, #1
 8008182:	e7a5      	b.n	80080d0 <_svfiprintf_r+0xd4>
 8008184:	2300      	movs	r3, #0
 8008186:	3401      	adds	r4, #1
 8008188:	9305      	str	r3, [sp, #20]
 800818a:	4619      	mov	r1, r3
 800818c:	f04f 0c0a 	mov.w	ip, #10
 8008190:	4620      	mov	r0, r4
 8008192:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008196:	3a30      	subs	r2, #48	; 0x30
 8008198:	2a09      	cmp	r2, #9
 800819a:	d903      	bls.n	80081a4 <_svfiprintf_r+0x1a8>
 800819c:	2b00      	cmp	r3, #0
 800819e:	d0c5      	beq.n	800812c <_svfiprintf_r+0x130>
 80081a0:	9105      	str	r1, [sp, #20]
 80081a2:	e7c3      	b.n	800812c <_svfiprintf_r+0x130>
 80081a4:	fb0c 2101 	mla	r1, ip, r1, r2
 80081a8:	4604      	mov	r4, r0
 80081aa:	2301      	movs	r3, #1
 80081ac:	e7f0      	b.n	8008190 <_svfiprintf_r+0x194>
 80081ae:	ab03      	add	r3, sp, #12
 80081b0:	9300      	str	r3, [sp, #0]
 80081b2:	462a      	mov	r2, r5
 80081b4:	4b0f      	ldr	r3, [pc, #60]	; (80081f4 <_svfiprintf_r+0x1f8>)
 80081b6:	a904      	add	r1, sp, #16
 80081b8:	4638      	mov	r0, r7
 80081ba:	f7fc fa35 	bl	8004628 <_printf_float>
 80081be:	1c42      	adds	r2, r0, #1
 80081c0:	4606      	mov	r6, r0
 80081c2:	d1d6      	bne.n	8008172 <_svfiprintf_r+0x176>
 80081c4:	89ab      	ldrh	r3, [r5, #12]
 80081c6:	065b      	lsls	r3, r3, #25
 80081c8:	f53f af2c 	bmi.w	8008024 <_svfiprintf_r+0x28>
 80081cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80081ce:	b01d      	add	sp, #116	; 0x74
 80081d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081d4:	ab03      	add	r3, sp, #12
 80081d6:	9300      	str	r3, [sp, #0]
 80081d8:	462a      	mov	r2, r5
 80081da:	4b06      	ldr	r3, [pc, #24]	; (80081f4 <_svfiprintf_r+0x1f8>)
 80081dc:	a904      	add	r1, sp, #16
 80081de:	4638      	mov	r0, r7
 80081e0:	f7fc fcc6 	bl	8004b70 <_printf_i>
 80081e4:	e7eb      	b.n	80081be <_svfiprintf_r+0x1c2>
 80081e6:	bf00      	nop
 80081e8:	0800923c 	.word	0x0800923c
 80081ec:	08009246 	.word	0x08009246
 80081f0:	08004629 	.word	0x08004629
 80081f4:	08007f45 	.word	0x08007f45
 80081f8:	08009242 	.word	0x08009242
 80081fc:	00000000 	.word	0x00000000

08008200 <nan>:
 8008200:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008208 <nan+0x8>
 8008204:	4770      	bx	lr
 8008206:	bf00      	nop
 8008208:	00000000 	.word	0x00000000
 800820c:	7ff80000 	.word	0x7ff80000

08008210 <_sbrk_r>:
 8008210:	b538      	push	{r3, r4, r5, lr}
 8008212:	4d06      	ldr	r5, [pc, #24]	; (800822c <_sbrk_r+0x1c>)
 8008214:	2300      	movs	r3, #0
 8008216:	4604      	mov	r4, r0
 8008218:	4608      	mov	r0, r1
 800821a:	602b      	str	r3, [r5, #0]
 800821c:	f7f9 fd84 	bl	8001d28 <_sbrk>
 8008220:	1c43      	adds	r3, r0, #1
 8008222:	d102      	bne.n	800822a <_sbrk_r+0x1a>
 8008224:	682b      	ldr	r3, [r5, #0]
 8008226:	b103      	cbz	r3, 800822a <_sbrk_r+0x1a>
 8008228:	6023      	str	r3, [r4, #0]
 800822a:	bd38      	pop	{r3, r4, r5, pc}
 800822c:	200002e4 	.word	0x200002e4

08008230 <strncmp>:
 8008230:	b510      	push	{r4, lr}
 8008232:	b17a      	cbz	r2, 8008254 <strncmp+0x24>
 8008234:	4603      	mov	r3, r0
 8008236:	3901      	subs	r1, #1
 8008238:	1884      	adds	r4, r0, r2
 800823a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800823e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008242:	4290      	cmp	r0, r2
 8008244:	d101      	bne.n	800824a <strncmp+0x1a>
 8008246:	42a3      	cmp	r3, r4
 8008248:	d101      	bne.n	800824e <strncmp+0x1e>
 800824a:	1a80      	subs	r0, r0, r2
 800824c:	bd10      	pop	{r4, pc}
 800824e:	2800      	cmp	r0, #0
 8008250:	d1f3      	bne.n	800823a <strncmp+0xa>
 8008252:	e7fa      	b.n	800824a <strncmp+0x1a>
 8008254:	4610      	mov	r0, r2
 8008256:	e7f9      	b.n	800824c <strncmp+0x1c>

08008258 <__ascii_wctomb>:
 8008258:	b149      	cbz	r1, 800826e <__ascii_wctomb+0x16>
 800825a:	2aff      	cmp	r2, #255	; 0xff
 800825c:	bf85      	ittet	hi
 800825e:	238a      	movhi	r3, #138	; 0x8a
 8008260:	6003      	strhi	r3, [r0, #0]
 8008262:	700a      	strbls	r2, [r1, #0]
 8008264:	f04f 30ff 	movhi.w	r0, #4294967295
 8008268:	bf98      	it	ls
 800826a:	2001      	movls	r0, #1
 800826c:	4770      	bx	lr
 800826e:	4608      	mov	r0, r1
 8008270:	4770      	bx	lr
	...

08008274 <__assert_func>:
 8008274:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008276:	4614      	mov	r4, r2
 8008278:	461a      	mov	r2, r3
 800827a:	4b09      	ldr	r3, [pc, #36]	; (80082a0 <__assert_func+0x2c>)
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	4605      	mov	r5, r0
 8008280:	68d8      	ldr	r0, [r3, #12]
 8008282:	b14c      	cbz	r4, 8008298 <__assert_func+0x24>
 8008284:	4b07      	ldr	r3, [pc, #28]	; (80082a4 <__assert_func+0x30>)
 8008286:	9100      	str	r1, [sp, #0]
 8008288:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800828c:	4906      	ldr	r1, [pc, #24]	; (80082a8 <__assert_func+0x34>)
 800828e:	462b      	mov	r3, r5
 8008290:	f000 f80e 	bl	80082b0 <fiprintf>
 8008294:	f000 fa8c 	bl	80087b0 <abort>
 8008298:	4b04      	ldr	r3, [pc, #16]	; (80082ac <__assert_func+0x38>)
 800829a:	461c      	mov	r4, r3
 800829c:	e7f3      	b.n	8008286 <__assert_func+0x12>
 800829e:	bf00      	nop
 80082a0:	2000000c 	.word	0x2000000c
 80082a4:	0800924d 	.word	0x0800924d
 80082a8:	0800925a 	.word	0x0800925a
 80082ac:	08009288 	.word	0x08009288

080082b0 <fiprintf>:
 80082b0:	b40e      	push	{r1, r2, r3}
 80082b2:	b503      	push	{r0, r1, lr}
 80082b4:	4601      	mov	r1, r0
 80082b6:	ab03      	add	r3, sp, #12
 80082b8:	4805      	ldr	r0, [pc, #20]	; (80082d0 <fiprintf+0x20>)
 80082ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80082be:	6800      	ldr	r0, [r0, #0]
 80082c0:	9301      	str	r3, [sp, #4]
 80082c2:	f000 f885 	bl	80083d0 <_vfiprintf_r>
 80082c6:	b002      	add	sp, #8
 80082c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80082cc:	b003      	add	sp, #12
 80082ce:	4770      	bx	lr
 80082d0:	2000000c 	.word	0x2000000c

080082d4 <memmove>:
 80082d4:	4288      	cmp	r0, r1
 80082d6:	b510      	push	{r4, lr}
 80082d8:	eb01 0402 	add.w	r4, r1, r2
 80082dc:	d902      	bls.n	80082e4 <memmove+0x10>
 80082de:	4284      	cmp	r4, r0
 80082e0:	4623      	mov	r3, r4
 80082e2:	d807      	bhi.n	80082f4 <memmove+0x20>
 80082e4:	1e43      	subs	r3, r0, #1
 80082e6:	42a1      	cmp	r1, r4
 80082e8:	d008      	beq.n	80082fc <memmove+0x28>
 80082ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80082ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 80082f2:	e7f8      	b.n	80082e6 <memmove+0x12>
 80082f4:	4402      	add	r2, r0
 80082f6:	4601      	mov	r1, r0
 80082f8:	428a      	cmp	r2, r1
 80082fa:	d100      	bne.n	80082fe <memmove+0x2a>
 80082fc:	bd10      	pop	{r4, pc}
 80082fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008302:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008306:	e7f7      	b.n	80082f8 <memmove+0x24>

08008308 <__malloc_lock>:
 8008308:	4801      	ldr	r0, [pc, #4]	; (8008310 <__malloc_lock+0x8>)
 800830a:	f000 bc11 	b.w	8008b30 <__retarget_lock_acquire_recursive>
 800830e:	bf00      	nop
 8008310:	200002e8 	.word	0x200002e8

08008314 <__malloc_unlock>:
 8008314:	4801      	ldr	r0, [pc, #4]	; (800831c <__malloc_unlock+0x8>)
 8008316:	f000 bc0c 	b.w	8008b32 <__retarget_lock_release_recursive>
 800831a:	bf00      	nop
 800831c:	200002e8 	.word	0x200002e8

08008320 <_realloc_r>:
 8008320:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008324:	4680      	mov	r8, r0
 8008326:	4614      	mov	r4, r2
 8008328:	460e      	mov	r6, r1
 800832a:	b921      	cbnz	r1, 8008336 <_realloc_r+0x16>
 800832c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008330:	4611      	mov	r1, r2
 8008332:	f7ff bd93 	b.w	8007e5c <_malloc_r>
 8008336:	b92a      	cbnz	r2, 8008344 <_realloc_r+0x24>
 8008338:	f7ff fd24 	bl	8007d84 <_free_r>
 800833c:	4625      	mov	r5, r4
 800833e:	4628      	mov	r0, r5
 8008340:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008344:	f000 fc5c 	bl	8008c00 <_malloc_usable_size_r>
 8008348:	4284      	cmp	r4, r0
 800834a:	4607      	mov	r7, r0
 800834c:	d802      	bhi.n	8008354 <_realloc_r+0x34>
 800834e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008352:	d812      	bhi.n	800837a <_realloc_r+0x5a>
 8008354:	4621      	mov	r1, r4
 8008356:	4640      	mov	r0, r8
 8008358:	f7ff fd80 	bl	8007e5c <_malloc_r>
 800835c:	4605      	mov	r5, r0
 800835e:	2800      	cmp	r0, #0
 8008360:	d0ed      	beq.n	800833e <_realloc_r+0x1e>
 8008362:	42bc      	cmp	r4, r7
 8008364:	4622      	mov	r2, r4
 8008366:	4631      	mov	r1, r6
 8008368:	bf28      	it	cs
 800836a:	463a      	movcs	r2, r7
 800836c:	f7ff f824 	bl	80073b8 <memcpy>
 8008370:	4631      	mov	r1, r6
 8008372:	4640      	mov	r0, r8
 8008374:	f7ff fd06 	bl	8007d84 <_free_r>
 8008378:	e7e1      	b.n	800833e <_realloc_r+0x1e>
 800837a:	4635      	mov	r5, r6
 800837c:	e7df      	b.n	800833e <_realloc_r+0x1e>

0800837e <__sfputc_r>:
 800837e:	6893      	ldr	r3, [r2, #8]
 8008380:	3b01      	subs	r3, #1
 8008382:	2b00      	cmp	r3, #0
 8008384:	b410      	push	{r4}
 8008386:	6093      	str	r3, [r2, #8]
 8008388:	da08      	bge.n	800839c <__sfputc_r+0x1e>
 800838a:	6994      	ldr	r4, [r2, #24]
 800838c:	42a3      	cmp	r3, r4
 800838e:	db01      	blt.n	8008394 <__sfputc_r+0x16>
 8008390:	290a      	cmp	r1, #10
 8008392:	d103      	bne.n	800839c <__sfputc_r+0x1e>
 8008394:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008398:	f000 b94a 	b.w	8008630 <__swbuf_r>
 800839c:	6813      	ldr	r3, [r2, #0]
 800839e:	1c58      	adds	r0, r3, #1
 80083a0:	6010      	str	r0, [r2, #0]
 80083a2:	7019      	strb	r1, [r3, #0]
 80083a4:	4608      	mov	r0, r1
 80083a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80083aa:	4770      	bx	lr

080083ac <__sfputs_r>:
 80083ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083ae:	4606      	mov	r6, r0
 80083b0:	460f      	mov	r7, r1
 80083b2:	4614      	mov	r4, r2
 80083b4:	18d5      	adds	r5, r2, r3
 80083b6:	42ac      	cmp	r4, r5
 80083b8:	d101      	bne.n	80083be <__sfputs_r+0x12>
 80083ba:	2000      	movs	r0, #0
 80083bc:	e007      	b.n	80083ce <__sfputs_r+0x22>
 80083be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083c2:	463a      	mov	r2, r7
 80083c4:	4630      	mov	r0, r6
 80083c6:	f7ff ffda 	bl	800837e <__sfputc_r>
 80083ca:	1c43      	adds	r3, r0, #1
 80083cc:	d1f3      	bne.n	80083b6 <__sfputs_r+0xa>
 80083ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080083d0 <_vfiprintf_r>:
 80083d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083d4:	460d      	mov	r5, r1
 80083d6:	b09d      	sub	sp, #116	; 0x74
 80083d8:	4614      	mov	r4, r2
 80083da:	4698      	mov	r8, r3
 80083dc:	4606      	mov	r6, r0
 80083de:	b118      	cbz	r0, 80083e8 <_vfiprintf_r+0x18>
 80083e0:	6983      	ldr	r3, [r0, #24]
 80083e2:	b90b      	cbnz	r3, 80083e8 <_vfiprintf_r+0x18>
 80083e4:	f000 fb06 	bl	80089f4 <__sinit>
 80083e8:	4b89      	ldr	r3, [pc, #548]	; (8008610 <_vfiprintf_r+0x240>)
 80083ea:	429d      	cmp	r5, r3
 80083ec:	d11b      	bne.n	8008426 <_vfiprintf_r+0x56>
 80083ee:	6875      	ldr	r5, [r6, #4]
 80083f0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80083f2:	07d9      	lsls	r1, r3, #31
 80083f4:	d405      	bmi.n	8008402 <_vfiprintf_r+0x32>
 80083f6:	89ab      	ldrh	r3, [r5, #12]
 80083f8:	059a      	lsls	r2, r3, #22
 80083fa:	d402      	bmi.n	8008402 <_vfiprintf_r+0x32>
 80083fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80083fe:	f000 fb97 	bl	8008b30 <__retarget_lock_acquire_recursive>
 8008402:	89ab      	ldrh	r3, [r5, #12]
 8008404:	071b      	lsls	r3, r3, #28
 8008406:	d501      	bpl.n	800840c <_vfiprintf_r+0x3c>
 8008408:	692b      	ldr	r3, [r5, #16]
 800840a:	b9eb      	cbnz	r3, 8008448 <_vfiprintf_r+0x78>
 800840c:	4629      	mov	r1, r5
 800840e:	4630      	mov	r0, r6
 8008410:	f000 f960 	bl	80086d4 <__swsetup_r>
 8008414:	b1c0      	cbz	r0, 8008448 <_vfiprintf_r+0x78>
 8008416:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008418:	07dc      	lsls	r4, r3, #31
 800841a:	d50e      	bpl.n	800843a <_vfiprintf_r+0x6a>
 800841c:	f04f 30ff 	mov.w	r0, #4294967295
 8008420:	b01d      	add	sp, #116	; 0x74
 8008422:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008426:	4b7b      	ldr	r3, [pc, #492]	; (8008614 <_vfiprintf_r+0x244>)
 8008428:	429d      	cmp	r5, r3
 800842a:	d101      	bne.n	8008430 <_vfiprintf_r+0x60>
 800842c:	68b5      	ldr	r5, [r6, #8]
 800842e:	e7df      	b.n	80083f0 <_vfiprintf_r+0x20>
 8008430:	4b79      	ldr	r3, [pc, #484]	; (8008618 <_vfiprintf_r+0x248>)
 8008432:	429d      	cmp	r5, r3
 8008434:	bf08      	it	eq
 8008436:	68f5      	ldreq	r5, [r6, #12]
 8008438:	e7da      	b.n	80083f0 <_vfiprintf_r+0x20>
 800843a:	89ab      	ldrh	r3, [r5, #12]
 800843c:	0598      	lsls	r0, r3, #22
 800843e:	d4ed      	bmi.n	800841c <_vfiprintf_r+0x4c>
 8008440:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008442:	f000 fb76 	bl	8008b32 <__retarget_lock_release_recursive>
 8008446:	e7e9      	b.n	800841c <_vfiprintf_r+0x4c>
 8008448:	2300      	movs	r3, #0
 800844a:	9309      	str	r3, [sp, #36]	; 0x24
 800844c:	2320      	movs	r3, #32
 800844e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008452:	f8cd 800c 	str.w	r8, [sp, #12]
 8008456:	2330      	movs	r3, #48	; 0x30
 8008458:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800861c <_vfiprintf_r+0x24c>
 800845c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008460:	f04f 0901 	mov.w	r9, #1
 8008464:	4623      	mov	r3, r4
 8008466:	469a      	mov	sl, r3
 8008468:	f813 2b01 	ldrb.w	r2, [r3], #1
 800846c:	b10a      	cbz	r2, 8008472 <_vfiprintf_r+0xa2>
 800846e:	2a25      	cmp	r2, #37	; 0x25
 8008470:	d1f9      	bne.n	8008466 <_vfiprintf_r+0x96>
 8008472:	ebba 0b04 	subs.w	fp, sl, r4
 8008476:	d00b      	beq.n	8008490 <_vfiprintf_r+0xc0>
 8008478:	465b      	mov	r3, fp
 800847a:	4622      	mov	r2, r4
 800847c:	4629      	mov	r1, r5
 800847e:	4630      	mov	r0, r6
 8008480:	f7ff ff94 	bl	80083ac <__sfputs_r>
 8008484:	3001      	adds	r0, #1
 8008486:	f000 80aa 	beq.w	80085de <_vfiprintf_r+0x20e>
 800848a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800848c:	445a      	add	r2, fp
 800848e:	9209      	str	r2, [sp, #36]	; 0x24
 8008490:	f89a 3000 	ldrb.w	r3, [sl]
 8008494:	2b00      	cmp	r3, #0
 8008496:	f000 80a2 	beq.w	80085de <_vfiprintf_r+0x20e>
 800849a:	2300      	movs	r3, #0
 800849c:	f04f 32ff 	mov.w	r2, #4294967295
 80084a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80084a4:	f10a 0a01 	add.w	sl, sl, #1
 80084a8:	9304      	str	r3, [sp, #16]
 80084aa:	9307      	str	r3, [sp, #28]
 80084ac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80084b0:	931a      	str	r3, [sp, #104]	; 0x68
 80084b2:	4654      	mov	r4, sl
 80084b4:	2205      	movs	r2, #5
 80084b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084ba:	4858      	ldr	r0, [pc, #352]	; (800861c <_vfiprintf_r+0x24c>)
 80084bc:	f7f7 feb0 	bl	8000220 <memchr>
 80084c0:	9a04      	ldr	r2, [sp, #16]
 80084c2:	b9d8      	cbnz	r0, 80084fc <_vfiprintf_r+0x12c>
 80084c4:	06d1      	lsls	r1, r2, #27
 80084c6:	bf44      	itt	mi
 80084c8:	2320      	movmi	r3, #32
 80084ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80084ce:	0713      	lsls	r3, r2, #28
 80084d0:	bf44      	itt	mi
 80084d2:	232b      	movmi	r3, #43	; 0x2b
 80084d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80084d8:	f89a 3000 	ldrb.w	r3, [sl]
 80084dc:	2b2a      	cmp	r3, #42	; 0x2a
 80084de:	d015      	beq.n	800850c <_vfiprintf_r+0x13c>
 80084e0:	9a07      	ldr	r2, [sp, #28]
 80084e2:	4654      	mov	r4, sl
 80084e4:	2000      	movs	r0, #0
 80084e6:	f04f 0c0a 	mov.w	ip, #10
 80084ea:	4621      	mov	r1, r4
 80084ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80084f0:	3b30      	subs	r3, #48	; 0x30
 80084f2:	2b09      	cmp	r3, #9
 80084f4:	d94e      	bls.n	8008594 <_vfiprintf_r+0x1c4>
 80084f6:	b1b0      	cbz	r0, 8008526 <_vfiprintf_r+0x156>
 80084f8:	9207      	str	r2, [sp, #28]
 80084fa:	e014      	b.n	8008526 <_vfiprintf_r+0x156>
 80084fc:	eba0 0308 	sub.w	r3, r0, r8
 8008500:	fa09 f303 	lsl.w	r3, r9, r3
 8008504:	4313      	orrs	r3, r2
 8008506:	9304      	str	r3, [sp, #16]
 8008508:	46a2      	mov	sl, r4
 800850a:	e7d2      	b.n	80084b2 <_vfiprintf_r+0xe2>
 800850c:	9b03      	ldr	r3, [sp, #12]
 800850e:	1d19      	adds	r1, r3, #4
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	9103      	str	r1, [sp, #12]
 8008514:	2b00      	cmp	r3, #0
 8008516:	bfbb      	ittet	lt
 8008518:	425b      	neglt	r3, r3
 800851a:	f042 0202 	orrlt.w	r2, r2, #2
 800851e:	9307      	strge	r3, [sp, #28]
 8008520:	9307      	strlt	r3, [sp, #28]
 8008522:	bfb8      	it	lt
 8008524:	9204      	strlt	r2, [sp, #16]
 8008526:	7823      	ldrb	r3, [r4, #0]
 8008528:	2b2e      	cmp	r3, #46	; 0x2e
 800852a:	d10c      	bne.n	8008546 <_vfiprintf_r+0x176>
 800852c:	7863      	ldrb	r3, [r4, #1]
 800852e:	2b2a      	cmp	r3, #42	; 0x2a
 8008530:	d135      	bne.n	800859e <_vfiprintf_r+0x1ce>
 8008532:	9b03      	ldr	r3, [sp, #12]
 8008534:	1d1a      	adds	r2, r3, #4
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	9203      	str	r2, [sp, #12]
 800853a:	2b00      	cmp	r3, #0
 800853c:	bfb8      	it	lt
 800853e:	f04f 33ff 	movlt.w	r3, #4294967295
 8008542:	3402      	adds	r4, #2
 8008544:	9305      	str	r3, [sp, #20]
 8008546:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800862c <_vfiprintf_r+0x25c>
 800854a:	7821      	ldrb	r1, [r4, #0]
 800854c:	2203      	movs	r2, #3
 800854e:	4650      	mov	r0, sl
 8008550:	f7f7 fe66 	bl	8000220 <memchr>
 8008554:	b140      	cbz	r0, 8008568 <_vfiprintf_r+0x198>
 8008556:	2340      	movs	r3, #64	; 0x40
 8008558:	eba0 000a 	sub.w	r0, r0, sl
 800855c:	fa03 f000 	lsl.w	r0, r3, r0
 8008560:	9b04      	ldr	r3, [sp, #16]
 8008562:	4303      	orrs	r3, r0
 8008564:	3401      	adds	r4, #1
 8008566:	9304      	str	r3, [sp, #16]
 8008568:	f814 1b01 	ldrb.w	r1, [r4], #1
 800856c:	482c      	ldr	r0, [pc, #176]	; (8008620 <_vfiprintf_r+0x250>)
 800856e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008572:	2206      	movs	r2, #6
 8008574:	f7f7 fe54 	bl	8000220 <memchr>
 8008578:	2800      	cmp	r0, #0
 800857a:	d03f      	beq.n	80085fc <_vfiprintf_r+0x22c>
 800857c:	4b29      	ldr	r3, [pc, #164]	; (8008624 <_vfiprintf_r+0x254>)
 800857e:	bb1b      	cbnz	r3, 80085c8 <_vfiprintf_r+0x1f8>
 8008580:	9b03      	ldr	r3, [sp, #12]
 8008582:	3307      	adds	r3, #7
 8008584:	f023 0307 	bic.w	r3, r3, #7
 8008588:	3308      	adds	r3, #8
 800858a:	9303      	str	r3, [sp, #12]
 800858c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800858e:	443b      	add	r3, r7
 8008590:	9309      	str	r3, [sp, #36]	; 0x24
 8008592:	e767      	b.n	8008464 <_vfiprintf_r+0x94>
 8008594:	fb0c 3202 	mla	r2, ip, r2, r3
 8008598:	460c      	mov	r4, r1
 800859a:	2001      	movs	r0, #1
 800859c:	e7a5      	b.n	80084ea <_vfiprintf_r+0x11a>
 800859e:	2300      	movs	r3, #0
 80085a0:	3401      	adds	r4, #1
 80085a2:	9305      	str	r3, [sp, #20]
 80085a4:	4619      	mov	r1, r3
 80085a6:	f04f 0c0a 	mov.w	ip, #10
 80085aa:	4620      	mov	r0, r4
 80085ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 80085b0:	3a30      	subs	r2, #48	; 0x30
 80085b2:	2a09      	cmp	r2, #9
 80085b4:	d903      	bls.n	80085be <_vfiprintf_r+0x1ee>
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d0c5      	beq.n	8008546 <_vfiprintf_r+0x176>
 80085ba:	9105      	str	r1, [sp, #20]
 80085bc:	e7c3      	b.n	8008546 <_vfiprintf_r+0x176>
 80085be:	fb0c 2101 	mla	r1, ip, r1, r2
 80085c2:	4604      	mov	r4, r0
 80085c4:	2301      	movs	r3, #1
 80085c6:	e7f0      	b.n	80085aa <_vfiprintf_r+0x1da>
 80085c8:	ab03      	add	r3, sp, #12
 80085ca:	9300      	str	r3, [sp, #0]
 80085cc:	462a      	mov	r2, r5
 80085ce:	4b16      	ldr	r3, [pc, #88]	; (8008628 <_vfiprintf_r+0x258>)
 80085d0:	a904      	add	r1, sp, #16
 80085d2:	4630      	mov	r0, r6
 80085d4:	f7fc f828 	bl	8004628 <_printf_float>
 80085d8:	4607      	mov	r7, r0
 80085da:	1c78      	adds	r0, r7, #1
 80085dc:	d1d6      	bne.n	800858c <_vfiprintf_r+0x1bc>
 80085de:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80085e0:	07d9      	lsls	r1, r3, #31
 80085e2:	d405      	bmi.n	80085f0 <_vfiprintf_r+0x220>
 80085e4:	89ab      	ldrh	r3, [r5, #12]
 80085e6:	059a      	lsls	r2, r3, #22
 80085e8:	d402      	bmi.n	80085f0 <_vfiprintf_r+0x220>
 80085ea:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80085ec:	f000 faa1 	bl	8008b32 <__retarget_lock_release_recursive>
 80085f0:	89ab      	ldrh	r3, [r5, #12]
 80085f2:	065b      	lsls	r3, r3, #25
 80085f4:	f53f af12 	bmi.w	800841c <_vfiprintf_r+0x4c>
 80085f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80085fa:	e711      	b.n	8008420 <_vfiprintf_r+0x50>
 80085fc:	ab03      	add	r3, sp, #12
 80085fe:	9300      	str	r3, [sp, #0]
 8008600:	462a      	mov	r2, r5
 8008602:	4b09      	ldr	r3, [pc, #36]	; (8008628 <_vfiprintf_r+0x258>)
 8008604:	a904      	add	r1, sp, #16
 8008606:	4630      	mov	r0, r6
 8008608:	f7fc fab2 	bl	8004b70 <_printf_i>
 800860c:	e7e4      	b.n	80085d8 <_vfiprintf_r+0x208>
 800860e:	bf00      	nop
 8008610:	080092ac 	.word	0x080092ac
 8008614:	080092cc 	.word	0x080092cc
 8008618:	0800928c 	.word	0x0800928c
 800861c:	0800923c 	.word	0x0800923c
 8008620:	08009246 	.word	0x08009246
 8008624:	08004629 	.word	0x08004629
 8008628:	080083ad 	.word	0x080083ad
 800862c:	08009242 	.word	0x08009242

08008630 <__swbuf_r>:
 8008630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008632:	460e      	mov	r6, r1
 8008634:	4614      	mov	r4, r2
 8008636:	4605      	mov	r5, r0
 8008638:	b118      	cbz	r0, 8008642 <__swbuf_r+0x12>
 800863a:	6983      	ldr	r3, [r0, #24]
 800863c:	b90b      	cbnz	r3, 8008642 <__swbuf_r+0x12>
 800863e:	f000 f9d9 	bl	80089f4 <__sinit>
 8008642:	4b21      	ldr	r3, [pc, #132]	; (80086c8 <__swbuf_r+0x98>)
 8008644:	429c      	cmp	r4, r3
 8008646:	d12b      	bne.n	80086a0 <__swbuf_r+0x70>
 8008648:	686c      	ldr	r4, [r5, #4]
 800864a:	69a3      	ldr	r3, [r4, #24]
 800864c:	60a3      	str	r3, [r4, #8]
 800864e:	89a3      	ldrh	r3, [r4, #12]
 8008650:	071a      	lsls	r2, r3, #28
 8008652:	d52f      	bpl.n	80086b4 <__swbuf_r+0x84>
 8008654:	6923      	ldr	r3, [r4, #16]
 8008656:	b36b      	cbz	r3, 80086b4 <__swbuf_r+0x84>
 8008658:	6923      	ldr	r3, [r4, #16]
 800865a:	6820      	ldr	r0, [r4, #0]
 800865c:	1ac0      	subs	r0, r0, r3
 800865e:	6963      	ldr	r3, [r4, #20]
 8008660:	b2f6      	uxtb	r6, r6
 8008662:	4283      	cmp	r3, r0
 8008664:	4637      	mov	r7, r6
 8008666:	dc04      	bgt.n	8008672 <__swbuf_r+0x42>
 8008668:	4621      	mov	r1, r4
 800866a:	4628      	mov	r0, r5
 800866c:	f000 f92e 	bl	80088cc <_fflush_r>
 8008670:	bb30      	cbnz	r0, 80086c0 <__swbuf_r+0x90>
 8008672:	68a3      	ldr	r3, [r4, #8]
 8008674:	3b01      	subs	r3, #1
 8008676:	60a3      	str	r3, [r4, #8]
 8008678:	6823      	ldr	r3, [r4, #0]
 800867a:	1c5a      	adds	r2, r3, #1
 800867c:	6022      	str	r2, [r4, #0]
 800867e:	701e      	strb	r6, [r3, #0]
 8008680:	6963      	ldr	r3, [r4, #20]
 8008682:	3001      	adds	r0, #1
 8008684:	4283      	cmp	r3, r0
 8008686:	d004      	beq.n	8008692 <__swbuf_r+0x62>
 8008688:	89a3      	ldrh	r3, [r4, #12]
 800868a:	07db      	lsls	r3, r3, #31
 800868c:	d506      	bpl.n	800869c <__swbuf_r+0x6c>
 800868e:	2e0a      	cmp	r6, #10
 8008690:	d104      	bne.n	800869c <__swbuf_r+0x6c>
 8008692:	4621      	mov	r1, r4
 8008694:	4628      	mov	r0, r5
 8008696:	f000 f919 	bl	80088cc <_fflush_r>
 800869a:	b988      	cbnz	r0, 80086c0 <__swbuf_r+0x90>
 800869c:	4638      	mov	r0, r7
 800869e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086a0:	4b0a      	ldr	r3, [pc, #40]	; (80086cc <__swbuf_r+0x9c>)
 80086a2:	429c      	cmp	r4, r3
 80086a4:	d101      	bne.n	80086aa <__swbuf_r+0x7a>
 80086a6:	68ac      	ldr	r4, [r5, #8]
 80086a8:	e7cf      	b.n	800864a <__swbuf_r+0x1a>
 80086aa:	4b09      	ldr	r3, [pc, #36]	; (80086d0 <__swbuf_r+0xa0>)
 80086ac:	429c      	cmp	r4, r3
 80086ae:	bf08      	it	eq
 80086b0:	68ec      	ldreq	r4, [r5, #12]
 80086b2:	e7ca      	b.n	800864a <__swbuf_r+0x1a>
 80086b4:	4621      	mov	r1, r4
 80086b6:	4628      	mov	r0, r5
 80086b8:	f000 f80c 	bl	80086d4 <__swsetup_r>
 80086bc:	2800      	cmp	r0, #0
 80086be:	d0cb      	beq.n	8008658 <__swbuf_r+0x28>
 80086c0:	f04f 37ff 	mov.w	r7, #4294967295
 80086c4:	e7ea      	b.n	800869c <__swbuf_r+0x6c>
 80086c6:	bf00      	nop
 80086c8:	080092ac 	.word	0x080092ac
 80086cc:	080092cc 	.word	0x080092cc
 80086d0:	0800928c 	.word	0x0800928c

080086d4 <__swsetup_r>:
 80086d4:	4b32      	ldr	r3, [pc, #200]	; (80087a0 <__swsetup_r+0xcc>)
 80086d6:	b570      	push	{r4, r5, r6, lr}
 80086d8:	681d      	ldr	r5, [r3, #0]
 80086da:	4606      	mov	r6, r0
 80086dc:	460c      	mov	r4, r1
 80086de:	b125      	cbz	r5, 80086ea <__swsetup_r+0x16>
 80086e0:	69ab      	ldr	r3, [r5, #24]
 80086e2:	b913      	cbnz	r3, 80086ea <__swsetup_r+0x16>
 80086e4:	4628      	mov	r0, r5
 80086e6:	f000 f985 	bl	80089f4 <__sinit>
 80086ea:	4b2e      	ldr	r3, [pc, #184]	; (80087a4 <__swsetup_r+0xd0>)
 80086ec:	429c      	cmp	r4, r3
 80086ee:	d10f      	bne.n	8008710 <__swsetup_r+0x3c>
 80086f0:	686c      	ldr	r4, [r5, #4]
 80086f2:	89a3      	ldrh	r3, [r4, #12]
 80086f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80086f8:	0719      	lsls	r1, r3, #28
 80086fa:	d42c      	bmi.n	8008756 <__swsetup_r+0x82>
 80086fc:	06dd      	lsls	r5, r3, #27
 80086fe:	d411      	bmi.n	8008724 <__swsetup_r+0x50>
 8008700:	2309      	movs	r3, #9
 8008702:	6033      	str	r3, [r6, #0]
 8008704:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008708:	81a3      	strh	r3, [r4, #12]
 800870a:	f04f 30ff 	mov.w	r0, #4294967295
 800870e:	e03e      	b.n	800878e <__swsetup_r+0xba>
 8008710:	4b25      	ldr	r3, [pc, #148]	; (80087a8 <__swsetup_r+0xd4>)
 8008712:	429c      	cmp	r4, r3
 8008714:	d101      	bne.n	800871a <__swsetup_r+0x46>
 8008716:	68ac      	ldr	r4, [r5, #8]
 8008718:	e7eb      	b.n	80086f2 <__swsetup_r+0x1e>
 800871a:	4b24      	ldr	r3, [pc, #144]	; (80087ac <__swsetup_r+0xd8>)
 800871c:	429c      	cmp	r4, r3
 800871e:	bf08      	it	eq
 8008720:	68ec      	ldreq	r4, [r5, #12]
 8008722:	e7e6      	b.n	80086f2 <__swsetup_r+0x1e>
 8008724:	0758      	lsls	r0, r3, #29
 8008726:	d512      	bpl.n	800874e <__swsetup_r+0x7a>
 8008728:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800872a:	b141      	cbz	r1, 800873e <__swsetup_r+0x6a>
 800872c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008730:	4299      	cmp	r1, r3
 8008732:	d002      	beq.n	800873a <__swsetup_r+0x66>
 8008734:	4630      	mov	r0, r6
 8008736:	f7ff fb25 	bl	8007d84 <_free_r>
 800873a:	2300      	movs	r3, #0
 800873c:	6363      	str	r3, [r4, #52]	; 0x34
 800873e:	89a3      	ldrh	r3, [r4, #12]
 8008740:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008744:	81a3      	strh	r3, [r4, #12]
 8008746:	2300      	movs	r3, #0
 8008748:	6063      	str	r3, [r4, #4]
 800874a:	6923      	ldr	r3, [r4, #16]
 800874c:	6023      	str	r3, [r4, #0]
 800874e:	89a3      	ldrh	r3, [r4, #12]
 8008750:	f043 0308 	orr.w	r3, r3, #8
 8008754:	81a3      	strh	r3, [r4, #12]
 8008756:	6923      	ldr	r3, [r4, #16]
 8008758:	b94b      	cbnz	r3, 800876e <__swsetup_r+0x9a>
 800875a:	89a3      	ldrh	r3, [r4, #12]
 800875c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008760:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008764:	d003      	beq.n	800876e <__swsetup_r+0x9a>
 8008766:	4621      	mov	r1, r4
 8008768:	4630      	mov	r0, r6
 800876a:	f000 fa09 	bl	8008b80 <__smakebuf_r>
 800876e:	89a0      	ldrh	r0, [r4, #12]
 8008770:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008774:	f010 0301 	ands.w	r3, r0, #1
 8008778:	d00a      	beq.n	8008790 <__swsetup_r+0xbc>
 800877a:	2300      	movs	r3, #0
 800877c:	60a3      	str	r3, [r4, #8]
 800877e:	6963      	ldr	r3, [r4, #20]
 8008780:	425b      	negs	r3, r3
 8008782:	61a3      	str	r3, [r4, #24]
 8008784:	6923      	ldr	r3, [r4, #16]
 8008786:	b943      	cbnz	r3, 800879a <__swsetup_r+0xc6>
 8008788:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800878c:	d1ba      	bne.n	8008704 <__swsetup_r+0x30>
 800878e:	bd70      	pop	{r4, r5, r6, pc}
 8008790:	0781      	lsls	r1, r0, #30
 8008792:	bf58      	it	pl
 8008794:	6963      	ldrpl	r3, [r4, #20]
 8008796:	60a3      	str	r3, [r4, #8]
 8008798:	e7f4      	b.n	8008784 <__swsetup_r+0xb0>
 800879a:	2000      	movs	r0, #0
 800879c:	e7f7      	b.n	800878e <__swsetup_r+0xba>
 800879e:	bf00      	nop
 80087a0:	2000000c 	.word	0x2000000c
 80087a4:	080092ac 	.word	0x080092ac
 80087a8:	080092cc 	.word	0x080092cc
 80087ac:	0800928c 	.word	0x0800928c

080087b0 <abort>:
 80087b0:	b508      	push	{r3, lr}
 80087b2:	2006      	movs	r0, #6
 80087b4:	f000 fa54 	bl	8008c60 <raise>
 80087b8:	2001      	movs	r0, #1
 80087ba:	f7f9 fa3d 	bl	8001c38 <_exit>
	...

080087c0 <__sflush_r>:
 80087c0:	898a      	ldrh	r2, [r1, #12]
 80087c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087c6:	4605      	mov	r5, r0
 80087c8:	0710      	lsls	r0, r2, #28
 80087ca:	460c      	mov	r4, r1
 80087cc:	d458      	bmi.n	8008880 <__sflush_r+0xc0>
 80087ce:	684b      	ldr	r3, [r1, #4]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	dc05      	bgt.n	80087e0 <__sflush_r+0x20>
 80087d4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	dc02      	bgt.n	80087e0 <__sflush_r+0x20>
 80087da:	2000      	movs	r0, #0
 80087dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087e0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80087e2:	2e00      	cmp	r6, #0
 80087e4:	d0f9      	beq.n	80087da <__sflush_r+0x1a>
 80087e6:	2300      	movs	r3, #0
 80087e8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80087ec:	682f      	ldr	r7, [r5, #0]
 80087ee:	602b      	str	r3, [r5, #0]
 80087f0:	d032      	beq.n	8008858 <__sflush_r+0x98>
 80087f2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80087f4:	89a3      	ldrh	r3, [r4, #12]
 80087f6:	075a      	lsls	r2, r3, #29
 80087f8:	d505      	bpl.n	8008806 <__sflush_r+0x46>
 80087fa:	6863      	ldr	r3, [r4, #4]
 80087fc:	1ac0      	subs	r0, r0, r3
 80087fe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008800:	b10b      	cbz	r3, 8008806 <__sflush_r+0x46>
 8008802:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008804:	1ac0      	subs	r0, r0, r3
 8008806:	2300      	movs	r3, #0
 8008808:	4602      	mov	r2, r0
 800880a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800880c:	6a21      	ldr	r1, [r4, #32]
 800880e:	4628      	mov	r0, r5
 8008810:	47b0      	blx	r6
 8008812:	1c43      	adds	r3, r0, #1
 8008814:	89a3      	ldrh	r3, [r4, #12]
 8008816:	d106      	bne.n	8008826 <__sflush_r+0x66>
 8008818:	6829      	ldr	r1, [r5, #0]
 800881a:	291d      	cmp	r1, #29
 800881c:	d82c      	bhi.n	8008878 <__sflush_r+0xb8>
 800881e:	4a2a      	ldr	r2, [pc, #168]	; (80088c8 <__sflush_r+0x108>)
 8008820:	40ca      	lsrs	r2, r1
 8008822:	07d6      	lsls	r6, r2, #31
 8008824:	d528      	bpl.n	8008878 <__sflush_r+0xb8>
 8008826:	2200      	movs	r2, #0
 8008828:	6062      	str	r2, [r4, #4]
 800882a:	04d9      	lsls	r1, r3, #19
 800882c:	6922      	ldr	r2, [r4, #16]
 800882e:	6022      	str	r2, [r4, #0]
 8008830:	d504      	bpl.n	800883c <__sflush_r+0x7c>
 8008832:	1c42      	adds	r2, r0, #1
 8008834:	d101      	bne.n	800883a <__sflush_r+0x7a>
 8008836:	682b      	ldr	r3, [r5, #0]
 8008838:	b903      	cbnz	r3, 800883c <__sflush_r+0x7c>
 800883a:	6560      	str	r0, [r4, #84]	; 0x54
 800883c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800883e:	602f      	str	r7, [r5, #0]
 8008840:	2900      	cmp	r1, #0
 8008842:	d0ca      	beq.n	80087da <__sflush_r+0x1a>
 8008844:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008848:	4299      	cmp	r1, r3
 800884a:	d002      	beq.n	8008852 <__sflush_r+0x92>
 800884c:	4628      	mov	r0, r5
 800884e:	f7ff fa99 	bl	8007d84 <_free_r>
 8008852:	2000      	movs	r0, #0
 8008854:	6360      	str	r0, [r4, #52]	; 0x34
 8008856:	e7c1      	b.n	80087dc <__sflush_r+0x1c>
 8008858:	6a21      	ldr	r1, [r4, #32]
 800885a:	2301      	movs	r3, #1
 800885c:	4628      	mov	r0, r5
 800885e:	47b0      	blx	r6
 8008860:	1c41      	adds	r1, r0, #1
 8008862:	d1c7      	bne.n	80087f4 <__sflush_r+0x34>
 8008864:	682b      	ldr	r3, [r5, #0]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d0c4      	beq.n	80087f4 <__sflush_r+0x34>
 800886a:	2b1d      	cmp	r3, #29
 800886c:	d001      	beq.n	8008872 <__sflush_r+0xb2>
 800886e:	2b16      	cmp	r3, #22
 8008870:	d101      	bne.n	8008876 <__sflush_r+0xb6>
 8008872:	602f      	str	r7, [r5, #0]
 8008874:	e7b1      	b.n	80087da <__sflush_r+0x1a>
 8008876:	89a3      	ldrh	r3, [r4, #12]
 8008878:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800887c:	81a3      	strh	r3, [r4, #12]
 800887e:	e7ad      	b.n	80087dc <__sflush_r+0x1c>
 8008880:	690f      	ldr	r7, [r1, #16]
 8008882:	2f00      	cmp	r7, #0
 8008884:	d0a9      	beq.n	80087da <__sflush_r+0x1a>
 8008886:	0793      	lsls	r3, r2, #30
 8008888:	680e      	ldr	r6, [r1, #0]
 800888a:	bf08      	it	eq
 800888c:	694b      	ldreq	r3, [r1, #20]
 800888e:	600f      	str	r7, [r1, #0]
 8008890:	bf18      	it	ne
 8008892:	2300      	movne	r3, #0
 8008894:	eba6 0807 	sub.w	r8, r6, r7
 8008898:	608b      	str	r3, [r1, #8]
 800889a:	f1b8 0f00 	cmp.w	r8, #0
 800889e:	dd9c      	ble.n	80087da <__sflush_r+0x1a>
 80088a0:	6a21      	ldr	r1, [r4, #32]
 80088a2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80088a4:	4643      	mov	r3, r8
 80088a6:	463a      	mov	r2, r7
 80088a8:	4628      	mov	r0, r5
 80088aa:	47b0      	blx	r6
 80088ac:	2800      	cmp	r0, #0
 80088ae:	dc06      	bgt.n	80088be <__sflush_r+0xfe>
 80088b0:	89a3      	ldrh	r3, [r4, #12]
 80088b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80088b6:	81a3      	strh	r3, [r4, #12]
 80088b8:	f04f 30ff 	mov.w	r0, #4294967295
 80088bc:	e78e      	b.n	80087dc <__sflush_r+0x1c>
 80088be:	4407      	add	r7, r0
 80088c0:	eba8 0800 	sub.w	r8, r8, r0
 80088c4:	e7e9      	b.n	800889a <__sflush_r+0xda>
 80088c6:	bf00      	nop
 80088c8:	20400001 	.word	0x20400001

080088cc <_fflush_r>:
 80088cc:	b538      	push	{r3, r4, r5, lr}
 80088ce:	690b      	ldr	r3, [r1, #16]
 80088d0:	4605      	mov	r5, r0
 80088d2:	460c      	mov	r4, r1
 80088d4:	b913      	cbnz	r3, 80088dc <_fflush_r+0x10>
 80088d6:	2500      	movs	r5, #0
 80088d8:	4628      	mov	r0, r5
 80088da:	bd38      	pop	{r3, r4, r5, pc}
 80088dc:	b118      	cbz	r0, 80088e6 <_fflush_r+0x1a>
 80088de:	6983      	ldr	r3, [r0, #24]
 80088e0:	b90b      	cbnz	r3, 80088e6 <_fflush_r+0x1a>
 80088e2:	f000 f887 	bl	80089f4 <__sinit>
 80088e6:	4b14      	ldr	r3, [pc, #80]	; (8008938 <_fflush_r+0x6c>)
 80088e8:	429c      	cmp	r4, r3
 80088ea:	d11b      	bne.n	8008924 <_fflush_r+0x58>
 80088ec:	686c      	ldr	r4, [r5, #4]
 80088ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d0ef      	beq.n	80088d6 <_fflush_r+0xa>
 80088f6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80088f8:	07d0      	lsls	r0, r2, #31
 80088fa:	d404      	bmi.n	8008906 <_fflush_r+0x3a>
 80088fc:	0599      	lsls	r1, r3, #22
 80088fe:	d402      	bmi.n	8008906 <_fflush_r+0x3a>
 8008900:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008902:	f000 f915 	bl	8008b30 <__retarget_lock_acquire_recursive>
 8008906:	4628      	mov	r0, r5
 8008908:	4621      	mov	r1, r4
 800890a:	f7ff ff59 	bl	80087c0 <__sflush_r>
 800890e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008910:	07da      	lsls	r2, r3, #31
 8008912:	4605      	mov	r5, r0
 8008914:	d4e0      	bmi.n	80088d8 <_fflush_r+0xc>
 8008916:	89a3      	ldrh	r3, [r4, #12]
 8008918:	059b      	lsls	r3, r3, #22
 800891a:	d4dd      	bmi.n	80088d8 <_fflush_r+0xc>
 800891c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800891e:	f000 f908 	bl	8008b32 <__retarget_lock_release_recursive>
 8008922:	e7d9      	b.n	80088d8 <_fflush_r+0xc>
 8008924:	4b05      	ldr	r3, [pc, #20]	; (800893c <_fflush_r+0x70>)
 8008926:	429c      	cmp	r4, r3
 8008928:	d101      	bne.n	800892e <_fflush_r+0x62>
 800892a:	68ac      	ldr	r4, [r5, #8]
 800892c:	e7df      	b.n	80088ee <_fflush_r+0x22>
 800892e:	4b04      	ldr	r3, [pc, #16]	; (8008940 <_fflush_r+0x74>)
 8008930:	429c      	cmp	r4, r3
 8008932:	bf08      	it	eq
 8008934:	68ec      	ldreq	r4, [r5, #12]
 8008936:	e7da      	b.n	80088ee <_fflush_r+0x22>
 8008938:	080092ac 	.word	0x080092ac
 800893c:	080092cc 	.word	0x080092cc
 8008940:	0800928c 	.word	0x0800928c

08008944 <std>:
 8008944:	2300      	movs	r3, #0
 8008946:	b510      	push	{r4, lr}
 8008948:	4604      	mov	r4, r0
 800894a:	e9c0 3300 	strd	r3, r3, [r0]
 800894e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008952:	6083      	str	r3, [r0, #8]
 8008954:	8181      	strh	r1, [r0, #12]
 8008956:	6643      	str	r3, [r0, #100]	; 0x64
 8008958:	81c2      	strh	r2, [r0, #14]
 800895a:	6183      	str	r3, [r0, #24]
 800895c:	4619      	mov	r1, r3
 800895e:	2208      	movs	r2, #8
 8008960:	305c      	adds	r0, #92	; 0x5c
 8008962:	f7fb fdb9 	bl	80044d8 <memset>
 8008966:	4b05      	ldr	r3, [pc, #20]	; (800897c <std+0x38>)
 8008968:	6263      	str	r3, [r4, #36]	; 0x24
 800896a:	4b05      	ldr	r3, [pc, #20]	; (8008980 <std+0x3c>)
 800896c:	62a3      	str	r3, [r4, #40]	; 0x28
 800896e:	4b05      	ldr	r3, [pc, #20]	; (8008984 <std+0x40>)
 8008970:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008972:	4b05      	ldr	r3, [pc, #20]	; (8008988 <std+0x44>)
 8008974:	6224      	str	r4, [r4, #32]
 8008976:	6323      	str	r3, [r4, #48]	; 0x30
 8008978:	bd10      	pop	{r4, pc}
 800897a:	bf00      	nop
 800897c:	08008c99 	.word	0x08008c99
 8008980:	08008cbb 	.word	0x08008cbb
 8008984:	08008cf3 	.word	0x08008cf3
 8008988:	08008d17 	.word	0x08008d17

0800898c <_cleanup_r>:
 800898c:	4901      	ldr	r1, [pc, #4]	; (8008994 <_cleanup_r+0x8>)
 800898e:	f000 b8af 	b.w	8008af0 <_fwalk_reent>
 8008992:	bf00      	nop
 8008994:	080088cd 	.word	0x080088cd

08008998 <__sfmoreglue>:
 8008998:	b570      	push	{r4, r5, r6, lr}
 800899a:	2268      	movs	r2, #104	; 0x68
 800899c:	1e4d      	subs	r5, r1, #1
 800899e:	4355      	muls	r5, r2
 80089a0:	460e      	mov	r6, r1
 80089a2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80089a6:	f7ff fa59 	bl	8007e5c <_malloc_r>
 80089aa:	4604      	mov	r4, r0
 80089ac:	b140      	cbz	r0, 80089c0 <__sfmoreglue+0x28>
 80089ae:	2100      	movs	r1, #0
 80089b0:	e9c0 1600 	strd	r1, r6, [r0]
 80089b4:	300c      	adds	r0, #12
 80089b6:	60a0      	str	r0, [r4, #8]
 80089b8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80089bc:	f7fb fd8c 	bl	80044d8 <memset>
 80089c0:	4620      	mov	r0, r4
 80089c2:	bd70      	pop	{r4, r5, r6, pc}

080089c4 <__sfp_lock_acquire>:
 80089c4:	4801      	ldr	r0, [pc, #4]	; (80089cc <__sfp_lock_acquire+0x8>)
 80089c6:	f000 b8b3 	b.w	8008b30 <__retarget_lock_acquire_recursive>
 80089ca:	bf00      	nop
 80089cc:	200002e9 	.word	0x200002e9

080089d0 <__sfp_lock_release>:
 80089d0:	4801      	ldr	r0, [pc, #4]	; (80089d8 <__sfp_lock_release+0x8>)
 80089d2:	f000 b8ae 	b.w	8008b32 <__retarget_lock_release_recursive>
 80089d6:	bf00      	nop
 80089d8:	200002e9 	.word	0x200002e9

080089dc <__sinit_lock_acquire>:
 80089dc:	4801      	ldr	r0, [pc, #4]	; (80089e4 <__sinit_lock_acquire+0x8>)
 80089de:	f000 b8a7 	b.w	8008b30 <__retarget_lock_acquire_recursive>
 80089e2:	bf00      	nop
 80089e4:	200002ea 	.word	0x200002ea

080089e8 <__sinit_lock_release>:
 80089e8:	4801      	ldr	r0, [pc, #4]	; (80089f0 <__sinit_lock_release+0x8>)
 80089ea:	f000 b8a2 	b.w	8008b32 <__retarget_lock_release_recursive>
 80089ee:	bf00      	nop
 80089f0:	200002ea 	.word	0x200002ea

080089f4 <__sinit>:
 80089f4:	b510      	push	{r4, lr}
 80089f6:	4604      	mov	r4, r0
 80089f8:	f7ff fff0 	bl	80089dc <__sinit_lock_acquire>
 80089fc:	69a3      	ldr	r3, [r4, #24]
 80089fe:	b11b      	cbz	r3, 8008a08 <__sinit+0x14>
 8008a00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a04:	f7ff bff0 	b.w	80089e8 <__sinit_lock_release>
 8008a08:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008a0c:	6523      	str	r3, [r4, #80]	; 0x50
 8008a0e:	4b13      	ldr	r3, [pc, #76]	; (8008a5c <__sinit+0x68>)
 8008a10:	4a13      	ldr	r2, [pc, #76]	; (8008a60 <__sinit+0x6c>)
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	62a2      	str	r2, [r4, #40]	; 0x28
 8008a16:	42a3      	cmp	r3, r4
 8008a18:	bf04      	itt	eq
 8008a1a:	2301      	moveq	r3, #1
 8008a1c:	61a3      	streq	r3, [r4, #24]
 8008a1e:	4620      	mov	r0, r4
 8008a20:	f000 f820 	bl	8008a64 <__sfp>
 8008a24:	6060      	str	r0, [r4, #4]
 8008a26:	4620      	mov	r0, r4
 8008a28:	f000 f81c 	bl	8008a64 <__sfp>
 8008a2c:	60a0      	str	r0, [r4, #8]
 8008a2e:	4620      	mov	r0, r4
 8008a30:	f000 f818 	bl	8008a64 <__sfp>
 8008a34:	2200      	movs	r2, #0
 8008a36:	60e0      	str	r0, [r4, #12]
 8008a38:	2104      	movs	r1, #4
 8008a3a:	6860      	ldr	r0, [r4, #4]
 8008a3c:	f7ff ff82 	bl	8008944 <std>
 8008a40:	68a0      	ldr	r0, [r4, #8]
 8008a42:	2201      	movs	r2, #1
 8008a44:	2109      	movs	r1, #9
 8008a46:	f7ff ff7d 	bl	8008944 <std>
 8008a4a:	68e0      	ldr	r0, [r4, #12]
 8008a4c:	2202      	movs	r2, #2
 8008a4e:	2112      	movs	r1, #18
 8008a50:	f7ff ff78 	bl	8008944 <std>
 8008a54:	2301      	movs	r3, #1
 8008a56:	61a3      	str	r3, [r4, #24]
 8008a58:	e7d2      	b.n	8008a00 <__sinit+0xc>
 8008a5a:	bf00      	nop
 8008a5c:	08008e48 	.word	0x08008e48
 8008a60:	0800898d 	.word	0x0800898d

08008a64 <__sfp>:
 8008a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a66:	4607      	mov	r7, r0
 8008a68:	f7ff ffac 	bl	80089c4 <__sfp_lock_acquire>
 8008a6c:	4b1e      	ldr	r3, [pc, #120]	; (8008ae8 <__sfp+0x84>)
 8008a6e:	681e      	ldr	r6, [r3, #0]
 8008a70:	69b3      	ldr	r3, [r6, #24]
 8008a72:	b913      	cbnz	r3, 8008a7a <__sfp+0x16>
 8008a74:	4630      	mov	r0, r6
 8008a76:	f7ff ffbd 	bl	80089f4 <__sinit>
 8008a7a:	3648      	adds	r6, #72	; 0x48
 8008a7c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008a80:	3b01      	subs	r3, #1
 8008a82:	d503      	bpl.n	8008a8c <__sfp+0x28>
 8008a84:	6833      	ldr	r3, [r6, #0]
 8008a86:	b30b      	cbz	r3, 8008acc <__sfp+0x68>
 8008a88:	6836      	ldr	r6, [r6, #0]
 8008a8a:	e7f7      	b.n	8008a7c <__sfp+0x18>
 8008a8c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008a90:	b9d5      	cbnz	r5, 8008ac8 <__sfp+0x64>
 8008a92:	4b16      	ldr	r3, [pc, #88]	; (8008aec <__sfp+0x88>)
 8008a94:	60e3      	str	r3, [r4, #12]
 8008a96:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008a9a:	6665      	str	r5, [r4, #100]	; 0x64
 8008a9c:	f000 f847 	bl	8008b2e <__retarget_lock_init_recursive>
 8008aa0:	f7ff ff96 	bl	80089d0 <__sfp_lock_release>
 8008aa4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008aa8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008aac:	6025      	str	r5, [r4, #0]
 8008aae:	61a5      	str	r5, [r4, #24]
 8008ab0:	2208      	movs	r2, #8
 8008ab2:	4629      	mov	r1, r5
 8008ab4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008ab8:	f7fb fd0e 	bl	80044d8 <memset>
 8008abc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008ac0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008ac4:	4620      	mov	r0, r4
 8008ac6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ac8:	3468      	adds	r4, #104	; 0x68
 8008aca:	e7d9      	b.n	8008a80 <__sfp+0x1c>
 8008acc:	2104      	movs	r1, #4
 8008ace:	4638      	mov	r0, r7
 8008ad0:	f7ff ff62 	bl	8008998 <__sfmoreglue>
 8008ad4:	4604      	mov	r4, r0
 8008ad6:	6030      	str	r0, [r6, #0]
 8008ad8:	2800      	cmp	r0, #0
 8008ada:	d1d5      	bne.n	8008a88 <__sfp+0x24>
 8008adc:	f7ff ff78 	bl	80089d0 <__sfp_lock_release>
 8008ae0:	230c      	movs	r3, #12
 8008ae2:	603b      	str	r3, [r7, #0]
 8008ae4:	e7ee      	b.n	8008ac4 <__sfp+0x60>
 8008ae6:	bf00      	nop
 8008ae8:	08008e48 	.word	0x08008e48
 8008aec:	ffff0001 	.word	0xffff0001

08008af0 <_fwalk_reent>:
 8008af0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008af4:	4606      	mov	r6, r0
 8008af6:	4688      	mov	r8, r1
 8008af8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008afc:	2700      	movs	r7, #0
 8008afe:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008b02:	f1b9 0901 	subs.w	r9, r9, #1
 8008b06:	d505      	bpl.n	8008b14 <_fwalk_reent+0x24>
 8008b08:	6824      	ldr	r4, [r4, #0]
 8008b0a:	2c00      	cmp	r4, #0
 8008b0c:	d1f7      	bne.n	8008afe <_fwalk_reent+0xe>
 8008b0e:	4638      	mov	r0, r7
 8008b10:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b14:	89ab      	ldrh	r3, [r5, #12]
 8008b16:	2b01      	cmp	r3, #1
 8008b18:	d907      	bls.n	8008b2a <_fwalk_reent+0x3a>
 8008b1a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008b1e:	3301      	adds	r3, #1
 8008b20:	d003      	beq.n	8008b2a <_fwalk_reent+0x3a>
 8008b22:	4629      	mov	r1, r5
 8008b24:	4630      	mov	r0, r6
 8008b26:	47c0      	blx	r8
 8008b28:	4307      	orrs	r7, r0
 8008b2a:	3568      	adds	r5, #104	; 0x68
 8008b2c:	e7e9      	b.n	8008b02 <_fwalk_reent+0x12>

08008b2e <__retarget_lock_init_recursive>:
 8008b2e:	4770      	bx	lr

08008b30 <__retarget_lock_acquire_recursive>:
 8008b30:	4770      	bx	lr

08008b32 <__retarget_lock_release_recursive>:
 8008b32:	4770      	bx	lr

08008b34 <__swhatbuf_r>:
 8008b34:	b570      	push	{r4, r5, r6, lr}
 8008b36:	460e      	mov	r6, r1
 8008b38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b3c:	2900      	cmp	r1, #0
 8008b3e:	b096      	sub	sp, #88	; 0x58
 8008b40:	4614      	mov	r4, r2
 8008b42:	461d      	mov	r5, r3
 8008b44:	da08      	bge.n	8008b58 <__swhatbuf_r+0x24>
 8008b46:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008b4a:	2200      	movs	r2, #0
 8008b4c:	602a      	str	r2, [r5, #0]
 8008b4e:	061a      	lsls	r2, r3, #24
 8008b50:	d410      	bmi.n	8008b74 <__swhatbuf_r+0x40>
 8008b52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008b56:	e00e      	b.n	8008b76 <__swhatbuf_r+0x42>
 8008b58:	466a      	mov	r2, sp
 8008b5a:	f000 f903 	bl	8008d64 <_fstat_r>
 8008b5e:	2800      	cmp	r0, #0
 8008b60:	dbf1      	blt.n	8008b46 <__swhatbuf_r+0x12>
 8008b62:	9a01      	ldr	r2, [sp, #4]
 8008b64:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008b68:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008b6c:	425a      	negs	r2, r3
 8008b6e:	415a      	adcs	r2, r3
 8008b70:	602a      	str	r2, [r5, #0]
 8008b72:	e7ee      	b.n	8008b52 <__swhatbuf_r+0x1e>
 8008b74:	2340      	movs	r3, #64	; 0x40
 8008b76:	2000      	movs	r0, #0
 8008b78:	6023      	str	r3, [r4, #0]
 8008b7a:	b016      	add	sp, #88	; 0x58
 8008b7c:	bd70      	pop	{r4, r5, r6, pc}
	...

08008b80 <__smakebuf_r>:
 8008b80:	898b      	ldrh	r3, [r1, #12]
 8008b82:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008b84:	079d      	lsls	r5, r3, #30
 8008b86:	4606      	mov	r6, r0
 8008b88:	460c      	mov	r4, r1
 8008b8a:	d507      	bpl.n	8008b9c <__smakebuf_r+0x1c>
 8008b8c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008b90:	6023      	str	r3, [r4, #0]
 8008b92:	6123      	str	r3, [r4, #16]
 8008b94:	2301      	movs	r3, #1
 8008b96:	6163      	str	r3, [r4, #20]
 8008b98:	b002      	add	sp, #8
 8008b9a:	bd70      	pop	{r4, r5, r6, pc}
 8008b9c:	ab01      	add	r3, sp, #4
 8008b9e:	466a      	mov	r2, sp
 8008ba0:	f7ff ffc8 	bl	8008b34 <__swhatbuf_r>
 8008ba4:	9900      	ldr	r1, [sp, #0]
 8008ba6:	4605      	mov	r5, r0
 8008ba8:	4630      	mov	r0, r6
 8008baa:	f7ff f957 	bl	8007e5c <_malloc_r>
 8008bae:	b948      	cbnz	r0, 8008bc4 <__smakebuf_r+0x44>
 8008bb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008bb4:	059a      	lsls	r2, r3, #22
 8008bb6:	d4ef      	bmi.n	8008b98 <__smakebuf_r+0x18>
 8008bb8:	f023 0303 	bic.w	r3, r3, #3
 8008bbc:	f043 0302 	orr.w	r3, r3, #2
 8008bc0:	81a3      	strh	r3, [r4, #12]
 8008bc2:	e7e3      	b.n	8008b8c <__smakebuf_r+0xc>
 8008bc4:	4b0d      	ldr	r3, [pc, #52]	; (8008bfc <__smakebuf_r+0x7c>)
 8008bc6:	62b3      	str	r3, [r6, #40]	; 0x28
 8008bc8:	89a3      	ldrh	r3, [r4, #12]
 8008bca:	6020      	str	r0, [r4, #0]
 8008bcc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008bd0:	81a3      	strh	r3, [r4, #12]
 8008bd2:	9b00      	ldr	r3, [sp, #0]
 8008bd4:	6163      	str	r3, [r4, #20]
 8008bd6:	9b01      	ldr	r3, [sp, #4]
 8008bd8:	6120      	str	r0, [r4, #16]
 8008bda:	b15b      	cbz	r3, 8008bf4 <__smakebuf_r+0x74>
 8008bdc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008be0:	4630      	mov	r0, r6
 8008be2:	f000 f8d1 	bl	8008d88 <_isatty_r>
 8008be6:	b128      	cbz	r0, 8008bf4 <__smakebuf_r+0x74>
 8008be8:	89a3      	ldrh	r3, [r4, #12]
 8008bea:	f023 0303 	bic.w	r3, r3, #3
 8008bee:	f043 0301 	orr.w	r3, r3, #1
 8008bf2:	81a3      	strh	r3, [r4, #12]
 8008bf4:	89a0      	ldrh	r0, [r4, #12]
 8008bf6:	4305      	orrs	r5, r0
 8008bf8:	81a5      	strh	r5, [r4, #12]
 8008bfa:	e7cd      	b.n	8008b98 <__smakebuf_r+0x18>
 8008bfc:	0800898d 	.word	0x0800898d

08008c00 <_malloc_usable_size_r>:
 8008c00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c04:	1f18      	subs	r0, r3, #4
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	bfbc      	itt	lt
 8008c0a:	580b      	ldrlt	r3, [r1, r0]
 8008c0c:	18c0      	addlt	r0, r0, r3
 8008c0e:	4770      	bx	lr

08008c10 <_raise_r>:
 8008c10:	291f      	cmp	r1, #31
 8008c12:	b538      	push	{r3, r4, r5, lr}
 8008c14:	4604      	mov	r4, r0
 8008c16:	460d      	mov	r5, r1
 8008c18:	d904      	bls.n	8008c24 <_raise_r+0x14>
 8008c1a:	2316      	movs	r3, #22
 8008c1c:	6003      	str	r3, [r0, #0]
 8008c1e:	f04f 30ff 	mov.w	r0, #4294967295
 8008c22:	bd38      	pop	{r3, r4, r5, pc}
 8008c24:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008c26:	b112      	cbz	r2, 8008c2e <_raise_r+0x1e>
 8008c28:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008c2c:	b94b      	cbnz	r3, 8008c42 <_raise_r+0x32>
 8008c2e:	4620      	mov	r0, r4
 8008c30:	f000 f830 	bl	8008c94 <_getpid_r>
 8008c34:	462a      	mov	r2, r5
 8008c36:	4601      	mov	r1, r0
 8008c38:	4620      	mov	r0, r4
 8008c3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c3e:	f000 b817 	b.w	8008c70 <_kill_r>
 8008c42:	2b01      	cmp	r3, #1
 8008c44:	d00a      	beq.n	8008c5c <_raise_r+0x4c>
 8008c46:	1c59      	adds	r1, r3, #1
 8008c48:	d103      	bne.n	8008c52 <_raise_r+0x42>
 8008c4a:	2316      	movs	r3, #22
 8008c4c:	6003      	str	r3, [r0, #0]
 8008c4e:	2001      	movs	r0, #1
 8008c50:	e7e7      	b.n	8008c22 <_raise_r+0x12>
 8008c52:	2400      	movs	r4, #0
 8008c54:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008c58:	4628      	mov	r0, r5
 8008c5a:	4798      	blx	r3
 8008c5c:	2000      	movs	r0, #0
 8008c5e:	e7e0      	b.n	8008c22 <_raise_r+0x12>

08008c60 <raise>:
 8008c60:	4b02      	ldr	r3, [pc, #8]	; (8008c6c <raise+0xc>)
 8008c62:	4601      	mov	r1, r0
 8008c64:	6818      	ldr	r0, [r3, #0]
 8008c66:	f7ff bfd3 	b.w	8008c10 <_raise_r>
 8008c6a:	bf00      	nop
 8008c6c:	2000000c 	.word	0x2000000c

08008c70 <_kill_r>:
 8008c70:	b538      	push	{r3, r4, r5, lr}
 8008c72:	4d07      	ldr	r5, [pc, #28]	; (8008c90 <_kill_r+0x20>)
 8008c74:	2300      	movs	r3, #0
 8008c76:	4604      	mov	r4, r0
 8008c78:	4608      	mov	r0, r1
 8008c7a:	4611      	mov	r1, r2
 8008c7c:	602b      	str	r3, [r5, #0]
 8008c7e:	f7f8 ffcb 	bl	8001c18 <_kill>
 8008c82:	1c43      	adds	r3, r0, #1
 8008c84:	d102      	bne.n	8008c8c <_kill_r+0x1c>
 8008c86:	682b      	ldr	r3, [r5, #0]
 8008c88:	b103      	cbz	r3, 8008c8c <_kill_r+0x1c>
 8008c8a:	6023      	str	r3, [r4, #0]
 8008c8c:	bd38      	pop	{r3, r4, r5, pc}
 8008c8e:	bf00      	nop
 8008c90:	200002e4 	.word	0x200002e4

08008c94 <_getpid_r>:
 8008c94:	f7f8 bfb8 	b.w	8001c08 <_getpid>

08008c98 <__sread>:
 8008c98:	b510      	push	{r4, lr}
 8008c9a:	460c      	mov	r4, r1
 8008c9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ca0:	f000 f894 	bl	8008dcc <_read_r>
 8008ca4:	2800      	cmp	r0, #0
 8008ca6:	bfab      	itete	ge
 8008ca8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008caa:	89a3      	ldrhlt	r3, [r4, #12]
 8008cac:	181b      	addge	r3, r3, r0
 8008cae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008cb2:	bfac      	ite	ge
 8008cb4:	6563      	strge	r3, [r4, #84]	; 0x54
 8008cb6:	81a3      	strhlt	r3, [r4, #12]
 8008cb8:	bd10      	pop	{r4, pc}

08008cba <__swrite>:
 8008cba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008cbe:	461f      	mov	r7, r3
 8008cc0:	898b      	ldrh	r3, [r1, #12]
 8008cc2:	05db      	lsls	r3, r3, #23
 8008cc4:	4605      	mov	r5, r0
 8008cc6:	460c      	mov	r4, r1
 8008cc8:	4616      	mov	r6, r2
 8008cca:	d505      	bpl.n	8008cd8 <__swrite+0x1e>
 8008ccc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cd0:	2302      	movs	r3, #2
 8008cd2:	2200      	movs	r2, #0
 8008cd4:	f000 f868 	bl	8008da8 <_lseek_r>
 8008cd8:	89a3      	ldrh	r3, [r4, #12]
 8008cda:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008cde:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008ce2:	81a3      	strh	r3, [r4, #12]
 8008ce4:	4632      	mov	r2, r6
 8008ce6:	463b      	mov	r3, r7
 8008ce8:	4628      	mov	r0, r5
 8008cea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008cee:	f000 b817 	b.w	8008d20 <_write_r>

08008cf2 <__sseek>:
 8008cf2:	b510      	push	{r4, lr}
 8008cf4:	460c      	mov	r4, r1
 8008cf6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cfa:	f000 f855 	bl	8008da8 <_lseek_r>
 8008cfe:	1c43      	adds	r3, r0, #1
 8008d00:	89a3      	ldrh	r3, [r4, #12]
 8008d02:	bf15      	itete	ne
 8008d04:	6560      	strne	r0, [r4, #84]	; 0x54
 8008d06:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008d0a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008d0e:	81a3      	strheq	r3, [r4, #12]
 8008d10:	bf18      	it	ne
 8008d12:	81a3      	strhne	r3, [r4, #12]
 8008d14:	bd10      	pop	{r4, pc}

08008d16 <__sclose>:
 8008d16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d1a:	f000 b813 	b.w	8008d44 <_close_r>
	...

08008d20 <_write_r>:
 8008d20:	b538      	push	{r3, r4, r5, lr}
 8008d22:	4d07      	ldr	r5, [pc, #28]	; (8008d40 <_write_r+0x20>)
 8008d24:	4604      	mov	r4, r0
 8008d26:	4608      	mov	r0, r1
 8008d28:	4611      	mov	r1, r2
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	602a      	str	r2, [r5, #0]
 8008d2e:	461a      	mov	r2, r3
 8008d30:	f7f8 ffa9 	bl	8001c86 <_write>
 8008d34:	1c43      	adds	r3, r0, #1
 8008d36:	d102      	bne.n	8008d3e <_write_r+0x1e>
 8008d38:	682b      	ldr	r3, [r5, #0]
 8008d3a:	b103      	cbz	r3, 8008d3e <_write_r+0x1e>
 8008d3c:	6023      	str	r3, [r4, #0]
 8008d3e:	bd38      	pop	{r3, r4, r5, pc}
 8008d40:	200002e4 	.word	0x200002e4

08008d44 <_close_r>:
 8008d44:	b538      	push	{r3, r4, r5, lr}
 8008d46:	4d06      	ldr	r5, [pc, #24]	; (8008d60 <_close_r+0x1c>)
 8008d48:	2300      	movs	r3, #0
 8008d4a:	4604      	mov	r4, r0
 8008d4c:	4608      	mov	r0, r1
 8008d4e:	602b      	str	r3, [r5, #0]
 8008d50:	f7f8 ffb5 	bl	8001cbe <_close>
 8008d54:	1c43      	adds	r3, r0, #1
 8008d56:	d102      	bne.n	8008d5e <_close_r+0x1a>
 8008d58:	682b      	ldr	r3, [r5, #0]
 8008d5a:	b103      	cbz	r3, 8008d5e <_close_r+0x1a>
 8008d5c:	6023      	str	r3, [r4, #0]
 8008d5e:	bd38      	pop	{r3, r4, r5, pc}
 8008d60:	200002e4 	.word	0x200002e4

08008d64 <_fstat_r>:
 8008d64:	b538      	push	{r3, r4, r5, lr}
 8008d66:	4d07      	ldr	r5, [pc, #28]	; (8008d84 <_fstat_r+0x20>)
 8008d68:	2300      	movs	r3, #0
 8008d6a:	4604      	mov	r4, r0
 8008d6c:	4608      	mov	r0, r1
 8008d6e:	4611      	mov	r1, r2
 8008d70:	602b      	str	r3, [r5, #0]
 8008d72:	f7f8 ffb0 	bl	8001cd6 <_fstat>
 8008d76:	1c43      	adds	r3, r0, #1
 8008d78:	d102      	bne.n	8008d80 <_fstat_r+0x1c>
 8008d7a:	682b      	ldr	r3, [r5, #0]
 8008d7c:	b103      	cbz	r3, 8008d80 <_fstat_r+0x1c>
 8008d7e:	6023      	str	r3, [r4, #0]
 8008d80:	bd38      	pop	{r3, r4, r5, pc}
 8008d82:	bf00      	nop
 8008d84:	200002e4 	.word	0x200002e4

08008d88 <_isatty_r>:
 8008d88:	b538      	push	{r3, r4, r5, lr}
 8008d8a:	4d06      	ldr	r5, [pc, #24]	; (8008da4 <_isatty_r+0x1c>)
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	4604      	mov	r4, r0
 8008d90:	4608      	mov	r0, r1
 8008d92:	602b      	str	r3, [r5, #0]
 8008d94:	f7f8 ffaf 	bl	8001cf6 <_isatty>
 8008d98:	1c43      	adds	r3, r0, #1
 8008d9a:	d102      	bne.n	8008da2 <_isatty_r+0x1a>
 8008d9c:	682b      	ldr	r3, [r5, #0]
 8008d9e:	b103      	cbz	r3, 8008da2 <_isatty_r+0x1a>
 8008da0:	6023      	str	r3, [r4, #0]
 8008da2:	bd38      	pop	{r3, r4, r5, pc}
 8008da4:	200002e4 	.word	0x200002e4

08008da8 <_lseek_r>:
 8008da8:	b538      	push	{r3, r4, r5, lr}
 8008daa:	4d07      	ldr	r5, [pc, #28]	; (8008dc8 <_lseek_r+0x20>)
 8008dac:	4604      	mov	r4, r0
 8008dae:	4608      	mov	r0, r1
 8008db0:	4611      	mov	r1, r2
 8008db2:	2200      	movs	r2, #0
 8008db4:	602a      	str	r2, [r5, #0]
 8008db6:	461a      	mov	r2, r3
 8008db8:	f7f8 ffa8 	bl	8001d0c <_lseek>
 8008dbc:	1c43      	adds	r3, r0, #1
 8008dbe:	d102      	bne.n	8008dc6 <_lseek_r+0x1e>
 8008dc0:	682b      	ldr	r3, [r5, #0]
 8008dc2:	b103      	cbz	r3, 8008dc6 <_lseek_r+0x1e>
 8008dc4:	6023      	str	r3, [r4, #0]
 8008dc6:	bd38      	pop	{r3, r4, r5, pc}
 8008dc8:	200002e4 	.word	0x200002e4

08008dcc <_read_r>:
 8008dcc:	b538      	push	{r3, r4, r5, lr}
 8008dce:	4d07      	ldr	r5, [pc, #28]	; (8008dec <_read_r+0x20>)
 8008dd0:	4604      	mov	r4, r0
 8008dd2:	4608      	mov	r0, r1
 8008dd4:	4611      	mov	r1, r2
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	602a      	str	r2, [r5, #0]
 8008dda:	461a      	mov	r2, r3
 8008ddc:	f7f8 ff36 	bl	8001c4c <_read>
 8008de0:	1c43      	adds	r3, r0, #1
 8008de2:	d102      	bne.n	8008dea <_read_r+0x1e>
 8008de4:	682b      	ldr	r3, [r5, #0]
 8008de6:	b103      	cbz	r3, 8008dea <_read_r+0x1e>
 8008de8:	6023      	str	r3, [r4, #0]
 8008dea:	bd38      	pop	{r3, r4, r5, pc}
 8008dec:	200002e4 	.word	0x200002e4

08008df0 <_init>:
 8008df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008df2:	bf00      	nop
 8008df4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008df6:	bc08      	pop	{r3}
 8008df8:	469e      	mov	lr, r3
 8008dfa:	4770      	bx	lr

08008dfc <_fini>:
 8008dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dfe:	bf00      	nop
 8008e00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e02:	bc08      	pop	{r3}
 8008e04:	469e      	mov	lr, r3
 8008e06:	4770      	bx	lr
