Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Dec 22 22:06:29 2021
| Host         : niklasPC running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file board_top_timing_summary_routed.rpt -pb board_top_timing_summary_routed.pb -rpx board_top_timing_summary_routed.rpx -warn_on_violation
| Design       : board_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                        Violations  
---------  ----------------  -----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                 1           
TIMING-14  Critical Warning  LUT on the clock tree                                              1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                          1           
LUTAR-1    Warning           LUT drives async reset alert                                       2           
TIMING-9   Warning           Unknown CDC Logic                                                  1           
TIMING-18  Warning           Missing input or output delay                                      3           
TIMING-47  Warning           False path or asynchronous clock group between synchronous clocks  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.633        0.000                      0                 2148        0.050        0.000                      0                 2148        3.000        0.000                       0                   501  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
i_clk100                   {0.000 5.000}        10.000          100.000         
inst_clk5Mhz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk5_clk_wiz_5Mhz        {0.000 100.000}      200.000         5.000           
  clkEEPROM_clk_wiz_5Mhz   {50.000 150.000}     200.000         5.000           
  clkRamN_clk_wiz_5Mhz     {54.959 154.959}     200.000         5.000           
  clkfbout_clk_wiz_5Mhz    {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk100                         3.633        0.000                      0                   78        0.177        0.000                      0                   78        4.500        0.000                       0                    63  
inst_clk5Mhz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk5_clk_wiz_5Mhz            187.282        0.000                      0                  209        0.050        0.000                      0                  209       13.360        0.000                       0                   202  
  clkEEPROM_clk_wiz_5Mhz                                                                                                                                                    13.360        0.000                       0                    96  
  clkRamN_clk_wiz_5Mhz          92.331        0.000                      0                   98        0.247        0.000                      0                   98       13.360        0.000                       0                   136  
  clkfbout_clk_wiz_5Mhz                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkEEPROM_clk_wiz_5Mhz  clk5_clk_wiz_5Mhz            37.164        0.000                      0                  219      146.958        0.000                      0                  219  
clkRamN_clk_wiz_5Mhz    clk5_clk_wiz_5Mhz           131.546        0.000                      0                   75       52.656        0.000                      0                   75  
clk5_clk_wiz_5Mhz       clkEEPROM_clk_wiz_5Mhz      137.886        0.000                      0                  602       50.637        0.000                      0                  602  
clk5_clk_wiz_5Mhz       clkRamN_clk_wiz_5Mhz         34.294        0.000                      0                 1158       46.949        0.000                      0                 1158  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk5_clk_wiz_5Mhz  clk5_clk_wiz_5Mhz      198.158        0.000                      0                    2        0.381        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                                          clk5_clk_wiz_5Mhz       
(none)                  clk5_clk_wiz_5Mhz       clk5_clk_wiz_5Mhz       
(none)                  i_clk100                clk5_clk_wiz_5Mhz       
(none)                  clkEEPROM_clk_wiz_5Mhz  clkRamN_clk_wiz_5Mhz    
(none)                  i_clk100                clkRamN_clk_wiz_5Mhz    
(none)                  clk5_clk_wiz_5Mhz       i_clk100                


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                 clk5_clk_wiz_5Mhz                             
(none)                 clkfbout_clk_wiz_5Mhz                         
(none)                 i_clk100                                      
(none)                                        clk5_clk_wiz_5Mhz      
(none)                                        i_clk100               


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk100
  To Clock:  i_clk100

Setup :            0  Failing Endpoints,  Worst Slack        3.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 uart/inst_rx/r_clkCount_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/r_dataCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        6.037ns  (logic 1.814ns (30.047%)  route 4.223ns (69.953%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.618     5.220    uart/inst_rx/i_clk100
    SLICE_X70Y102        FDCE                                         r  uart/inst_rx/r_clkCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y102        FDCE (Prop_fdce_C_Q)         0.478     5.698 f  uart/inst_rx/r_clkCount_reg[14]/Q
                         net (fo=2, routed)           0.829     6.528    uart/inst_rx/r_clkCount_reg_n_1_[14]
    SLICE_X70Y101        LUT6 (Prop_lut6_I1_O)        0.295     6.823 f  uart/inst_rx/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.537     7.360    uart/inst_rx/FSM_sequential_state[1]_i_7_n_1
    SLICE_X69Y101        LUT5 (Prop_lut5_I1_O)        0.118     7.478 f  uart/inst_rx/FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.878     8.356    uart/inst_rx/FSM_sequential_state[1]_i_4_n_1
    SLICE_X68Y101        LUT3 (Prop_lut3_I0_O)        0.326     8.682 r  uart/inst_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.564     9.246    uart/inst_rx/FSM_sequential_state[1]_i_3_n_1
    SLICE_X67Y101        LUT2 (Prop_lut2_I1_O)        0.120     9.366 f  uart/inst_rx/o_data[7]_i_2/O
                         net (fo=9, routed)           0.616     9.982    uart/inst_rx/o_data[7]_i_2_n_1
    SLICE_X68Y101        LUT6 (Prop_lut6_I5_O)        0.327    10.309 r  uart/inst_rx/r_dataCount[2]_i_2/O
                         net (fo=3, routed)           0.455    10.764    uart/inst_rx/r_dataCount
    SLICE_X68Y101        LUT3 (Prop_lut3_I1_O)        0.150    10.914 r  uart/inst_rx/r_dataCount[0]_i_1/O
                         net (fo=1, routed)           0.344    11.258    uart/inst_rx/r_dataCount[0]_i_1_n_1
    SLICE_X69Y101        FDRE                                         r  uart/inst_rx/r_dataCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.497    14.919    uart/inst_rx/i_clk100
    SLICE_X69Y101        FDRE                                         r  uart/inst_rx/r_dataCount_reg[0]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X69Y101        FDRE (Setup_fdre_C_D)       -0.269    14.891    uart/inst_rx/r_dataCount_reg[0]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -11.258    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             4.293ns  (required time - arrival time)
  Source:                 uart/inst_rx/r_clkCount_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/r_dataCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        5.678ns  (logic 1.788ns (31.490%)  route 3.890ns (68.510%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.618     5.220    uart/inst_rx/i_clk100
    SLICE_X70Y102        FDCE                                         r  uart/inst_rx/r_clkCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y102        FDCE (Prop_fdce_C_Q)         0.478     5.698 f  uart/inst_rx/r_clkCount_reg[14]/Q
                         net (fo=2, routed)           0.829     6.528    uart/inst_rx/r_clkCount_reg_n_1_[14]
    SLICE_X70Y101        LUT6 (Prop_lut6_I1_O)        0.295     6.823 f  uart/inst_rx/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.537     7.360    uart/inst_rx/FSM_sequential_state[1]_i_7_n_1
    SLICE_X69Y101        LUT5 (Prop_lut5_I1_O)        0.118     7.478 f  uart/inst_rx/FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.878     8.356    uart/inst_rx/FSM_sequential_state[1]_i_4_n_1
    SLICE_X68Y101        LUT3 (Prop_lut3_I0_O)        0.326     8.682 r  uart/inst_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.564     9.246    uart/inst_rx/FSM_sequential_state[1]_i_3_n_1
    SLICE_X67Y101        LUT2 (Prop_lut2_I1_O)        0.120     9.366 f  uart/inst_rx/o_data[7]_i_2/O
                         net (fo=9, routed)           0.616     9.982    uart/inst_rx/o_data[7]_i_2_n_1
    SLICE_X68Y101        LUT6 (Prop_lut6_I5_O)        0.327    10.309 r  uart/inst_rx/r_dataCount[2]_i_2/O
                         net (fo=3, routed)           0.465    10.774    uart/inst_rx/r_dataCount
    SLICE_X69Y101        LUT4 (Prop_lut4_I2_O)        0.124    10.898 r  uart/inst_rx/r_dataCount[1]_i_1/O
                         net (fo=1, routed)           0.000    10.898    uart/inst_rx/r_dataCount[1]_i_1_n_1
    SLICE_X69Y101        FDRE                                         r  uart/inst_rx/r_dataCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.497    14.919    uart/inst_rx/i_clk100
    SLICE_X69Y101        FDRE                                         r  uart/inst_rx/r_dataCount_reg[1]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X69Y101        FDRE (Setup_fdre_C_D)        0.031    15.191    uart/inst_rx/r_dataCount_reg[1]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -10.898    
  -------------------------------------------------------------------
                         slack                                  4.293    

Slack (MET) :             4.342ns  (required time - arrival time)
  Source:                 uart/inst_rx/r_clkCount_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/r_dataCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        5.673ns  (logic 1.783ns (31.429%)  route 3.890ns (68.571%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.618     5.220    uart/inst_rx/i_clk100
    SLICE_X70Y102        FDCE                                         r  uart/inst_rx/r_clkCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y102        FDCE (Prop_fdce_C_Q)         0.478     5.698 f  uart/inst_rx/r_clkCount_reg[14]/Q
                         net (fo=2, routed)           0.829     6.528    uart/inst_rx/r_clkCount_reg_n_1_[14]
    SLICE_X70Y101        LUT6 (Prop_lut6_I1_O)        0.295     6.823 f  uart/inst_rx/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.537     7.360    uart/inst_rx/FSM_sequential_state[1]_i_7_n_1
    SLICE_X69Y101        LUT5 (Prop_lut5_I1_O)        0.118     7.478 f  uart/inst_rx/FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.878     8.356    uart/inst_rx/FSM_sequential_state[1]_i_4_n_1
    SLICE_X68Y101        LUT3 (Prop_lut3_I0_O)        0.326     8.682 r  uart/inst_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.564     9.246    uart/inst_rx/FSM_sequential_state[1]_i_3_n_1
    SLICE_X67Y101        LUT2 (Prop_lut2_I1_O)        0.120     9.366 f  uart/inst_rx/o_data[7]_i_2/O
                         net (fo=9, routed)           0.616     9.982    uart/inst_rx/o_data[7]_i_2_n_1
    SLICE_X68Y101        LUT6 (Prop_lut6_I5_O)        0.327    10.309 r  uart/inst_rx/r_dataCount[2]_i_2/O
                         net (fo=3, routed)           0.465    10.774    uart/inst_rx/r_dataCount
    SLICE_X69Y101        LUT5 (Prop_lut5_I3_O)        0.119    10.893 r  uart/inst_rx/r_dataCount[2]_i_1/O
                         net (fo=1, routed)           0.000    10.893    uart/inst_rx/r_dataCount[2]_i_1_n_1
    SLICE_X69Y101        FDRE                                         r  uart/inst_rx/r_dataCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.497    14.919    uart/inst_rx/i_clk100
    SLICE_X69Y101        FDRE                                         r  uart/inst_rx/r_dataCount_reg[2]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X69Y101        FDRE (Setup_fdre_C_D)        0.075    15.235    uart/inst_rx/r_dataCount_reg[2]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                         -10.893    
  -------------------------------------------------------------------
                         slack                                  4.342    

Slack (MET) :             4.878ns  (required time - arrival time)
  Source:                 uart/inst_rx/r_clkCount_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/o_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 1.664ns (32.468%)  route 3.461ns (67.532%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.618     5.220    uart/inst_rx/i_clk100
    SLICE_X70Y102        FDCE                                         r  uart/inst_rx/r_clkCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y102        FDCE (Prop_fdce_C_Q)         0.478     5.698 r  uart/inst_rx/r_clkCount_reg[14]/Q
                         net (fo=2, routed)           0.829     6.528    uart/inst_rx/r_clkCount_reg_n_1_[14]
    SLICE_X70Y101        LUT6 (Prop_lut6_I1_O)        0.295     6.823 r  uart/inst_rx/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.537     7.360    uart/inst_rx/FSM_sequential_state[1]_i_7_n_1
    SLICE_X69Y101        LUT5 (Prop_lut5_I1_O)        0.118     7.478 r  uart/inst_rx/FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.878     8.356    uart/inst_rx/FSM_sequential_state[1]_i_4_n_1
    SLICE_X68Y101        LUT3 (Prop_lut3_I0_O)        0.326     8.682 f  uart/inst_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.564     9.246    uart/inst_rx/FSM_sequential_state[1]_i_3_n_1
    SLICE_X67Y101        LUT2 (Prop_lut2_I1_O)        0.120     9.366 r  uart/inst_rx/o_data[7]_i_2/O
                         net (fo=9, routed)           0.653    10.018    uart/inst_rx/o_data[7]_i_2_n_1
    SLICE_X62Y102        LUT6 (Prop_lut6_I1_O)        0.327    10.345 r  uart/inst_rx/o_data[6]_i_1/O
                         net (fo=1, routed)           0.000    10.345    uart/inst_rx/o_data[6]_i_1_n_1
    SLICE_X62Y102        FDRE                                         r  uart/inst_rx/o_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.496    14.918    uart/inst_rx/i_clk100
    SLICE_X62Y102        FDRE                                         r  uart/inst_rx/o_data_reg[6]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X62Y102        FDRE (Setup_fdre_C_D)        0.081    15.223    uart/inst_rx/o_data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                         -10.345    
  -------------------------------------------------------------------
                         slack                                  4.878    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 uart/inst_rx/r_clkCount_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/o_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 1.664ns (32.538%)  route 3.450ns (67.462%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.618     5.220    uart/inst_rx/i_clk100
    SLICE_X70Y102        FDCE                                         r  uart/inst_rx/r_clkCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y102        FDCE (Prop_fdce_C_Q)         0.478     5.698 r  uart/inst_rx/r_clkCount_reg[14]/Q
                         net (fo=2, routed)           0.829     6.528    uart/inst_rx/r_clkCount_reg_n_1_[14]
    SLICE_X70Y101        LUT6 (Prop_lut6_I1_O)        0.295     6.823 r  uart/inst_rx/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.537     7.360    uart/inst_rx/FSM_sequential_state[1]_i_7_n_1
    SLICE_X69Y101        LUT5 (Prop_lut5_I1_O)        0.118     7.478 r  uart/inst_rx/FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.878     8.356    uart/inst_rx/FSM_sequential_state[1]_i_4_n_1
    SLICE_X68Y101        LUT3 (Prop_lut3_I0_O)        0.326     8.682 f  uart/inst_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.564     9.246    uart/inst_rx/FSM_sequential_state[1]_i_3_n_1
    SLICE_X67Y101        LUT2 (Prop_lut2_I1_O)        0.120     9.366 r  uart/inst_rx/o_data[7]_i_2/O
                         net (fo=9, routed)           0.642    10.007    uart/inst_rx/o_data[7]_i_2_n_1
    SLICE_X62Y102        LUT6 (Prop_lut6_I1_O)        0.327    10.334 r  uart/inst_rx/o_data[1]_i_1/O
                         net (fo=1, routed)           0.000    10.334    uart/inst_rx/o_data[1]_i_1_n_1
    SLICE_X62Y102        FDRE                                         r  uart/inst_rx/o_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.496    14.918    uart/inst_rx/i_clk100
    SLICE_X62Y102        FDRE                                         r  uart/inst_rx/o_data_reg[1]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X62Y102        FDRE (Setup_fdre_C_D)        0.077    15.219    uart/inst_rx/o_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.334    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 uart/inst_rx/r_clkCount_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/o_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        5.099ns  (logic 1.664ns (32.635%)  route 3.435ns (67.365%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.618     5.220    uart/inst_rx/i_clk100
    SLICE_X70Y102        FDCE                                         r  uart/inst_rx/r_clkCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y102        FDCE (Prop_fdce_C_Q)         0.478     5.698 r  uart/inst_rx/r_clkCount_reg[14]/Q
                         net (fo=2, routed)           0.829     6.528    uart/inst_rx/r_clkCount_reg_n_1_[14]
    SLICE_X70Y101        LUT6 (Prop_lut6_I1_O)        0.295     6.823 r  uart/inst_rx/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.537     7.360    uart/inst_rx/FSM_sequential_state[1]_i_7_n_1
    SLICE_X69Y101        LUT5 (Prop_lut5_I1_O)        0.118     7.478 r  uart/inst_rx/FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.878     8.356    uart/inst_rx/FSM_sequential_state[1]_i_4_n_1
    SLICE_X68Y101        LUT3 (Prop_lut3_I0_O)        0.326     8.682 f  uart/inst_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.564     9.246    uart/inst_rx/FSM_sequential_state[1]_i_3_n_1
    SLICE_X67Y101        LUT2 (Prop_lut2_I1_O)        0.120     9.366 r  uart/inst_rx/o_data[7]_i_2/O
                         net (fo=9, routed)           0.626     9.992    uart/inst_rx/o_data[7]_i_2_n_1
    SLICE_X62Y102        LUT6 (Prop_lut6_I1_O)        0.327    10.319 r  uart/inst_rx/o_data[0]_i_1/O
                         net (fo=1, routed)           0.000    10.319    uart/inst_rx/o_data[0]_i_1_n_1
    SLICE_X62Y102        FDRE                                         r  uart/inst_rx/o_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.496    14.918    uart/inst_rx/i_clk100
    SLICE_X62Y102        FDRE                                         r  uart/inst_rx/o_data_reg[0]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X62Y102        FDRE (Setup_fdre_C_D)        0.079    15.221    uart/inst_rx/o_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                         -10.319    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 uart/inst_rx/r_clkCount_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/o_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.664ns (32.660%)  route 3.431ns (67.340%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.618     5.220    uart/inst_rx/i_clk100
    SLICE_X70Y102        FDCE                                         r  uart/inst_rx/r_clkCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y102        FDCE (Prop_fdce_C_Q)         0.478     5.698 r  uart/inst_rx/r_clkCount_reg[14]/Q
                         net (fo=2, routed)           0.829     6.528    uart/inst_rx/r_clkCount_reg_n_1_[14]
    SLICE_X70Y101        LUT6 (Prop_lut6_I1_O)        0.295     6.823 r  uart/inst_rx/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.537     7.360    uart/inst_rx/FSM_sequential_state[1]_i_7_n_1
    SLICE_X69Y101        LUT5 (Prop_lut5_I1_O)        0.118     7.478 r  uart/inst_rx/FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.878     8.356    uart/inst_rx/FSM_sequential_state[1]_i_4_n_1
    SLICE_X68Y101        LUT3 (Prop_lut3_I0_O)        0.326     8.682 f  uart/inst_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.564     9.246    uart/inst_rx/FSM_sequential_state[1]_i_3_n_1
    SLICE_X67Y101        LUT2 (Prop_lut2_I1_O)        0.120     9.366 r  uart/inst_rx/o_data[7]_i_2/O
                         net (fo=9, routed)           0.622     9.988    uart/inst_rx/o_data[7]_i_2_n_1
    SLICE_X62Y102        LUT6 (Prop_lut6_I4_O)        0.327    10.315 r  uart/inst_rx/o_data[7]_i_1/O
                         net (fo=1, routed)           0.000    10.315    uart/inst_rx/o_data[7]_i_1_n_1
    SLICE_X62Y102        FDRE                                         r  uart/inst_rx/o_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.496    14.918    uart/inst_rx/i_clk100
    SLICE_X62Y102        FDRE                                         r  uart/inst_rx/o_data_reg[7]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X62Y102        FDRE (Setup_fdre_C_D)        0.079    15.221    uart/inst_rx/o_data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 uart/inst_rx/r_clkCount_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/o_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 1.664ns (32.905%)  route 3.393ns (67.095%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.618     5.220    uart/inst_rx/i_clk100
    SLICE_X70Y102        FDCE                                         r  uart/inst_rx/r_clkCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y102        FDCE (Prop_fdce_C_Q)         0.478     5.698 r  uart/inst_rx/r_clkCount_reg[14]/Q
                         net (fo=2, routed)           0.829     6.528    uart/inst_rx/r_clkCount_reg_n_1_[14]
    SLICE_X70Y101        LUT6 (Prop_lut6_I1_O)        0.295     6.823 r  uart/inst_rx/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.537     7.360    uart/inst_rx/FSM_sequential_state[1]_i_7_n_1
    SLICE_X69Y101        LUT5 (Prop_lut5_I1_O)        0.118     7.478 r  uart/inst_rx/FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.878     8.356    uart/inst_rx/FSM_sequential_state[1]_i_4_n_1
    SLICE_X68Y101        LUT3 (Prop_lut3_I0_O)        0.326     8.682 f  uart/inst_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.564     9.246    uart/inst_rx/FSM_sequential_state[1]_i_3_n_1
    SLICE_X67Y101        LUT2 (Prop_lut2_I1_O)        0.120     9.366 r  uart/inst_rx/o_data[7]_i_2/O
                         net (fo=9, routed)           0.584     9.950    uart/inst_rx/o_data[7]_i_2_n_1
    SLICE_X62Y101        LUT6 (Prop_lut6_I1_O)        0.327    10.277 r  uart/inst_rx/o_data[2]_i_1/O
                         net (fo=1, routed)           0.000    10.277    uart/inst_rx/o_data[2]_i_1_n_1
    SLICE_X62Y101        FDRE                                         r  uart/inst_rx/o_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.496    14.918    uart/inst_rx/i_clk100
    SLICE_X62Y101        FDRE                                         r  uart/inst_rx/o_data_reg[2]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X62Y101        FDRE (Setup_fdre_C_D)        0.077    15.219    uart/inst_rx/o_data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 uart/inst_rx/r_clkCount_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/o_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 1.664ns (32.925%)  route 3.390ns (67.075%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.618     5.220    uart/inst_rx/i_clk100
    SLICE_X70Y102        FDCE                                         r  uart/inst_rx/r_clkCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y102        FDCE (Prop_fdce_C_Q)         0.478     5.698 r  uart/inst_rx/r_clkCount_reg[14]/Q
                         net (fo=2, routed)           0.829     6.528    uart/inst_rx/r_clkCount_reg_n_1_[14]
    SLICE_X70Y101        LUT6 (Prop_lut6_I1_O)        0.295     6.823 r  uart/inst_rx/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.537     7.360    uart/inst_rx/FSM_sequential_state[1]_i_7_n_1
    SLICE_X69Y101        LUT5 (Prop_lut5_I1_O)        0.118     7.478 r  uart/inst_rx/FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.878     8.356    uart/inst_rx/FSM_sequential_state[1]_i_4_n_1
    SLICE_X68Y101        LUT3 (Prop_lut3_I0_O)        0.326     8.682 f  uart/inst_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.564     9.246    uart/inst_rx/FSM_sequential_state[1]_i_3_n_1
    SLICE_X67Y101        LUT2 (Prop_lut2_I1_O)        0.120     9.366 r  uart/inst_rx/o_data[7]_i_2/O
                         net (fo=9, routed)           0.581     9.947    uart/inst_rx/o_data[7]_i_2_n_1
    SLICE_X62Y101        LUT6 (Prop_lut6_I1_O)        0.327    10.274 r  uart/inst_rx/o_data[5]_i_1/O
                         net (fo=1, routed)           0.000    10.274    uart/inst_rx/o_data[5]_i_1_n_1
    SLICE_X62Y101        FDRE                                         r  uart/inst_rx/o_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.496    14.918    uart/inst_rx/i_clk100
    SLICE_X62Y101        FDRE                                         r  uart/inst_rx/o_data_reg[5]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X62Y101        FDRE (Setup_fdre_C_D)        0.081    15.223    uart/inst_rx/o_data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             5.109ns  (required time - arrival time)
  Source:                 uart/inst_rx/r_clkCount_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/o_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 1.664ns (34.345%)  route 3.181ns (65.655%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.618     5.220    uart/inst_rx/i_clk100
    SLICE_X70Y102        FDCE                                         r  uart/inst_rx/r_clkCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y102        FDCE (Prop_fdce_C_Q)         0.478     5.698 r  uart/inst_rx/r_clkCount_reg[14]/Q
                         net (fo=2, routed)           0.829     6.528    uart/inst_rx/r_clkCount_reg_n_1_[14]
    SLICE_X70Y101        LUT6 (Prop_lut6_I1_O)        0.295     6.823 r  uart/inst_rx/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.537     7.360    uart/inst_rx/FSM_sequential_state[1]_i_7_n_1
    SLICE_X69Y101        LUT5 (Prop_lut5_I1_O)        0.118     7.478 r  uart/inst_rx/FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.878     8.356    uart/inst_rx/FSM_sequential_state[1]_i_4_n_1
    SLICE_X68Y101        LUT3 (Prop_lut3_I0_O)        0.326     8.682 f  uart/inst_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.564     9.246    uart/inst_rx/FSM_sequential_state[1]_i_3_n_1
    SLICE_X67Y101        LUT2 (Prop_lut2_I1_O)        0.120     9.366 r  uart/inst_rx/o_data[7]_i_2/O
                         net (fo=9, routed)           0.372     9.738    uart/inst_rx/o_data[7]_i_2_n_1
    SLICE_X63Y101        LUT6 (Prop_lut6_I1_O)        0.327    10.065 r  uart/inst_rx/o_data[4]_i_1/O
                         net (fo=1, routed)           0.000    10.065    uart/inst_rx/o_data[4]_i_1_n_1
    SLICE_X63Y101        FDRE                                         r  uart/inst_rx/o_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.496    14.918    uart/inst_rx/i_clk100
    SLICE_X63Y101        FDRE                                         r  uart/inst_rx/o_data_reg[4]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X63Y101        FDRE (Setup_fdre_C_D)        0.032    15.174    uart/inst_rx/o_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                  5.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uart/inst_rx/r_serialIn_reg/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/rr_serialIn_reg/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.562     1.481    uart/inst_rx/i_clk100
    SLICE_X70Y105        FDCE                                         r  uart/inst_rx/r_serialIn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y105        FDCE (Prop_fdce_C_Q)         0.164     1.645 r  uart/inst_rx/r_serialIn_reg/Q
                         net (fo=1, routed)           0.099     1.745    uart/inst_rx/r_serialIn
    SLICE_X69Y104        FDCE                                         r  uart/inst_rx/rr_serialIn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.834     1.999    uart/inst_rx/i_clk100
    SLICE_X69Y104        FDCE                                         r  uart/inst_rx/rr_serialIn_reg/C
                         clock pessimism             -0.501     1.497    
    SLICE_X69Y104        FDCE (Hold_fdce_C_D)         0.070     1.567    uart/inst_rx/rr_serialIn_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uart/inst_rx/o_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[6]
                            (rising edge-triggered cell FIFO18E1 clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.164ns (30.193%)  route 0.379ns (69.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.482    uart/inst_rx/i_clk100
    SLICE_X62Y102        FDRE                                         r  uart/inst_rx/o_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.164     1.646 r  uart/inst_rx/o_data_reg[6]/Q
                         net (fo=2, routed)           0.379     2.026    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[6]
    RAMB18_X1Y40         FIFO18E1                                     r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.876     2.041    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y40         FIFO18E1                                     r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism             -0.500     1.541    
    RAMB18_X1Y40         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[6])
                                                      0.296     1.837    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uart/inst_rx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/r_clkCount_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.186ns (31.019%)  route 0.414ns (68.981%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.482    uart/inst_rx/i_clk100
    SLICE_X67Y101        FDCE                                         r  uart/inst_rx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y101        FDCE (Prop_fdce_C_Q)         0.141     1.623 r  uart/inst_rx/FSM_sequential_state_reg[1]/Q
                         net (fo=25, routed)          0.414     2.037    uart/inst_rx/state__0[1]
    SLICE_X70Y99         LUT5 (Prop_lut5_I2_O)        0.045     2.082 r  uart/inst_rx/r_clkCount[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.082    uart/inst_rx/r_clkCount[4]
    SLICE_X70Y99         FDCE                                         r  uart/inst_rx/r_clkCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.841     2.006    uart/inst_rx/i_clk100
    SLICE_X70Y99         FDCE                                         r  uart/inst_rx/r_clkCount_reg[4]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X70Y99         FDCE (Hold_fdce_C_D)         0.121     1.881    uart/inst_rx/r_clkCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uart/inst_tx/r_stopCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_tx/r_stopCount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.835%)  route 0.087ns (26.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.564     1.483    uart/inst_tx/i_clk100
    SLICE_X62Y85         FDCE                                         r  uart/inst_tx/r_stopCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDCE (Prop_fdce_C_Q)         0.148     1.631 r  uart/inst_tx/r_stopCount_reg[1]/Q
                         net (fo=3, routed)           0.087     1.719    uart/inst_tx/r_stopCount_reg_n_1_[1]
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.098     1.817 r  uart/inst_tx/r_stopCount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.817    uart/inst_tx/r_stopCount[2]_i_1_n_1
    SLICE_X62Y85         FDCE                                         r  uart/inst_tx/r_stopCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.834     1.999    uart/inst_tx/i_clk100
    SLICE_X62Y85         FDCE                                         r  uart/inst_tx/r_stopCount_reg[2]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X62Y85         FDCE (Hold_fdce_C_D)         0.121     1.604    uart/inst_tx/r_stopCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 uart/inst_rx/o_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[7]
                            (rising edge-triggered cell FIFO18E1 clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.164ns (28.382%)  route 0.414ns (71.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.482    uart/inst_rx/i_clk100
    SLICE_X62Y102        FDRE                                         r  uart/inst_rx/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.164     1.646 r  uart/inst_rx/o_data_reg[7]/Q
                         net (fo=2, routed)           0.414     2.060    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[7]
    RAMB18_X1Y40         FIFO18E1                                     r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.876     2.041    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y40         FIFO18E1                                     r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism             -0.500     1.541    
    RAMB18_X1Y40         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[7])
                                                      0.296     1.837    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 uart/inst_rx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/r_clkCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.494%)  route 0.445ns (70.506%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.482    uart/inst_rx/i_clk100
    SLICE_X67Y101        FDCE                                         r  uart/inst_rx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y101        FDCE (Prop_fdce_C_Q)         0.141     1.623 r  uart/inst_rx/FSM_sequential_state_reg[1]/Q
                         net (fo=25, routed)          0.445     2.068    uart/inst_rx/state__0[1]
    SLICE_X70Y99         LUT5 (Prop_lut5_I2_O)        0.045     2.113 r  uart/inst_rx/r_clkCount[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.113    uart/inst_rx/r_clkCount[3]
    SLICE_X70Y99         FDCE                                         r  uart/inst_rx/r_clkCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.841     2.006    uart/inst_rx/i_clk100
    SLICE_X70Y99         FDCE                                         r  uart/inst_rx/r_clkCount_reg[3]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X70Y99         FDCE (Hold_fdce_C_D)         0.121     1.881    uart/inst_rx/r_clkCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uart/inst_rx/o_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/o_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.482    uart/inst_rx/i_clk100
    SLICE_X62Y102        FDRE                                         r  uart/inst_rx/o_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.164     1.646 r  uart/inst_rx/o_data_reg[0]/Q
                         net (fo=2, routed)           0.149     1.796    uart/inst_rx/din[0]
    SLICE_X62Y102        LUT6 (Prop_lut6_I5_O)        0.045     1.841 r  uart/inst_rx/o_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.841    uart/inst_rx/o_data[0]_i_1_n_1
    SLICE_X62Y102        FDRE                                         r  uart/inst_rx/o_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.833     1.999    uart/inst_rx/i_clk100
    SLICE_X62Y102        FDRE                                         r  uart/inst_rx/o_data_reg[0]/C
                         clock pessimism             -0.516     1.482    
    SLICE_X62Y102        FDRE (Hold_fdre_C_D)         0.121     1.603    uart/inst_rx/o_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 uart/inst_tx/FSM_sequential_r_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_tx/o_serialOut_reg/D
                            (rising edge-triggered cell FDPE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.183%)  route 0.200ns (51.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.564     1.483    uart/inst_tx/i_clk100
    SLICE_X64Y86         FDCE                                         r  uart/inst_tx/FSM_sequential_r_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  uart/inst_tx/FSM_sequential_r_state_reg[1]/Q
                         net (fo=12, routed)          0.200     1.824    uart/inst_tx/r_state__0[1]
    SLICE_X63Y87         LUT6 (Prop_lut6_I3_O)        0.045     1.869 r  uart/inst_tx/o_serialOut_i_2/O
                         net (fo=1, routed)           0.000     1.869    uart/inst_tx/o_serialOut_i_2_n_1
    SLICE_X63Y87         FDPE                                         r  uart/inst_tx/o_serialOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.835     2.000    uart/inst_tx/i_clk100
    SLICE_X63Y87         FDPE                                         r  uart/inst_tx/o_serialOut_reg/C
                         clock pessimism             -0.479     1.520    
    SLICE_X63Y87         FDPE (Hold_fdpe_C_D)         0.091     1.611    uart/inst_tx/o_serialOut_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 uart/inst_rx/r_dataCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/r_dataCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.482    uart/inst_rx/i_clk100
    SLICE_X69Y101        FDRE                                         r  uart/inst_rx/r_dataCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y101        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  uart/inst_rx/r_dataCount_reg[0]/Q
                         net (fo=13, routed)          0.181     1.805    uart/inst_rx/r_dataCount_reg_n_1_[0]
    SLICE_X69Y101        LUT5 (Prop_lut5_I2_O)        0.043     1.848 r  uart/inst_rx/r_dataCount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.848    uart/inst_rx/r_dataCount[2]_i_1_n_1
    SLICE_X69Y101        FDRE                                         r  uart/inst_rx/r_dataCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.835     2.000    uart/inst_rx/i_clk100
    SLICE_X69Y101        FDRE                                         r  uart/inst_rx/r_dataCount_reg[2]/C
                         clock pessimism             -0.517     1.482    
    SLICE_X69Y101        FDRE (Hold_fdre_C_D)         0.107     1.589    uart/inst_rx/r_dataCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 uart/inst_rx/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[2]
                            (rising edge-triggered cell FIFO18E1 clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.164ns (26.743%)  route 0.449ns (73.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.482    uart/inst_rx/i_clk100
    SLICE_X62Y101        FDRE                                         r  uart/inst_rx/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDRE (Prop_fdre_C_Q)         0.164     1.646 r  uart/inst_rx/o_data_reg[2]/Q
                         net (fo=2, routed)           0.449     2.096    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[2]
    RAMB18_X1Y40         FIFO18E1                                     r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.876     2.041    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y40         FIFO18E1                                     r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism             -0.500     1.541    
    RAMB18_X1Y40         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[2])
                                                      0.296     1.837    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk100 }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y40    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     FIFO18E1/RDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
Min Period        n/a     BUFG/I          n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  i_clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C          n/a            1.000         10.000      9.000      SLICE_X67Y101   uart/inst_rx/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C          n/a            1.000         10.000      9.000      SLICE_X67Y101   uart/inst_rx/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X62Y102   uart/inst_rx/o_data_reg[0]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X62Y102   uart/inst_rx/o_data_reg[1]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X62Y101   uart/inst_rx/o_data_reg[2]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X63Y101   uart/inst_rx/o_data_reg[3]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X63Y101   uart/inst_rx/o_data_reg[4]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X67Y101   uart/inst_rx/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X67Y101   uart/inst_rx/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X67Y101   uart/inst_rx/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X67Y101   uart/inst_rx/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X62Y102   uart/inst_rx/o_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X62Y102   uart/inst_rx/o_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X62Y102   uart/inst_rx/o_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X62Y102   uart/inst_rx/o_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X62Y101   uart/inst_rx/o_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X62Y101   uart/inst_rx/o_data_reg[2]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X67Y101   uart/inst_rx/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X67Y101   uart/inst_rx/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X67Y101   uart/inst_rx/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X67Y101   uart/inst_rx/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X62Y102   uart/inst_rx/o_data_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X62Y102   uart/inst_rx/o_data_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X62Y102   uart/inst_rx/o_data_reg[1]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X62Y102   uart/inst_rx/o_data_reg[1]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X62Y101   uart/inst_rx/o_data_reg[2]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X62Y101   uart/inst_rx/o_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  inst_clk5Mhz/inst/clk_in1
  To Clock:  inst_clk5Mhz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst_clk5Mhz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_clk5Mhz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk5_clk_wiz_5Mhz
  To Clock:  clk5_clk_wiz_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack      187.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             187.282ns  (required time - arrival time)
  Source:                 inst_generated/inst_U71/port15_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U97/port21_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        12.299ns  (logic 2.297ns (18.676%)  route 10.002ns (81.324%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 304.199 - 300.000 ) 
    Source Clock Delay      (SCD):    4.638ns = ( 104.638 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.632   104.638    inst_generated/inst_U71/n_0_304_BUFG
    SLICE_X8Y144         FDCE                                         r  inst_generated/inst_U71/port15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDCE (Prop_fdce_C_Q)         0.518   105.156 r  inst_generated/inst_U71/port15_reg/Q
                         net (fo=5, routed)           3.631   108.787    inst_generated/inst_U71/MemoryInstrImm15_U71
    SLICE_X68Y99         LUT3 (Prop_lut3_I0_O)        0.124   108.911 r  inst_generated/inst_U71/inst_mem_i_32/O
                         net (fo=2, routed)           0.431   109.343    inst_generated/inst_U71/inst_mem_i_32_n_1
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124   109.467 f  inst_generated/inst_U71/inst_mem_i_2/O
                         net (fo=26, routed)          0.842   110.309    inst_generated/inst_U71/port22_reg_0
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.152   110.461 f  inst_generated/inst_U71/port22_i_3/O
                         net (fo=1, routed)           0.594   111.054    inst_generated/inst_U70/port15_reg_0
    SLICE_X66Y101        LUT6 (Prop_lut6_I0_O)        0.326   111.380 f  inst_generated/inst_U70/port22_i_2__0/O
                         net (fo=2, routed)           0.786   112.166    inst_generated/inst_U70/port22_i_2__0_n_1
    SLICE_X63Y101        LUT4 (Prop_lut4_I1_O)        0.119   112.285 r  inst_generated/inst_U70/inst_mem_i_42/O
                         net (fo=1, routed)           0.408   112.693    inst_generated/inst_U70/inst_mem_i_42_n_1
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.332   113.025 r  inst_generated/inst_U70/inst_mem_i_26/O
                         net (fo=26, routed)          1.907   114.932    inst_generated/inst_U63/port20_reg_2[0]
    SLICE_X63Y96         LUT2 (Prop_lut2_I1_O)        0.152   115.084 f  inst_generated/inst_U63/port21_i_6/O
                         net (fo=1, routed)           0.820   115.904    inst_generated/inst_U84/port22_reg_4
    SLICE_X64Y96         LUT6 (Prop_lut6_I5_O)        0.326   116.230 r  inst_generated/inst_U84/port21_i_3/O
                         net (fo=2, routed)           0.584   116.814    inst_generated/inst_U84/port21_i_3_n_1
    SLICE_X65Y97         LUT6 (Prop_lut6_I2_O)        0.124   116.938 r  inst_generated/inst_U84/port21_i_1/O
                         net (fo=1, routed)           0.000   116.938    inst_generated/inst_U97/port21_reg_0
    SLICE_X65Y97         FDCE                                         r  inst_generated/inst_U97/port21_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   301.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.510   304.199    inst_generated/inst_U97/n_0_304_BUFG
    SLICE_X65Y97         FDCE                                         r  inst_generated/inst_U97/port21_reg/C
                         clock pessimism              0.318   304.517    
                         clock uncertainty           -0.326   304.191    
    SLICE_X65Y97         FDCE (Setup_fdce_C_D)        0.029   304.220    inst_generated/inst_U97/port21_reg
  -------------------------------------------------------------------
                         required time                        304.220    
                         arrival time                        -116.938    
  -------------------------------------------------------------------
                         slack                                187.282    

Slack (MET) :             187.286ns  (required time - arrival time)
  Source:                 inst_generated/inst_U71/port15_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U97/port22_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        12.297ns  (logic 2.297ns (18.679%)  route 10.000ns (81.321%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 304.199 - 300.000 ) 
    Source Clock Delay      (SCD):    4.638ns = ( 104.638 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.632   104.638    inst_generated/inst_U71/n_0_304_BUFG
    SLICE_X8Y144         FDCE                                         r  inst_generated/inst_U71/port15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDCE (Prop_fdce_C_Q)         0.518   105.156 f  inst_generated/inst_U71/port15_reg/Q
                         net (fo=5, routed)           3.631   108.787    inst_generated/inst_U71/MemoryInstrImm15_U71
    SLICE_X68Y99         LUT3 (Prop_lut3_I0_O)        0.124   108.911 f  inst_generated/inst_U71/inst_mem_i_32/O
                         net (fo=2, routed)           0.431   109.343    inst_generated/inst_U71/inst_mem_i_32_n_1
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124   109.467 r  inst_generated/inst_U71/inst_mem_i_2/O
                         net (fo=26, routed)          0.842   110.309    inst_generated/inst_U71/port22_reg_0
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.152   110.461 r  inst_generated/inst_U71/port22_i_3/O
                         net (fo=1, routed)           0.594   111.054    inst_generated/inst_U70/port15_reg_0
    SLICE_X66Y101        LUT6 (Prop_lut6_I0_O)        0.326   111.380 r  inst_generated/inst_U70/port22_i_2__0/O
                         net (fo=2, routed)           0.786   112.166    inst_generated/inst_U70/port22_i_2__0_n_1
    SLICE_X63Y101        LUT4 (Prop_lut4_I1_O)        0.119   112.285 f  inst_generated/inst_U70/inst_mem_i_42/O
                         net (fo=1, routed)           0.408   112.693    inst_generated/inst_U70/inst_mem_i_42_n_1
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.332   113.025 f  inst_generated/inst_U70/inst_mem_i_26/O
                         net (fo=26, routed)          1.907   114.932    inst_generated/inst_U63/port20_reg_2[0]
    SLICE_X63Y96         LUT2 (Prop_lut2_I1_O)        0.152   115.084 r  inst_generated/inst_U63/port21_i_6/O
                         net (fo=1, routed)           0.820   115.904    inst_generated/inst_U84/port22_reg_4
    SLICE_X64Y96         LUT6 (Prop_lut6_I5_O)        0.326   116.230 f  inst_generated/inst_U84/port21_i_3/O
                         net (fo=2, routed)           0.582   116.812    inst_generated/inst_U84/port21_i_3_n_1
    SLICE_X65Y97         LUT6 (Prop_lut6_I4_O)        0.124   116.936 r  inst_generated/inst_U84/port22_i_1/O
                         net (fo=1, routed)           0.000   116.936    inst_generated/inst_U97/port90
    SLICE_X65Y97         FDCE                                         r  inst_generated/inst_U97/port22_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   301.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.510   304.199    inst_generated/inst_U97/n_0_304_BUFG
    SLICE_X65Y97         FDCE                                         r  inst_generated/inst_U97/port22_reg/C
                         clock pessimism              0.318   304.517    
                         clock uncertainty           -0.326   304.191    
    SLICE_X65Y97         FDCE (Setup_fdce_C_D)        0.031   304.222    inst_generated/inst_U97/port22_reg
  -------------------------------------------------------------------
                         required time                        304.222    
                         arrival time                        -116.936    
  -------------------------------------------------------------------
                         slack                                187.286    

Slack (MET) :             187.472ns  (required time - arrival time)
  Source:                 inst_generated/inst_U71/port15_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U97/port19_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        11.802ns  (logic 2.012ns (17.048%)  route 9.790ns (82.952%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 304.188 - 300.000 ) 
    Source Clock Delay      (SCD):    4.638ns = ( 104.638 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.632   104.638    inst_generated/inst_U71/n_0_304_BUFG
    SLICE_X8Y144         FDCE                                         r  inst_generated/inst_U71/port15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDCE (Prop_fdce_C_Q)         0.518   105.156 r  inst_generated/inst_U71/port15_reg/Q
                         net (fo=5, routed)           3.631   108.787    inst_generated/inst_U71/MemoryInstrImm15_U71
    SLICE_X68Y99         LUT3 (Prop_lut3_I0_O)        0.124   108.911 r  inst_generated/inst_U71/inst_mem_i_32/O
                         net (fo=2, routed)           0.431   109.343    inst_generated/inst_U71/inst_mem_i_32_n_1
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124   109.467 f  inst_generated/inst_U71/inst_mem_i_2/O
                         net (fo=26, routed)          0.935   110.402    inst_generated/inst_U71/port22_reg_0
    SLICE_X63Y100        LUT4 (Prop_lut4_I2_O)        0.150   110.552 r  inst_generated/inst_U71/inst_mem_i_75/O
                         net (fo=1, routed)           0.944   111.496    inst_generated/inst_U77/inst_mem_i_45_0
    SLICE_X66Y99         LUT6 (Prop_lut6_I3_O)        0.326   111.822 f  inst_generated/inst_U77/inst_mem_i_61/O
                         net (fo=1, routed)           0.282   112.104    inst_generated/inst_U63/port21_reg_3
    SLICE_X66Y99         LUT6 (Prop_lut6_I3_O)        0.124   112.228 r  inst_generated/inst_U63/inst_mem_i_45/O
                         net (fo=24, routed)          0.525   112.752    inst_generated/inst_U41/port20_reg_2
    SLICE_X66Y98         LUT5 (Prop_lut5_I1_O)        0.124   112.876 r  inst_generated/inst_U41/port20_i_3/O
                         net (fo=3, routed)           0.845   113.722    inst_generated/inst_U41/port20_i_3_n_1
    SLICE_X63Y98         LUT6 (Prop_lut6_I5_O)        0.124   113.846 r  inst_generated/inst_U41/port18_i_3/O
                         net (fo=3, routed)           0.324   114.169    inst_generated/inst_U41/port18_i_3_n_1
    SLICE_X62Y97         LUT6 (Prop_lut6_I5_O)        0.124   114.293 r  inst_generated/inst_U41/port16_i_3/O
                         net (fo=3, routed)           0.647   114.940    inst_generated/inst_U41/port2_reg
    SLICE_X63Y97         LUT6 (Prop_lut6_I5_O)        0.124   115.064 r  inst_generated/inst_U41/port19_i_3/O
                         net (fo=3, routed)           0.601   115.666    inst_generated/inst_U41/port16_reg_1
    SLICE_X64Y97         LUT5 (Prop_lut5_I0_O)        0.150   115.816 r  inst_generated/inst_U41/port19_i_2/O
                         net (fo=1, routed)           0.625   116.441    inst_generated/inst_U97/AluFlagV
    SLICE_X65Y100        FDCE                                         r  inst_generated/inst_U97/port19_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   301.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.500   304.188    inst_generated/inst_U97/n_0_304_BUFG
    SLICE_X65Y100        FDCE                                         r  inst_generated/inst_U97/port19_reg/C
                         clock pessimism              0.325   304.513    
                         clock uncertainty           -0.326   304.187    
    SLICE_X65Y100        FDCE (Setup_fdce_C_D)       -0.275   303.912    inst_generated/inst_U97/port19_reg
  -------------------------------------------------------------------
                         required time                        303.912    
                         arrival time                        -116.441    
  -------------------------------------------------------------------
                         slack                                187.472    

Slack (MET) :             187.810ns  (required time - arrival time)
  Source:                 inst_generated/inst_U71/port15_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U9/port16_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        11.676ns  (logic 2.067ns (17.704%)  route 9.609ns (82.297%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 304.199 - 300.000 ) 
    Source Clock Delay      (SCD):    4.638ns = ( 104.638 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.632   104.638    inst_generated/inst_U71/n_0_304_BUFG
    SLICE_X8Y144         FDCE                                         r  inst_generated/inst_U71/port15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDCE (Prop_fdce_C_Q)         0.518   105.156 r  inst_generated/inst_U71/port15_reg/Q
                         net (fo=5, routed)           3.631   108.787    inst_generated/inst_U71/MemoryInstrImm15_U71
    SLICE_X68Y99         LUT3 (Prop_lut3_I0_O)        0.124   108.911 r  inst_generated/inst_U71/inst_mem_i_32/O
                         net (fo=2, routed)           0.431   109.343    inst_generated/inst_U71/inst_mem_i_32_n_1
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124   109.467 f  inst_generated/inst_U71/inst_mem_i_2/O
                         net (fo=26, routed)          0.842   110.309    inst_generated/inst_U71/port22_reg_0
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.152   110.461 f  inst_generated/inst_U71/port22_i_3/O
                         net (fo=1, routed)           0.594   111.054    inst_generated/inst_U70/port15_reg_0
    SLICE_X66Y101        LUT6 (Prop_lut6_I0_O)        0.326   111.380 f  inst_generated/inst_U70/port22_i_2__0/O
                         net (fo=2, routed)           0.786   112.166    inst_generated/inst_U70/port22_i_2__0_n_1
    SLICE_X63Y101        LUT4 (Prop_lut4_I1_O)        0.119   112.285 r  inst_generated/inst_U70/inst_mem_i_42/O
                         net (fo=1, routed)           0.408   112.693    inst_generated/inst_U70/inst_mem_i_42_n_1
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.332   113.025 r  inst_generated/inst_U70/inst_mem_i_26/O
                         net (fo=26, routed)          1.355   114.381    inst_generated/inst_U41/dina[2]
    SLICE_X64Y96         LUT5 (Prop_lut5_I1_O)        0.124   114.505 r  inst_generated/inst_U41/port16_i_7/O
                         net (fo=1, routed)           0.794   115.299    inst_generated/inst_U41/port16_i_7_n_1
    SLICE_X63Y96         LUT4 (Prop_lut4_I2_O)        0.124   115.423 r  inst_generated/inst_U41/port16_i_2/O
                         net (fo=1, routed)           0.264   115.687    inst_generated/inst_U41/port16_i_2_n_1
    SLICE_X63Y96         LUT6 (Prop_lut6_I0_O)        0.124   115.811 r  inst_generated/inst_U41/port16_i_1/O
                         net (fo=2, routed)           0.503   116.314    inst_generated/inst_U9/port70
    SLICE_X65Y98         FDCE                                         r  inst_generated/inst_U9/port16_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   301.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.510   304.199    inst_generated/inst_U9/n_0_304_BUFG
    SLICE_X65Y98         FDCE                                         r  inst_generated/inst_U9/port16_reg/C
                         clock pessimism              0.318   304.517    
                         clock uncertainty           -0.326   304.191    
    SLICE_X65Y98         FDCE (Setup_fdce_C_D)       -0.067   304.124    inst_generated/inst_U9/port16_reg
  -------------------------------------------------------------------
                         required time                        304.124    
                         arrival time                        -116.314    
  -------------------------------------------------------------------
                         slack                                187.810    

Slack (MET) :             188.192ns  (required time - arrival time)
  Source:                 inst_generated/inst_U71/port15_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U9/port17_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        11.293ns  (logic 2.067ns (18.303%)  route 9.226ns (81.697%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 304.198 - 300.000 ) 
    Source Clock Delay      (SCD):    4.638ns = ( 104.638 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.632   104.638    inst_generated/inst_U71/n_0_304_BUFG
    SLICE_X8Y144         FDCE                                         r  inst_generated/inst_U71/port15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDCE (Prop_fdce_C_Q)         0.518   105.156 r  inst_generated/inst_U71/port15_reg/Q
                         net (fo=5, routed)           3.631   108.787    inst_generated/inst_U71/MemoryInstrImm15_U71
    SLICE_X68Y99         LUT3 (Prop_lut3_I0_O)        0.124   108.911 r  inst_generated/inst_U71/inst_mem_i_32/O
                         net (fo=2, routed)           0.431   109.343    inst_generated/inst_U71/inst_mem_i_32_n_1
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124   109.467 f  inst_generated/inst_U71/inst_mem_i_2/O
                         net (fo=26, routed)          0.842   110.309    inst_generated/inst_U71/port22_reg_0
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.152   110.461 f  inst_generated/inst_U71/port22_i_3/O
                         net (fo=1, routed)           0.594   111.054    inst_generated/inst_U70/port15_reg_0
    SLICE_X66Y101        LUT6 (Prop_lut6_I0_O)        0.326   111.380 f  inst_generated/inst_U70/port22_i_2__0/O
                         net (fo=2, routed)           0.786   112.166    inst_generated/inst_U70/port22_i_2__0_n_1
    SLICE_X63Y101        LUT4 (Prop_lut4_I1_O)        0.119   112.285 r  inst_generated/inst_U70/inst_mem_i_42/O
                         net (fo=1, routed)           0.408   112.693    inst_generated/inst_U70/inst_mem_i_42_n_1
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.332   113.025 r  inst_generated/inst_U70/inst_mem_i_26/O
                         net (fo=26, routed)          1.026   114.051    inst_generated/inst_U41/dina[2]
    SLICE_X66Y97         LUT5 (Prop_lut5_I4_O)        0.124   114.175 r  inst_generated/inst_U41/port17_i_7/O
                         net (fo=1, routed)           0.430   114.605    inst_generated/inst_U41/port17_i_7_n_1
    SLICE_X65Y97         LUT4 (Prop_lut4_I2_O)        0.124   114.729 r  inst_generated/inst_U41/port17_i_2/O
                         net (fo=1, routed)           0.526   115.255    inst_generated/inst_U41/port17_i_2_n_1
    SLICE_X62Y97         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  inst_generated/inst_U41/port17_i_1/O
                         net (fo=2, routed)           0.552   115.931    inst_generated/inst_U9/port90
    SLICE_X63Y98         FDCE                                         r  inst_generated/inst_U9/port17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   301.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.509   304.198    inst_generated/inst_U9/n_0_304_BUFG
    SLICE_X63Y98         FDCE                                         r  inst_generated/inst_U9/port17_reg/C
                         clock pessimism              0.318   304.516    
                         clock uncertainty           -0.326   304.190    
    SLICE_X63Y98         FDCE (Setup_fdce_C_D)       -0.067   304.123    inst_generated/inst_U9/port17_reg
  -------------------------------------------------------------------
                         required time                        304.123    
                         arrival time                        -115.931    
  -------------------------------------------------------------------
                         slack                                188.192    

Slack (MET) :             188.319ns  (required time - arrival time)
  Source:                 inst_generated/inst_U54/r_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U56/r_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        11.124ns  (logic 1.138ns (10.230%)  route 9.986ns (89.770%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 304.282 - 300.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 104.626 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.620   104.626    inst_generated/inst_U54/n_0_304_BUFG
    SLICE_X66Y100        FDCE                                         r  inst_generated/inst_U54/r_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDCE (Prop_fdce_C_Q)         0.518   105.144 r  inst_generated/inst_U54/r_data_reg[5]/Q
                         net (fo=27, routed)          1.523   106.667    inst_generated/inst_U54/Q[5]
    SLICE_X56Y98         LUT6 (Prop_lut6_I0_O)        0.124   106.791 r  inst_generated/inst_U54/port15_i_6/O
                         net (fo=1, routed)           1.312   108.103    inst_generated/inst_U54/port15_i_6_n_1
    SLICE_X56Y98         LUT6 (Prop_lut6_I0_O)        0.124   108.227 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           1.172   109.400    inst_generated/inst_U55/port22_reg
    SLICE_X52Y97         LUT5 (Prop_lut5_I0_O)        0.124   109.524 r  inst_generated/inst_U55/port15_i_3/O
                         net (fo=1, routed)           1.173   110.697    inst_generated/inst_U35/port22_reg
    SLICE_X52Y97         LUT6 (Prop_lut6_I5_O)        0.124   110.821 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=11, routed)          3.144   113.965    inst_generated/inst_U35/port16_reg_0
    SLICE_X67Y102        LUT2 (Prop_lut2_I0_O)        0.124   114.089 r  inst_generated/inst_U35/r_data[7]_i_1__0/O
                         net (fo=8, routed)           1.661   115.751    inst_generated/inst_U56/E[0]
    SLICE_X72Y99         FDCE                                         r  inst_generated/inst_U56/r_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   301.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.593   304.282    inst_generated/inst_U56/n_0_304_BUFG
    SLICE_X72Y99         FDCE                                         r  inst_generated/inst_U56/r_data_reg[1]/C
                         clock pessimism              0.318   304.600    
                         clock uncertainty           -0.326   304.274    
    SLICE_X72Y99         FDCE (Setup_fdce_C_CE)      -0.205   304.069    inst_generated/inst_U56/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                        304.069    
                         arrival time                        -115.750    
  -------------------------------------------------------------------
                         slack                                188.319    

Slack (MET) :             188.319ns  (required time - arrival time)
  Source:                 inst_generated/inst_U54/r_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U56/r_data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        11.124ns  (logic 1.138ns (10.230%)  route 9.986ns (89.770%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 304.282 - 300.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 104.626 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.620   104.626    inst_generated/inst_U54/n_0_304_BUFG
    SLICE_X66Y100        FDCE                                         r  inst_generated/inst_U54/r_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDCE (Prop_fdce_C_Q)         0.518   105.144 r  inst_generated/inst_U54/r_data_reg[5]/Q
                         net (fo=27, routed)          1.523   106.667    inst_generated/inst_U54/Q[5]
    SLICE_X56Y98         LUT6 (Prop_lut6_I0_O)        0.124   106.791 r  inst_generated/inst_U54/port15_i_6/O
                         net (fo=1, routed)           1.312   108.103    inst_generated/inst_U54/port15_i_6_n_1
    SLICE_X56Y98         LUT6 (Prop_lut6_I0_O)        0.124   108.227 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           1.172   109.400    inst_generated/inst_U55/port22_reg
    SLICE_X52Y97         LUT5 (Prop_lut5_I0_O)        0.124   109.524 r  inst_generated/inst_U55/port15_i_3/O
                         net (fo=1, routed)           1.173   110.697    inst_generated/inst_U35/port22_reg
    SLICE_X52Y97         LUT6 (Prop_lut6_I5_O)        0.124   110.821 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=11, routed)          3.144   113.965    inst_generated/inst_U35/port16_reg_0
    SLICE_X67Y102        LUT2 (Prop_lut2_I0_O)        0.124   114.089 r  inst_generated/inst_U35/r_data[7]_i_1__0/O
                         net (fo=8, routed)           1.661   115.751    inst_generated/inst_U56/E[0]
    SLICE_X72Y99         FDCE                                         r  inst_generated/inst_U56/r_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   301.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.593   304.282    inst_generated/inst_U56/n_0_304_BUFG
    SLICE_X72Y99         FDCE                                         r  inst_generated/inst_U56/r_data_reg[2]/C
                         clock pessimism              0.318   304.600    
                         clock uncertainty           -0.326   304.274    
    SLICE_X72Y99         FDCE (Setup_fdce_C_CE)      -0.205   304.069    inst_generated/inst_U56/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        304.069    
                         arrival time                        -115.750    
  -------------------------------------------------------------------
                         slack                                188.319    

Slack (MET) :             188.374ns  (required time - arrival time)
  Source:                 inst_generated/inst_U54/r_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U56/r_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        11.137ns  (logic 1.138ns (10.219%)  route 9.999ns (89.782%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 304.271 - 300.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 104.626 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.620   104.626    inst_generated/inst_U54/n_0_304_BUFG
    SLICE_X66Y100        FDCE                                         r  inst_generated/inst_U54/r_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDCE (Prop_fdce_C_Q)         0.518   105.144 r  inst_generated/inst_U54/r_data_reg[5]/Q
                         net (fo=27, routed)          1.523   106.667    inst_generated/inst_U54/Q[5]
    SLICE_X56Y98         LUT6 (Prop_lut6_I0_O)        0.124   106.791 r  inst_generated/inst_U54/port15_i_6/O
                         net (fo=1, routed)           1.312   108.103    inst_generated/inst_U54/port15_i_6_n_1
    SLICE_X56Y98         LUT6 (Prop_lut6_I0_O)        0.124   108.227 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           1.172   109.400    inst_generated/inst_U55/port22_reg
    SLICE_X52Y97         LUT5 (Prop_lut5_I0_O)        0.124   109.524 r  inst_generated/inst_U55/port15_i_3/O
                         net (fo=1, routed)           1.173   110.697    inst_generated/inst_U35/port22_reg
    SLICE_X52Y97         LUT6 (Prop_lut6_I5_O)        0.124   110.821 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=11, routed)          3.144   113.965    inst_generated/inst_U35/port16_reg_0
    SLICE_X67Y102        LUT2 (Prop_lut2_I0_O)        0.124   114.089 r  inst_generated/inst_U35/r_data[7]_i_1__0/O
                         net (fo=8, routed)           1.674   115.763    inst_generated/inst_U56/E[0]
    SLICE_X72Y100        FDCE                                         r  inst_generated/inst_U56/r_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   301.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.583   304.271    inst_generated/inst_U56/n_0_304_BUFG
    SLICE_X72Y100        FDCE                                         r  inst_generated/inst_U56/r_data_reg[3]/C
                         clock pessimism              0.396   304.667    
                         clock uncertainty           -0.326   304.342    
    SLICE_X72Y100        FDCE (Setup_fdce_C_CE)      -0.205   304.137    inst_generated/inst_U56/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                        304.137    
                         arrival time                        -115.763    
  -------------------------------------------------------------------
                         slack                                188.374    

Slack (MET) :             188.374ns  (required time - arrival time)
  Source:                 inst_generated/inst_U54/r_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U56/r_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        11.137ns  (logic 1.138ns (10.219%)  route 9.999ns (89.782%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 304.271 - 300.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 104.626 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.620   104.626    inst_generated/inst_U54/n_0_304_BUFG
    SLICE_X66Y100        FDCE                                         r  inst_generated/inst_U54/r_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDCE (Prop_fdce_C_Q)         0.518   105.144 r  inst_generated/inst_U54/r_data_reg[5]/Q
                         net (fo=27, routed)          1.523   106.667    inst_generated/inst_U54/Q[5]
    SLICE_X56Y98         LUT6 (Prop_lut6_I0_O)        0.124   106.791 r  inst_generated/inst_U54/port15_i_6/O
                         net (fo=1, routed)           1.312   108.103    inst_generated/inst_U54/port15_i_6_n_1
    SLICE_X56Y98         LUT6 (Prop_lut6_I0_O)        0.124   108.227 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           1.172   109.400    inst_generated/inst_U55/port22_reg
    SLICE_X52Y97         LUT5 (Prop_lut5_I0_O)        0.124   109.524 r  inst_generated/inst_U55/port15_i_3/O
                         net (fo=1, routed)           1.173   110.697    inst_generated/inst_U35/port22_reg
    SLICE_X52Y97         LUT6 (Prop_lut6_I5_O)        0.124   110.821 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=11, routed)          3.144   113.965    inst_generated/inst_U35/port16_reg_0
    SLICE_X67Y102        LUT2 (Prop_lut2_I0_O)        0.124   114.089 r  inst_generated/inst_U35/r_data[7]_i_1__0/O
                         net (fo=8, routed)           1.674   115.763    inst_generated/inst_U56/E[0]
    SLICE_X72Y100        FDCE                                         r  inst_generated/inst_U56/r_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   301.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.583   304.271    inst_generated/inst_U56/n_0_304_BUFG
    SLICE_X72Y100        FDCE                                         r  inst_generated/inst_U56/r_data_reg[5]/C
                         clock pessimism              0.396   304.667    
                         clock uncertainty           -0.326   304.342    
    SLICE_X72Y100        FDCE (Setup_fdce_C_CE)      -0.205   304.137    inst_generated/inst_U56/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                        304.137    
                         arrival time                        -115.763    
  -------------------------------------------------------------------
                         slack                                188.374    

Slack (MET) :             188.449ns  (required time - arrival time)
  Source:                 inst_generated/inst_U54/r_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U56/r_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        10.993ns  (logic 1.138ns (10.352%)  route 9.855ns (89.648%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 304.282 - 300.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 104.626 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.620   104.626    inst_generated/inst_U54/n_0_304_BUFG
    SLICE_X66Y100        FDCE                                         r  inst_generated/inst_U54/r_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDCE (Prop_fdce_C_Q)         0.518   105.144 r  inst_generated/inst_U54/r_data_reg[5]/Q
                         net (fo=27, routed)          1.523   106.667    inst_generated/inst_U54/Q[5]
    SLICE_X56Y98         LUT6 (Prop_lut6_I0_O)        0.124   106.791 r  inst_generated/inst_U54/port15_i_6/O
                         net (fo=1, routed)           1.312   108.103    inst_generated/inst_U54/port15_i_6_n_1
    SLICE_X56Y98         LUT6 (Prop_lut6_I0_O)        0.124   108.227 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           1.172   109.400    inst_generated/inst_U55/port22_reg
    SLICE_X52Y97         LUT5 (Prop_lut5_I0_O)        0.124   109.524 r  inst_generated/inst_U55/port15_i_3/O
                         net (fo=1, routed)           1.173   110.697    inst_generated/inst_U35/port22_reg
    SLICE_X52Y97         LUT6 (Prop_lut6_I5_O)        0.124   110.821 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=11, routed)          3.144   113.965    inst_generated/inst_U35/port16_reg_0
    SLICE_X67Y102        LUT2 (Prop_lut2_I0_O)        0.124   114.089 r  inst_generated/inst_U35/r_data[7]_i_1__0/O
                         net (fo=8, routed)           1.530   115.620    inst_generated/inst_U56/E[0]
    SLICE_X72Y98         FDCE                                         r  inst_generated/inst_U56/r_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   301.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.593   304.282    inst_generated/inst_U56/n_0_304_BUFG
    SLICE_X72Y98         FDCE                                         r  inst_generated/inst_U56/r_data_reg[0]/C
                         clock pessimism              0.318   304.600    
                         clock uncertainty           -0.326   304.274    
    SLICE_X72Y98         FDCE (Setup_fdce_C_CE)      -0.205   304.069    inst_generated/inst_U56/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                        304.069    
                         arrival time                        -115.620    
  -------------------------------------------------------------------
                         slack                                188.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 inst_generated/inst_U97/port21_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U83/port21_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.525%)  route 0.245ns (63.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns = ( 102.233 - 100.000 ) 
    Source Clock Delay      (SCD):    1.616ns = ( 101.616 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.567   101.616    inst_generated/inst_U97/n_0_304_BUFG
    SLICE_X65Y97         FDCE                                         r  inst_generated/inst_U97/port21_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDCE (Prop_fdce_C_Q)         0.141   101.757 r  inst_generated/inst_U97/port21_reg/Q
                         net (fo=1, routed)           0.245   102.002    inst_generated/inst_U83/flagZero_U97
    SLICE_X67Y100        FDCE                                         r  inst_generated/inst_U83/port21_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.837   102.233    inst_generated/inst_U83/n_0_304_BUFG
    SLICE_X67Y100        FDCE                                         r  inst_generated/inst_U83/port21_reg/C
                         clock pessimism             -0.347   101.886    
    SLICE_X67Y100        FDCE (Hold_fdce_C_D)         0.066   101.952    inst_generated/inst_U83/port21_reg
  -------------------------------------------------------------------
                         required time                       -101.952    
                         arrival time                         102.002    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 inst_generated/inst_U97/port22_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U83/port22_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.703%)  route 0.277ns (66.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 102.232 - 100.000 ) 
    Source Clock Delay      (SCD):    1.616ns = ( 101.616 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.567   101.616    inst_generated/inst_U97/n_0_304_BUFG
    SLICE_X65Y97         FDCE                                         r  inst_generated/inst_U97/port22_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDCE (Prop_fdce_C_Q)         0.141   101.757 r  inst_generated/inst_U97/port22_reg/Q
                         net (fo=2, routed)           0.277   102.034    inst_generated/inst_U83/Net_U10_Pad9_U9
    SLICE_X63Y100        FDCE                                         r  inst_generated/inst_U83/port22_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.835   102.232    inst_generated/inst_U83/n_0_304_BUFG
    SLICE_X63Y100        FDCE                                         r  inst_generated/inst_U83/port22_reg/C
                         clock pessimism             -0.347   101.885    
    SLICE_X63Y100        FDCE (Hold_fdce_C_D)         0.070   101.955    inst_generated/inst_U83/port22_reg
  -------------------------------------------------------------------
                         required time                       -101.955    
                         arrival time                         102.034    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 102.232 - 100.000 ) 
    Source Clock Delay      (SCD):    1.614ns = ( 101.614 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.565   101.614    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X63Y102        FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDPE (Prop_fdpe_C_Q)         0.141   101.755 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/Q
                         net (fo=1, routed)           0.056   101.811    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg1
    SLICE_X63Y102        FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.835   102.232    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X63Y102        FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                         clock pessimism             -0.618   101.614    
    SLICE_X63Y102        FDPE (Hold_fdpe_C_D)         0.075   101.689    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                       -101.689    
                         arrival time                         101.811    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 inst_generated/inst_U9/port17_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U41/port17_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.101%)  route 0.267ns (58.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 102.232 - 100.000 ) 
    Source Clock Delay      (SCD):    1.616ns = ( 101.616 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.567   101.616    inst_generated/inst_U9/n_0_304_BUFG
    SLICE_X63Y98         FDCE                                         r  inst_generated/inst_U9/port17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141   101.757 r  inst_generated/inst_U9/port17_reg/Q
                         net (fo=1, routed)           0.091   101.848    inst_generated/inst_U63/Net_U10_Pad7_U9
    SLICE_X62Y98         LUT5 (Prop_lut5_I4_O)        0.045   101.893 r  inst_generated/inst_U63/inst_mem_i_23/O
                         net (fo=13, routed)          0.175   102.069    inst_generated/inst_U41/dina[5]
    SLICE_X62Y100        FDCE                                         r  inst_generated/inst_U41/port17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.835   102.232    inst_generated/inst_U41/n_0_304_BUFG
    SLICE_X62Y100        FDCE                                         r  inst_generated/inst_U41/port17_reg/C
                         clock pessimism             -0.347   101.885    
    SLICE_X62Y100        FDCE (Hold_fdce_C_D)         0.059   101.944    inst_generated/inst_U41/port17_reg
  -------------------------------------------------------------------
                         required time                       -101.944    
                         arrival time                         102.069    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 102.232 - 100.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 101.613 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.564   101.613    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X64Y88         FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDPE (Prop_fdpe_C_Q)         0.141   101.754 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.065   101.819    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X64Y88         FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.836   102.232    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X64Y88         FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism             -0.619   101.613    
    SLICE_X64Y88         FDPE (Hold_fdpe_C_D)         0.075   101.688    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                       -101.688    
                         arrival time                         101.819    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 inst_generated/inst_U9/port17_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U40/port17_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 102.234 - 100.000 ) 
    Source Clock Delay      (SCD):    1.616ns = ( 101.616 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.567   101.616    inst_generated/inst_U9/n_0_304_BUFG
    SLICE_X63Y98         FDCE                                         r  inst_generated/inst_U9/port17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141   101.757 r  inst_generated/inst_U9/port17_reg/Q
                         net (fo=1, routed)           0.091   101.848    inst_generated/inst_U63/Net_U10_Pad7_U9
    SLICE_X62Y98         LUT5 (Prop_lut5_I4_O)        0.045   101.893 r  inst_generated/inst_U63/inst_mem_i_23/O
                         net (fo=13, routed)          0.000   101.893    inst_generated/inst_U40/dina[5]
    SLICE_X62Y98         FDCE                                         r  inst_generated/inst_U40/port17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.838   102.234    inst_generated/inst_U40/n_0_304_BUFG
    SLICE_X62Y98         FDCE                                         r  inst_generated/inst_U40/port17_reg/C
                         clock pessimism             -0.605   101.629    
    SLICE_X62Y98         FDCE (Hold_fdce_C_D)         0.121   101.750    inst_generated/inst_U40/port17_reg
  -------------------------------------------------------------------
                         required time                       -101.750    
                         arrival time                         101.893    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 uart/r_fifoTxWrEn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WREN
                            (rising edge-triggered cell FIFO18E1 clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.214%)  route 0.144ns (46.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 102.271 - 100.000 ) 
    Source Clock Delay      (SCD):    1.612ns = ( 101.612 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.563   101.612    uart/CLK
    SLICE_X62Y87         FDCE                                         r  uart/r_fifoTxWrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.164   101.776 r  uart/r_fifoTxWrEn_reg/Q
                         net (fo=1, routed)           0.144   101.920    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    RAMB18_X1Y34         FIFO18E1                                     r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.874   102.271    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y34         FIFO18E1                                     r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism             -0.602   101.669    
    RAMB18_X1Y34         FIFO18E1 (Hold_fifo18e1_WRCLK_WREN)
                                                      0.107   101.776    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                       -101.776    
                         arrival time                         101.920    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 inst_generated/inst_U35/port6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U35/port9_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.487ns  (logic 0.164ns (33.652%)  route 0.323ns (66.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns = ( 102.229 - 100.000 ) 
    Source Clock Delay      (SCD):    1.612ns = ( 101.612 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.563   101.612    inst_generated/inst_U35/n_0_304_BUFG
    SLICE_X50Y96         FDCE                                         r  inst_generated/inst_U35/port6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164   101.776 r  inst_generated/inst_U35/port6_reg/Q
                         net (fo=1, routed)           0.323   102.099    inst_generated/inst_U35/port6_reg_n_1
    SLICE_X52Y97         FDCE                                         r  inst_generated/inst_U35/port9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.833   102.229    inst_generated/inst_U35/n_0_304_BUFG
    SLICE_X52Y97         FDCE                                         r  inst_generated/inst_U35/port9_reg/C
                         clock pessimism             -0.352   101.877    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.070   101.947    inst_generated/inst_U35/port9_reg
  -------------------------------------------------------------------
                         required time                       -101.947    
                         arrival time                         102.099    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 inst_generated/inst_7seg/r_currentDigit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_7seg/anodesAH_reg[6]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.553ns  (logic 0.225ns (40.710%)  route 0.328ns (59.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns = ( 102.228 - 100.000 ) 
    Source Clock Delay      (SCD):    1.610ns = ( 101.610 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.561   101.610    inst_generated/inst_7seg/n_0_304_BUFG
    SLICE_X53Y102        FDCE                                         r  inst_generated/inst_7seg/r_currentDigit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.128   101.738 f  inst_generated/inst_7seg/r_currentDigit_reg[2]/Q
                         net (fo=16, routed)          0.328   102.066    inst_generated/inst_7seg/r_currentDigit[2]
    SLICE_X50Y102        LUT3 (Prop_lut3_I0_O)        0.097   102.163 r  inst_generated/inst_7seg/anodesAH[6]_inv_i_1/O
                         net (fo=1, routed)           0.000   102.163    inst_generated/inst_7seg/anodesAH[6]_inv_i_1_n_1
    SLICE_X50Y102        FDRE                                         r  inst_generated/inst_7seg/anodesAH_reg[6]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.832   102.228    inst_generated/inst_7seg/n_0_304_BUFG
    SLICE_X50Y102        FDRE                                         r  inst_generated/inst_7seg/anodesAH_reg[6]_inv/C
                         clock pessimism             -0.352   101.876    
    SLICE_X50Y102        FDRE (Hold_fdre_C_D)         0.131   102.007    inst_generated/inst_7seg/anodesAH_reg[6]_inv
  -------------------------------------------------------------------
                         required time                       -102.007    
                         arrival time                         102.163    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 inst_generated/inst_7seg/r_currentDigit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_7seg/anodesAH_reg[3]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.554ns  (logic 0.226ns (40.817%)  route 0.328ns (59.184%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns = ( 102.228 - 100.000 ) 
    Source Clock Delay      (SCD):    1.610ns = ( 101.610 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.561   101.610    inst_generated/inst_7seg/n_0_304_BUFG
    SLICE_X53Y102        FDCE                                         r  inst_generated/inst_7seg/r_currentDigit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.128   101.738 r  inst_generated/inst_7seg/r_currentDigit_reg[2]/Q
                         net (fo=16, routed)          0.328   102.066    inst_generated/inst_7seg/r_currentDigit[2]
    SLICE_X50Y102        LUT3 (Prop_lut3_I2_O)        0.098   102.164 r  inst_generated/inst_7seg/anodesAH[3]_inv_i_1/O
                         net (fo=1, routed)           0.000   102.164    inst_generated/inst_7seg/anodesAH[3]_inv_i_1_n_1
    SLICE_X50Y102        FDRE                                         r  inst_generated/inst_7seg/anodesAH_reg[3]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.832   102.228    inst_generated/inst_7seg/n_0_304_BUFG
    SLICE_X50Y102        FDRE                                         r  inst_generated/inst_7seg/anodesAH_reg[3]_inv/C
                         clock pessimism             -0.352   101.876    
    SLICE_X50Y102        FDRE (Hold_fdre_C_D)         0.120   101.996    inst_generated/inst_7seg/anodesAH_reg[3]_inv
  -------------------------------------------------------------------
                         required time                       -101.996    
                         arrival time                         102.164    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk5_clk_wiz_5Mhz
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         200.000     197.424    RAMB18_X1Y40     uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         200.000     197.424    RAMB18_X1Y34     uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    n_0_304_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y3    inst_clk5Mhz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X56Y98     r_breakpointSet_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X57Y98     r_breakpoint_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X57Y98     r_breakpoint_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X57Y98     r_breakpoint_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X57Y98     r_breakpoint_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X62Y103    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X62Y103    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X62Y88     uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X62Y88     uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X56Y98     r_breakpointSet_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X56Y98     r_breakpointSet_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X57Y98     r_breakpoint_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X57Y98     r_breakpoint_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X57Y98     r_breakpoint_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X57Y98     r_breakpoint_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X62Y103    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X62Y103    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X62Y88     uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X62Y88     uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X56Y98     r_breakpointSet_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X56Y98     r_breakpointSet_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X57Y98     r_breakpoint_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X57Y98     r_breakpoint_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X57Y98     r_breakpoint_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X57Y98     r_breakpoint_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkEEPROM_clk_wiz_5Mhz
  To Clock:  clkEEPROM_clk_wiz_5Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkEEPROM_clk_wiz_5Mhz
Waveform(ns):       { 50.000 150.000 }
Period(ns):         200.000
Sources:            { inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y6      inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y6      inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X0Y23     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB36_X0Y23     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X0Y32     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB36_X0Y32     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X0Y22     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB36_X0Y22     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X0Y20     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB36_X0Y20     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X8Y119     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X8Y119     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X8Y119     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X8Y119     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X8Y119     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X8Y119     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X72Y118    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X72Y118    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X72Y118    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X72Y118    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X8Y119     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X8Y119     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X8Y119     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X8Y119     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X8Y119     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X8Y119     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X72Y118    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X72Y118    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X72Y118    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X72Y118    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkRamN_clk_wiz_5Mhz
  To Clock:  clkRamN_clk_wiz_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack       92.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.331ns  (required time - arrival time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz rise@54.959ns)
  Data Path Delay:        6.999ns  (logic 0.642ns (9.173%)  route 6.357ns (90.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 156.677 - 154.959 ) 
    Source Clock Delay      (SCD):    1.619ns = ( 56.578 - 54.959 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz rise edge)
                                                     54.959    54.959 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.959 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    56.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    52.846 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    54.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    54.961 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.617    56.578    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLICE_X56Y65         FDCE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDCE (Prop_fdce_C_Q)         0.518    57.096 f  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/Q
                         net (fo=8, routed)           3.800    60.896    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y92          LUT3 (Prop_lut3_I0_O)        0.124    61.020 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_38/O
                         net (fo=1, routed)           2.557    63.577    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_21
    RAMB36_X0Y34         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.716   156.677    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.001   156.676    
                         clock uncertainty           -0.326   156.351    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   155.908    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.908    
                         arrival time                         -63.577    
  -------------------------------------------------------------------
                         slack                                 92.331    

Slack (MET) :             93.568ns  (required time - arrival time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz rise@54.959ns)
  Data Path Delay:        5.584ns  (logic 0.666ns (11.928%)  route 4.918ns (88.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 156.693 - 154.959 ) 
    Source Clock Delay      (SCD):    1.617ns = ( 56.576 - 54.959 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz rise edge)
                                                     54.959    54.959 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.959 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    56.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    52.846 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    54.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    54.961 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.615    56.576    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    SLICE_X54Y66         FDCE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDCE (Prop_fdce_C_Q)         0.518    57.094 f  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/Q
                         net (fo=8, routed)           3.821    60.915    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y12          LUT3 (Prop_lut3_I0_O)        0.148    61.063 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_61/O
                         net (fo=1, routed)           1.097    62.160    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_33
    RAMB36_X0Y0          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.731   156.693    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.007   156.700    
                         clock uncertainty           -0.326   156.375    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647   155.728    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.728    
                         arrival time                         -62.160    
  -------------------------------------------------------------------
                         slack                                 93.568    

Slack (MET) :             93.979ns  (required time - arrival time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz rise@54.959ns)
  Data Path Delay:        5.002ns  (logic 0.666ns (13.314%)  route 4.336ns (86.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 156.526 - 154.959 ) 
    Source Clock Delay      (SCD):    1.619ns = ( 56.578 - 54.959 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz rise edge)
                                                     54.959    54.959 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.959 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    56.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    52.846 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    54.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    54.961 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.617    56.578    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLICE_X56Y65         FDCE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDCE (Prop_fdce_C_Q)         0.518    57.096 f  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/Q
                         net (fo=8, routed)           3.800    60.896    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y92          LUT3 (Prop_lut3_I0_O)        0.148    61.044 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_42/O
                         net (fo=1, routed)           0.536    61.581    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_23
    RAMB36_X0Y18         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.564   156.526    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.007   156.533    
                         clock uncertainty           -0.326   156.207    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647   155.560    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.560    
                         arrival time                         -61.581    
  -------------------------------------------------------------------
                         slack                                 93.979    

Slack (MET) :             94.545ns  (required time - arrival time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz rise@54.959ns)
  Data Path Delay:        4.805ns  (logic 0.642ns (13.360%)  route 4.163ns (86.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 156.688 - 154.959 ) 
    Source Clock Delay      (SCD):    1.617ns = ( 56.576 - 54.959 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz rise edge)
                                                     54.959    54.959 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.959 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    56.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    52.846 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    54.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    54.961 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.615    56.576    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    SLICE_X54Y66         FDCE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDCE (Prop_fdce_C_Q)         0.518    57.094 f  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/Q
                         net (fo=8, routed)           3.821    60.915    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y12          LUT3 (Prop_lut3_I0_O)        0.124    61.039 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_59/O
                         net (fo=1, routed)           0.343    61.382    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_32
    RAMB36_X0Y2          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.726   156.688    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.007   156.695    
                         clock uncertainty           -0.326   156.370    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   155.927    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.927    
                         arrival time                         -61.382    
  -------------------------------------------------------------------
                         slack                                 94.545    

Slack (MET) :             94.561ns  (required time - arrival time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz rise@54.959ns)
  Data Path Delay:        4.481ns  (logic 0.668ns (14.907%)  route 3.813ns (85.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 156.678 - 154.959 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 56.672 - 54.959 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz rise edge)
                                                     54.959    54.959 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.959 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    56.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    52.846 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    54.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    54.961 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.711    56.672    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    SLICE_X74Y87         FDCE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y87         FDCE (Prop_fdce_C_Q)         0.518    57.190 f  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/Q
                         net (fo=8, routed)           2.810    60.000    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/pwropt
    SLICE_X72Y57         LUT3 (Prop_lut3_I1_O)        0.150    60.150 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_31/O
                         net (fo=1, routed)           1.003    61.154    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_17
    RAMB36_X1Y9          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.716   156.678    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.007   156.685    
                         clock uncertainty           -0.326   156.360    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645   155.715    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.715    
                         arrival time                         -61.154    
  -------------------------------------------------------------------
                         slack                                 94.561    

Slack (MET) :             94.801ns  (required time - arrival time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz rise@54.959ns)
  Data Path Delay:        4.292ns  (logic 0.668ns (15.562%)  route 3.624ns (84.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 156.729 - 154.959 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 56.672 - 54.959 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz rise edge)
                                                     54.959    54.959 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.959 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    56.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    52.846 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    54.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    54.961 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.711    56.672    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    SLICE_X74Y87         FDCE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y87         FDCE (Prop_fdce_C_Q)         0.518    57.190 f  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/Q
                         net (fo=8, routed)           2.587    59.777    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/pwropt
    SLICE_X72Y60         LUT3 (Prop_lut3_I1_O)        0.150    59.927 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_29/O
                         net (fo=1, routed)           1.038    60.965    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_16
    RAMB36_X2Y9          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.767   156.729    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.007   156.736    
                         clock uncertainty           -0.326   156.411    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645   155.766    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.766    
                         arrival time                         -60.965    
  -------------------------------------------------------------------
                         slack                                 94.801    

Slack (MET) :             94.815ns  (required time - arrival time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz rise@54.959ns)
  Data Path Delay:        4.523ns  (logic 0.642ns (14.193%)  route 3.881ns (85.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 156.678 - 154.959 ) 
    Source Clock Delay      (SCD):    1.619ns = ( 56.578 - 54.959 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz rise edge)
                                                     54.959    54.959 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.959 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    56.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    52.846 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    54.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    54.961 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.617    56.578    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLICE_X56Y65         FDCE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDCE (Prop_fdce_C_Q)         0.518    57.096 f  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/Q
                         net (fo=8, routed)           3.006    60.102    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_19
    SLICE_X8Y32          LUT3 (Prop_lut3_I0_O)        0.124    60.226 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_36/O
                         net (fo=1, routed)           0.876    61.102    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_20
    RAMB36_X0Y4          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.716   156.678    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.007   156.685    
                         clock uncertainty           -0.326   156.360    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   155.917    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.917    
                         arrival time                         -61.102    
  -------------------------------------------------------------------
                         slack                                 94.815    

Slack (MET) :             94.932ns  (required time - arrival time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz rise@54.959ns)
  Data Path Delay:        4.210ns  (logic 0.668ns (15.866%)  route 3.542ns (84.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 156.686 - 154.959 ) 
    Source Clock Delay      (SCD):    1.619ns = ( 56.578 - 54.959 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz rise edge)
                                                     54.959    54.959 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.959 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    56.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    52.846 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    54.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    54.961 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.617    56.578    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLICE_X56Y65         FDCE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDCE (Prop_fdce_C_Q)         0.518    57.096 f  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/Q
                         net (fo=8, routed)           3.006    60.102    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y32          LUT3 (Prop_lut3_I0_O)        0.150    60.252 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_40/O
                         net (fo=1, routed)           0.536    60.789    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_22
    RAMB36_X0Y6          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.724   156.686    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.007   156.693    
                         clock uncertainty           -0.326   156.368    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647   155.721    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.721    
                         arrival time                         -60.789    
  -------------------------------------------------------------------
                         slack                                 94.932    

Slack (MET) :             94.953ns  (required time - arrival time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz rise@54.959ns)
  Data Path Delay:        4.024ns  (logic 0.664ns (16.502%)  route 3.360ns (83.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 156.519 - 154.959 ) 
    Source Clock Delay      (SCD):    1.617ns = ( 56.576 - 54.959 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz rise edge)
                                                     54.959    54.959 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.959 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    56.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    52.846 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    54.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    54.961 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.615    56.576    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    SLICE_X54Y66         FDCE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDCE (Prop_fdce_C_Q)         0.518    57.094 f  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/Q
                         net (fo=8, routed)           2.393    59.488    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y72          LUT3 (Prop_lut3_I0_O)        0.146    59.634 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_57/O
                         net (fo=1, routed)           0.966    60.600    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_31
    RAMB36_X0Y16         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.557   156.519    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.007   156.526    
                         clock uncertainty           -0.326   156.200    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647   155.553    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.553    
                         arrival time                         -60.600    
  -------------------------------------------------------------------
                         slack                                 94.953    

Slack (MET) :             95.270ns  (required time - arrival time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz rise@54.959ns)
  Data Path Delay:        3.968ns  (logic 0.642ns (16.179%)  route 3.326ns (83.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 156.600 - 154.959 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 56.672 - 54.959 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz rise edge)
                                                     54.959    54.959 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.959 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    56.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    52.846 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    54.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    54.961 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.711    56.672    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    SLICE_X74Y87         FDCE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y87         FDCE (Prop_fdce_C_Q)         0.518    57.190 f  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/Q
                         net (fo=8, routed)           2.587    59.777    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/pwropt
    SLICE_X72Y60         LUT3 (Prop_lut3_I1_O)        0.124    59.901 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.739    60.640    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_13
    RAMB36_X3Y12         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.638   156.600    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.079   156.679    
                         clock uncertainty           -0.326   156.353    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   155.910    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.910    
                         arrival time                         -60.640    
  -------------------------------------------------------------------
                         slack                                 95.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        0.387ns  (logic 0.210ns (54.197%)  route 0.177ns (45.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 155.790 - 154.959 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 155.520 - 154.959 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   155.583    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296   154.287 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648   154.935    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.560   155.520    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X58Y85         FDRE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.167   155.687 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.177   155.865    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X58Y85         LUT3 (Prop_lut3_I2_O)        0.043   155.908 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000   155.908    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X58Y85         FDRE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.830   155.790    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X58Y85         FDRE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.267   155.523    
    SLICE_X58Y85         FDRE (Hold_fdre_C_D)         0.137   155.660    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                       -155.660    
                         arrival time                         155.908    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        0.373ns  (logic 0.188ns (50.424%)  route 0.185ns (49.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 155.792 - 154.959 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 155.522 - 154.959 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   155.583    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296   154.287 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648   154.935    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.562   155.522    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X69Y84         FDRE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y84         FDRE (Prop_fdre_C_Q)         0.146   155.668 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.185   155.853    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X69Y84         LUT3 (Prop_lut3_I2_O)        0.042   155.895 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000   155.895    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X69Y84         FDRE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.832   155.792    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X69Y84         FDRE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.267   155.525    
    SLICE_X69Y84         FDRE (Hold_fdre_C_D)         0.112   155.637    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                       -155.637    
                         arrival time                         155.895    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        1.043ns  (logic 0.236ns (22.627%)  route 0.807ns (77.373%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns = ( 155.868 - 154.959 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 155.522 - 154.959 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   155.583    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296   154.287 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648   154.935    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.562   155.522    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X69Y84         FDRE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y84         FDRE (Prop_fdre_C_Q)         0.146   155.668 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.274   155.943    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X71Y90         LUT3 (Prop_lut3_I1_O)        0.045   155.988 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.225   156.212    inst_generated/inst_U71/r_data_reg[7]_0[0]
    SLICE_X71Y91         LUT4 (Prop_lut4_I2_O)        0.045   156.257 r  inst_generated/inst_U71/inst_mem_i_8__0/O
                         net (fo=4, routed)           0.308   156.565    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y18         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.907   155.868    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.231   155.637    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296   155.933    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                       -155.933    
                         arrival time                         156.565    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        1.310ns  (logic 0.301ns (22.974%)  route 1.009ns (77.026%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns = ( 155.866 - 154.959 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 155.522 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.003ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   155.583    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296   154.287 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648   154.935    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.562   155.522    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X69Y84         FDRE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y84         FDRE (Prop_fdre_C_Q)         0.146   155.668 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.500   156.168    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X72Y94         LUT3 (Prop_lut3_I1_O)        0.048   156.216 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           0.271   156.487    inst_generated/inst_U71/r_data_reg[7]_0[4]
    SLICE_X72Y98         LUT4 (Prop_lut4_I2_O)        0.107   156.594 r  inst_generated/inst_U71/inst_mem_i_4__0/O
                         net (fo=4, routed)           0.238   156.833    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y20         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.905   155.866    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.003   155.869    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296   156.165    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                       -156.165    
                         arrival time                         156.833    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        1.159ns  (logic 0.236ns (20.362%)  route 0.923ns (79.636%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns = ( 155.876 - 154.959 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 155.522 - 154.959 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   155.583    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296   154.287 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648   154.935    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.562   155.522    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X69Y84         FDRE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y84         FDRE (Prop_fdre_C_Q)         0.146   155.668 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.447   156.115    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X72Y95         LUT3 (Prop_lut3_I1_O)        0.045   156.160 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.097   156.257    inst_generated/inst_U71/r_data_reg[7]_0[5]
    SLICE_X72Y95         LUT4 (Prop_lut4_I2_O)        0.045   156.302 r  inst_generated/inst_U71/inst_mem_i_3__0/O
                         net (fo=5, routed)           0.379   156.681    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.915   155.876    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.231   155.645    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296   155.941    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                       -155.941    
                         arrival time                         156.681    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        1.237ns  (logic 0.236ns (19.075%)  route 1.001ns (80.924%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns = ( 155.866 - 154.959 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 155.522 - 154.959 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   155.583    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296   154.287 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648   154.935    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.562   155.522    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X69Y84         FDRE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y84         FDRE (Prop_fdre_C_Q)         0.146   155.668 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.274   155.943    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X71Y90         LUT3 (Prop_lut3_I1_O)        0.045   155.988 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.225   156.212    inst_generated/inst_U71/r_data_reg[7]_0[0]
    SLICE_X71Y91         LUT4 (Prop_lut4_I2_O)        0.045   156.257 r  inst_generated/inst_U71/inst_mem_i_8__0/O
                         net (fo=4, routed)           0.502   156.760    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y17         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.905   155.866    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.231   155.635    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296   155.931    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                       -155.931    
                         arrival time                         156.760    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.903ns  (arrival time - required time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        1.320ns  (logic 0.236ns (17.878%)  route 1.084ns (82.121%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns = ( 155.875 - 154.959 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 155.522 - 154.959 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   155.583    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296   154.287 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648   154.935    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.562   155.522    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X69Y84         FDRE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y84         FDRE (Prop_fdre_C_Q)         0.146   155.668 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.447   156.115    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X72Y95         LUT3 (Prop_lut3_I1_O)        0.045   156.160 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.097   156.257    inst_generated/inst_U71/r_data_reg[7]_0[5]
    SLICE_X72Y95         LUT4 (Prop_lut4_I2_O)        0.045   156.302 r  inst_generated/inst_U71/inst_mem_i_3__0/O
                         net (fo=5, routed)           0.540   156.843    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y18         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.914   155.875    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.231   155.644    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296   155.940    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                       -155.940    
                         arrival time                         156.843    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        1.330ns  (logic 0.236ns (17.739%)  route 1.094ns (82.260%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns = ( 155.861 - 154.959 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 155.522 - 154.959 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   155.583    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296   154.287 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648   154.935    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.562   155.522    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X69Y84         FDRE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y84         FDRE (Prop_fdre_C_Q)         0.146   155.668 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.274   155.943    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X71Y90         LUT3 (Prop_lut3_I1_O)        0.045   155.988 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.225   156.212    inst_generated/inst_U71/r_data_reg[7]_0[0]
    SLICE_X71Y91         LUT4 (Prop_lut4_I2_O)        0.045   156.257 r  inst_generated/inst_U71/inst_mem_i_8__0/O
                         net (fo=4, routed)           0.596   156.853    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y16         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.900   155.861    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.231   155.630    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296   155.926    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                       -155.926    
                         arrival time                         156.853    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        1.346ns  (logic 0.301ns (22.356%)  route 1.045ns (77.645%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 155.869 - 154.959 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 155.522 - 154.959 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   155.583    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296   154.287 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648   154.935    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.562   155.522    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X69Y84         FDRE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y84         FDRE (Prop_fdre_C_Q)         0.146   155.668 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.500   156.168    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X72Y94         LUT3 (Prop_lut3_I1_O)        0.048   156.216 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           0.271   156.487    inst_generated/inst_U71/r_data_reg[7]_0[4]
    SLICE_X72Y98         LUT4 (Prop_lut4_I2_O)        0.107   156.594 r  inst_generated/inst_U71/inst_mem_i_4__0/O
                         net (fo=4, routed)           0.274   156.869    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.908   155.869    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.231   155.638    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296   155.934    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                       -155.934    
                         arrival time                         156.869    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        1.360ns  (logic 0.236ns (17.353%)  route 1.124ns (82.646%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns = ( 155.856 - 154.959 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 155.522 - 154.959 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   155.583    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296   154.287 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648   154.935    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.562   155.522    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X69Y84         FDRE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y84         FDRE (Prop_fdre_C_Q)         0.146   155.668 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.274   155.943    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X71Y90         LUT3 (Prop_lut3_I1_O)        0.045   155.988 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.225   156.212    inst_generated/inst_U71/r_data_reg[7]_0[0]
    SLICE_X71Y91         LUT4 (Prop_lut4_I2_O)        0.045   156.257 r  inst_generated/inst_U71/inst_mem_i_8__0/O
                         net (fo=4, routed)           0.625   156.882    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y15         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.895   155.856    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.231   155.625    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296   155.921    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                       -155.921    
                         arrival time                         156.882    
  -------------------------------------------------------------------
                         slack                                  0.962    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkRamN_clk_wiz_5Mhz
Waveform(ns):       { 54.959 154.959 }
Period(ns):         200.000
Sources:            { inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y17     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y18     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X3Y16     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X3Y17     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X3Y18     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X3Y19     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X3Y26     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X3Y27     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y18     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y19     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X69Y84     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X69Y84     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X74Y87     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X74Y87     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X74Y87     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X74Y87     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X58Y85     inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X58Y85     inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X56Y65     inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X56Y65     inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X69Y84     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X69Y84     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X74Y87     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X74Y87     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X74Y87     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X74Y87     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X58Y85     inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X58Y85     inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X56Y65     inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X56Y65     inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_5Mhz
  To Clock:  clkfbout_clk_wiz_5Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_5Mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    inst_clk5Mhz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkEEPROM_clk_wiz_5Mhz
  To Clock:  clk5_clk_wiz_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack       37.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack      146.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.164ns  (required time - arrival time)
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U97/port21_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@50.000ns)
  Data Path Delay:        14.767ns  (logic 4.979ns (33.717%)  route 9.788ns (66.283%))
  Logic Levels:           11  (LUT2=2 LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        2.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 104.199 - 100.000 ) 
    Source Clock Delay      (SCD):    1.749ns = ( 51.749 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.747    51.749    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.203 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.460    55.664    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_3[0]
    SLICE_X72Y107        LUT6 (Prop_lut6_I1_O)        0.124    55.788 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.788    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    56.005 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          1.790    57.795    inst_generated/inst_U71/r_data_reg[7][0]
    SLICE_X68Y99         LUT3 (Prop_lut3_I1_O)        0.327    58.122 r  inst_generated/inst_U71/inst_mem_i_33/O
                         net (fo=2, routed)           0.598    58.719    inst_generated/inst_U71/inst_mem_i_33_n_1
    SLICE_X68Y100        LUT6 (Prop_lut6_I4_O)        0.326    59.045 f  inst_generated/inst_U71/inst_mem_i_2/O
                         net (fo=26, routed)          0.842    59.887    inst_generated/inst_U71/port22_reg_0
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.152    60.039 f  inst_generated/inst_U71/port22_i_3/O
                         net (fo=1, routed)           0.594    60.633    inst_generated/inst_U70/port15_reg_0
    SLICE_X66Y101        LUT6 (Prop_lut6_I0_O)        0.326    60.959 f  inst_generated/inst_U70/port22_i_2__0/O
                         net (fo=2, routed)           0.786    61.745    inst_generated/inst_U70/port22_i_2__0_n_1
    SLICE_X63Y101        LUT4 (Prop_lut4_I1_O)        0.119    61.864 r  inst_generated/inst_U70/inst_mem_i_42/O
                         net (fo=1, routed)           0.408    62.272    inst_generated/inst_U70/inst_mem_i_42_n_1
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.332    62.604 r  inst_generated/inst_U70/inst_mem_i_26/O
                         net (fo=26, routed)          1.907    64.511    inst_generated/inst_U63/port20_reg_2[0]
    SLICE_X63Y96         LUT2 (Prop_lut2_I1_O)        0.152    64.663 f  inst_generated/inst_U63/port21_i_6/O
                         net (fo=1, routed)           0.820    65.482    inst_generated/inst_U84/port22_reg_4
    SLICE_X64Y96         LUT6 (Prop_lut6_I5_O)        0.326    65.808 r  inst_generated/inst_U84/port21_i_3/O
                         net (fo=2, routed)           0.584    66.392    inst_generated/inst_U84/port21_i_3_n_1
    SLICE_X65Y97         LUT6 (Prop_lut6_I2_O)        0.124    66.516 r  inst_generated/inst_U84/port21_i_1/O
                         net (fo=1, routed)           0.000    66.516    inst_generated/inst_U97/port21_reg_0
    SLICE_X65Y97         FDCE                                         r  inst_generated/inst_U97/port21_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.510   104.199    inst_generated/inst_U97/n_0_304_BUFG
    SLICE_X65Y97         FDCE                                         r  inst_generated/inst_U97/port21_reg/C
                         clock pessimism             -0.101   104.097    
                         clock uncertainty           -0.446   103.652    
    SLICE_X65Y97         FDCE (Setup_fdce_C_D)        0.029   103.681    inst_generated/inst_U97/port21_reg
  -------------------------------------------------------------------
                         required time                        103.681    
                         arrival time                         -66.516    
  -------------------------------------------------------------------
                         slack                                 37.164    

Slack (MET) :             37.168ns  (required time - arrival time)
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U97/port22_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@50.000ns)
  Data Path Delay:        14.765ns  (logic 4.979ns (33.722%)  route 9.786ns (66.278%))
  Logic Levels:           11  (LUT2=2 LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        2.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 104.199 - 100.000 ) 
    Source Clock Delay      (SCD):    1.749ns = ( 51.749 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.747    51.749    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.203 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.460    55.664    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_3[0]
    SLICE_X72Y107        LUT6 (Prop_lut6_I1_O)        0.124    55.788 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.788    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    56.005 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          1.790    57.795    inst_generated/inst_U71/r_data_reg[7][0]
    SLICE_X68Y99         LUT3 (Prop_lut3_I1_O)        0.327    58.122 f  inst_generated/inst_U71/inst_mem_i_33/O
                         net (fo=2, routed)           0.598    58.719    inst_generated/inst_U71/inst_mem_i_33_n_1
    SLICE_X68Y100        LUT6 (Prop_lut6_I4_O)        0.326    59.045 r  inst_generated/inst_U71/inst_mem_i_2/O
                         net (fo=26, routed)          0.842    59.887    inst_generated/inst_U71/port22_reg_0
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.152    60.039 r  inst_generated/inst_U71/port22_i_3/O
                         net (fo=1, routed)           0.594    60.633    inst_generated/inst_U70/port15_reg_0
    SLICE_X66Y101        LUT6 (Prop_lut6_I0_O)        0.326    60.959 r  inst_generated/inst_U70/port22_i_2__0/O
                         net (fo=2, routed)           0.786    61.745    inst_generated/inst_U70/port22_i_2__0_n_1
    SLICE_X63Y101        LUT4 (Prop_lut4_I1_O)        0.119    61.864 f  inst_generated/inst_U70/inst_mem_i_42/O
                         net (fo=1, routed)           0.408    62.272    inst_generated/inst_U70/inst_mem_i_42_n_1
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.332    62.604 f  inst_generated/inst_U70/inst_mem_i_26/O
                         net (fo=26, routed)          1.907    64.511    inst_generated/inst_U63/port20_reg_2[0]
    SLICE_X63Y96         LUT2 (Prop_lut2_I1_O)        0.152    64.663 r  inst_generated/inst_U63/port21_i_6/O
                         net (fo=1, routed)           0.820    65.482    inst_generated/inst_U84/port22_reg_4
    SLICE_X64Y96         LUT6 (Prop_lut6_I5_O)        0.326    65.808 f  inst_generated/inst_U84/port21_i_3/O
                         net (fo=2, routed)           0.582    66.390    inst_generated/inst_U84/port21_i_3_n_1
    SLICE_X65Y97         LUT6 (Prop_lut6_I4_O)        0.124    66.514 r  inst_generated/inst_U84/port22_i_1/O
                         net (fo=1, routed)           0.000    66.514    inst_generated/inst_U97/port90
    SLICE_X65Y97         FDCE                                         r  inst_generated/inst_U97/port22_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.510   104.199    inst_generated/inst_U97/n_0_304_BUFG
    SLICE_X65Y97         FDCE                                         r  inst_generated/inst_U97/port22_reg/C
                         clock pessimism             -0.101   104.097    
                         clock uncertainty           -0.446   103.652    
    SLICE_X65Y97         FDCE (Setup_fdce_C_D)        0.031   103.683    inst_generated/inst_U97/port22_reg
  -------------------------------------------------------------------
                         required time                        103.683    
                         arrival time                         -66.514    
  -------------------------------------------------------------------
                         slack                                 37.168    

Slack (MET) :             37.347ns  (required time - arrival time)
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U97/port19_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@50.000ns)
  Data Path Delay:        14.270ns  (logic 4.694ns (32.895%)  route 9.576ns (67.105%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        2.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 104.188 - 100.000 ) 
    Source Clock Delay      (SCD):    1.749ns = ( 51.749 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.747    51.749    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.203 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.460    55.664    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_3[0]
    SLICE_X72Y107        LUT6 (Prop_lut6_I1_O)        0.124    55.788 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.788    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    56.005 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          1.790    57.795    inst_generated/inst_U71/r_data_reg[7][0]
    SLICE_X68Y99         LUT3 (Prop_lut3_I1_O)        0.327    58.122 r  inst_generated/inst_U71/inst_mem_i_33/O
                         net (fo=2, routed)           0.598    58.719    inst_generated/inst_U71/inst_mem_i_33_n_1
    SLICE_X68Y100        LUT6 (Prop_lut6_I4_O)        0.326    59.045 f  inst_generated/inst_U71/inst_mem_i_2/O
                         net (fo=26, routed)          0.935    59.981    inst_generated/inst_U71/port22_reg_0
    SLICE_X63Y100        LUT4 (Prop_lut4_I2_O)        0.150    60.131 r  inst_generated/inst_U71/inst_mem_i_75/O
                         net (fo=1, routed)           0.944    61.074    inst_generated/inst_U77/inst_mem_i_45_0
    SLICE_X66Y99         LUT6 (Prop_lut6_I3_O)        0.326    61.400 f  inst_generated/inst_U77/inst_mem_i_61/O
                         net (fo=1, routed)           0.282    61.682    inst_generated/inst_U63/port21_reg_3
    SLICE_X66Y99         LUT6 (Prop_lut6_I3_O)        0.124    61.806 r  inst_generated/inst_U63/inst_mem_i_45/O
                         net (fo=24, routed)          0.525    62.331    inst_generated/inst_U41/port20_reg_2
    SLICE_X66Y98         LUT5 (Prop_lut5_I1_O)        0.124    62.455 r  inst_generated/inst_U41/port20_i_3/O
                         net (fo=3, routed)           0.845    63.300    inst_generated/inst_U41/port20_i_3_n_1
    SLICE_X63Y98         LUT6 (Prop_lut6_I5_O)        0.124    63.424 r  inst_generated/inst_U41/port18_i_3/O
                         net (fo=3, routed)           0.324    63.748    inst_generated/inst_U41/port18_i_3_n_1
    SLICE_X62Y97         LUT6 (Prop_lut6_I5_O)        0.124    63.872 r  inst_generated/inst_U41/port16_i_3/O
                         net (fo=3, routed)           0.647    64.519    inst_generated/inst_U41/port2_reg
    SLICE_X63Y97         LUT6 (Prop_lut6_I5_O)        0.124    64.643 r  inst_generated/inst_U41/port19_i_3/O
                         net (fo=3, routed)           0.601    65.245    inst_generated/inst_U41/port16_reg_1
    SLICE_X64Y97         LUT5 (Prop_lut5_I0_O)        0.150    65.395 r  inst_generated/inst_U41/port19_i_2/O
                         net (fo=1, routed)           0.625    66.019    inst_generated/inst_U97/AluFlagV
    SLICE_X65Y100        FDCE                                         r  inst_generated/inst_U97/port19_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.500   104.188    inst_generated/inst_U97/n_0_304_BUFG
    SLICE_X65Y100        FDCE                                         r  inst_generated/inst_U97/port19_reg/C
                         clock pessimism             -0.101   104.087    
                         clock uncertainty           -0.446   103.641    
    SLICE_X65Y100        FDCE (Setup_fdce_C_D)       -0.275   103.366    inst_generated/inst_U97/port19_reg
  -------------------------------------------------------------------
                         required time                        103.366    
                         arrival time                         -66.019    
  -------------------------------------------------------------------
                         slack                                 37.347    

Slack (MET) :             37.692ns  (required time - arrival time)
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U9/port16_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@50.000ns)
  Data Path Delay:        14.143ns  (logic 4.749ns (33.578%)  route 9.394ns (66.422%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        2.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 104.199 - 100.000 ) 
    Source Clock Delay      (SCD):    1.749ns = ( 51.749 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.747    51.749    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.203 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.460    55.664    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_3[0]
    SLICE_X72Y107        LUT6 (Prop_lut6_I1_O)        0.124    55.788 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.788    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    56.005 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          1.790    57.795    inst_generated/inst_U71/r_data_reg[7][0]
    SLICE_X68Y99         LUT3 (Prop_lut3_I1_O)        0.327    58.122 r  inst_generated/inst_U71/inst_mem_i_33/O
                         net (fo=2, routed)           0.598    58.719    inst_generated/inst_U71/inst_mem_i_33_n_1
    SLICE_X68Y100        LUT6 (Prop_lut6_I4_O)        0.326    59.045 f  inst_generated/inst_U71/inst_mem_i_2/O
                         net (fo=26, routed)          0.842    59.887    inst_generated/inst_U71/port22_reg_0
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.152    60.039 f  inst_generated/inst_U71/port22_i_3/O
                         net (fo=1, routed)           0.594    60.633    inst_generated/inst_U70/port15_reg_0
    SLICE_X66Y101        LUT6 (Prop_lut6_I0_O)        0.326    60.959 f  inst_generated/inst_U70/port22_i_2__0/O
                         net (fo=2, routed)           0.786    61.745    inst_generated/inst_U70/port22_i_2__0_n_1
    SLICE_X63Y101        LUT4 (Prop_lut4_I1_O)        0.119    61.864 r  inst_generated/inst_U70/inst_mem_i_42/O
                         net (fo=1, routed)           0.408    62.272    inst_generated/inst_U70/inst_mem_i_42_n_1
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.332    62.604 r  inst_generated/inst_U70/inst_mem_i_26/O
                         net (fo=26, routed)          1.355    63.959    inst_generated/inst_U41/dina[2]
    SLICE_X64Y96         LUT5 (Prop_lut5_I1_O)        0.124    64.083 r  inst_generated/inst_U41/port16_i_7/O
                         net (fo=1, routed)           0.794    64.877    inst_generated/inst_U41/port16_i_7_n_1
    SLICE_X63Y96         LUT4 (Prop_lut4_I2_O)        0.124    65.001 r  inst_generated/inst_U41/port16_i_2/O
                         net (fo=1, routed)           0.264    65.266    inst_generated/inst_U41/port16_i_2_n_1
    SLICE_X63Y96         LUT6 (Prop_lut6_I0_O)        0.124    65.390 r  inst_generated/inst_U41/port16_i_1/O
                         net (fo=2, routed)           0.503    65.893    inst_generated/inst_U9/port70
    SLICE_X65Y98         FDCE                                         r  inst_generated/inst_U9/port16_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.510   104.199    inst_generated/inst_U9/n_0_304_BUFG
    SLICE_X65Y98         FDCE                                         r  inst_generated/inst_U9/port16_reg/C
                         clock pessimism             -0.101   104.097    
                         clock uncertainty           -0.446   103.652    
    SLICE_X65Y98         FDCE (Setup_fdce_C_D)       -0.067   103.585    inst_generated/inst_U9/port16_reg
  -------------------------------------------------------------------
                         required time                        103.585    
                         arrival time                         -65.893    
  -------------------------------------------------------------------
                         slack                                 37.692    

Slack (MET) :             38.074ns  (required time - arrival time)
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U9/port17_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@50.000ns)
  Data Path Delay:        13.761ns  (logic 4.749ns (34.512%)  route 9.012ns (65.488%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        2.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 104.198 - 100.000 ) 
    Source Clock Delay      (SCD):    1.749ns = ( 51.749 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.747    51.749    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.203 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.460    55.664    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_3[0]
    SLICE_X72Y107        LUT6 (Prop_lut6_I1_O)        0.124    55.788 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.788    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    56.005 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          1.790    57.795    inst_generated/inst_U71/r_data_reg[7][0]
    SLICE_X68Y99         LUT3 (Prop_lut3_I1_O)        0.327    58.122 r  inst_generated/inst_U71/inst_mem_i_33/O
                         net (fo=2, routed)           0.598    58.719    inst_generated/inst_U71/inst_mem_i_33_n_1
    SLICE_X68Y100        LUT6 (Prop_lut6_I4_O)        0.326    59.045 f  inst_generated/inst_U71/inst_mem_i_2/O
                         net (fo=26, routed)          0.842    59.887    inst_generated/inst_U71/port22_reg_0
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.152    60.039 f  inst_generated/inst_U71/port22_i_3/O
                         net (fo=1, routed)           0.594    60.633    inst_generated/inst_U70/port15_reg_0
    SLICE_X66Y101        LUT6 (Prop_lut6_I0_O)        0.326    60.959 f  inst_generated/inst_U70/port22_i_2__0/O
                         net (fo=2, routed)           0.786    61.745    inst_generated/inst_U70/port22_i_2__0_n_1
    SLICE_X63Y101        LUT4 (Prop_lut4_I1_O)        0.119    61.864 r  inst_generated/inst_U70/inst_mem_i_42/O
                         net (fo=1, routed)           0.408    62.272    inst_generated/inst_U70/inst_mem_i_42_n_1
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.332    62.604 r  inst_generated/inst_U70/inst_mem_i_26/O
                         net (fo=26, routed)          1.026    63.630    inst_generated/inst_U41/dina[2]
    SLICE_X66Y97         LUT5 (Prop_lut5_I4_O)        0.124    63.754 r  inst_generated/inst_U41/port17_i_7/O
                         net (fo=1, routed)           0.430    64.184    inst_generated/inst_U41/port17_i_7_n_1
    SLICE_X65Y97         LUT4 (Prop_lut4_I2_O)        0.124    64.308 r  inst_generated/inst_U41/port17_i_2/O
                         net (fo=1, routed)           0.526    64.834    inst_generated/inst_U41/port17_i_2_n_1
    SLICE_X62Y97         LUT6 (Prop_lut6_I0_O)        0.124    64.958 r  inst_generated/inst_U41/port17_i_1/O
                         net (fo=2, routed)           0.552    65.510    inst_generated/inst_U9/port90
    SLICE_X63Y98         FDCE                                         r  inst_generated/inst_U9/port17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.509   104.198    inst_generated/inst_U9/n_0_304_BUFG
    SLICE_X63Y98         FDCE                                         r  inst_generated/inst_U9/port17_reg/C
                         clock pessimism             -0.101   104.096    
                         clock uncertainty           -0.446   103.651    
    SLICE_X63Y98         FDCE (Setup_fdce_C_D)       -0.067   103.584    inst_generated/inst_U9/port17_reg
  -------------------------------------------------------------------
                         required time                        103.584    
                         arrival time                         -65.510    
  -------------------------------------------------------------------
                         slack                                 38.074    

Slack (MET) :             38.456ns  (required time - arrival time)
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U97/port20_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@50.000ns)
  Data Path Delay:        13.527ns  (logic 4.668ns (34.509%)  route 8.859ns (65.491%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        2.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 104.199 - 100.000 ) 
    Source Clock Delay      (SCD):    1.749ns = ( 51.749 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.747    51.749    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.203 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.460    55.664    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_3[0]
    SLICE_X72Y107        LUT6 (Prop_lut6_I1_O)        0.124    55.788 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.788    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    56.005 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          1.790    57.795    inst_generated/inst_U71/r_data_reg[7][0]
    SLICE_X68Y99         LUT3 (Prop_lut3_I1_O)        0.327    58.122 r  inst_generated/inst_U71/inst_mem_i_33/O
                         net (fo=2, routed)           0.598    58.719    inst_generated/inst_U71/inst_mem_i_33_n_1
    SLICE_X68Y100        LUT6 (Prop_lut6_I4_O)        0.326    59.045 f  inst_generated/inst_U71/inst_mem_i_2/O
                         net (fo=26, routed)          0.935    59.981    inst_generated/inst_U71/port22_reg_0
    SLICE_X63Y100        LUT4 (Prop_lut4_I2_O)        0.150    60.131 r  inst_generated/inst_U71/inst_mem_i_75/O
                         net (fo=1, routed)           0.944    61.074    inst_generated/inst_U77/inst_mem_i_45_0
    SLICE_X66Y99         LUT6 (Prop_lut6_I3_O)        0.326    61.400 f  inst_generated/inst_U77/inst_mem_i_61/O
                         net (fo=1, routed)           0.282    61.682    inst_generated/inst_U63/port21_reg_3
    SLICE_X66Y99         LUT6 (Prop_lut6_I3_O)        0.124    61.806 r  inst_generated/inst_U63/inst_mem_i_45/O
                         net (fo=24, routed)          0.525    62.331    inst_generated/inst_U41/port20_reg_2
    SLICE_X66Y98         LUT5 (Prop_lut5_I1_O)        0.124    62.455 r  inst_generated/inst_U41/port20_i_3/O
                         net (fo=3, routed)           0.845    63.300    inst_generated/inst_U41/port20_i_3_n_1
    SLICE_X63Y98         LUT6 (Prop_lut6_I5_O)        0.124    63.424 r  inst_generated/inst_U41/port18_i_3/O
                         net (fo=3, routed)           0.324    63.748    inst_generated/inst_U41/port18_i_3_n_1
    SLICE_X62Y97         LUT6 (Prop_lut6_I5_O)        0.124    63.872 r  inst_generated/inst_U41/port16_i_3/O
                         net (fo=3, routed)           0.647    64.519    inst_generated/inst_U41/port2_reg
    SLICE_X63Y97         LUT6 (Prop_lut6_I5_O)        0.124    64.643 r  inst_generated/inst_U41/port19_i_3/O
                         net (fo=3, routed)           0.510    65.153    inst_generated/inst_U41/port16_reg_1
    SLICE_X66Y97         LUT6 (Prop_lut6_I0_O)        0.124    65.277 r  inst_generated/inst_U41/port20_i_1__0/O
                         net (fo=1, routed)           0.000    65.277    inst_generated/inst_U97/port20_reg_0
    SLICE_X66Y97         FDCE                                         r  inst_generated/inst_U97/port20_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.510   104.199    inst_generated/inst_U97/n_0_304_BUFG
    SLICE_X66Y97         FDCE                                         r  inst_generated/inst_U97/port20_reg/C
                         clock pessimism             -0.101   104.097    
                         clock uncertainty           -0.446   103.652    
    SLICE_X66Y97         FDCE (Setup_fdce_C_D)        0.081   103.733    inst_generated/inst_U97/port20_reg
  -------------------------------------------------------------------
                         required time                        103.733    
                         arrival time                         -65.277    
  -------------------------------------------------------------------
                         slack                                 38.456    

Slack (MET) :             38.553ns  (required time - arrival time)
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U9/port22_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@50.000ns)
  Data Path Delay:        13.290ns  (logic 4.625ns (34.799%)  route 8.665ns (65.201%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        2.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 104.198 - 100.000 ) 
    Source Clock Delay      (SCD):    1.749ns = ( 51.749 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.747    51.749    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.203 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.460    55.664    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_3[0]
    SLICE_X72Y107        LUT6 (Prop_lut6_I1_O)        0.124    55.788 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.788    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    56.005 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          1.790    57.795    inst_generated/inst_U71/r_data_reg[7][0]
    SLICE_X68Y99         LUT3 (Prop_lut3_I1_O)        0.327    58.122 r  inst_generated/inst_U71/inst_mem_i_33/O
                         net (fo=2, routed)           0.598    58.719    inst_generated/inst_U71/inst_mem_i_33_n_1
    SLICE_X68Y100        LUT6 (Prop_lut6_I4_O)        0.326    59.045 f  inst_generated/inst_U71/inst_mem_i_2/O
                         net (fo=26, routed)          0.842    59.887    inst_generated/inst_U71/port22_reg_0
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.152    60.039 f  inst_generated/inst_U71/port22_i_3/O
                         net (fo=1, routed)           0.594    60.633    inst_generated/inst_U70/port15_reg_0
    SLICE_X66Y101        LUT6 (Prop_lut6_I0_O)        0.326    60.959 f  inst_generated/inst_U70/port22_i_2__0/O
                         net (fo=2, routed)           0.786    61.745    inst_generated/inst_U70/port22_i_2__0_n_1
    SLICE_X63Y101        LUT4 (Prop_lut4_I1_O)        0.119    61.864 r  inst_generated/inst_U70/inst_mem_i_42/O
                         net (fo=1, routed)           0.408    62.272    inst_generated/inst_U70/inst_mem_i_42_n_1
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.332    62.604 r  inst_generated/inst_U70/inst_mem_i_26/O
                         net (fo=26, routed)          1.388    63.992    inst_generated/inst_U41/dina[2]
    SLICE_X64Y97         LUT5 (Prop_lut5_I3_O)        0.124    64.116 r  inst_generated/inst_U41/port22_i_2/O
                         net (fo=1, routed)           0.459    64.575    inst_generated/inst_U84/port22_reg_1
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    64.699 r  inst_generated/inst_U84/port22_i_1__0/O
                         net (fo=2, routed)           0.341    65.040    inst_generated/inst_U9/port70_4
    SLICE_X63Y98         FDCE                                         r  inst_generated/inst_U9/port22_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.509   104.198    inst_generated/inst_U9/n_0_304_BUFG
    SLICE_X63Y98         FDCE                                         r  inst_generated/inst_U9/port22_reg/C
                         clock pessimism             -0.101   104.096    
                         clock uncertainty           -0.446   103.651    
    SLICE_X63Y98         FDCE (Setup_fdce_C_D)       -0.058   103.593    inst_generated/inst_U9/port22_reg
  -------------------------------------------------------------------
                         required time                        103.593    
                         arrival time                         -65.040    
  -------------------------------------------------------------------
                         slack                                 38.553    

Slack (MET) :             38.620ns  (required time - arrival time)
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U9/port20_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@50.000ns)
  Data Path Delay:        13.220ns  (logic 4.625ns (34.985%)  route 8.595ns (65.015%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        2.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 104.198 - 100.000 ) 
    Source Clock Delay      (SCD):    1.749ns = ( 51.749 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.747    51.749    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.203 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.460    55.664    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_3[0]
    SLICE_X72Y107        LUT6 (Prop_lut6_I1_O)        0.124    55.788 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.788    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    56.005 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          1.790    57.795    inst_generated/inst_U71/r_data_reg[7][0]
    SLICE_X68Y99         LUT3 (Prop_lut3_I1_O)        0.327    58.122 r  inst_generated/inst_U71/inst_mem_i_33/O
                         net (fo=2, routed)           0.598    58.719    inst_generated/inst_U71/inst_mem_i_33_n_1
    SLICE_X68Y100        LUT6 (Prop_lut6_I4_O)        0.326    59.045 f  inst_generated/inst_U71/inst_mem_i_2/O
                         net (fo=26, routed)          0.842    59.887    inst_generated/inst_U71/port22_reg_0
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.152    60.039 f  inst_generated/inst_U71/port22_i_3/O
                         net (fo=1, routed)           0.594    60.633    inst_generated/inst_U70/port15_reg_0
    SLICE_X66Y101        LUT6 (Prop_lut6_I0_O)        0.326    60.959 f  inst_generated/inst_U70/port22_i_2__0/O
                         net (fo=2, routed)           0.786    61.745    inst_generated/inst_U70/port22_i_2__0_n_1
    SLICE_X63Y101        LUT4 (Prop_lut4_I1_O)        0.119    61.864 r  inst_generated/inst_U70/inst_mem_i_42/O
                         net (fo=1, routed)           0.408    62.272    inst_generated/inst_U70/inst_mem_i_42_n_1
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.332    62.604 r  inst_generated/inst_U70/inst_mem_i_26/O
                         net (fo=26, routed)          1.368    63.972    inst_generated/inst_U84/dina[1]
    SLICE_X66Y98         LUT2 (Prop_lut2_I1_O)        0.124    64.096 r  inst_generated/inst_U84/port20_i_4__0/O
                         net (fo=1, routed)           0.399    64.495    inst_generated/inst_U41/port20_reg_1
    SLICE_X65Y98         LUT6 (Prop_lut6_I4_O)        0.124    64.619 r  inst_generated/inst_U41/port20_i_1/O
                         net (fo=2, routed)           0.350    64.969    inst_generated/inst_U9/port70_2
    SLICE_X63Y98         FDCE                                         r  inst_generated/inst_U9/port20_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.509   104.198    inst_generated/inst_U9/n_0_304_BUFG
    SLICE_X63Y98         FDCE                                         r  inst_generated/inst_U9/port20_reg/C
                         clock pessimism             -0.101   104.096    
                         clock uncertainty           -0.446   103.651    
    SLICE_X63Y98         FDCE (Setup_fdce_C_D)       -0.061   103.590    inst_generated/inst_U9/port20_reg
  -------------------------------------------------------------------
                         required time                        103.590    
                         arrival time                         -64.969    
  -------------------------------------------------------------------
                         slack                                 38.620    

Slack (MET) :             38.761ns  (required time - arrival time)
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U9/port21_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@50.000ns)
  Data Path Delay:        13.110ns  (logic 4.625ns (35.278%)  route 8.485ns (64.722%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        2.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 104.199 - 100.000 ) 
    Source Clock Delay      (SCD):    1.749ns = ( 51.749 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.747    51.749    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.203 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.460    55.664    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_3[0]
    SLICE_X72Y107        LUT6 (Prop_lut6_I1_O)        0.124    55.788 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.788    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    56.005 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          1.790    57.795    inst_generated/inst_U71/r_data_reg[7][0]
    SLICE_X68Y99         LUT3 (Prop_lut3_I1_O)        0.327    58.122 r  inst_generated/inst_U71/inst_mem_i_33/O
                         net (fo=2, routed)           0.598    58.719    inst_generated/inst_U71/inst_mem_i_33_n_1
    SLICE_X68Y100        LUT6 (Prop_lut6_I4_O)        0.326    59.045 f  inst_generated/inst_U71/inst_mem_i_2/O
                         net (fo=26, routed)          0.842    59.887    inst_generated/inst_U71/port22_reg_0
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.152    60.039 f  inst_generated/inst_U71/port22_i_3/O
                         net (fo=1, routed)           0.594    60.633    inst_generated/inst_U70/port15_reg_0
    SLICE_X66Y101        LUT6 (Prop_lut6_I0_O)        0.326    60.959 f  inst_generated/inst_U70/port22_i_2__0/O
                         net (fo=2, routed)           0.786    61.745    inst_generated/inst_U70/port22_i_2__0_n_1
    SLICE_X63Y101        LUT4 (Prop_lut4_I1_O)        0.119    61.864 r  inst_generated/inst_U70/inst_mem_i_42/O
                         net (fo=1, routed)           0.408    62.272    inst_generated/inst_U70/inst_mem_i_42_n_1
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.332    62.604 r  inst_generated/inst_U70/inst_mem_i_26/O
                         net (fo=26, routed)          1.016    63.620    inst_generated/inst_U41/dina[2]
    SLICE_X65Y96         LUT5 (Prop_lut5_I2_O)        0.124    63.744 r  inst_generated/inst_U41/port21_i_2__0/O
                         net (fo=1, routed)           0.451    64.195    inst_generated/inst_U41/port21_i_2__0_n_1
    SLICE_X66Y98         LUT6 (Prop_lut6_I0_O)        0.124    64.319 r  inst_generated/inst_U41/port21_i_1__0/O
                         net (fo=2, routed)           0.541    64.860    inst_generated/inst_U9/port90_3
    SLICE_X66Y98         FDCE                                         r  inst_generated/inst_U9/port21_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.510   104.199    inst_generated/inst_U9/n_0_304_BUFG
    SLICE_X66Y98         FDCE                                         r  inst_generated/inst_U9/port21_reg/C
                         clock pessimism             -0.101   104.097    
                         clock uncertainty           -0.446   103.652    
    SLICE_X66Y98         FDCE (Setup_fdce_C_D)       -0.031   103.621    inst_generated/inst_U9/port21_reg
  -------------------------------------------------------------------
                         required time                        103.621    
                         arrival time                         -64.860    
  -------------------------------------------------------------------
                         slack                                 38.761    

Slack (MET) :             38.861ns  (required time - arrival time)
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U9/port19_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@50.000ns)
  Data Path Delay:        12.961ns  (logic 4.625ns (35.685%)  route 8.336ns (64.315%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        2.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 104.199 - 100.000 ) 
    Source Clock Delay      (SCD):    1.749ns = ( 51.749 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.747    51.749    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.203 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.460    55.664    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_3[0]
    SLICE_X72Y107        LUT6 (Prop_lut6_I1_O)        0.124    55.788 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.788    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    56.005 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          1.790    57.795    inst_generated/inst_U71/r_data_reg[7][0]
    SLICE_X68Y99         LUT3 (Prop_lut3_I1_O)        0.327    58.122 r  inst_generated/inst_U71/inst_mem_i_33/O
                         net (fo=2, routed)           0.598    58.719    inst_generated/inst_U71/inst_mem_i_33_n_1
    SLICE_X68Y100        LUT6 (Prop_lut6_I4_O)        0.326    59.045 f  inst_generated/inst_U71/inst_mem_i_2/O
                         net (fo=26, routed)          0.842    59.887    inst_generated/inst_U71/port22_reg_0
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.152    60.039 f  inst_generated/inst_U71/port22_i_3/O
                         net (fo=1, routed)           0.594    60.633    inst_generated/inst_U70/port15_reg_0
    SLICE_X66Y101        LUT6 (Prop_lut6_I0_O)        0.326    60.959 f  inst_generated/inst_U70/port22_i_2__0/O
                         net (fo=2, routed)           0.786    61.745    inst_generated/inst_U70/port22_i_2__0_n_1
    SLICE_X63Y101        LUT4 (Prop_lut4_I1_O)        0.119    61.864 r  inst_generated/inst_U70/inst_mem_i_42/O
                         net (fo=1, routed)           0.408    62.272    inst_generated/inst_U70/inst_mem_i_42_n_1
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.332    62.604 r  inst_generated/inst_U70/inst_mem_i_26/O
                         net (fo=26, routed)          0.969    63.573    inst_generated/inst_U41/dina[2]
    SLICE_X63Y97         LUT5 (Prop_lut5_I3_O)        0.124    63.697 r  inst_generated/inst_U41/port19_i_2__0/O
                         net (fo=1, routed)           0.520    64.217    inst_generated/inst_U41/port19_i_2__0_n_1
    SLICE_X63Y97         LUT6 (Prop_lut6_I0_O)        0.124    64.341 r  inst_generated/inst_U41/port19_i_1/O
                         net (fo=2, routed)           0.369    64.710    inst_generated/inst_U9/port90_1
    SLICE_X65Y98         FDCE                                         r  inst_generated/inst_U9/port19_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.510   104.199    inst_generated/inst_U9/n_0_304_BUFG
    SLICE_X65Y98         FDCE                                         r  inst_generated/inst_U9/port19_reg/C
                         clock pessimism             -0.101   104.097    
                         clock uncertainty           -0.446   103.652    
    SLICE_X65Y98         FDCE (Setup_fdce_C_D)       -0.081   103.571    inst_generated/inst_U9/port19_reg
  -------------------------------------------------------------------
                         required time                        103.571    
                         arrival time                         -64.710    
  -------------------------------------------------------------------
                         slack                                 38.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             146.958ns  (arrival time - required time)
  Source:                 inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U71/port17_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -150.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@250.000ns)
  Data Path Delay:        0.989ns  (logic 0.671ns (67.855%)  route 0.318ns (32.145%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        3.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 104.627 - 100.000 ) 
    Source Clock Delay      (SCD):    1.503ns = ( 251.503 - 250.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.500   251.503    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y119         FDRE                                         r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.418   251.921 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=18, routed)          0.318   252.239    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y118         MUXF7 (Prop_muxf7_S_O)       0.253   252.492 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=1, routed)           0.000   252.492    inst_generated/inst_U71/douta[5]
    SLICE_X8Y118         FDCE                                         r  inst_generated/inst_U71/port17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.621   104.627    inst_generated/inst_U71/n_0_304_BUFG
    SLICE_X8Y118         FDCE                                         r  inst_generated/inst_U71/port17_reg/C
                         clock pessimism              0.101   104.729    
                         clock uncertainty            0.446   105.174    
    SLICE_X8Y118         FDCE (Hold_fdce_C_D)         0.359   105.533    inst_generated/inst_U71/port17_reg
  -------------------------------------------------------------------
                         required time                       -105.533    
                         arrival time                         252.492    
  -------------------------------------------------------------------
                         slack                                146.958    

Slack (MET) :             146.970ns  (arrival time - required time)
  Source:                 inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U71/port19_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -150.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@250.000ns)
  Data Path Delay:        1.001ns  (logic 0.690ns (68.941%)  route 0.311ns (31.059%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 104.627 - 100.000 ) 
    Source Clock Delay      (SCD):    1.503ns = ( 251.503 - 250.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.500   251.503    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y119         FDRE                                         r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.418   251.921 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=36, routed)          0.311   252.232    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y118         LUT6 (Prop_lut6_I4_O)        0.100   252.332 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.332    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_2_n_0
    SLICE_X8Y118         MUXF7 (Prop_muxf7_I1_O)      0.172   252.504 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           0.000   252.504    inst_generated/inst_U71/douta[3]
    SLICE_X8Y118         FDCE                                         r  inst_generated/inst_U71/port19_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.621   104.627    inst_generated/inst_U71/n_0_304_BUFG
    SLICE_X8Y118         FDCE                                         r  inst_generated/inst_U71/port19_reg/C
                         clock pessimism              0.101   104.729    
                         clock uncertainty            0.446   105.174    
    SLICE_X8Y118         FDCE (Hold_fdce_C_D)         0.359   105.533    inst_generated/inst_U71/port19_reg
  -------------------------------------------------------------------
                         required time                       -105.533    
                         arrival time                         252.504    
  -------------------------------------------------------------------
                         slack                                146.970    

Slack (MET) :             147.077ns  (arrival time - required time)
  Source:                 inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U70/port15_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -150.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@250.000ns)
  Data Path Delay:        1.109ns  (logic 0.686ns (61.838%)  route 0.423ns (38.162%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 104.629 - 100.000 ) 
    Source Clock Delay      (SCD):    1.503ns = ( 251.503 - 250.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.500   251.503    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y119         FDRE                                         r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.418   251.921 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=36, routed)          0.423   252.344    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y117         LUT6 (Prop_lut6_I4_O)        0.100   252.444 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.444    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X8Y117         MUXF7 (Prop_muxf7_I0_O)      0.168   252.612 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.000   252.612    inst_generated/inst_U70/douta[7]
    SLICE_X8Y117         FDCE                                         r  inst_generated/inst_U70/port15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.623   104.629    inst_generated/inst_U70/n_0_304_BUFG
    SLICE_X8Y117         FDCE                                         r  inst_generated/inst_U70/port15_reg/C
                         clock pessimism              0.101   104.731    
                         clock uncertainty            0.446   105.176    
    SLICE_X8Y117         FDCE (Hold_fdce_C_D)         0.359   105.535    inst_generated/inst_U70/port15_reg
  -------------------------------------------------------------------
                         required time                       -105.535    
                         arrival time                         252.612    
  -------------------------------------------------------------------
                         slack                                147.077    

Slack (MET) :             147.082ns  (arrival time - required time)
  Source:                 inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U71/port16_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -150.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@250.000ns)
  Data Path Delay:        1.116ns  (logic 0.671ns (60.126%)  route 0.445ns (39.874%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        3.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 104.630 - 100.000 ) 
    Source Clock Delay      (SCD):    1.503ns = ( 251.503 - 250.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.500   251.503    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y119         FDRE                                         r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.418   251.921 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=18, routed)          0.445   252.366    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y116         MUXF7 (Prop_muxf7_S_O)       0.253   252.619 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=1, routed)           0.000   252.619    inst_generated/inst_U71/douta[6]
    SLICE_X8Y116         FDCE                                         r  inst_generated/inst_U71/port16_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.624   104.630    inst_generated/inst_U71/n_0_304_BUFG
    SLICE_X8Y116         FDCE                                         r  inst_generated/inst_U71/port16_reg/C
                         clock pessimism              0.101   104.732    
                         clock uncertainty            0.446   105.177    
    SLICE_X8Y116         FDCE (Hold_fdce_C_D)         0.359   105.536    inst_generated/inst_U71/port16_reg
  -------------------------------------------------------------------
                         required time                       -105.536    
                         arrival time                         252.619    
  -------------------------------------------------------------------
                         slack                                147.082    

Slack (MET) :             147.208ns  (arrival time - required time)
  Source:                 inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U71/port22_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -150.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@250.000ns)
  Data Path Delay:        1.243ns  (logic 0.671ns (53.991%)  route 0.572ns (46.009%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        3.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 104.631 - 100.000 ) 
    Source Clock Delay      (SCD):    1.503ns = ( 251.503 - 250.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.500   251.503    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y119         FDRE                                         r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.418   251.921 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=18, routed)          0.572   252.493    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y115         MUXF7 (Prop_muxf7_S_O)       0.253   252.746 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           0.000   252.746    inst_generated/inst_U71/douta[0]
    SLICE_X8Y115         FDCE                                         r  inst_generated/inst_U71/port22_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.625   104.631    inst_generated/inst_U71/n_0_304_BUFG
    SLICE_X8Y115         FDCE                                         r  inst_generated/inst_U71/port22_reg/C
                         clock pessimism              0.101   104.733    
                         clock uncertainty            0.446   105.178    
    SLICE_X8Y115         FDCE (Hold_fdce_C_D)         0.359   105.537    inst_generated/inst_U71/port22_reg
  -------------------------------------------------------------------
                         required time                       -105.537    
                         arrival time                         252.746    
  -------------------------------------------------------------------
                         slack                                147.208    

Slack (MET) :             147.216ns  (arrival time - required time)
  Source:                 inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U71/port20_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -150.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@250.000ns)
  Data Path Delay:        1.249ns  (logic 0.690ns (55.229%)  route 0.559ns (44.771%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 104.630 - 100.000 ) 
    Source Clock Delay      (SCD):    1.503ns = ( 251.503 - 250.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.500   251.503    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y119         FDRE                                         r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.418   251.921 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=36, routed)          0.559   252.480    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y116         LUT6 (Prop_lut6_I4_O)        0.100   252.580 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.580    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2_n_0
    SLICE_X8Y116         MUXF7 (Prop_muxf7_I1_O)      0.172   252.752 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           0.000   252.752    inst_generated/inst_U71/douta[2]
    SLICE_X8Y116         FDCE                                         r  inst_generated/inst_U71/port20_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.624   104.630    inst_generated/inst_U71/n_0_304_BUFG
    SLICE_X8Y116         FDCE                                         r  inst_generated/inst_U71/port20_reg/C
                         clock pessimism              0.101   104.732    
                         clock uncertainty            0.446   105.177    
    SLICE_X8Y116         FDCE (Hold_fdce_C_D)         0.359   105.536    inst_generated/inst_U71/port20_reg
  -------------------------------------------------------------------
                         required time                       -105.536    
                         arrival time                         252.752    
  -------------------------------------------------------------------
                         slack                                147.216    

Slack (MET) :             147.255ns  (arrival time - required time)
  Source:                 inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U71/port21_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -150.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@250.000ns)
  Data Path Delay:        1.224ns  (logic 0.689ns (56.306%)  route 0.535ns (43.694%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 104.627 - 100.000 ) 
    Source Clock Delay      (SCD):    1.503ns = ( 251.503 - 250.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.500   251.503    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y119         FDRE                                         r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.418   251.921 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=36, routed)          0.535   252.455    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X9Y118         LUT6 (Prop_lut6_I2_O)        0.100   252.555 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.555    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X9Y118         MUXF7 (Prop_muxf7_I0_O)      0.171   252.726 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.000   252.726    inst_generated/inst_U71/douta[1]
    SLICE_X9Y118         FDCE                                         r  inst_generated/inst_U71/port21_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.621   104.627    inst_generated/inst_U71/n_0_304_BUFG
    SLICE_X9Y118         FDCE                                         r  inst_generated/inst_U71/port21_reg/C
                         clock pessimism              0.101   104.729    
                         clock uncertainty            0.446   105.174    
    SLICE_X9Y118         FDCE (Hold_fdce_C_D)         0.297   105.471    inst_generated/inst_U71/port21_reg
  -------------------------------------------------------------------
                         required time                       -105.471    
                         arrival time                         252.726    
  -------------------------------------------------------------------
                         slack                                147.255    

Slack (MET) :             147.364ns  (arrival time - required time)
  Source:                 inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U71/port18_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -150.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@250.000ns)
  Data Path Delay:        1.337ns  (logic 0.640ns (47.880%)  route 0.697ns (52.119%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        3.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 104.631 - 100.000 ) 
    Source Clock Delay      (SCD):    1.503ns = ( 251.503 - 250.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.500   251.503    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y119         FDRE                                         r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.418   251.921 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=18, routed)          0.697   252.617    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y115         MUXF7 (Prop_muxf7_S_O)       0.222   252.839 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=1, routed)           0.000   252.839    inst_generated/inst_U71/douta[4]
    SLICE_X9Y115         FDCE                                         r  inst_generated/inst_U71/port18_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.625   104.631    inst_generated/inst_U71/n_0_304_BUFG
    SLICE_X9Y115         FDCE                                         r  inst_generated/inst_U71/port18_reg/C
                         clock pessimism              0.101   104.733    
                         clock uncertainty            0.446   105.178    
    SLICE_X9Y115         FDCE (Hold_fdce_C_D)         0.297   105.475    inst_generated/inst_U71/port18_reg
  -------------------------------------------------------------------
                         required time                       -105.475    
                         arrival time                         252.839    
  -------------------------------------------------------------------
                         slack                                147.364    

Slack (MET) :             147.382ns  (arrival time - required time)
  Source:                 inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U70/port16_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -150.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@250.000ns)
  Data Path Delay:        1.417ns  (logic 0.686ns (48.427%)  route 0.731ns (51.573%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 104.631 - 100.000 ) 
    Source Clock Delay      (SCD):    1.503ns = ( 251.503 - 250.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.500   251.503    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y119         FDRE                                         r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.418   251.921 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=36, routed)          0.731   252.651    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y115         LUT6 (Prop_lut6_I4_O)        0.100   252.751 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.751    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X8Y115         MUXF7 (Prop_muxf7_I0_O)      0.168   252.919 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.000   252.919    inst_generated/inst_U70/douta[6]
    SLICE_X8Y115         FDCE                                         r  inst_generated/inst_U70/port16_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.625   104.631    inst_generated/inst_U70/n_0_304_BUFG
    SLICE_X8Y115         FDCE                                         r  inst_generated/inst_U70/port16_reg/C
                         clock pessimism              0.101   104.733    
                         clock uncertainty            0.446   105.178    
    SLICE_X8Y115         FDCE (Hold_fdce_C_D)         0.359   105.537    inst_generated/inst_U70/port16_reg
  -------------------------------------------------------------------
                         required time                       -105.537    
                         arrival time                         252.919    
  -------------------------------------------------------------------
                         slack                                147.382    

Slack (MET) :             147.693ns  (arrival time - required time)
  Source:                 inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U64/port19_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -150.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@250.000ns)
  Data Path Delay:        1.734ns  (logic 0.653ns (37.660%)  route 1.081ns (62.340%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        3.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 104.637 - 100.000 ) 
    Source Clock Delay      (SCD):    1.503ns = ( 251.503 - 250.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.500   251.503    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y119         FDRE                                         r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.418   251.921 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=18, routed)          1.081   253.002    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y141         MUXF7 (Prop_muxf7_S_O)       0.235   253.237 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0/O
                         net (fo=1, routed)           0.000   253.237    inst_generated/inst_U64/douta[3]
    SLICE_X8Y141         FDCE                                         r  inst_generated/inst_U64/port19_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.631   104.637    inst_generated/inst_U64/n_0_304_BUFG
    SLICE_X8Y141         FDCE                                         r  inst_generated/inst_U64/port19_reg/C
                         clock pessimism              0.101   104.739    
                         clock uncertainty            0.446   105.184    
    SLICE_X8Y141         FDCE (Hold_fdce_C_D)         0.359   105.543    inst_generated/inst_U64/port19_reg
  -------------------------------------------------------------------
                         required time                       -105.543    
                         arrival time                         253.237    
  -------------------------------------------------------------------
                         slack                                147.693    





---------------------------------------------------------------------------------------------------
From Clock:  clkRamN_clk_wiz_5Mhz
  To Clock:  clk5_clk_wiz_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack      131.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       52.656ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             131.546ns  (required time - arrival time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U97/port19_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            145.041ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        14.998ns  (logic 4.689ns (31.264%)  route 10.309ns (68.736%))
  Logic Levels:           10  (LUT3=2 LUT5=2 LUT6=5 RAMB36E1=1)
  Clock Path Skew:        2.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 304.188 - 300.000 ) 
    Source Clock Delay      (SCD):    1.863ns = ( 156.822 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   156.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   152.846 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   154.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.861   156.822    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   159.694 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   159.759    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/cascadelata_tmp
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   160.184 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.361   163.545    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1][0]
    SLICE_X34Y56         LUT3 (Prop_lut3_I0_O)        0.124   163.669 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           2.745   166.413    inst_generated/inst_U77/Bus1_U77
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.150   166.563 f  inst_generated/inst_U77/inst_mem_i_73/O
                         net (fo=1, routed)           0.290   166.853    inst_generated/inst_U77/inst_mem_i_73_n_1
    SLICE_X66Y99         LUT6 (Prop_lut6_I0_O)        0.348   167.201 f  inst_generated/inst_U77/inst_mem_i_61/O
                         net (fo=1, routed)           0.282   167.483    inst_generated/inst_U63/port21_reg_3
    SLICE_X66Y99         LUT6 (Prop_lut6_I3_O)        0.124   167.607 r  inst_generated/inst_U63/inst_mem_i_45/O
                         net (fo=24, routed)          0.525   168.132    inst_generated/inst_U41/port20_reg_2
    SLICE_X66Y98         LUT5 (Prop_lut5_I1_O)        0.124   168.256 r  inst_generated/inst_U41/port20_i_3/O
                         net (fo=3, routed)           0.845   169.101    inst_generated/inst_U41/port20_i_3_n_1
    SLICE_X63Y98         LUT6 (Prop_lut6_I5_O)        0.124   169.225 r  inst_generated/inst_U41/port18_i_3/O
                         net (fo=3, routed)           0.324   169.549    inst_generated/inst_U41/port18_i_3_n_1
    SLICE_X62Y97         LUT6 (Prop_lut6_I5_O)        0.124   169.673 r  inst_generated/inst_U41/port16_i_3/O
                         net (fo=3, routed)           0.647   170.320    inst_generated/inst_U41/port2_reg
    SLICE_X63Y97         LUT6 (Prop_lut6_I5_O)        0.124   170.444 r  inst_generated/inst_U41/port19_i_3/O
                         net (fo=3, routed)           0.601   171.045    inst_generated/inst_U41/port16_reg_1
    SLICE_X64Y97         LUT5 (Prop_lut5_I0_O)        0.150   171.195 r  inst_generated/inst_U41/port19_i_2/O
                         net (fo=1, routed)           0.625   171.820    inst_generated/inst_U97/AluFlagV
    SLICE_X65Y100        FDCE                                         r  inst_generated/inst_U97/port19_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   301.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.500   304.188    inst_generated/inst_U97/n_0_304_BUFG
    SLICE_X65Y100        FDCE                                         r  inst_generated/inst_U97/port19_reg/C
                         clock pessimism             -0.101   304.087    
                         clock uncertainty           -0.446   303.641    
    SLICE_X65Y100        FDCE (Setup_fdce_C_D)       -0.275   303.366    inst_generated/inst_U97/port19_reg
  -------------------------------------------------------------------
                         required time                        303.366    
                         arrival time                        -171.820    
  -------------------------------------------------------------------
                         slack                                131.546    

Slack (MET) :             131.974ns  (required time - arrival time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U97/port21_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            145.041ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        14.885ns  (logic 4.663ns (31.327%)  route 10.222ns (68.672%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT5=2 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 304.199 - 300.000 ) 
    Source Clock Delay      (SCD):    1.863ns = ( 156.822 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   156.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   152.846 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   154.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.861   156.822    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   159.694 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   159.759    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/cascadelata_tmp
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   160.184 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.361   163.545    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1][0]
    SLICE_X34Y56         LUT3 (Prop_lut3_I0_O)        0.124   163.669 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           2.745   166.413    inst_generated/inst_U77/Bus1_U77
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.150   166.563 f  inst_generated/inst_U77/inst_mem_i_73/O
                         net (fo=1, routed)           0.290   166.853    inst_generated/inst_U77/inst_mem_i_73_n_1
    SLICE_X66Y99         LUT6 (Prop_lut6_I0_O)        0.348   167.201 f  inst_generated/inst_U77/inst_mem_i_61/O
                         net (fo=1, routed)           0.282   167.483    inst_generated/inst_U63/port21_reg_3
    SLICE_X66Y99         LUT6 (Prop_lut6_I3_O)        0.124   167.607 r  inst_generated/inst_U63/inst_mem_i_45/O
                         net (fo=24, routed)          0.839   168.446    inst_generated/inst_U41/port20_reg_2
    SLICE_X64Y96         LUT5 (Prop_lut5_I2_O)        0.124   168.570 f  inst_generated/inst_U41/port17_i_6/O
                         net (fo=4, routed)           1.020   169.589    inst_generated/inst_U41/port17_i_6_n_1
    SLICE_X64Y96         LUT5 (Prop_lut5_I0_O)        0.124   169.713 f  inst_generated/inst_U41/port16_i_7/O
                         net (fo=1, routed)           0.794   170.507    inst_generated/inst_U41/port16_i_7_n_1
    SLICE_X63Y96         LUT4 (Prop_lut4_I2_O)        0.124   170.631 f  inst_generated/inst_U41/port16_i_2/O
                         net (fo=1, routed)           0.264   170.896    inst_generated/inst_U41/port16_i_2_n_1
    SLICE_X63Y96         LUT6 (Prop_lut6_I0_O)        0.124   171.020 f  inst_generated/inst_U41/port16_i_1/O
                         net (fo=2, routed)           0.563   171.582    inst_generated/inst_U84/port70_0
    SLICE_X65Y97         LUT6 (Prop_lut6_I3_O)        0.124   171.706 r  inst_generated/inst_U84/port21_i_1/O
                         net (fo=1, routed)           0.000   171.706    inst_generated/inst_U97/port21_reg_0
    SLICE_X65Y97         FDCE                                         r  inst_generated/inst_U97/port21_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   301.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.510   304.199    inst_generated/inst_U97/n_0_304_BUFG
    SLICE_X65Y97         FDCE                                         r  inst_generated/inst_U97/port21_reg/C
                         clock pessimism             -0.101   304.097    
                         clock uncertainty           -0.446   303.652    
    SLICE_X65Y97         FDCE (Setup_fdce_C_D)        0.029   303.681    inst_generated/inst_U97/port21_reg
  -------------------------------------------------------------------
                         required time                        303.681    
                         arrival time                        -171.706    
  -------------------------------------------------------------------
                         slack                                131.974    

Slack (MET) :             132.062ns  (required time - arrival time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U9/port16_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            145.041ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        14.701ns  (logic 4.539ns (30.876%)  route 10.162ns (69.124%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=2 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 304.199 - 300.000 ) 
    Source Clock Delay      (SCD):    1.863ns = ( 156.822 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   156.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   152.846 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   154.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.861   156.822    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   159.694 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   159.759    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/cascadelata_tmp
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   160.184 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.361   163.545    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1][0]
    SLICE_X34Y56         LUT3 (Prop_lut3_I0_O)        0.124   163.669 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           2.745   166.413    inst_generated/inst_U77/Bus1_U77
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.150   166.563 f  inst_generated/inst_U77/inst_mem_i_73/O
                         net (fo=1, routed)           0.290   166.853    inst_generated/inst_U77/inst_mem_i_73_n_1
    SLICE_X66Y99         LUT6 (Prop_lut6_I0_O)        0.348   167.201 f  inst_generated/inst_U77/inst_mem_i_61/O
                         net (fo=1, routed)           0.282   167.483    inst_generated/inst_U63/port21_reg_3
    SLICE_X66Y99         LUT6 (Prop_lut6_I3_O)        0.124   167.607 r  inst_generated/inst_U63/inst_mem_i_45/O
                         net (fo=24, routed)          0.839   168.446    inst_generated/inst_U41/port20_reg_2
    SLICE_X64Y96         LUT5 (Prop_lut5_I2_O)        0.124   168.570 r  inst_generated/inst_U41/port17_i_6/O
                         net (fo=4, routed)           1.020   169.589    inst_generated/inst_U41/port17_i_6_n_1
    SLICE_X64Y96         LUT5 (Prop_lut5_I0_O)        0.124   169.713 r  inst_generated/inst_U41/port16_i_7/O
                         net (fo=1, routed)           0.794   170.507    inst_generated/inst_U41/port16_i_7_n_1
    SLICE_X63Y96         LUT4 (Prop_lut4_I2_O)        0.124   170.631 r  inst_generated/inst_U41/port16_i_2/O
                         net (fo=1, routed)           0.264   170.896    inst_generated/inst_U41/port16_i_2_n_1
    SLICE_X63Y96         LUT6 (Prop_lut6_I0_O)        0.124   171.020 r  inst_generated/inst_U41/port16_i_1/O
                         net (fo=2, routed)           0.503   171.523    inst_generated/inst_U9/port70
    SLICE_X65Y98         FDCE                                         r  inst_generated/inst_U9/port16_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   301.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.510   304.199    inst_generated/inst_U9/n_0_304_BUFG
    SLICE_X65Y98         FDCE                                         r  inst_generated/inst_U9/port16_reg/C
                         clock pessimism             -0.101   304.097    
                         clock uncertainty           -0.446   303.652    
    SLICE_X65Y98         FDCE (Setup_fdce_C_D)       -0.067   303.585    inst_generated/inst_U9/port16_reg
  -------------------------------------------------------------------
                         required time                        303.585    
                         arrival time                        -171.523    
  -------------------------------------------------------------------
                         slack                                132.062    

Slack (MET) :             132.644ns  (required time - arrival time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U9/port17_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            145.041ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        14.356ns  (logic 1.392ns (9.696%)  route 12.964ns (90.303%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 304.198 - 300.000 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 156.584 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   156.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   152.846 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   154.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.623   156.584    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X58Y85         FDRE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.524   157.108 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           5.174   162.283    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y28          LUT3 (Prop_lut3_I1_O)        0.124   162.407 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           4.400   166.806    inst_generated/inst_U70/port22_reg_2[0]
    SLICE_X62Y100        LUT6 (Prop_lut6_I2_O)        0.124   166.930 r  inst_generated/inst_U70/inst_mem_i_46/O
                         net (fo=1, routed)           0.448   167.379    inst_generated/inst_U63/port22_reg_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I2_O)        0.124   167.503 r  inst_generated/inst_U63/inst_mem_i_28/O
                         net (fo=28, routed)          0.696   168.198    inst_generated/inst_U41/dina[0]
    SLICE_X67Y97         LUT3 (Prop_lut3_I1_O)        0.124   168.322 r  inst_generated/inst_U41/port17_i_10/O
                         net (fo=1, routed)           0.738   169.060    inst_generated/inst_U41/port17_i_10_n_1
    SLICE_X66Y97         LUT5 (Prop_lut5_I1_O)        0.124   169.184 r  inst_generated/inst_U41/port17_i_7/O
                         net (fo=1, routed)           0.430   169.614    inst_generated/inst_U41/port17_i_7_n_1
    SLICE_X65Y97         LUT4 (Prop_lut4_I2_O)        0.124   169.738 r  inst_generated/inst_U41/port17_i_2/O
                         net (fo=1, routed)           0.526   170.264    inst_generated/inst_U41/port17_i_2_n_1
    SLICE_X62Y97         LUT6 (Prop_lut6_I0_O)        0.124   170.388 r  inst_generated/inst_U41/port17_i_1/O
                         net (fo=2, routed)           0.552   170.940    inst_generated/inst_U9/port90
    SLICE_X63Y98         FDCE                                         r  inst_generated/inst_U9/port17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   301.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.509   304.198    inst_generated/inst_U9/n_0_304_BUFG
    SLICE_X63Y98         FDCE                                         r  inst_generated/inst_U9/port17_reg/C
                         clock pessimism             -0.101   304.096    
                         clock uncertainty           -0.446   303.651    
    SLICE_X63Y98         FDCE (Setup_fdce_C_D)       -0.067   303.584    inst_generated/inst_U9/port17_reg
  -------------------------------------------------------------------
                         required time                        303.584    
                         arrival time                        -170.940    
  -------------------------------------------------------------------
                         slack                                132.644    

Slack (MET) :             132.655ns  (required time - arrival time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U97/port20_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            145.041ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        14.256ns  (logic 4.663ns (32.710%)  route 9.593ns (67.290%))
  Logic Levels:           10  (LUT3=2 LUT5=1 LUT6=6 RAMB36E1=1)
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 304.199 - 300.000 ) 
    Source Clock Delay      (SCD):    1.863ns = ( 156.822 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   156.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   152.846 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   154.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.861   156.822    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   159.694 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   159.759    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/cascadelata_tmp
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   160.184 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.361   163.545    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1][0]
    SLICE_X34Y56         LUT3 (Prop_lut3_I0_O)        0.124   163.669 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           2.745   166.413    inst_generated/inst_U77/Bus1_U77
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.150   166.563 f  inst_generated/inst_U77/inst_mem_i_73/O
                         net (fo=1, routed)           0.290   166.853    inst_generated/inst_U77/inst_mem_i_73_n_1
    SLICE_X66Y99         LUT6 (Prop_lut6_I0_O)        0.348   167.201 f  inst_generated/inst_U77/inst_mem_i_61/O
                         net (fo=1, routed)           0.282   167.483    inst_generated/inst_U63/port21_reg_3
    SLICE_X66Y99         LUT6 (Prop_lut6_I3_O)        0.124   167.607 r  inst_generated/inst_U63/inst_mem_i_45/O
                         net (fo=24, routed)          0.525   168.132    inst_generated/inst_U41/port20_reg_2
    SLICE_X66Y98         LUT5 (Prop_lut5_I1_O)        0.124   168.256 r  inst_generated/inst_U41/port20_i_3/O
                         net (fo=3, routed)           0.845   169.101    inst_generated/inst_U41/port20_i_3_n_1
    SLICE_X63Y98         LUT6 (Prop_lut6_I5_O)        0.124   169.225 r  inst_generated/inst_U41/port18_i_3/O
                         net (fo=3, routed)           0.324   169.549    inst_generated/inst_U41/port18_i_3_n_1
    SLICE_X62Y97         LUT6 (Prop_lut6_I5_O)        0.124   169.673 r  inst_generated/inst_U41/port16_i_3/O
                         net (fo=3, routed)           0.647   170.320    inst_generated/inst_U41/port2_reg
    SLICE_X63Y97         LUT6 (Prop_lut6_I5_O)        0.124   170.444 r  inst_generated/inst_U41/port19_i_3/O
                         net (fo=3, routed)           0.510   170.953    inst_generated/inst_U41/port16_reg_1
    SLICE_X66Y97         LUT6 (Prop_lut6_I0_O)        0.124   171.077 r  inst_generated/inst_U41/port20_i_1__0/O
                         net (fo=1, routed)           0.000   171.077    inst_generated/inst_U97/port20_reg_0
    SLICE_X66Y97         FDCE                                         r  inst_generated/inst_U97/port20_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   301.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.510   304.199    inst_generated/inst_U97/n_0_304_BUFG
    SLICE_X66Y97         FDCE                                         r  inst_generated/inst_U97/port20_reg/C
                         clock pessimism             -0.101   304.097    
                         clock uncertainty           -0.446   303.652    
    SLICE_X66Y97         FDCE (Setup_fdce_C_D)        0.081   303.733    inst_generated/inst_U97/port20_reg
  -------------------------------------------------------------------
                         required time                        303.733    
                         arrival time                        -171.077    
  -------------------------------------------------------------------
                         slack                                132.655    

Slack (MET) :             132.771ns  (required time - arrival time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U97/port22_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            145.041ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        14.090ns  (logic 4.735ns (33.605%)  route 9.355ns (66.395%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT5=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 304.199 - 300.000 ) 
    Source Clock Delay      (SCD):    1.863ns = ( 156.822 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   156.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   152.846 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   154.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.861   156.822    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   159.694 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   159.759    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/cascadelata_tmp
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   160.184 f  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.361   163.545    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1][0]
    SLICE_X34Y56         LUT3 (Prop_lut3_I0_O)        0.124   163.669 f  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           2.745   166.413    inst_generated/inst_U77/Bus1_U77
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.150   166.563 r  inst_generated/inst_U77/inst_mem_i_73/O
                         net (fo=1, routed)           0.290   166.853    inst_generated/inst_U77/inst_mem_i_73_n_1
    SLICE_X66Y99         LUT6 (Prop_lut6_I0_O)        0.348   167.201 r  inst_generated/inst_U77/inst_mem_i_61/O
                         net (fo=1, routed)           0.282   167.483    inst_generated/inst_U63/port21_reg_3
    SLICE_X66Y99         LUT6 (Prop_lut6_I3_O)        0.124   167.607 f  inst_generated/inst_U63/inst_mem_i_45/O
                         net (fo=24, routed)          0.785   168.392    inst_generated/inst_U63/dina[1]
    SLICE_X63Y96         LUT5 (Prop_lut5_I0_O)        0.124   168.516 r  inst_generated/inst_U63/port18_i_6/O
                         net (fo=4, routed)           0.426   168.942    inst_generated/inst_U63/port2_reg_0
    SLICE_X63Y96         LUT2 (Prop_lut2_I0_O)        0.118   169.060 r  inst_generated/inst_U63/port21_i_6/O
                         net (fo=1, routed)           0.820   169.880    inst_generated/inst_U84/port22_reg_4
    SLICE_X64Y96         LUT6 (Prop_lut6_I5_O)        0.326   170.206 f  inst_generated/inst_U84/port21_i_3/O
                         net (fo=2, routed)           0.582   170.788    inst_generated/inst_U84/port21_i_3_n_1
    SLICE_X65Y97         LUT6 (Prop_lut6_I4_O)        0.124   170.912 r  inst_generated/inst_U84/port22_i_1/O
                         net (fo=1, routed)           0.000   170.912    inst_generated/inst_U97/port90
    SLICE_X65Y97         FDCE                                         r  inst_generated/inst_U97/port22_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   301.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.510   304.199    inst_generated/inst_U97/n_0_304_BUFG
    SLICE_X65Y97         FDCE                                         r  inst_generated/inst_U97/port22_reg/C
                         clock pessimism             -0.101   304.097    
                         clock uncertainty           -0.446   303.652    
    SLICE_X65Y97         FDCE (Setup_fdce_C_D)        0.031   303.683    inst_generated/inst_U97/port22_reg
  -------------------------------------------------------------------
                         required time                        303.683    
                         arrival time                        -170.912    
  -------------------------------------------------------------------
                         slack                                132.771    

Slack (MET) :             133.219ns  (required time - arrival time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U9/port19_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            145.041ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        13.767ns  (logic 1.268ns (9.210%)  route 12.499ns (90.790%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        2.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 304.199 - 300.000 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 156.584 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   156.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   152.846 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   154.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.623   156.584    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X58Y85         FDRE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.524   157.108 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           5.174   162.283    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y28          LUT3 (Prop_lut3_I1_O)        0.124   162.407 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           4.400   166.806    inst_generated/inst_U70/port22_reg_2[0]
    SLICE_X62Y100        LUT6 (Prop_lut6_I2_O)        0.124   166.930 r  inst_generated/inst_U70/inst_mem_i_46/O
                         net (fo=1, routed)           0.448   167.379    inst_generated/inst_U63/port22_reg_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I2_O)        0.124   167.503 r  inst_generated/inst_U63/inst_mem_i_28/O
                         net (fo=28, routed)          0.919   168.422    inst_generated/inst_U41/dina[0]
    SLICE_X64Y96         LUT6 (Prop_lut6_I4_O)        0.124   168.546 r  inst_generated/inst_U41/port20_i_2__0/O
                         net (fo=3, routed)           0.669   169.215    inst_generated/inst_U41/port20_i_2__0_n_1
    SLICE_X63Y97         LUT5 (Prop_lut5_I4_O)        0.124   169.339 r  inst_generated/inst_U41/port19_i_2__0/O
                         net (fo=1, routed)           0.520   169.859    inst_generated/inst_U41/port19_i_2__0_n_1
    SLICE_X63Y97         LUT6 (Prop_lut6_I0_O)        0.124   169.983 r  inst_generated/inst_U41/port19_i_1/O
                         net (fo=2, routed)           0.369   170.351    inst_generated/inst_U9/port90_1
    SLICE_X65Y98         FDCE                                         r  inst_generated/inst_U9/port19_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   301.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.510   304.199    inst_generated/inst_U9/n_0_304_BUFG
    SLICE_X65Y98         FDCE                                         r  inst_generated/inst_U9/port19_reg/C
                         clock pessimism             -0.101   304.097    
                         clock uncertainty           -0.446   303.652    
    SLICE_X65Y98         FDCE (Setup_fdce_C_D)       -0.081   303.571    inst_generated/inst_U9/port19_reg
  -------------------------------------------------------------------
                         required time                        303.571    
                         arrival time                        -170.352    
  -------------------------------------------------------------------
                         slack                                133.219    

Slack (MET) :             133.281ns  (required time - arrival time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U9/port21_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            145.041ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        13.518ns  (logic 4.415ns (32.660%)  route 9.103ns (67.340%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 304.199 - 300.000 ) 
    Source Clock Delay      (SCD):    1.863ns = ( 156.822 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   156.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   152.846 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   154.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.861   156.822    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   159.694 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   159.759    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/cascadelata_tmp
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   160.184 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.361   163.545    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1][0]
    SLICE_X34Y56         LUT3 (Prop_lut3_I0_O)        0.124   163.669 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           2.745   166.413    inst_generated/inst_U77/Bus1_U77
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.150   166.563 f  inst_generated/inst_U77/inst_mem_i_73/O
                         net (fo=1, routed)           0.290   166.853    inst_generated/inst_U77/inst_mem_i_73_n_1
    SLICE_X66Y99         LUT6 (Prop_lut6_I0_O)        0.348   167.201 f  inst_generated/inst_U77/inst_mem_i_61/O
                         net (fo=1, routed)           0.282   167.483    inst_generated/inst_U63/port21_reg_3
    SLICE_X66Y99         LUT6 (Prop_lut6_I3_O)        0.124   167.607 r  inst_generated/inst_U63/inst_mem_i_45/O
                         net (fo=24, routed)          0.839   168.446    inst_generated/inst_U41/port20_reg_2
    SLICE_X64Y96         LUT5 (Prop_lut5_I2_O)        0.124   168.570 r  inst_generated/inst_U41/port17_i_6/O
                         net (fo=4, routed)           0.530   169.100    inst_generated/inst_U41/port17_i_6_n_1
    SLICE_X65Y96         LUT5 (Prop_lut5_I0_O)        0.124   169.224 r  inst_generated/inst_U41/port21_i_2__0/O
                         net (fo=1, routed)           0.451   169.675    inst_generated/inst_U41/port21_i_2__0_n_1
    SLICE_X66Y98         LUT6 (Prop_lut6_I0_O)        0.124   169.799 r  inst_generated/inst_U41/port21_i_1__0/O
                         net (fo=2, routed)           0.541   170.340    inst_generated/inst_U9/port90_3
    SLICE_X66Y98         FDCE                                         r  inst_generated/inst_U9/port21_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   301.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.510   304.199    inst_generated/inst_U9/n_0_304_BUFG
    SLICE_X66Y98         FDCE                                         r  inst_generated/inst_U9/port21_reg/C
                         clock pessimism             -0.101   304.097    
                         clock uncertainty           -0.446   303.652    
    SLICE_X66Y98         FDCE (Setup_fdce_C_D)       -0.031   303.621    inst_generated/inst_U9/port21_reg
  -------------------------------------------------------------------
                         required time                        303.621    
                         arrival time                        -170.340    
  -------------------------------------------------------------------
                         slack                                133.281    

Slack (MET) :             133.349ns  (required time - arrival time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U9/port22_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            145.041ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        13.422ns  (logic 4.415ns (32.893%)  route 9.007ns (67.107%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 304.198 - 300.000 ) 
    Source Clock Delay      (SCD):    1.863ns = ( 156.822 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   156.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   152.846 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   154.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.861   156.822    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   159.694 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   159.759    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/cascadelata_tmp
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   160.184 f  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.361   163.545    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1][0]
    SLICE_X34Y56         LUT3 (Prop_lut3_I0_O)        0.124   163.669 f  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           2.745   166.413    inst_generated/inst_U77/Bus1_U77
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.150   166.563 r  inst_generated/inst_U77/inst_mem_i_73/O
                         net (fo=1, routed)           0.290   166.853    inst_generated/inst_U77/inst_mem_i_73_n_1
    SLICE_X66Y99         LUT6 (Prop_lut6_I0_O)        0.348   167.201 r  inst_generated/inst_U77/inst_mem_i_61/O
                         net (fo=1, routed)           0.282   167.483    inst_generated/inst_U63/port21_reg_3
    SLICE_X66Y99         LUT6 (Prop_lut6_I3_O)        0.124   167.607 f  inst_generated/inst_U63/inst_mem_i_45/O
                         net (fo=24, routed)          0.785   168.392    inst_generated/inst_U63/dina[1]
    SLICE_X63Y96         LUT5 (Prop_lut5_I0_O)        0.124   168.516 r  inst_generated/inst_U63/port18_i_6/O
                         net (fo=4, routed)           0.680   169.196    inst_generated/inst_U41/port19_reg_3
    SLICE_X64Y97         LUT5 (Prop_lut5_I0_O)        0.124   169.320 r  inst_generated/inst_U41/port22_i_2/O
                         net (fo=1, routed)           0.459   169.779    inst_generated/inst_U84/port22_reg_1
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124   169.903 r  inst_generated/inst_U84/port22_i_1__0/O
                         net (fo=2, routed)           0.341   170.244    inst_generated/inst_U9/port70_4
    SLICE_X63Y98         FDCE                                         r  inst_generated/inst_U9/port22_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   301.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.509   304.198    inst_generated/inst_U9/n_0_304_BUFG
    SLICE_X63Y98         FDCE                                         r  inst_generated/inst_U9/port22_reg/C
                         clock pessimism             -0.101   304.096    
                         clock uncertainty           -0.446   303.651    
    SLICE_X63Y98         FDCE (Setup_fdce_C_D)       -0.058   303.593    inst_generated/inst_U9/port22_reg
  -------------------------------------------------------------------
                         required time                        303.593    
                         arrival time                        -170.244    
  -------------------------------------------------------------------
                         slack                                133.349    

Slack (MET) :             133.393ns  (required time - arrival time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U9/port18_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            145.041ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        13.592ns  (logic 1.496ns (11.006%)  route 12.096ns (88.994%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        2.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 304.198 - 300.000 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 156.584 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   156.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   152.846 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   154.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.623   156.584    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X58Y85         FDRE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.524   157.108 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           5.174   162.283    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y28          LUT3 (Prop_lut3_I1_O)        0.124   162.407 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           4.400   166.806    inst_generated/inst_U70/port22_reg_2[0]
    SLICE_X62Y100        LUT6 (Prop_lut6_I2_O)        0.124   166.930 r  inst_generated/inst_U70/inst_mem_i_46/O
                         net (fo=1, routed)           0.448   167.379    inst_generated/inst_U63/port22_reg_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I2_O)        0.124   167.503 r  inst_generated/inst_U63/inst_mem_i_28/O
                         net (fo=28, routed)          0.919   168.422    inst_generated/inst_U41/dina[0]
    SLICE_X64Y96         LUT6 (Prop_lut6_I4_O)        0.124   168.546 r  inst_generated/inst_U41/port20_i_2__0/O
                         net (fo=3, routed)           0.669   169.215    inst_generated/inst_U41/port20_i_2__0_n_1
    SLICE_X63Y97         LUT5 (Prop_lut5_I1_O)        0.150   169.365 r  inst_generated/inst_U41/port18_i_2/O
                         net (fo=1, routed)           0.154   169.519    inst_generated/inst_U41/port18_i_2_n_1
    SLICE_X63Y97         LUT6 (Prop_lut6_I0_O)        0.326   169.845 r  inst_generated/inst_U41/port18_i_1/O
                         net (fo=2, routed)           0.332   170.177    inst_generated/inst_U9/port70_0
    SLICE_X63Y98         FDCE                                         r  inst_generated/inst_U9/port18_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   301.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.509   304.198    inst_generated/inst_U9/n_0_304_BUFG
    SLICE_X63Y98         FDCE                                         r  inst_generated/inst_U9/port18_reg/C
                         clock pessimism             -0.101   304.096    
                         clock uncertainty           -0.446   303.651    
    SLICE_X63Y98         FDCE (Setup_fdce_C_D)       -0.081   303.570    inst_generated/inst_U9/port18_reg
  -------------------------------------------------------------------
                         required time                        303.570    
                         arrival time                        -170.177    
  -------------------------------------------------------------------
                         slack                                133.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             52.656ns  (arrival time - required time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -54.959ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        1.645ns  (logic 0.570ns (34.645%)  route 1.075ns (65.356%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 104.639 - 100.000 ) 
    Source Clock Delay      (SCD):    1.506ns = ( 156.465 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.503   156.465    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X69Y84         FDRE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y84         FDRE (Prop_fdre_C_Q)         0.370   156.835 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.565   157.400    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X71Y90         LUT3 (Prop_lut3_I1_O)        0.100   157.500 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.510   158.011    inst_generated/inst_U71/r_data_reg[7]_0[0]
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.100   158.111 r  inst_generated/inst_U71/r_data[0]_i_1__1/O
                         net (fo=1, routed)           0.000   158.111    inst_generated/inst_U55/D[0]
    SLICE_X71Y97         FDCE                                         r  inst_generated/inst_U55/r_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.632   104.639    inst_generated/inst_U55/n_0_304_BUFG
    SLICE_X71Y97         FDCE                                         r  inst_generated/inst_U55/r_data_reg[0]/C
                         clock pessimism              0.101   104.740    
                         clock uncertainty            0.446   105.186    
    SLICE_X71Y97         FDCE (Hold_fdce_C_D)         0.269   105.455    inst_generated/inst_U55/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                       -105.455    
                         arrival time                         158.111    
  -------------------------------------------------------------------
                         slack                                 52.656    

Slack (MET) :             53.005ns  (arrival time - required time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -54.959ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        1.994ns  (logic 0.570ns (28.584%)  route 1.424ns (71.417%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 104.639 - 100.000 ) 
    Source Clock Delay      (SCD):    1.506ns = ( 156.465 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.503   156.465    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X69Y84         FDRE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y84         FDRE (Prop_fdre_C_Q)         0.370   156.835 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.432   157.267    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X69Y84         LUT3 (Prop_lut3_I1_O)        0.100   157.367 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           0.992   158.359    inst_generated/inst_U71/r_data_reg[7]_0[7]
    SLICE_X67Y97         LUT6 (Prop_lut6_I2_O)        0.100   158.459 r  inst_generated/inst_U71/r_data[7]_i_2__1/O
                         net (fo=1, routed)           0.000   158.459    inst_generated/inst_U55/D[7]
    SLICE_X67Y97         FDCE                                         r  inst_generated/inst_U55/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.632   104.639    inst_generated/inst_U55/n_0_304_BUFG
    SLICE_X67Y97         FDCE                                         r  inst_generated/inst_U55/r_data_reg[7]/C
                         clock pessimism              0.101   104.740    
                         clock uncertainty            0.446   105.186    
    SLICE_X67Y97         FDCE (Hold_fdce_C_D)         0.269   105.455    inst_generated/inst_U55/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                       -105.455    
                         arrival time                         158.459    
  -------------------------------------------------------------------
                         slack                                 53.005    

Slack (MET) :             53.292ns  (arrival time - required time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -54.959ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        2.283ns  (logic 0.670ns (29.351%)  route 1.613ns (70.649%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        3.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 104.639 - 100.000 ) 
    Source Clock Delay      (SCD):    1.506ns = ( 156.465 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.503   156.465    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X69Y84         FDRE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y84         FDRE (Prop_fdre_C_Q)         0.370   156.835 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.824   157.659    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X72Y95         LUT3 (Prop_lut3_I1_O)        0.100   157.759 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.232   157.991    inst_generated/inst_U71/r_data_reg[7]_0[5]
    SLICE_X72Y95         LUT4 (Prop_lut4_I2_O)        0.100   158.091 r  inst_generated/inst_U71/inst_mem_i_3__0/O
                         net (fo=5, routed)           0.557   158.648    inst_generated/inst_U71/dina[5]
    SLICE_X71Y97         LUT4 (Prop_lut4_I2_O)        0.100   158.748 r  inst_generated/inst_U71/r_data[5]_i_1__1/O
                         net (fo=1, routed)           0.000   158.748    inst_generated/inst_U55/D[5]
    SLICE_X71Y97         FDCE                                         r  inst_generated/inst_U55/r_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.632   104.639    inst_generated/inst_U55/n_0_304_BUFG
    SLICE_X71Y97         FDCE                                         r  inst_generated/inst_U55/r_data_reg[5]/C
                         clock pessimism              0.101   104.740    
                         clock uncertainty            0.446   105.186    
    SLICE_X71Y97         FDCE (Hold_fdce_C_D)         0.270   105.456    inst_generated/inst_U55/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                       -105.456    
                         arrival time                         158.748    
  -------------------------------------------------------------------
                         slack                                 53.292    

Slack (MET) :             53.733ns  (arrival time - required time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -54.959ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        2.783ns  (logic 0.670ns (24.073%)  route 2.113ns (75.927%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        3.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 104.639 - 100.000 ) 
    Source Clock Delay      (SCD):    1.506ns = ( 156.465 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.503   156.465    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X69Y84         FDRE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y84         FDRE (Prop_fdre_C_Q)         0.370   156.835 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.941   157.776    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X72Y94         LUT3 (Prop_lut3_I1_O)        0.100   157.876 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.232   158.108    inst_generated/inst_U71/r_data_reg[7]_0[3]
    SLICE_X72Y94         LUT4 (Prop_lut4_I2_O)        0.100   158.208 r  inst_generated/inst_U71/inst_mem_i_5__0/O
                         net (fo=5, routed)           0.941   159.149    inst_generated/inst_U71/dina[3]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.100   159.249 r  inst_generated/inst_U71/r_data[3]_i_1__1/O
                         net (fo=1, routed)           0.000   159.249    inst_generated/inst_U55/D[3]
    SLICE_X70Y98         FDCE                                         r  inst_generated/inst_U55/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.632   104.639    inst_generated/inst_U55/n_0_304_BUFG
    SLICE_X70Y98         FDCE                                         r  inst_generated/inst_U55/r_data_reg[3]/C
                         clock pessimism              0.101   104.740    
                         clock uncertainty            0.446   105.186    
    SLICE_X70Y98         FDCE (Hold_fdce_C_D)         0.330   105.516    inst_generated/inst_U55/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                       -105.516    
                         arrival time                         159.249    
  -------------------------------------------------------------------
                         slack                                 53.733    

Slack (MET) :             53.794ns  (arrival time - required time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -54.959ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        2.784ns  (logic 0.728ns (26.153%)  route 2.056ns (73.847%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 104.639 - 100.000 ) 
    Source Clock Delay      (SCD):    1.506ns = ( 156.465 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.503   156.465    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X69Y84         FDRE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y84         FDRE (Prop_fdre_C_Q)         0.370   156.835 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.941   157.776    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X72Y94         LUT3 (Prop_lut3_I1_O)        0.095   157.871 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           1.115   158.986    inst_generated/inst_U71/r_data_reg[7]_0[4]
    SLICE_X69Y98         LUT6 (Prop_lut6_I2_O)        0.263   159.249 r  inst_generated/inst_U71/r_data[4]_i_1__1/O
                         net (fo=1, routed)           0.000   159.249    inst_generated/inst_U55/D[4]
    SLICE_X69Y98         FDCE                                         r  inst_generated/inst_U55/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.632   104.639    inst_generated/inst_U55/n_0_304_BUFG
    SLICE_X69Y98         FDCE                                         r  inst_generated/inst_U55/r_data_reg[4]/C
                         clock pessimism              0.101   104.740    
                         clock uncertainty            0.446   105.186    
    SLICE_X69Y98         FDCE (Hold_fdce_C_D)         0.269   105.455    inst_generated/inst_U55/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                       -105.455    
                         arrival time                         159.249    
  -------------------------------------------------------------------
                         slack                                 53.794    

Slack (MET) :             54.104ns  (arrival time - required time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U41/port15_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -54.959ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        1.388ns  (logic 0.347ns (24.992%)  route 1.041ns (75.006%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        1.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 102.234 - 100.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 155.520 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   155.583    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296   154.287 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648   154.935    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.560   155.520    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X58Y85         FDRE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.167   155.687 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.177   155.865    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X58Y85         LUT3 (Prop_lut3_I1_O)        0.045   155.910 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.570   156.480    inst_generated/inst_U77/Bus7_U77
    SLICE_X63Y99         LUT5 (Prop_lut5_I0_O)        0.045   156.525 r  inst_generated/inst_U77/inst_mem_i_53/O
                         net (fo=1, routed)           0.082   156.607    inst_generated/inst_U77/inst_mem_i_53_n_1
    SLICE_X63Y99         LUT5 (Prop_lut5_I0_O)        0.045   156.652 r  inst_generated/inst_U77/inst_mem_i_37/O
                         net (fo=1, routed)           0.051   156.703    inst_generated/inst_U63/port15_reg_3
    SLICE_X63Y99         LUT5 (Prop_lut5_I2_O)        0.045   156.748 r  inst_generated/inst_U63/inst_mem_i_21/O
                         net (fo=12, routed)          0.161   156.909    inst_generated/inst_U41/dina[7]
    SLICE_X63Y97         FDCE                                         r  inst_generated/inst_U41/port15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.838   102.234    inst_generated/inst_U41/n_0_304_BUFG
    SLICE_X63Y97         FDCE                                         r  inst_generated/inst_U41/port15_reg/C
                         clock pessimism              0.055   102.290    
                         clock uncertainty            0.446   102.735    
    SLICE_X63Y97         FDCE (Hold_fdce_C_D)         0.070   102.805    inst_generated/inst_U41/port15_reg
  -------------------------------------------------------------------
                         required time                       -102.805    
                         arrival time                         156.909    
  -------------------------------------------------------------------
                         slack                                 54.104    

Slack (MET) :             54.119ns  (arrival time - required time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -54.959ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        3.108ns  (logic 0.755ns (24.290%)  route 2.353ns (75.709%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 104.639 - 100.000 ) 
    Source Clock Delay      (SCD):    1.506ns = ( 156.465 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.503   156.465    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X69Y84         FDRE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y84         FDRE (Prop_fdre_C_Q)         0.370   156.835 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           1.076   157.911    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X72Y80         LUT3 (Prop_lut3_I1_O)        0.122   158.033 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           1.277   159.310    inst_generated/inst_U71/r_data_reg[7]_0[1]
    SLICE_X69Y97         LUT6 (Prop_lut6_I4_O)        0.263   159.573 r  inst_generated/inst_U71/r_data[1]_i_1__1/O
                         net (fo=1, routed)           0.000   159.573    inst_generated/inst_U55/D[1]
    SLICE_X69Y97         FDCE                                         r  inst_generated/inst_U55/r_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.632   104.639    inst_generated/inst_U55/n_0_304_BUFG
    SLICE_X69Y97         FDCE                                         r  inst_generated/inst_U55/r_data_reg[1]/C
                         clock pessimism              0.101   104.740    
                         clock uncertainty            0.446   105.186    
    SLICE_X69Y97         FDCE (Hold_fdce_C_D)         0.269   105.455    inst_generated/inst_U55/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                       -105.455    
                         arrival time                         159.573    
  -------------------------------------------------------------------
                         slack                                 54.119    

Slack (MET) :             54.164ns  (arrival time - required time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U68/port15_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -54.959ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        1.449ns  (logic 0.347ns (23.942%)  route 1.102ns (76.056%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 102.235 - 100.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 155.520 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   155.583    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296   154.287 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648   154.935    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.560   155.520    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X58Y85         FDRE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.167   155.687 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.177   155.865    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X58Y85         LUT3 (Prop_lut3_I1_O)        0.045   155.910 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.570   156.480    inst_generated/inst_U77/Bus7_U77
    SLICE_X63Y99         LUT5 (Prop_lut5_I0_O)        0.045   156.525 r  inst_generated/inst_U77/inst_mem_i_53/O
                         net (fo=1, routed)           0.082   156.607    inst_generated/inst_U77/inst_mem_i_53_n_1
    SLICE_X63Y99         LUT5 (Prop_lut5_I0_O)        0.045   156.652 r  inst_generated/inst_U77/inst_mem_i_37/O
                         net (fo=1, routed)           0.051   156.703    inst_generated/inst_U63/port15_reg_3
    SLICE_X63Y99         LUT5 (Prop_lut5_I2_O)        0.045   156.748 r  inst_generated/inst_U63/inst_mem_i_21/O
                         net (fo=12, routed)          0.221   156.970    inst_generated/inst_U68/dina[7]
    SLICE_X68Y99         FDCE                                         r  inst_generated/inst_U68/port15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.839   102.235    inst_generated/inst_U68/n_0_304_BUFG
    SLICE_X68Y99         FDCE                                         r  inst_generated/inst_U68/port15_reg/C
                         clock pessimism              0.055   102.291    
                         clock uncertainty            0.446   102.736    
    SLICE_X68Y99         FDCE (Hold_fdce_C_D)         0.070   102.806    inst_generated/inst_U68/port15_reg
  -------------------------------------------------------------------
                         required time                       -102.806    
                         arrival time                         156.970    
  -------------------------------------------------------------------
                         slack                                 54.164    

Slack (MET) :             54.185ns  (arrival time - required time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U54/r_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -54.959ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        1.490ns  (logic 0.392ns (26.302%)  route 1.098ns (73.696%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        1.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns = ( 102.233 - 100.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 155.520 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   155.583    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296   154.287 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648   154.935    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.560   155.520    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X58Y85         FDRE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.167   155.687 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.177   155.865    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X58Y85         LUT3 (Prop_lut3_I1_O)        0.045   155.910 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.570   156.480    inst_generated/inst_U77/Bus7_U77
    SLICE_X63Y99         LUT5 (Prop_lut5_I0_O)        0.045   156.525 r  inst_generated/inst_U77/inst_mem_i_53/O
                         net (fo=1, routed)           0.082   156.607    inst_generated/inst_U77/inst_mem_i_53_n_1
    SLICE_X63Y99         LUT5 (Prop_lut5_I0_O)        0.045   156.652 r  inst_generated/inst_U77/inst_mem_i_37/O
                         net (fo=1, routed)           0.051   156.703    inst_generated/inst_U63/port15_reg_3
    SLICE_X63Y99         LUT5 (Prop_lut5_I2_O)        0.045   156.748 r  inst_generated/inst_U63/inst_mem_i_21/O
                         net (fo=12, routed)          0.218   156.966    inst_generated/inst_U70/r_data_reg[7][5]
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.045   157.011 r  inst_generated/inst_U70/r_data[7]_i_2/O
                         net (fo=1, routed)           0.000   157.011    inst_generated/inst_U54/D[7]
    SLICE_X64Y100        FDCE                                         r  inst_generated/inst_U54/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.837   102.233    inst_generated/inst_U54/n_0_304_BUFG
    SLICE_X64Y100        FDCE                                         r  inst_generated/inst_U54/r_data_reg[7]/C
                         clock pessimism              0.055   102.289    
                         clock uncertainty            0.446   102.734    
    SLICE_X64Y100        FDCE (Hold_fdce_C_D)         0.092   102.826    inst_generated/inst_U54/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                       -102.826    
                         arrival time                         157.011    
  -------------------------------------------------------------------
                         slack                                 54.185    

Slack (MET) :             54.202ns  (arrival time - required time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -54.959ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        3.193ns  (logic 0.828ns (25.934%)  route 2.365ns (74.066%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        3.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 104.639 - 100.000 ) 
    Source Clock Delay      (SCD):    1.506ns = ( 156.465 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.503   156.465    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X69Y84         FDRE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y84         FDRE (Prop_fdre_C_Q)         0.370   156.835 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.824   157.659    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X72Y95         LUT3 (Prop_lut3_I1_O)        0.095   157.754 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.735   158.489    inst_generated/inst_U71/r_data_reg[7]_0[6]
    SLICE_X67Y100        LUT4 (Prop_lut4_I2_O)        0.263   158.752 r  inst_generated/inst_U71/inst_mem_i_2__0/O
                         net (fo=5, routed)           0.806   159.558    inst_generated/inst_U71/dina[6]
    SLICE_X69Y98         LUT4 (Prop_lut4_I2_O)        0.100   159.658 r  inst_generated/inst_U71/r_data[6]_i_1__1/O
                         net (fo=1, routed)           0.000   159.658    inst_generated/inst_U55/D[6]
    SLICE_X69Y98         FDCE                                         r  inst_generated/inst_U55/r_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.632   104.639    inst_generated/inst_U55/n_0_304_BUFG
    SLICE_X69Y98         FDCE                                         r  inst_generated/inst_U55/r_data_reg[6]/C
                         clock pessimism              0.101   104.740    
                         clock uncertainty            0.446   105.186    
    SLICE_X69Y98         FDCE (Hold_fdce_C_D)         0.270   105.456    inst_generated/inst_U55/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                       -105.456    
                         arrival time                         159.658    
  -------------------------------------------------------------------
                         slack                                 54.202    





---------------------------------------------------------------------------------------------------
From Clock:  clk5_clk_wiz_5Mhz
  To Clock:  clkEEPROM_clk_wiz_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack      137.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       50.637ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             137.886ns  (required time - arrival time)
  Source:                 inst_generated/inst_U54/r_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (clkEEPROM_clk_wiz_5Mhz rise@250.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        8.099ns  (logic 0.518ns (6.396%)  route 7.581ns (93.604%))
  Logic Levels:           0  
  Clock Path Skew:        -3.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 251.724 - 250.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 104.626 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.620   104.626    inst_generated/inst_U54/n_0_304_BUFG
    SLICE_X66Y100        FDCE                                         r  inst_generated/inst_U54/r_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDCE (Prop_fdce_C_Q)         0.518   105.144 r  inst_generated/inst_U54/r_data_reg[5]/Q
                         net (fo=27, routed)          7.581   112.725    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y33         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.721   251.724    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101   251.622    
                         clock uncertainty           -0.446   251.177    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   250.611    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        250.611    
                         arrival time                        -112.725    
  -------------------------------------------------------------------
                         slack                                137.886    

Slack (MET) :             138.229ns  (required time - arrival time)
  Source:                 inst_generated/inst_U54/r_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (clkEEPROM_clk_wiz_5Mhz rise@250.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        7.761ns  (logic 0.518ns (6.675%)  route 7.243ns (93.325%))
  Logic Levels:           0  
  Clock Path Skew:        -2.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 251.729 - 250.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 104.626 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.620   104.626    inst_generated/inst_U54/n_0_304_BUFG
    SLICE_X66Y100        FDCE                                         r  inst_generated/inst_U54/r_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDCE (Prop_fdce_C_Q)         0.518   105.144 r  inst_generated/inst_U54/r_data_reg[5]/Q
                         net (fo=27, routed)          7.243   112.387    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y32         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.726   251.729    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y32         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101   251.627    
                         clock uncertainty           -0.446   251.182    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   250.616    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        250.616    
                         arrival time                        -112.387    
  -------------------------------------------------------------------
                         slack                                138.229    

Slack (MET) :             138.326ns  (required time - arrival time)
  Source:                 inst_generated/inst_U55/r_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (clkEEPROM_clk_wiz_5Mhz rise@250.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        7.646ns  (logic 0.518ns (6.775%)  route 7.128ns (93.225%))
  Logic Levels:           0  
  Clock Path Skew:        -3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 251.724 - 250.000 ) 
    Source Clock Delay      (SCD):    4.639ns = ( 104.639 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.632   104.639    inst_generated/inst_U55/n_0_304_BUFG
    SLICE_X70Y98         FDCE                                         r  inst_generated/inst_U55/r_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y98         FDCE (Prop_fdce_C_Q)         0.518   105.157 r  inst_generated/inst_U55/r_data_reg[3]/Q
                         net (fo=28, routed)          7.128   112.285    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y33         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.721   251.724    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101   251.622    
                         clock uncertainty           -0.446   251.177    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   250.611    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        250.611    
                         arrival time                        -112.285    
  -------------------------------------------------------------------
                         slack                                138.326    

Slack (MET) :             138.368ns  (required time - arrival time)
  Source:                 inst_generated/inst_U55/r_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (clkEEPROM_clk_wiz_5Mhz rise@250.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        7.604ns  (logic 0.456ns (5.997%)  route 7.148ns (94.003%))
  Logic Levels:           0  
  Clock Path Skew:        -3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 251.724 - 250.000 ) 
    Source Clock Delay      (SCD):    4.639ns = ( 104.639 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.632   104.639    inst_generated/inst_U55/n_0_304_BUFG
    SLICE_X71Y98         FDCE                                         r  inst_generated/inst_U55/r_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y98         FDCE (Prop_fdce_C_Q)         0.456   105.095 r  inst_generated/inst_U55/r_data_reg[2]/Q
                         net (fo=29, routed)          7.148   112.242    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y33         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.721   251.724    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101   251.622    
                         clock uncertainty           -0.446   251.177    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   250.611    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        250.611    
                         arrival time                        -112.242    
  -------------------------------------------------------------------
                         slack                                138.368    

Slack (MET) :             138.372ns  (required time - arrival time)
  Source:                 inst_generated/inst_U54/r_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (clkEEPROM_clk_wiz_5Mhz rise@250.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        7.613ns  (logic 0.456ns (5.990%)  route 7.157ns (94.010%))
  Logic Levels:           0  
  Clock Path Skew:        -3.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 251.724 - 250.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 104.626 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.620   104.626    inst_generated/inst_U54/n_0_304_BUFG
    SLICE_X64Y101        FDCE                                         r  inst_generated/inst_U54/r_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101        FDCE (Prop_fdce_C_Q)         0.456   105.082 r  inst_generated/inst_U54/r_data_reg[4]/Q
                         net (fo=28, routed)          7.157   112.239    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y33         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.721   251.724    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101   251.622    
                         clock uncertainty           -0.446   251.177    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566   250.611    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        250.611    
                         arrival time                        -112.239    
  -------------------------------------------------------------------
                         slack                                138.372    

Slack (MET) :             138.388ns  (required time - arrival time)
  Source:                 inst_generated/inst_U54/r_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (clkEEPROM_clk_wiz_5Mhz rise@250.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        7.596ns  (logic 0.456ns (6.003%)  route 7.140ns (93.997%))
  Logic Levels:           0  
  Clock Path Skew:        -3.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 251.724 - 250.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 104.626 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.620   104.626    inst_generated/inst_U54/n_0_304_BUFG
    SLICE_X64Y101        FDCE                                         r  inst_generated/inst_U54/r_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101        FDCE (Prop_fdce_C_Q)         0.456   105.082 r  inst_generated/inst_U54/r_data_reg[1]/Q
                         net (fo=31, routed)          7.140   112.223    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y33         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.721   251.724    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101   251.622    
                         clock uncertainty           -0.446   251.177    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   250.611    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        250.611    
                         arrival time                        -112.223    
  -------------------------------------------------------------------
                         slack                                138.388    

Slack (MET) :             138.427ns  (required time - arrival time)
  Source:                 inst_generated/inst_U55/r_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (clkEEPROM_clk_wiz_5Mhz rise@250.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        7.545ns  (logic 0.456ns (6.044%)  route 7.089ns (93.956%))
  Logic Levels:           0  
  Clock Path Skew:        -3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 251.724 - 250.000 ) 
    Source Clock Delay      (SCD):    4.639ns = ( 104.639 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.632   104.639    inst_generated/inst_U55/n_0_304_BUFG
    SLICE_X71Y97         FDCE                                         r  inst_generated/inst_U55/r_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDCE (Prop_fdce_C_Q)         0.456   105.095 r  inst_generated/inst_U55/r_data_reg[0]/Q
                         net (fo=30, routed)          7.089   112.184    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y33         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.721   251.724    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101   251.622    
                         clock uncertainty           -0.446   251.177    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   250.611    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        250.611    
                         arrival time                        -112.184    
  -------------------------------------------------------------------
                         slack                                138.427    

Slack (MET) :             138.448ns  (required time - arrival time)
  Source:                 inst_generated/inst_U54/r_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (clkEEPROM_clk_wiz_5Mhz rise@250.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        7.536ns  (logic 0.456ns (6.051%)  route 7.080ns (93.949%))
  Logic Levels:           0  
  Clock Path Skew:        -3.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 251.724 - 250.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 104.626 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.620   104.626    inst_generated/inst_U54/n_0_304_BUFG
    SLICE_X64Y101        FDCE                                         r  inst_generated/inst_U54/r_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101        FDCE (Prop_fdce_C_Q)         0.456   105.082 r  inst_generated/inst_U54/r_data_reg[0]/Q
                         net (fo=32, routed)          7.080   112.162    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y33         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.721   251.724    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101   251.622    
                         clock uncertainty           -0.446   251.177    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   250.611    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        250.611    
                         arrival time                        -112.162    
  -------------------------------------------------------------------
                         slack                                138.448    

Slack (MET) :             138.464ns  (required time - arrival time)
  Source:                 inst_generated/inst_U55/r_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (clkEEPROM_clk_wiz_5Mhz rise@250.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        7.256ns  (logic 0.606ns (8.352%)  route 6.650ns (91.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 251.553 - 250.000 ) 
    Source Clock Delay      (SCD):    4.639ns = ( 104.639 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.632   104.639    inst_generated/inst_U55/n_0_304_BUFG
    SLICE_X71Y97         FDCE                                         r  inst_generated/inst_U55/r_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDCE (Prop_fdce_C_Q)         0.456   105.095 r  inst_generated/inst_U55/r_data_reg[5]/Q
                         net (fo=19, routed)          4.921   110.016    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[13]
    SLICE_X8Y108         LUT3 (Prop_lut3_I0_O)        0.150   110.166 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=2, routed)           1.729   111.895    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y27         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.550   251.553    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X0Y27         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101   251.452    
                         clock uncertainty           -0.446   251.006    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647   250.359    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        250.359    
                         arrival time                        -111.895    
  -------------------------------------------------------------------
                         slack                                138.464    

Slack (MET) :             138.571ns  (required time - arrival time)
  Source:                 inst_generated/inst_U54/r_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (clkEEPROM_clk_wiz_5Mhz rise@250.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        7.423ns  (logic 0.518ns (6.979%)  route 6.905ns (93.021%))
  Logic Levels:           0  
  Clock Path Skew:        -2.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 251.733 - 250.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 104.626 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.620   104.626    inst_generated/inst_U54/n_0_304_BUFG
    SLICE_X66Y100        FDCE                                         r  inst_generated/inst_U54/r_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDCE (Prop_fdce_C_Q)         0.518   105.144 r  inst_generated/inst_U54/r_data_reg[5]/Q
                         net (fo=27, routed)          6.905   112.049    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y31         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.730   251.733    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101   251.631    
                         clock uncertainty           -0.446   251.186    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   250.620    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        250.620    
                         arrival time                        -112.049    
  -------------------------------------------------------------------
                         slack                                138.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             50.637ns  (arrival time - required time)
  Source:                 inst_generated/inst_U83/port16_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clkEEPROM_clk_wiz_5Mhz rise@50.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.534ns  (logic 0.148ns (27.693%)  route 0.386ns (72.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns = ( 50.878 - 50.000 ) 
    Source Clock Delay      (SCD):    1.612ns = ( 101.612 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.563   101.612    inst_generated/inst_U83/n_0_304_BUFG
    SLICE_X58Y100        FDCE                                         r  inst_generated/inst_U83/port16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDCE (Prop_fdce_C_Q)         0.148   101.760 r  inst_generated/inst_U83/port16_reg/Q
                         net (fo=25, routed)          0.386   102.147    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y21         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    50.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    49.273 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    49.973    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.876    50.878    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056    50.933    
                         clock uncertainty            0.446    51.379    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.130    51.509    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -51.509    
                         arrival time                         102.147    
  -------------------------------------------------------------------
                         slack                                 50.637    

Slack (MET) :             50.640ns  (arrival time - required time)
  Source:                 inst_generated/inst_U83/port17_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clkEEPROM_clk_wiz_5Mhz rise@50.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.590ns  (logic 0.164ns (27.795%)  route 0.426ns (72.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns = ( 50.878 - 50.000 ) 
    Source Clock Delay      (SCD):    1.612ns = ( 101.612 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.563   101.612    inst_generated/inst_U83/n_0_304_BUFG
    SLICE_X60Y102        FDCE                                         r  inst_generated/inst_U83/port17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDCE (Prop_fdce_C_Q)         0.164   101.776 r  inst_generated/inst_U83/port17_reg/Q
                         net (fo=26, routed)          0.426   102.202    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y21         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    50.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    49.273 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    49.973    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.876    50.878    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056    50.933    
                         clock uncertainty            0.446    51.379    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    51.562    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -51.562    
                         arrival time                         102.202    
  -------------------------------------------------------------------
                         slack                                 50.640    

Slack (MET) :             50.724ns  (arrival time - required time)
  Source:                 inst_generated/inst_U83/port15_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clkEEPROM_clk_wiz_5Mhz rise@50.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.674ns  (logic 0.164ns (24.335%)  route 0.510ns (75.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns = ( 50.878 - 50.000 ) 
    Source Clock Delay      (SCD):    1.612ns = ( 101.612 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.563   101.612    inst_generated/inst_U83/n_0_304_BUFG
    SLICE_X58Y100        FDCE                                         r  inst_generated/inst_U83/port15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDCE (Prop_fdce_C_Q)         0.164   101.776 r  inst_generated/inst_U83/port15_reg/Q
                         net (fo=24, routed)          0.510   102.286    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y21         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    50.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    49.273 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    49.973    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.876    50.878    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056    50.933    
                         clock uncertainty            0.446    51.379    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    51.562    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -51.562    
                         arrival time                         102.286    
  -------------------------------------------------------------------
                         slack                                 50.724    

Slack (MET) :             50.747ns  (arrival time - required time)
  Source:                 inst_generated/inst_U83/port16_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clkEEPROM_clk_wiz_5Mhz rise@50.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.640ns  (logic 0.148ns (23.110%)  route 0.492ns (76.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 50.874 - 50.000 ) 
    Source Clock Delay      (SCD):    1.612ns = ( 101.612 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.563   101.612    inst_generated/inst_U83/n_0_304_BUFG
    SLICE_X58Y100        FDCE                                         r  inst_generated/inst_U83/port16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDCE (Prop_fdce_C_Q)         0.148   101.760 r  inst_generated/inst_U83/port16_reg/Q
                         net (fo=25, routed)          0.492   102.253    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y22         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    50.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    49.273 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    49.973    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.872    50.874    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056    50.929    
                         clock uncertainty            0.446    51.375    
    RAMB36_X1Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.130    51.505    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -51.505    
                         arrival time                         102.253    
  -------------------------------------------------------------------
                         slack                                 50.747    

Slack (MET) :             50.750ns  (arrival time - required time)
  Source:                 inst_generated/inst_U83/port17_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clkEEPROM_clk_wiz_5Mhz rise@50.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.696ns  (logic 0.164ns (23.562%)  route 0.532ns (76.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 50.874 - 50.000 ) 
    Source Clock Delay      (SCD):    1.612ns = ( 101.612 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.563   101.612    inst_generated/inst_U83/n_0_304_BUFG
    SLICE_X60Y102        FDCE                                         r  inst_generated/inst_U83/port17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDCE (Prop_fdce_C_Q)         0.164   101.776 r  inst_generated/inst_U83/port17_reg/Q
                         net (fo=26, routed)          0.532   102.308    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y22         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    50.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    49.273 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    49.973    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.872    50.874    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056    50.929    
                         clock uncertainty            0.446    51.375    
    RAMB36_X1Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    51.558    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -51.558    
                         arrival time                         102.308    
  -------------------------------------------------------------------
                         slack                                 50.750    

Slack (MET) :             50.750ns  (arrival time - required time)
  Source:                 inst_generated/inst_U83/port22_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clkEEPROM_clk_wiz_5Mhz rise@50.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.698ns  (logic 0.141ns (20.190%)  route 0.557ns (79.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns = ( 50.878 - 50.000 ) 
    Source Clock Delay      (SCD):    1.614ns = ( 101.614 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.565   101.614    inst_generated/inst_U83/n_0_304_BUFG
    SLICE_X63Y100        FDCE                                         r  inst_generated/inst_U83/port22_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDCE (Prop_fdce_C_Q)         0.141   101.755 r  inst_generated/inst_U83/port22_reg/Q
                         net (fo=22, routed)          0.557   102.313    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y21         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    50.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    49.273 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    49.973    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.876    50.878    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056    50.933    
                         clock uncertainty            0.446    51.379    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    51.562    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -51.562    
                         arrival time                         102.313    
  -------------------------------------------------------------------
                         slack                                 50.750    

Slack (MET) :             50.812ns  (arrival time - required time)
  Source:                 inst_generated/inst_U84/port12_reg/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clkEEPROM_clk_wiz_5Mhz rise@50.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.755ns  (logic 0.164ns (21.711%)  route 0.591ns (78.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 50.872 - 50.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 101.613 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.564   101.613    inst_generated/inst_U84/n_0_304_BUFG
    SLICE_X42Y143        FDRE                                         r  inst_generated/inst_U84/port12_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y143        FDRE (Prop_fdre_C_Q)         0.164   101.777 r  inst_generated/inst_U84/port12_reg/Q
                         net (fo=22, routed)          0.591   102.369    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y26         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    50.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    49.273 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    49.973    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.870    50.872    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y26         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056    50.927    
                         clock uncertainty            0.446    51.373    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    51.556    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -51.556    
                         arrival time                         102.369    
  -------------------------------------------------------------------
                         slack                                 50.812    

Slack (MET) :             50.819ns  (arrival time - required time)
  Source:                 inst_generated/inst_U84/port6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clkEEPROM_clk_wiz_5Mhz rise@50.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.762ns  (logic 0.164ns (21.515%)  route 0.598ns (78.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 50.872 - 50.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 101.613 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.564   101.613    inst_generated/inst_U84/n_0_304_BUFG
    SLICE_X42Y143        FDRE                                         r  inst_generated/inst_U84/port6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y143        FDRE (Prop_fdre_C_Q)         0.164   101.777 r  inst_generated/inst_U84/port6_reg/Q
                         net (fo=32, routed)          0.598   102.375    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y26         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    50.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    49.273 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    49.973    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.870    50.872    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y26         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056    50.927    
                         clock uncertainty            0.446    51.373    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    51.556    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -51.556    
                         arrival time                         102.375    
  -------------------------------------------------------------------
                         slack                                 50.819    

Slack (MET) :             50.828ns  (arrival time - required time)
  Source:                 inst_generated/inst_U84/port19_reg/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clkEEPROM_clk_wiz_5Mhz rise@50.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.771ns  (logic 0.164ns (21.266%)  route 0.607ns (78.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 50.872 - 50.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 101.613 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.564   101.613    inst_generated/inst_U84/n_0_304_BUFG
    SLICE_X42Y144        FDRE                                         r  inst_generated/inst_U84/port19_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y144        FDRE (Prop_fdre_C_Q)         0.164   101.777 r  inst_generated/inst_U84/port19_reg/Q
                         net (fo=22, routed)          0.607   102.384    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y26         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    50.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    49.273 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    49.973    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.870    50.872    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y26         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056    50.927    
                         clock uncertainty            0.446    51.373    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    51.556    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -51.556    
                         arrival time                         102.384    
  -------------------------------------------------------------------
                         slack                                 50.828    

Slack (MET) :             50.834ns  (arrival time - required time)
  Source:                 inst_generated/inst_U83/port15_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clkEEPROM_clk_wiz_5Mhz rise@50.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.780ns  (logic 0.164ns (21.028%)  route 0.616ns (78.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 50.874 - 50.000 ) 
    Source Clock Delay      (SCD):    1.612ns = ( 101.612 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.563   101.612    inst_generated/inst_U83/n_0_304_BUFG
    SLICE_X58Y100        FDCE                                         r  inst_generated/inst_U83/port15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDCE (Prop_fdce_C_Q)         0.164   101.776 r  inst_generated/inst_U83/port15_reg/Q
                         net (fo=24, routed)          0.616   102.392    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y22         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    50.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    49.273 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    49.973    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.872    50.874    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056    50.929    
                         clock uncertainty            0.446    51.375    
    RAMB36_X1Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    51.558    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -51.558    
                         arrival time                         102.392    
  -------------------------------------------------------------------
                         slack                                 50.834    





---------------------------------------------------------------------------------------------------
From Clock:  clk5_clk_wiz_5Mhz
  To Clock:  clkRamN_clk_wiz_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack       34.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       46.949ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.294ns  (required time - arrival time)
  Source:                 inst_generated/inst_U71/port15_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.959ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        16.550ns  (logic 0.916ns (5.535%)  route 15.634ns (94.465%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 156.680 - 154.959 ) 
    Source Clock Delay      (SCD):    4.638ns = ( 104.638 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.632   104.638    inst_generated/inst_U71/n_0_304_BUFG
    SLICE_X8Y144         FDCE                                         r  inst_generated/inst_U71/port15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDCE (Prop_fdce_C_Q)         0.518   105.156 r  inst_generated/inst_U71/port15_reg/Q
                         net (fo=5, routed)           3.631   108.787    inst_generated/inst_U71/MemoryInstrImm15_U71
    SLICE_X68Y99         LUT3 (Prop_lut3_I0_O)        0.124   108.911 r  inst_generated/inst_U71/inst_mem_i_32/O
                         net (fo=2, routed)           0.999   109.910    inst_generated/inst_U71/inst_mem_i_32_n_1
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124   110.034 f  inst_generated/inst_U71/inst_mem_i_4/O
                         net (fo=6, routed)           1.298   111.333    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X69Y84         LUT2 (Prop_lut2_I0_O)        0.150   111.483 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=17, routed)          9.706   121.188    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ENA
    RAMB36_X0Y35         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.719   156.680    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.101   156.579    
                         clock uncertainty           -0.446   156.133    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651   155.482    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        155.482    
                         arrival time                        -121.188    
  -------------------------------------------------------------------
                         slack                                 34.294    

Slack (MET) :             34.363ns  (required time - arrival time)
  Source:                 inst_generated/inst_U71/port15_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.959ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        16.686ns  (logic 1.248ns (7.479%)  route 15.438ns (92.521%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 156.677 - 154.959 ) 
    Source Clock Delay      (SCD):    4.638ns = ( 104.638 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.632   104.638    inst_generated/inst_U71/n_0_304_BUFG
    SLICE_X8Y144         FDCE                                         r  inst_generated/inst_U71/port15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDCE (Prop_fdce_C_Q)         0.518   105.156 r  inst_generated/inst_U71/port15_reg/Q
                         net (fo=5, routed)           3.631   108.787    inst_generated/inst_U71/MemoryInstrImm15_U71
    SLICE_X68Y99         LUT3 (Prop_lut3_I0_O)        0.124   108.911 r  inst_generated/inst_U71/inst_mem_i_32/O
                         net (fo=2, routed)           0.999   109.910    inst_generated/inst_U71/inst_mem_i_32_n_1
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124   110.034 f  inst_generated/inst_U71/inst_mem_i_4/O
                         net (fo=6, routed)           1.298   111.333    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X69Y84         LUT2 (Prop_lut2_I0_O)        0.150   111.483 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=17, routed)          6.953   118.436    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ENA
    SLICE_X8Y92          LUT3 (Prop_lut3_I2_O)        0.332   118.768 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_38/O
                         net (fo=1, routed)           2.557   121.325    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_21
    RAMB36_X0Y34         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.716   156.677    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.101   156.576    
                         clock uncertainty           -0.446   156.130    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   155.687    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.687    
                         arrival time                        -121.325    
  -------------------------------------------------------------------
                         slack                                 34.363    

Slack (MET) :             36.005ns  (required time - arrival time)
  Source:                 inst_generated/inst_U71/port15_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.959ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        14.937ns  (logic 0.890ns (5.958%)  route 14.047ns (94.042%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 156.693 - 154.959 ) 
    Source Clock Delay      (SCD):    4.638ns = ( 104.638 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.632   104.638    inst_generated/inst_U71/n_0_304_BUFG
    SLICE_X8Y144         FDCE                                         r  inst_generated/inst_U71/port15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDCE (Prop_fdce_C_Q)         0.518   105.156 r  inst_generated/inst_U71/port15_reg/Q
                         net (fo=5, routed)           3.765   108.922    inst_generated/inst_U68/MemoryInstrImm15_U71
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.124   109.046 r  inst_generated/inst_U68/inst_mem_i_48/O
                         net (fo=1, routed)           0.437   109.482    inst_generated/inst_U68/inst_mem_i_48_n_1
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124   109.606 r  inst_generated/inst_U68/inst_mem_i_35/O
                         net (fo=8, routed)           0.691   110.297    inst_generated/inst_U68/inst_mem_i_35_n_1
    SLICE_X69Y100        LUT5 (Prop_lut5_I1_O)        0.124   110.421 r  inst_generated/inst_U68/inst_mem_i_10/O
                         net (fo=64, routed)          9.155   119.576    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y0          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.731   156.693    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.101   156.592    
                         clock uncertainty           -0.446   156.146    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   155.580    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.580    
                         arrival time                        -119.576    
  -------------------------------------------------------------------
                         slack                                 36.005    

Slack (MET) :             36.006ns  (required time - arrival time)
  Source:                 inst_generated/inst_U71/port15_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.959ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        14.688ns  (logic 1.270ns (8.647%)  route 13.418ns (91.354%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -3.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 156.526 - 154.959 ) 
    Source Clock Delay      (SCD):    4.638ns = ( 104.638 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.632   104.638    inst_generated/inst_U71/n_0_304_BUFG
    SLICE_X8Y144         FDCE                                         r  inst_generated/inst_U71/port15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDCE (Prop_fdce_C_Q)         0.518   105.156 r  inst_generated/inst_U71/port15_reg/Q
                         net (fo=5, routed)           3.631   108.787    inst_generated/inst_U71/MemoryInstrImm15_U71
    SLICE_X68Y99         LUT3 (Prop_lut3_I0_O)        0.124   108.911 r  inst_generated/inst_U71/inst_mem_i_32/O
                         net (fo=2, routed)           0.999   109.910    inst_generated/inst_U71/inst_mem_i_32_n_1
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124   110.034 f  inst_generated/inst_U71/inst_mem_i_4/O
                         net (fo=6, routed)           1.298   111.333    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X69Y84         LUT2 (Prop_lut2_I0_O)        0.150   111.483 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=17, routed)          6.953   118.436    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ENA
    SLICE_X8Y92          LUT3 (Prop_lut3_I2_O)        0.354   118.790 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_42/O
                         net (fo=1, routed)           0.536   119.326    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_23
    RAMB36_X0Y18         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.564   156.526    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.101   156.424    
                         clock uncertainty           -0.446   155.979    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647   155.332    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.332    
                         arrival time                        -119.326    
  -------------------------------------------------------------------
                         slack                                 36.006    

Slack (MET) :             36.176ns  (required time - arrival time)
  Source:                 inst_generated/inst_U71/port15_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.959ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        14.582ns  (logic 1.386ns (9.505%)  route 13.196ns (90.495%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -3.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 156.680 - 154.959 ) 
    Source Clock Delay      (SCD):    4.638ns = ( 104.638 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.632   104.638    inst_generated/inst_U71/n_0_304_BUFG
    SLICE_X8Y144         FDCE                                         r  inst_generated/inst_U71/port15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDCE (Prop_fdce_C_Q)         0.518   105.156 f  inst_generated/inst_U71/port15_reg/Q
                         net (fo=5, routed)           3.631   108.787    inst_generated/inst_U71/MemoryInstrImm15_U71
    SLICE_X68Y99         LUT3 (Prop_lut3_I0_O)        0.124   108.911 f  inst_generated/inst_U71/inst_mem_i_32/O
                         net (fo=2, routed)           0.431   109.343    inst_generated/inst_U71/inst_mem_i_32_n_1
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124   109.467 r  inst_generated/inst_U71/inst_mem_i_2/O
                         net (fo=26, routed)          0.744   110.211    inst_generated/inst_U63/r_fifoTxData_reg[7]
    SLICE_X65Y101        LUT5 (Prop_lut5_I1_O)        0.124   110.335 r  inst_generated/inst_U63/inst_mem_i_68/O
                         net (fo=7, routed)           0.552   110.886    inst_generated/inst_U63/port16_reg_1
    SLICE_X62Y100        LUT6 (Prop_lut6_I2_O)        0.124   111.010 r  inst_generated/inst_U63/inst_mem_i_65/O
                         net (fo=1, routed)           0.316   111.327    inst_generated/inst_U77/inst_mem_i_39_0
    SLICE_X62Y98         LUT5 (Prop_lut5_I2_O)        0.124   111.451 r  inst_generated/inst_U77/inst_mem_i_55/O
                         net (fo=1, routed)           0.282   111.733    inst_generated/inst_U77/inst_mem_i_55_n_1
    SLICE_X62Y98         LUT5 (Prop_lut5_I0_O)        0.124   111.857 r  inst_generated/inst_U77/inst_mem_i_39/O
                         net (fo=1, routed)           0.162   112.019    inst_generated/inst_U63/port17_reg_3
    SLICE_X62Y98         LUT5 (Prop_lut5_I2_O)        0.124   112.143 r  inst_generated/inst_U63/inst_mem_i_23/O
                         net (fo=13, routed)          7.078   119.221    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y35         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.719   156.680    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.101   156.579    
                         clock uncertainty           -0.446   156.133    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737   155.396    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        155.396    
                         arrival time                        -119.221    
  -------------------------------------------------------------------
                         slack                                 36.176    

Slack (MET) :             36.258ns  (required time - arrival time)
  Source:                 inst_generated/inst_U71/port15_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.959ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        14.684ns  (logic 0.890ns (6.061%)  route 13.794ns (93.939%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 156.693 - 154.959 ) 
    Source Clock Delay      (SCD):    4.638ns = ( 104.638 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.632   104.638    inst_generated/inst_U71/n_0_304_BUFG
    SLICE_X8Y144         FDCE                                         r  inst_generated/inst_U71/port15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDCE (Prop_fdce_C_Q)         0.518   105.156 r  inst_generated/inst_U71/port15_reg/Q
                         net (fo=5, routed)           3.765   108.922    inst_generated/inst_U68/MemoryInstrImm15_U71
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.124   109.046 r  inst_generated/inst_U68/inst_mem_i_48/O
                         net (fo=1, routed)           0.437   109.482    inst_generated/inst_U68/inst_mem_i_48_n_1
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124   109.606 r  inst_generated/inst_U68/inst_mem_i_35/O
                         net (fo=8, routed)           0.675   110.281    inst_generated/inst_U68/inst_mem_i_35_n_1
    SLICE_X69Y100        LUT5 (Prop_lut5_I1_O)        0.124   110.405 r  inst_generated/inst_U68/inst_mem_i_11/O
                         net (fo=64, routed)          8.917   119.323    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y0          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.731   156.693    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.101   156.592    
                         clock uncertainty           -0.446   156.146    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566   155.580    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.580    
                         arrival time                        -119.323    
  -------------------------------------------------------------------
                         slack                                 36.258    

Slack (MET) :             36.342ns  (required time - arrival time)
  Source:                 inst_generated/inst_U71/port15_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.959ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        14.599ns  (logic 0.890ns (6.096%)  route 13.709ns (93.904%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 156.692 - 154.959 ) 
    Source Clock Delay      (SCD):    4.638ns = ( 104.638 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.632   104.638    inst_generated/inst_U71/n_0_304_BUFG
    SLICE_X8Y144         FDCE                                         r  inst_generated/inst_U71/port15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDCE (Prop_fdce_C_Q)         0.518   105.156 r  inst_generated/inst_U71/port15_reg/Q
                         net (fo=5, routed)           3.765   108.922    inst_generated/inst_U68/MemoryInstrImm15_U71
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.124   109.046 r  inst_generated/inst_U68/inst_mem_i_48/O
                         net (fo=1, routed)           0.437   109.482    inst_generated/inst_U68/inst_mem_i_48_n_1
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124   109.606 r  inst_generated/inst_U68/inst_mem_i_35/O
                         net (fo=8, routed)           0.691   110.297    inst_generated/inst_U68/inst_mem_i_35_n_1
    SLICE_X69Y100        LUT5 (Prop_lut5_I1_O)        0.124   110.421 r  inst_generated/inst_U68/inst_mem_i_10/O
                         net (fo=64, routed)          8.817   119.238    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y1          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.730   156.692    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.101   156.591    
                         clock uncertainty           -0.446   156.145    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   155.579    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        155.579    
                         arrival time                        -119.238    
  -------------------------------------------------------------------
                         slack                                 36.342    

Slack (MET) :             36.352ns  (required time - arrival time)
  Source:                 inst_generated/inst_U71/port15_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.959ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        14.590ns  (logic 0.890ns (6.100%)  route 13.700ns (93.900%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 156.693 - 154.959 ) 
    Source Clock Delay      (SCD):    4.638ns = ( 104.638 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.632   104.638    inst_generated/inst_U71/n_0_304_BUFG
    SLICE_X8Y144         FDCE                                         r  inst_generated/inst_U71/port15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDCE (Prop_fdce_C_Q)         0.518   105.156 r  inst_generated/inst_U71/port15_reg/Q
                         net (fo=5, routed)           3.765   108.922    inst_generated/inst_U68/MemoryInstrImm15_U71
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.124   109.046 r  inst_generated/inst_U68/inst_mem_i_48/O
                         net (fo=1, routed)           0.437   109.482    inst_generated/inst_U68/inst_mem_i_48_n_1
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124   109.606 r  inst_generated/inst_U68/inst_mem_i_35/O
                         net (fo=8, routed)           0.587   110.193    inst_generated/inst_U68/inst_mem_i_35_n_1
    SLICE_X69Y99         LUT5 (Prop_lut5_I1_O)        0.124   110.317 r  inst_generated/inst_U68/inst_mem_i_12/O
                         net (fo=64, routed)          8.911   119.228    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X0Y0          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.731   156.693    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.101   156.592    
                         clock uncertainty           -0.446   156.146    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   155.580    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.580    
                         arrival time                        -119.228    
  -------------------------------------------------------------------
                         slack                                 36.352    

Slack (MET) :             36.360ns  (required time - arrival time)
  Source:                 inst_generated/inst_U71/port15_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.959ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        14.501ns  (logic 1.040ns (7.172%)  route 13.461ns (92.828%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 156.693 - 154.959 ) 
    Source Clock Delay      (SCD):    4.638ns = ( 104.638 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.632   104.638    inst_generated/inst_U71/n_0_304_BUFG
    SLICE_X8Y144         FDCE                                         r  inst_generated/inst_U71/port15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDCE (Prop_fdce_C_Q)         0.518   105.156 r  inst_generated/inst_U71/port15_reg/Q
                         net (fo=5, routed)           3.765   108.922    inst_generated/inst_U68/MemoryInstrImm15_U71
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.124   109.046 r  inst_generated/inst_U68/inst_mem_i_48/O
                         net (fo=1, routed)           0.437   109.482    inst_generated/inst_U68/inst_mem_i_48_n_1
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124   109.606 r  inst_generated/inst_U68/inst_mem_i_35/O
                         net (fo=8, routed)           0.358   109.964    inst_generated/inst_U68/inst_mem_i_35_n_1
    SLICE_X68Y98         LUT5 (Prop_lut5_I1_O)        0.124   110.088 f  inst_generated/inst_U68/inst_mem_i_5/O
                         net (fo=96, routed)          7.804   117.892    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y12          LUT3 (Prop_lut3_I1_O)        0.150   118.042 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_61/O
                         net (fo=1, routed)           1.097   119.139    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_33
    RAMB36_X0Y0          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.731   156.693    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.101   156.592    
                         clock uncertainty           -0.446   156.146    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647   155.499    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.499    
                         arrival time                        -119.139    
  -------------------------------------------------------------------
                         slack                                 36.360    

Slack (MET) :             36.466ns  (required time - arrival time)
  Source:                 inst_generated/inst_U71/port15_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.959ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        14.289ns  (logic 1.386ns (9.699%)  route 12.903ns (90.301%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 156.677 - 154.959 ) 
    Source Clock Delay      (SCD):    4.638ns = ( 104.638 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.632   104.638    inst_generated/inst_U71/n_0_304_BUFG
    SLICE_X8Y144         FDCE                                         r  inst_generated/inst_U71/port15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDCE (Prop_fdce_C_Q)         0.518   105.156 f  inst_generated/inst_U71/port15_reg/Q
                         net (fo=5, routed)           3.631   108.787    inst_generated/inst_U71/MemoryInstrImm15_U71
    SLICE_X68Y99         LUT3 (Prop_lut3_I0_O)        0.124   108.911 f  inst_generated/inst_U71/inst_mem_i_32/O
                         net (fo=2, routed)           0.431   109.343    inst_generated/inst_U71/inst_mem_i_32_n_1
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124   109.467 r  inst_generated/inst_U71/inst_mem_i_2/O
                         net (fo=26, routed)          0.744   110.211    inst_generated/inst_U63/r_fifoTxData_reg[7]
    SLICE_X65Y101        LUT5 (Prop_lut5_I1_O)        0.124   110.335 r  inst_generated/inst_U63/inst_mem_i_68/O
                         net (fo=7, routed)           0.552   110.886    inst_generated/inst_U63/port16_reg_1
    SLICE_X62Y100        LUT6 (Prop_lut6_I2_O)        0.124   111.010 r  inst_generated/inst_U63/inst_mem_i_65/O
                         net (fo=1, routed)           0.316   111.327    inst_generated/inst_U77/inst_mem_i_39_0
    SLICE_X62Y98         LUT5 (Prop_lut5_I2_O)        0.124   111.451 r  inst_generated/inst_U77/inst_mem_i_55/O
                         net (fo=1, routed)           0.282   111.733    inst_generated/inst_U77/inst_mem_i_55_n_1
    SLICE_X62Y98         LUT5 (Prop_lut5_I0_O)        0.124   111.857 r  inst_generated/inst_U77/inst_mem_i_39/O
                         net (fo=1, routed)           0.162   112.019    inst_generated/inst_U63/port17_reg_3
    SLICE_X62Y98         LUT5 (Prop_lut5_I2_O)        0.124   112.143 r  inst_generated/inst_U63/inst_mem_i_23/O
                         net (fo=13, routed)          6.785   118.928    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y34         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.716   156.677    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.101   156.576    
                         clock uncertainty           -0.446   156.130    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737   155.393    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.393    
                         arrival time                        -118.928    
  -------------------------------------------------------------------
                         slack                                 36.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.949ns  (arrival time - required time)
  Source:                 inst_generated/inst_U68/port17_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.041ns  (clkRamN_clk_wiz_5Mhz rise@54.959ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        1.710ns  (logic 0.276ns (16.139%)  route 1.434ns (83.861%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 55.824 - 54.959 ) 
    Source Clock Delay      (SCD):    1.616ns = ( 101.616 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.567   101.616    inst_generated/inst_U68/n_0_304_BUFG
    SLICE_X68Y99         FDCE                                         r  inst_generated/inst_U68/port17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDCE (Prop_fdce_C_Q)         0.141   101.757 f  inst_generated/inst_U68/port17_reg/Q
                         net (fo=2, routed)           0.241   101.999    inst_generated/inst_U68/MemoryMar13_U68
    SLICE_X68Y99         LUT5 (Prop_lut5_I0_O)        0.045   102.044 f  inst_generated/inst_U68/inst_mem_i_34/O
                         net (fo=4, routed)           0.218   102.262    inst_generated/inst_U71/r_data_reg[7]_2
    SLICE_X68Y100        LUT6 (Prop_lut6_I4_O)        0.045   102.307 r  inst_generated/inst_U71/inst_mem_i_4/O
                         net (fo=6, routed)           0.500   102.807    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X64Y92         LUT2 (Prop_lut2_I0_O)        0.045   102.852 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena__0/O
                         net (fo=17, routed)          0.475   103.326    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ENA
    SLICE_X74Y87         FDCE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz rise edge)
                                                     54.959    54.959 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.959 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    55.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    54.232 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    54.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    54.961 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.864    55.824    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    SLICE_X74Y87         FDCE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/C
                         clock pessimism              0.056    55.880    
                         clock uncertainty            0.446    56.326    
    SLICE_X74Y87         FDCE (Hold_fdce_C_D)         0.052    56.378    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop
  -------------------------------------------------------------------
                         required time                        -56.378    
                         arrival time                         103.326    
  -------------------------------------------------------------------
                         slack                                 46.949    

Slack (MET) :             47.017ns  (arrival time - required time)
  Source:                 inst_generated/inst_U68/port17_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.041ns  (clkRamN_clk_wiz_5Mhz rise@54.959ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        1.723ns  (logic 0.275ns (15.956%)  route 1.448ns (84.044%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 55.824 - 54.959 ) 
    Source Clock Delay      (SCD):    1.616ns = ( 101.616 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.567   101.616    inst_generated/inst_U68/n_0_304_BUFG
    SLICE_X68Y99         FDCE                                         r  inst_generated/inst_U68/port17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDCE (Prop_fdce_C_Q)         0.141   101.757 r  inst_generated/inst_U68/port17_reg/Q
                         net (fo=2, routed)           0.241   101.999    inst_generated/inst_U68/MemoryMar13_U68
    SLICE_X68Y99         LUT5 (Prop_lut5_I0_O)        0.045   102.044 r  inst_generated/inst_U68/inst_mem_i_34/O
                         net (fo=4, routed)           0.218   102.262    inst_generated/inst_U71/r_data_reg[7]_2
    SLICE_X68Y100        LUT6 (Prop_lut6_I4_O)        0.045   102.307 f  inst_generated/inst_U71/inst_mem_i_4/O
                         net (fo=6, routed)           0.500   102.807    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X64Y92         LUT2 (Prop_lut2_I0_O)        0.044   102.851 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=17, routed)          0.489   103.340    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA
    SLICE_X74Y87         FDCE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz rise edge)
                                                     54.959    54.959 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.959 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    55.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    54.232 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    54.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    54.961 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.864    55.824    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLICE_X74Y87         FDCE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
                         clock pessimism              0.056    55.880    
                         clock uncertainty            0.446    56.326    
    SLICE_X74Y87         FDCE (Hold_fdce_C_D)        -0.003    56.323    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop
  -------------------------------------------------------------------
                         required time                        -56.323    
                         arrival time                         103.340    
  -------------------------------------------------------------------
                         slack                                 47.017    

Slack (MET) :             47.507ns  (arrival time - required time)
  Source:                 inst_generated/inst_U68/port15_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.041ns  (clkRamN_clk_wiz_5Mhz rise@54.959ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        2.237ns  (logic 0.276ns (12.339%)  route 1.961ns (87.661%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 55.785 - 54.959 ) 
    Source Clock Delay      (SCD):    1.616ns = ( 101.616 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.567   101.616    inst_generated/inst_U68/n_0_304_BUFG
    SLICE_X68Y99         FDCE                                         r  inst_generated/inst_U68/port15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDCE (Prop_fdce_C_Q)         0.141   101.757 f  inst_generated/inst_U68/port15_reg/Q
                         net (fo=4, routed)           0.197   101.954    inst_generated/inst_U71/MemoryMar15_U68
    SLICE_X68Y99         LUT3 (Prop_lut3_I2_O)        0.045   101.999 f  inst_generated/inst_U71/inst_mem_i_32/O
                         net (fo=2, routed)           0.168   102.167    inst_generated/inst_U71/inst_mem_i_32_n_1
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.045   102.212 r  inst_generated/inst_U71/inst_mem_i_2/O
                         net (fo=26, routed)          0.579   102.792    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena
    SLICE_X62Y84         LUT2 (Prop_lut2_I1_O)        0.045   102.837 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena__0/O
                         net (fo=17, routed)          1.016   103.853    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ENA
    SLICE_X54Y66         FDCE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz rise edge)
                                                     54.959    54.959 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.959 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    55.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    54.232 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    54.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    54.961 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.825    55.785    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    SLICE_X54Y66         FDCE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
                         clock pessimism              0.056    55.841    
                         clock uncertainty            0.446    56.287    
    SLICE_X54Y66         FDCE (Hold_fdce_C_D)         0.059    56.346    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop
  -------------------------------------------------------------------
                         required time                        -56.346    
                         arrival time                         103.853    
  -------------------------------------------------------------------
                         slack                                 47.507    

Slack (MET) :             47.638ns  (arrival time - required time)
  Source:                 inst_generated/inst_U68/port17_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.041ns  (clkRamN_clk_wiz_5Mhz rise@54.959ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        2.302ns  (logic 0.276ns (11.988%)  route 2.026ns (88.012%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 55.787 - 54.959 ) 
    Source Clock Delay      (SCD):    1.616ns = ( 101.616 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.567   101.616    inst_generated/inst_U68/n_0_304_BUFG
    SLICE_X68Y99         FDCE                                         r  inst_generated/inst_U68/port17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDCE (Prop_fdce_C_Q)         0.141   101.757 r  inst_generated/inst_U68/port17_reg/Q
                         net (fo=2, routed)           0.241   101.999    inst_generated/inst_U68/MemoryMar13_U68
    SLICE_X68Y99         LUT5 (Prop_lut5_I0_O)        0.045   102.044 r  inst_generated/inst_U68/inst_mem_i_34/O
                         net (fo=4, routed)           0.218   102.262    inst_generated/inst_U71/r_data_reg[7]_2
    SLICE_X68Y100        LUT6 (Prop_lut6_I4_O)        0.045   102.307 f  inst_generated/inst_U71/inst_mem_i_4/O
                         net (fo=6, routed)           0.516   102.823    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X69Y84         LUT2 (Prop_lut2_I0_O)        0.045   102.868 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=17, routed)          1.050   103.918    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA
    SLICE_X56Y65         FDCE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz rise edge)
                                                     54.959    54.959 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.959 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    55.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    54.232 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    54.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    54.961 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.827    55.787    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLICE_X56Y65         FDCE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/C
                         clock pessimism              0.056    55.843    
                         clock uncertainty            0.446    56.289    
    SLICE_X56Y65         FDCE (Hold_fdce_C_D)        -0.008    56.281    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop
  -------------------------------------------------------------------
                         required time                        -56.281    
                         arrival time                         103.918    
  -------------------------------------------------------------------
                         slack                                 47.638    

Slack (MET) :             145.660ns  (arrival time - required time)
  Source:                 inst_generated/inst_U55/r_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -145.041ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clk5_clk_wiz_5Mhz fall@300.000ns)
  Data Path Delay:        0.707ns  (logic 0.186ns (26.304%)  route 0.521ns (73.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns = ( 155.866 - 154.959 ) 
    Source Clock Delay      (SCD):    1.616ns = ( 301.616 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   300.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   299.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   299.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   300.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   300.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   300.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   301.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   301.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.567   301.616    inst_generated/inst_U55/n_0_304_BUFG
    SLICE_X69Y98         FDCE                                         r  inst_generated/inst_U55/r_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y98         FDCE (Prop_fdce_C_Q)         0.141   301.757 r  inst_generated/inst_U55/r_data_reg[4]/Q
                         net (fo=20, routed)          0.283   302.040    inst_generated/inst_U71/Q[4]
    SLICE_X72Y98         LUT4 (Prop_lut4_I3_O)        0.045   302.085 r  inst_generated/inst_U71/inst_mem_i_4__0/O
                         net (fo=4, routed)           0.238   302.323    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y20         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.905   155.866    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.056   155.921    
                         clock uncertainty            0.446   156.367    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296   156.663    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                       -156.663    
                         arrival time                         302.323    
  -------------------------------------------------------------------
                         slack                                145.660    

Slack (MET) :             145.693ns  (arrival time - required time)
  Source:                 inst_generated/inst_U55/r_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -145.041ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clk5_clk_wiz_5Mhz fall@300.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.021%)  route 0.557ns (74.978%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 155.869 - 154.959 ) 
    Source Clock Delay      (SCD):    1.616ns = ( 301.616 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   300.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   299.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   299.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   300.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   300.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   300.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   301.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   301.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.567   301.616    inst_generated/inst_U55/n_0_304_BUFG
    SLICE_X69Y98         FDCE                                         r  inst_generated/inst_U55/r_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y98         FDCE (Prop_fdce_C_Q)         0.141   301.757 r  inst_generated/inst_U55/r_data_reg[4]/Q
                         net (fo=20, routed)          0.283   302.040    inst_generated/inst_U71/Q[4]
    SLICE_X72Y98         LUT4 (Prop_lut4_I3_O)        0.045   302.085 r  inst_generated/inst_U71/inst_mem_i_4__0/O
                         net (fo=4, routed)           0.274   302.359    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.908   155.869    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.056   155.924    
                         clock uncertainty            0.446   156.370    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296   156.666    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                       -156.666    
                         arrival time                         302.359    
  -------------------------------------------------------------------
                         slack                                145.693    

Slack (MET) :             145.714ns  (arrival time - required time)
  Source:                 inst_generated/inst_U68/port18_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -145.041ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clk5_clk_wiz_5Mhz fall@300.000ns)
  Data Path Delay:        0.623ns  (logic 0.186ns (29.871%)  route 0.437ns (70.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns = ( 155.841 - 154.959 ) 
    Source Clock Delay      (SCD):    1.616ns = ( 301.616 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   300.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   299.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   299.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   300.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   300.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   300.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   301.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   301.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.567   301.616    inst_generated/inst_U68/n_0_304_BUFG
    SLICE_X69Y99         FDCE                                         r  inst_generated/inst_U68/port18_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDCE (Prop_fdce_C_Q)         0.141   301.757 r  inst_generated/inst_U68/port18_reg/Q
                         net (fo=4, routed)           0.169   301.927    inst_generated/inst_U68/MemoryMar12_U68
    SLICE_X69Y99         LUT5 (Prop_lut5_I4_O)        0.045   301.972 r  inst_generated/inst_U68/inst_mem_i_8/O
                         net (fo=64, routed)          0.267   302.239    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X1Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.880   155.841    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.056   155.896    
                         clock uncertainty            0.446   156.342    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183   156.525    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                       -156.525    
                         arrival time                         302.239    
  -------------------------------------------------------------------
                         slack                                145.714    

Slack (MET) :             145.740ns  (arrival time - required time)
  Source:                 inst_generated/inst_U68/port17_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -145.041ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clk5_clk_wiz_5Mhz fall@300.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.601%)  route 0.488ns (72.400%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns = ( 155.866 - 154.959 ) 
    Source Clock Delay      (SCD):    1.616ns = ( 301.616 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   300.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   299.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   299.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   300.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   300.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   300.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   301.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   301.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.567   301.616    inst_generated/inst_U68/n_0_304_BUFG
    SLICE_X68Y99         FDCE                                         r  inst_generated/inst_U68/port17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDCE (Prop_fdce_C_Q)         0.141   301.757 r  inst_generated/inst_U68/port17_reg/Q
                         net (fo=2, routed)           0.064   301.821    inst_generated/inst_U68/MemoryMar13_U68
    SLICE_X69Y99         LUT5 (Prop_lut5_I4_O)        0.045   301.866 r  inst_generated/inst_U68/inst_mem_i_7/O
                         net (fo=64, routed)          0.424   302.290    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X2Y20         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.905   155.866    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.056   155.921    
                         clock uncertainty            0.446   156.367    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183   156.550    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                       -156.550    
                         arrival time                         302.290    
  -------------------------------------------------------------------
                         slack                                145.740    

Slack (MET) :             145.752ns  (arrival time - required time)
  Source:                 inst_generated/inst_U68/port17_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -145.041ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clk5_clk_wiz_5Mhz fall@300.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.145%)  route 0.475ns (71.855%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns = ( 155.841 - 154.959 ) 
    Source Clock Delay      (SCD):    1.616ns = ( 301.616 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   300.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   299.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   299.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   300.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   300.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   300.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   301.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   301.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.567   301.616    inst_generated/inst_U68/n_0_304_BUFG
    SLICE_X68Y99         FDCE                                         r  inst_generated/inst_U68/port17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDCE (Prop_fdce_C_Q)         0.141   301.757 r  inst_generated/inst_U68/port17_reg/Q
                         net (fo=2, routed)           0.064   301.821    inst_generated/inst_U68/MemoryMar13_U68
    SLICE_X69Y99         LUT5 (Prop_lut5_I4_O)        0.045   301.866 r  inst_generated/inst_U68/inst_mem_i_7/O
                         net (fo=64, routed)          0.411   302.277    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.880   155.841    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.056   155.896    
                         clock uncertainty            0.446   156.342    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183   156.525    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                       -156.525    
                         arrival time                         302.277    
  -------------------------------------------------------------------
                         slack                                145.752    

Slack (MET) :             145.756ns  (arrival time - required time)
  Source:                 inst_generated/inst_U63/port19_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -145.041ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clk5_clk_wiz_5Mhz fall@300.000ns)
  Data Path Delay:        0.667ns  (logic 0.186ns (27.907%)  route 0.481ns (72.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns = ( 155.841 - 154.959 ) 
    Source Clock Delay      (SCD):    1.614ns = ( 301.614 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   300.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   299.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   299.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   300.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   300.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   300.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   301.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   301.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.565   301.614    inst_generated/inst_U63/n_0_304_BUFG
    SLICE_X68Y100        FDCE                                         r  inst_generated/inst_U63/port19_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDCE (Prop_fdce_C_Q)         0.141   301.755 r  inst_generated/inst_U63/port19_reg/Q
                         net (fo=2, routed)           0.214   301.969    inst_generated/inst_U70/inst_mem
    SLICE_X66Y101        LUT3 (Prop_lut3_I2_O)        0.045   302.014 r  inst_generated/inst_U70/inst_mem_i_17/O
                         net (fo=64, routed)          0.266   302.281    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.880   155.841    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.056   155.896    
                         clock uncertainty            0.446   156.342    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183   156.525    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                       -156.525    
                         arrival time                         302.281    
  -------------------------------------------------------------------
                         slack                                145.756    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk5_clk_wiz_5Mhz
  To Clock:  clk5_clk_wiz_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack      198.158ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.381ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             198.158ns  (required time - arrival time)
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.939ns  (logic 0.419ns (44.604%)  route 0.520ns (55.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.194ns = ( 304.194 - 300.000 ) 
    Source Clock Delay      (SCD):    4.635ns = ( 104.635 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.628   104.635    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X64Y88         FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDPE (Prop_fdpe_C_Q)         0.419   105.054 f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.520   105.574    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X63Y88         FDPE                                         f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   301.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.505   304.194    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X63Y88         FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.398   304.592    
                         clock uncertainty           -0.326   304.266    
    SLICE_X63Y88         FDPE (Recov_fdpe_C_PRE)     -0.534   303.732    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                        303.732    
                         arrival time                        -105.574    
  -------------------------------------------------------------------
                         slack                                198.158    

Slack (MET) :             198.352ns  (required time - arrival time)
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.762ns  (logic 0.419ns (54.976%)  route 0.343ns (45.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.186ns = ( 304.186 - 300.000 ) 
    Source Clock Delay      (SCD):    4.625ns = ( 104.625 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.619   104.625    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X63Y102        FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDPE (Prop_fdpe_C_Q)         0.419   105.044 f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.343   105.387    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X63Y103        FDPE                                         f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   301.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.498   304.186    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X63Y103        FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.413   304.599    
                         clock uncertainty           -0.326   304.274    
    SLICE_X63Y103        FDPE (Recov_fdpe_C_PRE)     -0.534   303.740    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                        303.740    
                         arrival time                        -105.387    
  -------------------------------------------------------------------
                         slack                                198.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns = ( 102.231 - 100.000 ) 
    Source Clock Delay      (SCD):    1.614ns = ( 101.614 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.565   101.614    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X63Y102        FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDPE (Prop_fdpe_C_Q)         0.128   101.742 f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.119   101.861    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X63Y103        FDPE                                         f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.834   102.231    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X63Y103        FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism             -0.602   101.629    
    SLICE_X63Y103        FDPE (Remov_fdpe_C_PRE)     -0.149   101.480    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                       -101.480    
                         arrival time                         101.861    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.107%)  route 0.183ns (58.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns = ( 102.231 - 100.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 101.613 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.564   101.613    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X64Y88         FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDPE (Prop_fdpe_C_Q)         0.128   101.741 f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.183   101.924    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X63Y88         FDPE                                         f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.835   102.231    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X63Y88         FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.581   101.650    
    SLICE_X63Y88         FDPE (Remov_fdpe_C_PRE)     -0.149   101.501    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                       -101.501    
                         arrival time                         101.924    
  -------------------------------------------------------------------
                         slack                                  0.423    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk5_clk_wiz_5Mhz

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/PRE
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.287ns  (logic 1.631ns (19.682%)  route 6.656ns (80.318%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.195ns = ( 104.195 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          3.535     5.042    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.124     5.166 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         3.121     8.287    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X64Y88         FDPE                                         f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.506   104.195    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X64Y88         FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/PRE
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.287ns  (logic 1.631ns (19.682%)  route 6.656ns (80.318%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.195ns = ( 104.195 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          3.535     5.042    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.124     5.166 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         3.121     8.287    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X64Y88         FDPE                                         f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.506   104.195    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X64Y88         FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/PRE
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.868ns  (logic 1.631ns (23.748%)  route 5.237ns (76.252%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns = ( 104.187 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          3.535     5.042    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.124     5.166 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         1.702     6.868    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X63Y102        FDPE                                         f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.499   104.187    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X63Y102        FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/PRE
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.868ns  (logic 1.631ns (23.748%)  route 5.237ns (76.252%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns = ( 104.187 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          3.535     5.042    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.124     5.166 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         1.702     6.868    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X63Y102        FDPE                                         f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.499   104.187    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X63Y102        FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/PRE
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.551ns  (logic 0.320ns (12.530%)  route 2.231ns (87.470%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 102.232 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          1.484     1.759    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.804 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         0.747     2.551    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X63Y102        FDPE                                         f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.835   102.232    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X63Y102        FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/PRE
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.551ns  (logic 0.320ns (12.530%)  route 2.231ns (87.470%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 102.232 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          1.484     1.759    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.804 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         0.747     2.551    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X63Y102        FDPE                                         f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.835   102.232    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X63Y102        FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/PRE
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.194ns  (logic 0.320ns (10.007%)  route 2.874ns (89.993%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 102.232 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          1.484     1.759    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.804 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         1.390     3.194    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X64Y88         FDPE                                         f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.836   102.232    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X64Y88         FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/PRE
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.194ns  (logic 0.320ns (10.007%)  route 2.874ns (89.993%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 102.232 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          1.484     1.759    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.804 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         1.390     3.194    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X64Y88         FDPE                                         f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.836   102.232    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X64Y88         FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk5_clk_wiz_5Mhz
  To Clock:  clk5_clk_wiz_5Mhz

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.761ns  (logic 0.580ns (32.943%)  route 1.181ns (67.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 104.222 - 100.000 ) 
    Source Clock Delay      (SCD):    4.625ns = ( 104.625 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.619   104.625    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X64Y103        FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDRE (Prop_fdre_C_Q)         0.456   105.081 f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/Q
                         net (fo=1, routed)           0.810   105.892    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[0]
    SLICE_X63Y103        LUT2 (Prop_lut2_I1_O)        0.124   106.016 f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=1, routed)           0.370   106.386    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB18_X1Y40         FIFO18E1                                     f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.534   104.222    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X1Y40         FIFO18E1                                     r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.673ns  (logic 0.642ns (38.385%)  route 1.031ns (61.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns = ( 104.234 - 100.000 ) 
    Source Clock Delay      (SCD):    4.635ns = ( 104.635 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.628   104.635    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X62Y89         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.518   105.153 f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/Q
                         net (fo=1, routed)           0.660   105.813    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[0]
    SLICE_X62Y88         LUT2 (Prop_lut2_I1_O)        0.124   105.937 f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=1, routed)           0.370   106.307    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB18_X1Y34         FIFO18E1                                     f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.546   104.234    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y34         FIFO18E1                                     r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.095ns  (logic 0.580ns (52.963%)  route 0.515ns (47.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.194ns = ( 104.194 - 100.000 ) 
    Source Clock Delay      (SCD):    4.634ns = ( 104.634 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.627   104.634    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X63Y88         FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDPE (Prop_fdpe_C_Q)         0.456   105.090 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.515   105.605    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X63Y88         LUT2 (Prop_lut2_I0_O)        0.124   105.729 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_i_1/O
                         net (fo=1, routed)           0.000   105.729    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_i_1_n_0
    SLICE_X63Y88         FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.505   104.194    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X63Y88         FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.095ns  (logic 0.580ns (52.963%)  route 0.515ns (47.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.186ns = ( 104.186 - 100.000 ) 
    Source Clock Delay      (SCD):    4.624ns = ( 104.624 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.618   104.624    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X63Y103        FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDPE (Prop_fdpe_C_Q)         0.456   105.080 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/Q
                         net (fo=3, routed)           0.515   105.595    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg
    SLICE_X63Y103        LUT2 (Prop_lut2_I0_O)        0.124   105.719 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_i_1/O
                         net (fo=1, routed)           0.000   105.719    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_i_1_n_0
    SLICE_X63Y103        FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.498   104.186    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X63Y103        FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.832ns  (logic 0.478ns (57.419%)  route 0.354ns (42.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.195ns = ( 104.195 - 100.000 ) 
    Source Clock Delay      (SCD):    4.635ns = ( 104.635 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.628   104.635    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X62Y89         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.478   105.113 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/Q
                         net (fo=1, routed)           0.354   105.467    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[4]
    SLICE_X62Y89         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.506   104.195    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X62Y89         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/C

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.814ns  (logic 0.478ns (58.721%)  route 0.336ns (41.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.195ns = ( 104.195 - 100.000 ) 
    Source Clock Delay      (SCD):    4.635ns = ( 104.635 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.628   104.635    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X62Y89         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.478   105.113 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/Q
                         net (fo=1, routed)           0.336   105.449    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[2]
    SLICE_X62Y89         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.506   104.195    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X62Y89         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.770ns  (logic 0.419ns (54.430%)  route 0.351ns (45.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns = ( 104.187 - 100.000 ) 
    Source Clock Delay      (SCD):    4.625ns = ( 104.625 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.619   104.625    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X64Y103        FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDRE (Prop_fdre_C_Q)         0.419   105.044 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]/Q
                         net (fo=1, routed)           0.351   105.395    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[4]
    SLICE_X64Y103        FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.499   104.187    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X64Y103        FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]/C

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.765ns  (logic 0.419ns (54.759%)  route 0.346ns (45.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns = ( 104.187 - 100.000 ) 
    Source Clock Delay      (SCD):    4.625ns = ( 104.625 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.619   104.625    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X64Y103        FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDRE (Prop_fdre_C_Q)         0.419   105.044 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2]/Q
                         net (fo=1, routed)           0.346   105.390    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[2]
    SLICE_X64Y103        FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.499   104.187    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X64Y103        FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]/C

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.195ns = ( 104.195 - 100.000 ) 
    Source Clock Delay      (SCD):    4.635ns = ( 104.635 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.628   104.635    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X62Y89         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.518   105.153 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/Q
                         net (fo=1, routed)           0.190   105.343    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[3]
    SLICE_X62Y89         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.506   104.195    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X62Y89         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.195ns = ( 104.195 - 100.000 ) 
    Source Clock Delay      (SCD):    4.635ns = ( 104.635 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.628   104.635    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X62Y89         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.518   105.153 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]/Q
                         net (fo=1, routed)           0.190   105.343    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[5]
    SLICE_X62Y89         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.506   104.195    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X62Y89         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.444%)  route 0.062ns (32.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 102.232 - 100.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 101.613 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.564   101.613    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X64Y103        FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDRE (Prop_fdre_C_Q)         0.128   101.741 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]/Q
                         net (fo=1, routed)           0.062   101.803    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[1]
    SLICE_X64Y103        FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.836   102.232    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X64Y103        FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.952%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 102.232 - 100.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 101.613 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.564   101.613    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X64Y103        FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDRE (Prop_fdre_C_Q)         0.141   101.754 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]/Q
                         net (fo=1, routed)           0.058   101.812    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[3]
    SLICE_X64Y103        FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.836   102.232    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X64Y103        FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2]/C

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 102.232 - 100.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 101.613 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.564   101.613    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X64Y103        FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDRE (Prop_fdre_C_Q)         0.141   101.754 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[5]/Q
                         net (fo=1, routed)           0.059   101.813    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[5]
    SLICE_X64Y103        FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.836   102.232    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X64Y103        FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]/C

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns = ( 102.231 - 100.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 101.613 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.564   101.613    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X62Y89         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.148   101.761 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/Q
                         net (fo=1, routed)           0.059   101.820    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[1]
    SLICE_X62Y89         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.835   102.231    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X62Y89         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/C

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.353%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns = ( 102.231 - 100.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 101.613 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.564   101.613    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X63Y88         FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDPE (Prop_fdpe_C_Q)         0.141   101.754 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.078   101.832    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X62Y88         SRL16E                                       r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.835   102.231    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X62Y88         SRL16E                                       r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.353%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns = ( 102.231 - 100.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 101.613 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.564   101.613    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X63Y103        FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDPE (Prop_fdpe_C_Q)         0.141   101.754 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/Q
                         net (fo=3, routed)           0.078   101.832    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg
    SLICE_X62Y103        SRL16E                                       r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.834   102.231    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X62Y103        SRL16E                                       r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns = ( 102.231 - 100.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 101.613 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.564   101.613    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X62Y89         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.164   101.777 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/Q
                         net (fo=1, routed)           0.056   101.833    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[3]
    SLICE_X62Y89         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.835   102.231    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X62Y89         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns = ( 102.231 - 100.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 101.613 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.564   101.613    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X62Y89         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.164   101.777 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]/Q
                         net (fo=1, routed)           0.056   101.833    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[5]
    SLICE_X62Y89         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.835   102.231    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X62Y89         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/C

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.446%)  route 0.121ns (48.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 102.232 - 100.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 101.613 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.564   101.613    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X64Y103        FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDRE (Prop_fdre_C_Q)         0.128   101.741 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]/Q
                         net (fo=1, routed)           0.121   101.862    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[4]
    SLICE_X64Y103        FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.836   102.232    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X64Y103        FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]/C

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.360%)  route 0.126ns (49.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 102.232 - 100.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 101.613 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.564   101.613    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X64Y103        FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDRE (Prop_fdre_C_Q)         0.128   101.741 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2]/Q
                         net (fo=1, routed)           0.126   101.867    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[2]
    SLICE_X64Y103        FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.836   102.232    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X64Y103        FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  i_clk100
  To Clock:  clk5_clk_wiz_5Mhz

Max Delay            75 Endpoints
Min Delay            75 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_switches[2]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U97/port21_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.746ns  (logic 2.571ns (26.383%)  route 7.174ns (73.617%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=3)
  Input Delay:            2.000ns
  Clock Path Skew:        4.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 104.199 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M13                                               0.000     2.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     3.485 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           3.456     6.941    inst_generated/inst_U70/port20_reg_1[0]
    SLICE_X63Y101        LUT4 (Prop_lut4_I2_O)        0.152     7.093 r  inst_generated/inst_U70/inst_mem_i_42/O
                         net (fo=1, routed)           0.408     7.501    inst_generated/inst_U70/inst_mem_i_42_n_1
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.332     7.833 r  inst_generated/inst_U70/inst_mem_i_26/O
                         net (fo=26, routed)          1.907     9.740    inst_generated/inst_U63/port20_reg_2[0]
    SLICE_X63Y96         LUT2 (Prop_lut2_I1_O)        0.152     9.892 f  inst_generated/inst_U63/port21_i_6/O
                         net (fo=1, routed)           0.820    10.712    inst_generated/inst_U84/port22_reg_4
    SLICE_X64Y96         LUT6 (Prop_lut6_I5_O)        0.326    11.038 r  inst_generated/inst_U84/port21_i_3/O
                         net (fo=2, routed)           0.584    11.622    inst_generated/inst_U84/port21_i_3_n_1
    SLICE_X65Y97         LUT6 (Prop_lut6_I2_O)        0.124    11.746 r  inst_generated/inst_U84/port21_i_1/O
                         net (fo=1, routed)           0.000    11.746    inst_generated/inst_U97/port21_reg_0
    SLICE_X65Y97         FDCE                                         r  inst_generated/inst_U97/port21_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.510   104.199    inst_generated/inst_U97/n_0_304_BUFG
    SLICE_X65Y97         FDCE                                         r  inst_generated/inst_U97/port21_reg/C

Slack:                    inf
  Source:                 i_switches[2]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U97/port22_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.744ns  (logic 2.571ns (26.388%)  route 7.172ns (73.612%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=3)
  Input Delay:            2.000ns
  Clock Path Skew:        4.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 104.199 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M13                                               0.000     2.000 f  i_switches[2] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     3.485 f  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           3.456     6.941    inst_generated/inst_U70/port20_reg_1[0]
    SLICE_X63Y101        LUT4 (Prop_lut4_I2_O)        0.152     7.093 f  inst_generated/inst_U70/inst_mem_i_42/O
                         net (fo=1, routed)           0.408     7.501    inst_generated/inst_U70/inst_mem_i_42_n_1
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.332     7.833 f  inst_generated/inst_U70/inst_mem_i_26/O
                         net (fo=26, routed)          1.907     9.740    inst_generated/inst_U63/port20_reg_2[0]
    SLICE_X63Y96         LUT2 (Prop_lut2_I1_O)        0.152     9.892 r  inst_generated/inst_U63/port21_i_6/O
                         net (fo=1, routed)           0.820    10.712    inst_generated/inst_U84/port22_reg_4
    SLICE_X64Y96         LUT6 (Prop_lut6_I5_O)        0.326    11.038 f  inst_generated/inst_U84/port21_i_3/O
                         net (fo=2, routed)           0.582    11.620    inst_generated/inst_U84/port21_i_3_n_1
    SLICE_X65Y97         LUT6 (Prop_lut6_I4_O)        0.124    11.744 r  inst_generated/inst_U84/port22_i_1/O
                         net (fo=1, routed)           0.000    11.744    inst_generated/inst_U97/port90
    SLICE_X65Y97         FDCE                                         r  inst_generated/inst_U97/port22_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.510   104.199    inst_generated/inst_U97/n_0_304_BUFG
    SLICE_X65Y97         FDCE                                         r  inst_generated/inst_U97/port22_reg/C

Slack:                    inf
  Source:                 i_switches[1]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U97/port19_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.583ns  (logic 2.250ns (23.475%)  route 7.333ns (76.525%))
  Logic Levels:           7  (IBUF=1 LUT5=2 LUT6=4)
  Input Delay:            2.000ns
  Clock Path Skew:        4.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 104.188 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    L16                                               0.000     2.000 r  i_switches[1] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     3.480 r  i_switches_IBUF[1]_inst/O
                         net (fo=2, routed)           3.767     7.246    inst_generated/inst_U63/port15_reg_2[1]
    SLICE_X66Y99         LUT6 (Prop_lut6_I0_O)        0.124     7.370 r  inst_generated/inst_U63/inst_mem_i_45/O
                         net (fo=24, routed)          0.525     7.895    inst_generated/inst_U41/port20_reg_2
    SLICE_X66Y98         LUT5 (Prop_lut5_I1_O)        0.124     8.019 r  inst_generated/inst_U41/port20_i_3/O
                         net (fo=3, routed)           0.845     8.864    inst_generated/inst_U41/port20_i_3_n_1
    SLICE_X63Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.988 r  inst_generated/inst_U41/port18_i_3/O
                         net (fo=3, routed)           0.324     9.312    inst_generated/inst_U41/port18_i_3_n_1
    SLICE_X62Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.436 r  inst_generated/inst_U41/port16_i_3/O
                         net (fo=3, routed)           0.647    10.083    inst_generated/inst_U41/port2_reg
    SLICE_X63Y97         LUT6 (Prop_lut6_I5_O)        0.124    10.207 r  inst_generated/inst_U41/port19_i_3/O
                         net (fo=3, routed)           0.601    10.808    inst_generated/inst_U41/port16_reg_1
    SLICE_X64Y97         LUT5 (Prop_lut5_I0_O)        0.150    10.958 r  inst_generated/inst_U41/port19_i_2/O
                         net (fo=1, routed)           0.625    11.583    inst_generated/inst_U97/AluFlagV
    SLICE_X65Y100        FDCE                                         r  inst_generated/inst_U97/port19_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.500   104.188    inst_generated/inst_U97/n_0_304_BUFG
    SLICE_X65Y100        FDCE                                         r  inst_generated/inst_U97/port19_reg/C

Slack:                    inf
  Source:                 i_switches[1]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U9/port16_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.286ns  (logic 2.100ns (22.611%)  route 7.186ns (77.389%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=2)
  Input Delay:            2.000ns
  Clock Path Skew:        4.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 104.199 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    L16                                               0.000     2.000 r  i_switches[1] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     3.480 r  i_switches_IBUF[1]_inst/O
                         net (fo=2, routed)           3.767     7.246    inst_generated/inst_U63/port15_reg_2[1]
    SLICE_X66Y99         LUT6 (Prop_lut6_I0_O)        0.124     7.370 r  inst_generated/inst_U63/inst_mem_i_45/O
                         net (fo=24, routed)          0.839     8.209    inst_generated/inst_U41/port20_reg_2
    SLICE_X64Y96         LUT5 (Prop_lut5_I2_O)        0.124     8.333 r  inst_generated/inst_U41/port17_i_6/O
                         net (fo=4, routed)           1.020     9.353    inst_generated/inst_U41/port17_i_6_n_1
    SLICE_X64Y96         LUT5 (Prop_lut5_I0_O)        0.124     9.477 r  inst_generated/inst_U41/port16_i_7/O
                         net (fo=1, routed)           0.794    10.270    inst_generated/inst_U41/port16_i_7_n_1
    SLICE_X63Y96         LUT4 (Prop_lut4_I2_O)        0.124    10.394 r  inst_generated/inst_U41/port16_i_2/O
                         net (fo=1, routed)           0.264    10.659    inst_generated/inst_U41/port16_i_2_n_1
    SLICE_X63Y96         LUT6 (Prop_lut6_I0_O)        0.124    10.783 r  inst_generated/inst_U41/port16_i_1/O
                         net (fo=2, routed)           0.503    11.286    inst_generated/inst_U9/port70
    SLICE_X65Y98         FDCE                                         r  inst_generated/inst_U9/port16_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.510   104.199    inst_generated/inst_U9/n_0_304_BUFG
    SLICE_X65Y98         FDCE                                         r  inst_generated/inst_U9/port16_reg/C

Slack:                    inf
  Source:                 i_switches[1]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U97/port20_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.840ns  (logic 2.224ns (25.153%)  route 6.617ns (74.847%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=5)
  Input Delay:            2.000ns
  Clock Path Skew:        4.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 104.199 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    L16                                               0.000     2.000 r  i_switches[1] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     3.480 r  i_switches_IBUF[1]_inst/O
                         net (fo=2, routed)           3.767     7.246    inst_generated/inst_U63/port15_reg_2[1]
    SLICE_X66Y99         LUT6 (Prop_lut6_I0_O)        0.124     7.370 r  inst_generated/inst_U63/inst_mem_i_45/O
                         net (fo=24, routed)          0.525     7.895    inst_generated/inst_U41/port20_reg_2
    SLICE_X66Y98         LUT5 (Prop_lut5_I1_O)        0.124     8.019 r  inst_generated/inst_U41/port20_i_3/O
                         net (fo=3, routed)           0.845     8.864    inst_generated/inst_U41/port20_i_3_n_1
    SLICE_X63Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.988 r  inst_generated/inst_U41/port18_i_3/O
                         net (fo=3, routed)           0.324     9.312    inst_generated/inst_U41/port18_i_3_n_1
    SLICE_X62Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.436 r  inst_generated/inst_U41/port16_i_3/O
                         net (fo=3, routed)           0.647    10.083    inst_generated/inst_U41/port2_reg
    SLICE_X63Y97         LUT6 (Prop_lut6_I5_O)        0.124    10.207 r  inst_generated/inst_U41/port19_i_3/O
                         net (fo=3, routed)           0.510    10.716    inst_generated/inst_U41/port16_reg_1
    SLICE_X66Y97         LUT6 (Prop_lut6_I0_O)        0.124    10.840 r  inst_generated/inst_U41/port20_i_1__0/O
                         net (fo=1, routed)           0.000    10.840    inst_generated/inst_U97/port20_reg_0
    SLICE_X66Y97         FDCE                                         r  inst_generated/inst_U97/port20_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.510   104.199    inst_generated/inst_U97/n_0_304_BUFG
    SLICE_X66Y97         FDCE                                         r  inst_generated/inst_U97/port20_reg/C

Slack:                    inf
  Source:                 i_switches[2]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U9/port17_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.739ns  (logic 2.341ns (26.789%)  route 6.398ns (73.211%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=2)
  Input Delay:            2.000ns
  Clock Path Skew:        4.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 104.198 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M13                                               0.000     2.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     3.485 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           3.456     6.941    inst_generated/inst_U70/port20_reg_1[0]
    SLICE_X63Y101        LUT4 (Prop_lut4_I2_O)        0.152     7.093 r  inst_generated/inst_U70/inst_mem_i_42/O
                         net (fo=1, routed)           0.408     7.501    inst_generated/inst_U70/inst_mem_i_42_n_1
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.332     7.833 r  inst_generated/inst_U70/inst_mem_i_26/O
                         net (fo=26, routed)          1.026     8.859    inst_generated/inst_U41/dina[2]
    SLICE_X66Y97         LUT5 (Prop_lut5_I4_O)        0.124     8.983 r  inst_generated/inst_U41/port17_i_7/O
                         net (fo=1, routed)           0.430     9.413    inst_generated/inst_U41/port17_i_7_n_1
    SLICE_X65Y97         LUT4 (Prop_lut4_I2_O)        0.124     9.537 r  inst_generated/inst_U41/port17_i_2/O
                         net (fo=1, routed)           0.526    10.063    inst_generated/inst_U41/port17_i_2_n_1
    SLICE_X62Y97         LUT6 (Prop_lut6_I0_O)        0.124    10.187 r  inst_generated/inst_U41/port17_i_1/O
                         net (fo=2, routed)           0.552    10.739    inst_generated/inst_U9/port90
    SLICE_X63Y98         FDCE                                         r  inst_generated/inst_U9/port17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.509   104.198    inst_generated/inst_U9/n_0_304_BUFG
    SLICE_X63Y98         FDCE                                         r  inst_generated/inst_U9/port17_reg/C

Slack:                    inf
  Source:                 i_switches[2]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U9/port22_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.269ns  (logic 2.217ns (26.812%)  route 6.052ns (73.188%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Input Delay:            2.000ns
  Clock Path Skew:        4.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 104.198 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M13                                               0.000     2.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     3.485 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           3.456     6.941    inst_generated/inst_U70/port20_reg_1[0]
    SLICE_X63Y101        LUT4 (Prop_lut4_I2_O)        0.152     7.093 r  inst_generated/inst_U70/inst_mem_i_42/O
                         net (fo=1, routed)           0.408     7.501    inst_generated/inst_U70/inst_mem_i_42_n_1
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.332     7.833 r  inst_generated/inst_U70/inst_mem_i_26/O
                         net (fo=26, routed)          1.388     9.221    inst_generated/inst_U41/dina[2]
    SLICE_X64Y97         LUT5 (Prop_lut5_I3_O)        0.124     9.345 r  inst_generated/inst_U41/port22_i_2/O
                         net (fo=1, routed)           0.459     9.804    inst_generated/inst_U84/port22_reg_1
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.928 r  inst_generated/inst_U84/port22_i_1__0/O
                         net (fo=2, routed)           0.341    10.269    inst_generated/inst_U9/port70_4
    SLICE_X63Y98         FDCE                                         r  inst_generated/inst_U9/port22_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.509   104.198    inst_generated/inst_U9/n_0_304_BUFG
    SLICE_X63Y98         FDCE                                         r  inst_generated/inst_U9/port22_reg/C

Slack:                    inf
  Source:                 i_switches[2]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U9/port20_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.199ns  (logic 2.217ns (27.043%)  route 5.981ns (72.957%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Input Delay:            2.000ns
  Clock Path Skew:        4.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 104.198 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M13                                               0.000     2.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     3.485 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           3.456     6.941    inst_generated/inst_U70/port20_reg_1[0]
    SLICE_X63Y101        LUT4 (Prop_lut4_I2_O)        0.152     7.093 r  inst_generated/inst_U70/inst_mem_i_42/O
                         net (fo=1, routed)           0.408     7.501    inst_generated/inst_U70/inst_mem_i_42_n_1
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.332     7.833 r  inst_generated/inst_U70/inst_mem_i_26/O
                         net (fo=26, routed)          1.368     9.201    inst_generated/inst_U84/dina[1]
    SLICE_X66Y98         LUT2 (Prop_lut2_I1_O)        0.124     9.325 r  inst_generated/inst_U84/port20_i_4__0/O
                         net (fo=1, routed)           0.399     9.724    inst_generated/inst_U41/port20_reg_1
    SLICE_X65Y98         LUT6 (Prop_lut6_I4_O)        0.124     9.848 r  inst_generated/inst_U41/port20_i_1/O
                         net (fo=2, routed)           0.350    10.199    inst_generated/inst_U9/port70_2
    SLICE_X63Y98         FDCE                                         r  inst_generated/inst_U9/port20_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.509   104.198    inst_generated/inst_U9/n_0_304_BUFG
    SLICE_X63Y98         FDCE                                         r  inst_generated/inst_U9/port20_reg/C

Slack:                    inf
  Source:                 i_switches[1]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U9/port19_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.107ns  (logic 1.976ns (24.368%)  route 6.132ns (75.632%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Input Delay:            2.000ns
  Clock Path Skew:        4.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 104.199 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    L16                                               0.000     2.000 r  i_switches[1] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     3.480 r  i_switches_IBUF[1]_inst/O
                         net (fo=2, routed)           3.767     7.246    inst_generated/inst_U63/port15_reg_2[1]
    SLICE_X66Y99         LUT6 (Prop_lut6_I0_O)        0.124     7.370 r  inst_generated/inst_U63/inst_mem_i_45/O
                         net (fo=24, routed)          0.660     8.030    inst_generated/inst_U41/port20_reg_2
    SLICE_X64Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.154 r  inst_generated/inst_U41/port18_i_7/O
                         net (fo=4, routed)           0.817     8.970    inst_generated/inst_U41/port18_i_7_n_1
    SLICE_X63Y97         LUT5 (Prop_lut5_I0_O)        0.124     9.094 r  inst_generated/inst_U41/port19_i_2__0/O
                         net (fo=1, routed)           0.520     9.614    inst_generated/inst_U41/port19_i_2__0_n_1
    SLICE_X63Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.738 r  inst_generated/inst_U41/port19_i_1/O
                         net (fo=2, routed)           0.369    10.107    inst_generated/inst_U9/port90_1
    SLICE_X65Y98         FDCE                                         r  inst_generated/inst_U9/port19_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.510   104.199    inst_generated/inst_U9/n_0_304_BUFG
    SLICE_X65Y98         FDCE                                         r  inst_generated/inst_U9/port19_reg/C

Slack:                    inf
  Source:                 i_switches[1]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U9/port21_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.103ns  (logic 1.976ns (24.381%)  route 6.127ns (75.619%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)
  Input Delay:            2.000ns
  Clock Path Skew:        4.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 104.199 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    L16                                               0.000     2.000 r  i_switches[1] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     3.480 r  i_switches_IBUF[1]_inst/O
                         net (fo=2, routed)           3.767     7.246    inst_generated/inst_U63/port15_reg_2[1]
    SLICE_X66Y99         LUT6 (Prop_lut6_I0_O)        0.124     7.370 r  inst_generated/inst_U63/inst_mem_i_45/O
                         net (fo=24, routed)          0.839     8.209    inst_generated/inst_U41/port20_reg_2
    SLICE_X64Y96         LUT5 (Prop_lut5_I2_O)        0.124     8.333 r  inst_generated/inst_U41/port17_i_6/O
                         net (fo=4, routed)           0.530     8.863    inst_generated/inst_U41/port17_i_6_n_1
    SLICE_X65Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.987 r  inst_generated/inst_U41/port21_i_2__0/O
                         net (fo=1, routed)           0.451     9.438    inst_generated/inst_U41/port21_i_2__0_n_1
    SLICE_X66Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.562 r  inst_generated/inst_U41/port21_i_1__0/O
                         net (fo=2, routed)           0.541    10.103    inst_generated/inst_U9/port90_3
    SLICE_X66Y98         FDCE                                         r  inst_generated/inst_U9/port21_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.510   104.199    inst_generated/inst_U9/n_0_304_BUFG
    SLICE_X66Y98         FDCE                                         r  inst_generated/inst_U9/port21_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_switches[0]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.224ns  (logic 0.245ns (20.050%)  route 0.979ns (79.950%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns = ( 100.836 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    J15                                               0.000     0.000 r  i_switches[0] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_switches_IBUF[0]_inst/O
                         net (fo=2, routed)           0.979     1.224    i_switches_IBUF[0]
    SLICE_X57Y98         FDCE                                         r  r_breakpoint_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.834   100.836    s_oszClk
    SLICE_X57Y98         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[2]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.369ns  (logic 0.253ns (18.479%)  route 1.116ns (81.521%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns = ( 100.836 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    M13                                               0.000     0.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           1.116     1.369    i_switches_IBUF[2]
    SLICE_X57Y98         FDCE                                         r  r_breakpoint_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.834   100.836    s_oszClk
    SLICE_X57Y98         FDCE                                         r  r_breakpoint_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[1]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.392ns  (logic 0.247ns (17.773%)  route 1.145ns (82.227%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns = ( 100.836 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    L16                                               0.000     0.000 r  i_switches[1] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_switches_IBUF[1]_inst/O
                         net (fo=2, routed)           1.145     1.392    i_switches_IBUF[1]
    SLICE_X57Y98         FDCE                                         r  r_breakpoint_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.834   100.836    s_oszClk
    SLICE_X57Y98         FDCE                                         r  r_breakpoint_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[7]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.439ns  (logic 0.275ns (19.143%)  route 1.164ns (80.857%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns = ( 100.836 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    R13                                               0.000     0.000 r  i_switches[7] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_switches_IBUF[7]_inst/O
                         net (fo=2, routed)           1.164     1.439    i_switches_IBUF[7]
    SLICE_X57Y98         FDCE                                         r  r_breakpoint_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.834   100.836    s_oszClk
    SLICE_X57Y98         FDCE                                         r  r_breakpoint_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[5]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.464ns  (logic 0.265ns (18.108%)  route 1.199ns (81.892%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns = ( 100.836 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T18                                               0.000     0.000 r  i_switches[5] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  i_switches_IBUF[5]_inst/O
                         net (fo=2, routed)           1.199     1.464    i_switches_IBUF[5]
    SLICE_X57Y98         FDCE                                         r  r_breakpoint_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.834   100.836    s_oszClk
    SLICE_X57Y98         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[4]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.587ns  (logic 0.260ns (16.401%)  route 1.327ns (83.599%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns = ( 100.836 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    R17                                               0.000     0.000 r  i_switches[4] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  i_switches_IBUF[4]_inst/O
                         net (fo=3, routed)           1.327     1.587    i_switches_IBUF[4]
    SLICE_X57Y98         FDCE                                         r  r_breakpoint_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.834   100.836    s_oszClk
    SLICE_X57Y98         FDCE                                         r  r_breakpoint_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[3]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.604ns  (logic 0.245ns (15.280%)  route 1.359ns (84.720%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns = ( 100.836 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    R15                                               0.000     0.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_switches_IBUF[3]_inst/O
                         net (fo=2, routed)           1.359     1.604    i_switches_IBUF[3]
    SLICE_X57Y98         FDCE                                         r  r_breakpoint_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.834   100.836    s_oszClk
    SLICE_X57Y98         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[6]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.767ns  (logic 0.262ns (14.818%)  route 1.505ns (85.182%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns = ( 100.836 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 r  i_switches[6] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  i_switches_IBUF[6]_inst/O
                         net (fo=2, routed)           1.505     1.767    i_switches_IBUF[6]
    SLICE_X57Y98         FDCE                                         r  r_breakpoint_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.834   100.836    s_oszClk
    SLICE_X57Y98         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[5]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U40/port17_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.780ns  (logic 0.310ns (17.422%)  route 1.470ns (82.578%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 102.234 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T18                                               0.000     0.000 r  i_switches[5] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  i_switches_IBUF[5]_inst/O
                         net (fo=2, routed)           1.470     1.735    inst_generated/inst_U63/port15_reg_2[4]
    SLICE_X62Y98         LUT5 (Prop_lut5_I0_O)        0.045     1.780 r  inst_generated/inst_U63/inst_mem_i_23/O
                         net (fo=13, routed)          0.000     1.780    inst_generated/inst_U40/dina[5]
    SLICE_X62Y98         FDCE                                         r  inst_generated/inst_U40/port17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.838   102.234    inst_generated/inst_U40/n_0_304_BUFG
    SLICE_X62Y98         FDCE                                         r  inst_generated/inst_U40/port17_reg/C

Slack:                    inf
  Source:                 i_switches[0]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U40/port22_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.932ns  (logic 0.290ns (15.033%)  route 1.642ns (84.967%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 102.235 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    J15                                               0.000     0.000 r  i_switches[0] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_switches_IBUF[0]_inst/O
                         net (fo=2, routed)           1.417     1.662    inst_generated/inst_U63/port15_reg_2[0]
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.707 r  inst_generated/inst_U63/inst_mem_i_28/O
                         net (fo=28, routed)          0.225     1.932    inst_generated/inst_U40/dina[0]
    SLICE_X64Y98         FDCE                                         r  inst_generated/inst_U40/port22_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.839   102.235    inst_generated/inst_U40/n_0_304_BUFG
    SLICE_X64Y98         FDCE                                         r  inst_generated/inst_U40/port22_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkEEPROM_clk_wiz_5Mhz
  To Clock:  clkRamN_clk_wiz_5Mhz

Max Delay          1222 Endpoints
Min Delay          1222 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.111ns  (logic 3.932ns (20.575%)  route 15.179ns (79.425%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 156.677 - 154.959 ) 
    Source Clock Delay      (SCD):    1.749ns = ( 51.749 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.747    51.749    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.203 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.460    55.664    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_3[0]
    SLICE_X72Y107        LUT6 (Prop_lut6_I1_O)        0.124    55.788 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.788    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    56.005 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          1.790    57.795    inst_generated/inst_U71/r_data_reg[7][0]
    SLICE_X68Y99         LUT3 (Prop_lut3_I1_O)        0.327    58.122 f  inst_generated/inst_U71/inst_mem_i_33/O
                         net (fo=2, routed)           0.598    58.719    inst_generated/inst_U71/inst_mem_i_33_n_1
    SLICE_X68Y100        LUT6 (Prop_lut6_I4_O)        0.326    59.045 r  inst_generated/inst_U71/inst_mem_i_2/O
                         net (fo=26, routed)          1.821    60.867    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena
    SLICE_X69Y84         LUT2 (Prop_lut2_I1_O)        0.152    61.019 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=17, routed)          6.953    67.972    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ENA
    SLICE_X8Y92          LUT3 (Prop_lut3_I2_O)        0.332    68.304 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_38/O
                         net (fo=1, routed)           2.557    70.860    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_21
    RAMB36_X0Y34         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.716   156.677    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.975ns  (logic 3.600ns (18.973%)  route 15.375ns (81.027%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 156.680 - 154.959 ) 
    Source Clock Delay      (SCD):    1.749ns = ( 51.749 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.747    51.749    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.203 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.460    55.664    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_3[0]
    SLICE_X72Y107        LUT6 (Prop_lut6_I1_O)        0.124    55.788 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.788    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    56.005 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          1.790    57.795    inst_generated/inst_U71/r_data_reg[7][0]
    SLICE_X68Y99         LUT3 (Prop_lut3_I1_O)        0.327    58.122 f  inst_generated/inst_U71/inst_mem_i_33/O
                         net (fo=2, routed)           0.598    58.719    inst_generated/inst_U71/inst_mem_i_33_n_1
    SLICE_X68Y100        LUT6 (Prop_lut6_I4_O)        0.326    59.045 r  inst_generated/inst_U71/inst_mem_i_2/O
                         net (fo=26, routed)          1.821    60.867    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena
    SLICE_X69Y84         LUT2 (Prop_lut2_I1_O)        0.152    61.019 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=17, routed)          9.706    70.724    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ENA
    RAMB36_X0Y35         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.719   156.680    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.113ns  (logic 3.954ns (23.106%)  route 13.159ns (76.894%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 156.526 - 154.959 ) 
    Source Clock Delay      (SCD):    1.749ns = ( 51.749 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.747    51.749    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.203 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.460    55.664    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_3[0]
    SLICE_X72Y107        LUT6 (Prop_lut6_I1_O)        0.124    55.788 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.788    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    56.005 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          1.790    57.795    inst_generated/inst_U71/r_data_reg[7][0]
    SLICE_X68Y99         LUT3 (Prop_lut3_I1_O)        0.327    58.122 f  inst_generated/inst_U71/inst_mem_i_33/O
                         net (fo=2, routed)           0.598    58.719    inst_generated/inst_U71/inst_mem_i_33_n_1
    SLICE_X68Y100        LUT6 (Prop_lut6_I4_O)        0.326    59.045 r  inst_generated/inst_U71/inst_mem_i_2/O
                         net (fo=26, routed)          1.821    60.867    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena
    SLICE_X69Y84         LUT2 (Prop_lut2_I1_O)        0.152    61.019 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=17, routed)          6.953    67.972    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ENA
    SLICE_X8Y92          LUT3 (Prop_lut3_I2_O)        0.354    68.326 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_42/O
                         net (fo=1, routed)           0.536    68.862    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_23
    RAMB36_X0Y18         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.564   156.526    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.050ns  (logic 4.068ns (23.859%)  route 12.982ns (76.141%))
  Logic Levels:           9  (LUT3=1 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 156.680 - 154.959 ) 
    Source Clock Delay      (SCD):    1.749ns = ( 51.749 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.747    51.749    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.203 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.460    55.664    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_3[0]
    SLICE_X72Y107        LUT6 (Prop_lut6_I1_O)        0.124    55.788 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.788    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    56.005 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          1.790    57.795    inst_generated/inst_U71/r_data_reg[7][0]
    SLICE_X68Y99         LUT3 (Prop_lut3_I1_O)        0.327    58.122 f  inst_generated/inst_U71/inst_mem_i_33/O
                         net (fo=2, routed)           0.598    58.719    inst_generated/inst_U71/inst_mem_i_33_n_1
    SLICE_X68Y100        LUT6 (Prop_lut6_I4_O)        0.326    59.045 r  inst_generated/inst_U71/inst_mem_i_2/O
                         net (fo=26, routed)          0.744    59.789    inst_generated/inst_U63/r_fifoTxData_reg[7]
    SLICE_X65Y101        LUT5 (Prop_lut5_I1_O)        0.124    59.913 r  inst_generated/inst_U63/inst_mem_i_68/O
                         net (fo=7, routed)           0.552    60.465    inst_generated/inst_U63/port16_reg_1
    SLICE_X62Y100        LUT6 (Prop_lut6_I2_O)        0.124    60.589 r  inst_generated/inst_U63/inst_mem_i_65/O
                         net (fo=1, routed)           0.316    60.906    inst_generated/inst_U77/inst_mem_i_39_0
    SLICE_X62Y98         LUT5 (Prop_lut5_I2_O)        0.124    61.030 r  inst_generated/inst_U77/inst_mem_i_55/O
                         net (fo=1, routed)           0.282    61.312    inst_generated/inst_U77/inst_mem_i_55_n_1
    SLICE_X62Y98         LUT5 (Prop_lut5_I0_O)        0.124    61.436 r  inst_generated/inst_U77/inst_mem_i_39/O
                         net (fo=1, routed)           0.162    61.598    inst_generated/inst_U63/port17_reg_3
    SLICE_X62Y98         LUT5 (Prop_lut5_I2_O)        0.124    61.722 r  inst_generated/inst_U63/inst_mem_i_23/O
                         net (fo=13, routed)          7.078    68.799    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y35         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.719   156.680    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.849ns  (logic 3.342ns (19.835%)  route 13.507ns (80.165%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 156.693 - 154.959 ) 
    Source Clock Delay      (SCD):    1.749ns = ( 51.749 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.747    51.749    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.203 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.460    55.664    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_3[0]
    SLICE_X72Y107        LUT6 (Prop_lut6_I1_O)        0.124    55.788 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.788    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    56.005 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          1.068    57.073    inst_generated/inst_U68/douta[2]
    SLICE_X69Y100        LUT5 (Prop_lut5_I3_O)        0.299    57.372 f  inst_generated/inst_U68/inst_mem_i_31/O
                         net (fo=4, routed)           1.133    58.505    inst_generated/inst_U68/port20_reg_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I5_O)        0.124    58.629 r  inst_generated/inst_U68/inst_mem_i_35/O
                         net (fo=8, routed)           0.691    59.320    inst_generated/inst_U68/inst_mem_i_35_n_1
    SLICE_X69Y100        LUT5 (Prop_lut5_I1_O)        0.124    59.444 r  inst_generated/inst_U68/inst_mem_i_10/O
                         net (fo=64, routed)          9.155    68.598    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y0          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.731   156.693    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.757ns  (logic 4.068ns (24.277%)  route 12.689ns (75.724%))
  Logic Levels:           9  (LUT3=1 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 156.677 - 154.959 ) 
    Source Clock Delay      (SCD):    1.749ns = ( 51.749 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.747    51.749    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.203 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.460    55.664    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_3[0]
    SLICE_X72Y107        LUT6 (Prop_lut6_I1_O)        0.124    55.788 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.788    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    56.005 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          1.790    57.795    inst_generated/inst_U71/r_data_reg[7][0]
    SLICE_X68Y99         LUT3 (Prop_lut3_I1_O)        0.327    58.122 f  inst_generated/inst_U71/inst_mem_i_33/O
                         net (fo=2, routed)           0.598    58.719    inst_generated/inst_U71/inst_mem_i_33_n_1
    SLICE_X68Y100        LUT6 (Prop_lut6_I4_O)        0.326    59.045 r  inst_generated/inst_U71/inst_mem_i_2/O
                         net (fo=26, routed)          0.744    59.789    inst_generated/inst_U63/r_fifoTxData_reg[7]
    SLICE_X65Y101        LUT5 (Prop_lut5_I1_O)        0.124    59.913 r  inst_generated/inst_U63/inst_mem_i_68/O
                         net (fo=7, routed)           0.552    60.465    inst_generated/inst_U63/port16_reg_1
    SLICE_X62Y100        LUT6 (Prop_lut6_I2_O)        0.124    60.589 r  inst_generated/inst_U63/inst_mem_i_65/O
                         net (fo=1, routed)           0.316    60.906    inst_generated/inst_U77/inst_mem_i_39_0
    SLICE_X62Y98         LUT5 (Prop_lut5_I2_O)        0.124    61.030 r  inst_generated/inst_U77/inst_mem_i_55/O
                         net (fo=1, routed)           0.282    61.312    inst_generated/inst_U77/inst_mem_i_55_n_1
    SLICE_X62Y98         LUT5 (Prop_lut5_I0_O)        0.124    61.436 r  inst_generated/inst_U77/inst_mem_i_39/O
                         net (fo=1, routed)           0.162    61.598    inst_generated/inst_U63/port17_reg_3
    SLICE_X62Y98         LUT5 (Prop_lut5_I2_O)        0.124    61.722 r  inst_generated/inst_U63/inst_mem_i_23/O
                         net (fo=13, routed)          6.785    68.506    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y34         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.716   156.677    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.613ns  (logic 3.718ns (22.380%)  route 12.895ns (77.620%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 156.693 - 154.959 ) 
    Source Clock Delay      (SCD):    1.749ns = ( 51.749 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.747    51.749    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.203 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.460    55.664    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_3[0]
    SLICE_X72Y107        LUT6 (Prop_lut6_I1_O)        0.124    55.788 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.788    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    56.005 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          1.790    57.795    inst_generated/inst_U71/r_data_reg[7][0]
    SLICE_X68Y99         LUT3 (Prop_lut3_I1_O)        0.327    58.122 f  inst_generated/inst_U71/inst_mem_i_33/O
                         net (fo=2, routed)           0.873    58.994    inst_generated/inst_U71/inst_mem_i_33_n_1
    SLICE_X68Y100        LUT6 (Prop_lut6_I5_O)        0.326    59.320 r  inst_generated/inst_U71/inst_mem_i_4/O
                         net (fo=6, routed)           1.457    60.777    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X62Y84         LUT2 (Prop_lut2_I0_O)        0.124    60.901 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena__0/O
                         net (fo=17, routed)          6.219    67.120    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENA
    SLICE_X8Y12          LUT3 (Prop_lut3_I2_O)        0.146    67.266 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_61/O
                         net (fo=1, routed)           1.097    68.362    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_33
    RAMB36_X0Y0          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.731   156.693    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.596ns  (logic 3.342ns (20.138%)  route 13.254ns (79.862%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 156.693 - 154.959 ) 
    Source Clock Delay      (SCD):    1.749ns = ( 51.749 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.747    51.749    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.203 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.460    55.664    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_3[0]
    SLICE_X72Y107        LUT6 (Prop_lut6_I1_O)        0.124    55.788 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.788    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    56.005 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          1.068    57.073    inst_generated/inst_U68/douta[2]
    SLICE_X69Y100        LUT5 (Prop_lut5_I3_O)        0.299    57.372 f  inst_generated/inst_U68/inst_mem_i_31/O
                         net (fo=4, routed)           1.133    58.505    inst_generated/inst_U68/port20_reg_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I5_O)        0.124    58.629 r  inst_generated/inst_U68/inst_mem_i_35/O
                         net (fo=8, routed)           0.675    59.304    inst_generated/inst_U68/inst_mem_i_35_n_1
    SLICE_X69Y100        LUT5 (Prop_lut5_I1_O)        0.124    59.428 r  inst_generated/inst_U68/inst_mem_i_11/O
                         net (fo=64, routed)          8.917    68.345    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y0          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.731   156.693    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.511ns  (logic 3.342ns (20.241%)  route 13.169ns (79.759%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 156.692 - 154.959 ) 
    Source Clock Delay      (SCD):    1.749ns = ( 51.749 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.747    51.749    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.203 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.460    55.664    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_3[0]
    SLICE_X72Y107        LUT6 (Prop_lut6_I1_O)        0.124    55.788 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.788    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    56.005 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          1.068    57.073    inst_generated/inst_U68/douta[2]
    SLICE_X69Y100        LUT5 (Prop_lut5_I3_O)        0.299    57.372 f  inst_generated/inst_U68/inst_mem_i_31/O
                         net (fo=4, routed)           1.133    58.505    inst_generated/inst_U68/port20_reg_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I5_O)        0.124    58.629 r  inst_generated/inst_U68/inst_mem_i_35/O
                         net (fo=8, routed)           0.691    59.320    inst_generated/inst_U68/inst_mem_i_35_n_1
    SLICE_X69Y100        LUT5 (Prop_lut5_I1_O)        0.124    59.444 r  inst_generated/inst_U68/inst_mem_i_10/O
                         net (fo=64, routed)          8.817    68.260    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y1          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.730   156.692    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.501ns  (logic 3.342ns (20.253%)  route 13.159ns (79.747%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 156.693 - 154.959 ) 
    Source Clock Delay      (SCD):    1.749ns = ( 51.749 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.747    51.749    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.203 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.460    55.664    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_3[0]
    SLICE_X72Y107        LUT6 (Prop_lut6_I1_O)        0.124    55.788 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.788    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    56.005 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          1.068    57.073    inst_generated/inst_U68/douta[2]
    SLICE_X69Y100        LUT5 (Prop_lut5_I3_O)        0.299    57.372 f  inst_generated/inst_U68/inst_mem_i_31/O
                         net (fo=4, routed)           1.133    58.505    inst_generated/inst_U68/port20_reg_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I5_O)        0.124    58.629 r  inst_generated/inst_U68/inst_mem_i_35/O
                         net (fo=8, routed)           0.587    59.216    inst_generated/inst_U68/inst_mem_i_35_n_1
    SLICE_X69Y99         LUT5 (Prop_lut5_I1_O)        0.124    59.340 r  inst_generated/inst_U68/inst_mem_i_12/O
                         net (fo=64, routed)          8.911    68.251    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X0Y0          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.731   156.693    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.514ns  (logic 0.334ns (22.054%)  route 1.180ns (77.946%))
  Logic Levels:           2  (LUT3=1 MUXF7=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns = ( 155.841 - 154.959 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 50.587 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    50.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    49.328 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    49.976    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.585    50.587    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y117        FDRE                                         r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y117        FDRE (Prop_fdre_C_Q)         0.141    50.728 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=15, routed)          0.392    51.119    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X72Y107        MUXF7 (Prop_muxf7_S_O)       0.085    51.204 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          0.522    51.727    inst_generated/inst_U70/port20_reg_0[5]
    SLICE_X66Y101        LUT3 (Prop_lut3_I1_O)        0.108    51.835 r  inst_generated/inst_U70/inst_mem_i_17/O
                         net (fo=64, routed)          0.266    52.101    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.880   155.841    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.576ns  (logic 0.337ns (21.378%)  route 1.239ns (78.621%))
  Logic Levels:           2  (LUT3=1 MUXF7=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns = ( 155.841 - 154.959 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 50.587 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    50.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    49.328 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    49.976    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.585    50.587    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y117        FDRE                                         r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y117        FDRE (Prop_fdre_C_Q)         0.141    50.728 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=15, routed)          0.392    51.119    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X72Y107        MUXF7 (Prop_muxf7_S_O)       0.085    51.204 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          0.522    51.727    inst_generated/inst_U70/port20_reg_0[5]
    SLICE_X66Y101        LUT3 (Prop_lut3_I1_O)        0.111    51.838 r  inst_generated/inst_U70/inst_mem_i_18/O
                         net (fo=64, routed)          0.325    52.163    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.880   155.841    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.596ns  (logic 0.334ns (20.928%)  route 1.262ns (79.073%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns = ( 155.866 - 154.959 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 50.587 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    50.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    49.328 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    49.976    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.585    50.587    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y117        FDRE                                         r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y117        FDRE (Prop_fdre_C_Q)         0.141    50.728 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=15, routed)          0.298    51.026    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X73Y125        MUXF7 (Prop_muxf7_S_O)       0.085    51.111 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0/O
                         net (fo=22, routed)          0.726    51.836    inst_generated/inst_U71/r_data_reg[7][3]
    SLICE_X72Y98         LUT4 (Prop_lut4_I0_O)        0.108    51.944 r  inst_generated/inst_U71/inst_mem_i_4__0/O
                         net (fo=4, routed)           0.238    52.183    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y20         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.905   155.866    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.597ns  (logic 0.337ns (21.105%)  route 1.260ns (78.895%))
  Logic Levels:           2  (LUT3=1 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns = ( 155.866 - 154.959 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 50.587 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    50.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    49.328 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    49.976    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.585    50.587    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y117        FDRE                                         r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y117        FDRE (Prop_fdre_C_Q)         0.141    50.728 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=15, routed)          0.392    51.119    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X72Y107        MUXF7 (Prop_muxf7_S_O)       0.085    51.204 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          0.522    51.727    inst_generated/inst_U70/port20_reg_0[5]
    SLICE_X66Y101        LUT3 (Prop_lut3_I1_O)        0.111    51.838 r  inst_generated/inst_U70/inst_mem_i_18/O
                         net (fo=64, routed)          0.346    52.183    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X2Y20         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.905   155.866    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.611ns  (logic 0.334ns (20.730%)  route 1.277ns (79.270%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns = ( 155.866 - 154.959 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 50.587 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    50.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    49.328 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    49.976    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.585    50.587    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y117        FDRE                                         r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y117        FDRE (Prop_fdre_C_Q)         0.141    50.728 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=15, routed)          0.392    51.119    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X72Y107        MUXF7 (Prop_muxf7_S_O)       0.085    51.204 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          0.501    51.706    inst_generated/inst_U68/douta[2]
    SLICE_X69Y100        LUT5 (Prop_lut5_I3_O)        0.108    51.814 r  inst_generated/inst_U68/inst_mem_i_10/O
                         net (fo=64, routed)          0.384    52.198    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y20         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.905   155.866    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.620ns  (logic 0.334ns (20.612%)  route 1.286ns (79.388%))
  Logic Levels:           2  (LUT3=1 MUXF7=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns = ( 155.840 - 154.959 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 50.587 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    50.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    49.328 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    49.976    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.585    50.587    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y117        FDRE                                         r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y117        FDRE (Prop_fdre_C_Q)         0.141    50.728 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=15, routed)          0.392    51.119    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X72Y107        MUXF7 (Prop_muxf7_S_O)       0.085    51.204 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          0.522    51.727    inst_generated/inst_U70/port20_reg_0[5]
    SLICE_X66Y101        LUT3 (Prop_lut3_I1_O)        0.108    51.835 r  inst_generated/inst_U70/inst_mem_i_17/O
                         net (fo=64, routed)          0.372    52.207    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y18         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.879   155.840    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.624ns  (logic 0.334ns (20.567%)  route 1.290ns (79.433%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns = ( 155.841 - 154.959 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 50.587 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    50.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    49.328 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    49.976    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.585    50.587    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y117        FDRE                                         r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y117        FDRE (Prop_fdre_C_Q)         0.141    50.728 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=15, routed)          0.392    51.119    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X72Y107        MUXF7 (Prop_muxf7_S_O)       0.085    51.204 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          0.592    51.796    inst_generated/inst_U68/douta[2]
    SLICE_X68Y98         LUT5 (Prop_lut5_I3_O)        0.108    51.904 r  inst_generated/inst_U68/inst_mem_i_6/O
                         net (fo=64, routed)          0.307    52.211    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X1Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.880   155.841    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.632ns  (logic 0.334ns (20.463%)  route 1.298ns (79.538%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 155.869 - 154.959 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 50.587 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    50.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    49.328 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    49.976    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.585    50.587    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y117        FDRE                                         r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y117        FDRE (Prop_fdre_C_Q)         0.141    50.728 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=15, routed)          0.298    51.026    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X73Y125        MUXF7 (Prop_muxf7_S_O)       0.085    51.111 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0/O
                         net (fo=22, routed)          0.726    51.836    inst_generated/inst_U71/r_data_reg[7][3]
    SLICE_X72Y98         LUT4 (Prop_lut4_I0_O)        0.108    51.944 r  inst_generated/inst_U71/inst_mem_i_4__0/O
                         net (fo=4, routed)           0.274    52.219    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.908   155.869    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.635ns  (logic 0.334ns (20.433%)  route 1.301ns (79.567%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns = ( 155.841 - 154.959 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 50.587 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    50.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    49.328 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    49.976    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.585    50.587    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y117        FDRE                                         r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y117        FDRE (Prop_fdre_C_Q)         0.141    50.728 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=15, routed)          0.392    51.119    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X72Y107        MUXF7 (Prop_muxf7_S_O)       0.085    51.204 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          0.501    51.706    inst_generated/inst_U68/douta[2]
    SLICE_X69Y100        LUT5 (Prop_lut5_I3_O)        0.108    51.814 r  inst_generated/inst_U68/inst_mem_i_10/O
                         net (fo=64, routed)          0.408    52.221    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.880   155.841    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.637ns  (logic 0.334ns (20.401%)  route 1.303ns (79.600%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns = ( 155.841 - 154.959 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 50.587 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    50.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    49.328 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    49.976    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.585    50.587    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y117        FDRE                                         r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y117        FDRE (Prop_fdre_C_Q)         0.141    50.728 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=15, routed)          0.392    51.119    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X72Y107        MUXF7 (Prop_muxf7_S_O)       0.085    51.204 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          0.640    51.845    inst_generated/inst_U68/douta[2]
    SLICE_X69Y100        LUT5 (Prop_lut5_I3_O)        0.108    51.953 r  inst_generated/inst_U68/inst_mem_i_11/O
                         net (fo=64, routed)          0.271    52.224    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.880   155.841    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  i_clk100
  To Clock:  clkRamN_clk_wiz_5Mhz

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_switches[5]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.012ns  (logic 1.621ns (13.498%)  route 10.390ns (86.502%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 156.680 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    T18                                               0.000     2.000 r  i_switches[5] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     3.497 r  i_switches_IBUF[5]_inst/O
                         net (fo=2, routed)           3.313     6.810    inst_generated/inst_U63/port15_reg_2[4]
    SLICE_X62Y98         LUT5 (Prop_lut5_I0_O)        0.124     6.934 r  inst_generated/inst_U63/inst_mem_i_23/O
                         net (fo=13, routed)          7.078    14.012    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y35         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.719   156.680    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[5]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.719ns  (logic 1.621ns (13.836%)  route 10.097ns (86.164%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 156.677 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    T18                                               0.000     2.000 r  i_switches[5] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     3.497 r  i_switches_IBUF[5]_inst/O
                         net (fo=2, routed)           3.313     6.810    inst_generated/inst_U63/port15_reg_2[4]
    SLICE_X62Y98         LUT5 (Prop_lut5_I0_O)        0.124     6.934 r  inst_generated/inst_U63/inst_mem_i_23/O
                         net (fo=13, routed)          6.785    13.719    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y34         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.716   156.677    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[1]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.282ns  (logic 1.604ns (14.214%)  route 9.678ns (85.786%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 156.693 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    L16                                               0.000     2.000 r  i_switches[1] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     3.480 r  i_switches_IBUF[1]_inst/O
                         net (fo=2, routed)           3.767     7.246    inst_generated/inst_U63/port15_reg_2[1]
    SLICE_X66Y99         LUT6 (Prop_lut6_I0_O)        0.124     7.370 r  inst_generated/inst_U63/inst_mem_i_45/O
                         net (fo=24, routed)          5.911    13.282    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y0          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.731   156.693    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[1]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.874ns  (logic 1.604ns (14.747%)  route 9.271ns (85.253%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 156.692 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    L16                                               0.000     2.000 r  i_switches[1] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     3.480 r  i_switches_IBUF[1]_inst/O
                         net (fo=2, routed)           3.767     7.246    inst_generated/inst_U63/port15_reg_2[1]
    SLICE_X66Y99         LUT6 (Prop_lut6_I0_O)        0.124     7.370 r  inst_generated/inst_U63/inst_mem_i_45/O
                         net (fo=24, routed)          5.504    12.874    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y1          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.730   156.692    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[2]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.963ns  (logic 1.969ns (19.764%)  route 7.994ns (80.236%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 156.526 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M13                                               0.000     2.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     3.485 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           3.456     6.941    inst_generated/inst_U70/port20_reg_1[0]
    SLICE_X63Y101        LUT4 (Prop_lut4_I2_O)        0.152     7.093 r  inst_generated/inst_U70/inst_mem_i_42/O
                         net (fo=1, routed)           0.408     7.501    inst_generated/inst_U70/inst_mem_i_42_n_1
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.332     7.833 r  inst_generated/inst_U70/inst_mem_i_26/O
                         net (fo=26, routed)          4.130    11.963    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y10         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.564   156.526    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[0]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.806ns  (logic 1.602ns (16.332%)  route 8.205ns (83.668%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 156.688 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    J15                                               0.000     2.000 r  i_switches[0] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     3.478 r  i_switches_IBUF[0]_inst/O
                         net (fo=2, routed)           3.370     6.847    inst_generated/inst_U63/port15_reg_2[0]
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.971 r  inst_generated/inst_U63/inst_mem_i_28/O
                         net (fo=28, routed)          4.835    11.806    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y2          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.726   156.688    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[2]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.768ns  (logic 1.969ns (20.158%)  route 7.799ns (79.842%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 156.525 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M13                                               0.000     2.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     3.485 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           3.456     6.941    inst_generated/inst_U70/port20_reg_1[0]
    SLICE_X63Y101        LUT4 (Prop_lut4_I2_O)        0.152     7.093 r  inst_generated/inst_U70/inst_mem_i_42/O
                         net (fo=1, routed)           0.408     7.501    inst_generated/inst_U70/inst_mem_i_42_n_1
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.332     7.833 r  inst_generated/inst_U70/inst_mem_i_26/O
                         net (fo=26, routed)          3.935    11.768    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y11         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.563   156.525    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[0]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.745ns  (logic 1.602ns (16.436%)  route 8.143ns (83.564%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 156.683 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    J15                                               0.000     2.000 r  i_switches[0] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     3.478 r  i_switches_IBUF[0]_inst/O
                         net (fo=2, routed)           3.370     6.847    inst_generated/inst_U63/port15_reg_2[0]
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.971 r  inst_generated/inst_U63/inst_mem_i_28/O
                         net (fo=28, routed)          4.773    11.745    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y3          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.721   156.683    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[2]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.604ns  (logic 1.969ns (20.502%)  route 7.635ns (79.498%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 156.521 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M13                                               0.000     2.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     3.485 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           3.456     6.941    inst_generated/inst_U70/port20_reg_1[0]
    SLICE_X63Y101        LUT4 (Prop_lut4_I2_O)        0.152     7.093 r  inst_generated/inst_U70/inst_mem_i_42/O
                         net (fo=1, routed)           0.408     7.501    inst_generated/inst_U70/inst_mem_i_42_n_1
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.332     7.833 r  inst_generated/inst_U70/inst_mem_i_26/O
                         net (fo=26, routed)          3.771    11.604    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y12         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.559   156.521    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[6]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.520ns  (logic 1.618ns (16.997%)  route 7.902ns (83.003%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 156.686 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U18                                               0.000     2.000 r  i_switches[6] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     3.494 r  i_switches_IBUF[6]_inst/O
                         net (fo=2, routed)           3.874     7.369    inst_generated/inst_U63/port15_reg_2[5]
    SLICE_X63Y98         LUT5 (Prop_lut5_I0_O)        0.124     7.493 r  inst_generated/inst_U63/inst_mem_i_22/O
                         net (fo=13, routed)          4.027    11.520    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y6          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.724   156.686    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_switches[3]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.740ns  (logic 0.290ns (10.586%)  route 2.450ns (89.414%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 155.825 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    R15                                               0.000     0.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_switches_IBUF[3]_inst/O
                         net (fo=2, routed)           1.738     1.983    inst_generated/inst_U63/port15_reg_2[2]
    SLICE_X65Y99         LUT5 (Prop_lut5_I0_O)        0.045     2.028 r  inst_generated/inst_U63/inst_mem_i_25/O
                         net (fo=13, routed)          0.712     2.740    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y14         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.864   155.825    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[3]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.858ns  (logic 0.290ns (10.150%)  route 2.567ns (89.850%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns = ( 155.853 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    R15                                               0.000     0.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_switches_IBUF[3]_inst/O
                         net (fo=2, routed)           1.738     1.983    inst_generated/inst_U63/port15_reg_2[2]
    SLICE_X65Y99         LUT5 (Prop_lut5_I0_O)        0.045     2.028 r  inst_generated/inst_U63/inst_mem_i_25/O
                         net (fo=13, routed)          0.829     2.858    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y14         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.892   155.853    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[3]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.886ns  (logic 0.290ns (10.050%)  route 2.596ns (89.950%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 155.831 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    R15                                               0.000     0.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_switches_IBUF[3]_inst/O
                         net (fo=2, routed)           1.738     1.983    inst_generated/inst_U63/port15_reg_2[2]
    SLICE_X65Y99         LUT5 (Prop_lut5_I0_O)        0.045     2.028 r  inst_generated/inst_U63/inst_mem_i_25/O
                         net (fo=13, routed)          0.858     2.886    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y13         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.870   155.831    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[3]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.040ns  (logic 0.290ns (9.541%)  route 2.750ns (90.459%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 155.859 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    R15                                               0.000     0.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_switches_IBUF[3]_inst/O
                         net (fo=2, routed)           1.738     1.983    inst_generated/inst_U63/port15_reg_2[2]
    SLICE_X65Y99         LUT5 (Prop_lut5_I0_O)        0.045     2.028 r  inst_generated/inst_U63/inst_mem_i_25/O
                         net (fo=13, routed)          1.012     3.040    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y13         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.898   155.859    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[7]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.062ns  (logic 0.320ns (10.468%)  route 2.741ns (89.532%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns = ( 155.848 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    R13                                               0.000     0.000 r  i_switches[7] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_switches_IBUF[7]_inst/O
                         net (fo=2, routed)           1.588     1.864    inst_generated/inst_U63/port15_reg_2[6]
    SLICE_X63Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.909 r  inst_generated/inst_U63/inst_mem_i_21/O
                         net (fo=12, routed)          1.153     3.062    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y19         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.887   155.848    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[5]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.113ns  (logic 0.310ns (9.959%)  route 2.803ns (90.041%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns = ( 155.835 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T18                                               0.000     0.000 r  i_switches[5] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  i_switches_IBUF[5]_inst/O
                         net (fo=2, routed)           1.470     1.735    inst_generated/inst_U63/port15_reg_2[4]
    SLICE_X62Y98         LUT5 (Prop_lut5_I0_O)        0.045     1.780 r  inst_generated/inst_U63/inst_mem_i_23/O
                         net (fo=13, routed)          1.334     3.113    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y15         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.874   155.835    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[5]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.161ns  (logic 0.310ns (9.808%)  route 2.851ns (90.192%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 155.832 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T18                                               0.000     0.000 r  i_switches[5] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  i_switches_IBUF[5]_inst/O
                         net (fo=2, routed)           1.470     1.735    inst_generated/inst_U63/port15_reg_2[4]
    SLICE_X62Y98         LUT5 (Prop_lut5_I0_O)        0.045     1.780 r  inst_generated/inst_U63/inst_mem_i_23/O
                         net (fo=13, routed)          1.382     3.161    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y14         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.871   155.832    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[4]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.265ns  (logic 0.305ns (9.350%)  route 2.960ns (90.650%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns = ( 155.910 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    R17                                               0.000     0.000 r  i_switches[4] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  i_switches_IBUF[4]_inst/O
                         net (fo=3, routed)           1.503     1.763    inst_generated/inst_U63/port15_reg_2[3]
    SLICE_X61Y98         LUT5 (Prop_lut5_I0_O)        0.045     1.808 r  inst_generated/inst_U63/inst_mem_i_24/O
                         net (fo=13, routed)          1.457     3.265    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y8          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.949   155.910    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[7]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.357ns  (logic 0.320ns (9.546%)  route 3.037ns (90.454%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns = ( 155.847 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    R13                                               0.000     0.000 r  i_switches[7] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_switches_IBUF[7]_inst/O
                         net (fo=2, routed)           1.588     1.864    inst_generated/inst_U63/port15_reg_2[6]
    SLICE_X63Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.909 r  inst_generated/inst_U63/inst_mem_i_21/O
                         net (fo=12, routed)          1.448     3.357    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y18         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.886   155.847    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[1]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.386ns  (logic 0.292ns (8.637%)  route 3.093ns (91.363%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.944ns = ( 155.903 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    L16                                               0.000     0.000 r  i_switches[1] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_switches_IBUF[1]_inst/O
                         net (fo=2, routed)           1.638     1.885    inst_generated/inst_U63/port15_reg_2[1]
    SLICE_X66Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.930 r  inst_generated/inst_U63/inst_mem_i_45/O
                         net (fo=24, routed)          1.455     3.386    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y6          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.942   155.903    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk5_clk_wiz_5Mhz
  To Clock:  i_clk100

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.761ns  (logic 0.580ns (32.943%)  route 1.181ns (67.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns
    Source Clock Delay      (SCD):    4.625ns = ( 104.625 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.619   104.625    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X64Y103        FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDRE (Prop_fdre_C_Q)         0.456   105.081 f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/Q
                         net (fo=1, routed)           0.810   105.892    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[0]
    SLICE_X63Y103        LUT2 (Prop_lut2_I1_O)        0.124   106.016 f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=1, routed)           0.370   106.386    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB18_X1Y40         FIFO18E1                                     f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.538     4.960    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y40         FIFO18E1                                     r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.673ns  (logic 0.642ns (38.385%)  route 1.031ns (61.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns
    Source Clock Delay      (SCD):    4.635ns = ( 104.635 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.628   104.635    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X62Y89         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.518   105.153 f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/Q
                         net (fo=1, routed)           0.660   105.813    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[0]
    SLICE_X62Y88         LUT2 (Prop_lut2_I1_O)        0.124   105.937 f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=1, routed)           0.370   106.307    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB18_X1Y34         FIFO18E1                                     f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.546     4.968    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X1Y34         FIFO18E1                                     r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.038%)  route 0.256ns (57.963%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.613ns = ( 101.613 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.564   101.613    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X63Y88         FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDPE (Prop_fdpe_C_Q)         0.141   101.754 f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.113   101.867    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X62Y88         LUT2 (Prop_lut2_I0_O)        0.045   101.912 f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=1, routed)           0.143   102.056    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB18_X1Y34         FIFO18E1                                     f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.879     2.044    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X1Y34         FIFO18E1                                     r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.511%)  route 0.323ns (63.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.613ns = ( 101.613 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.564   101.613    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X63Y103        FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDPE (Prop_fdpe_C_Q)         0.141   101.754 f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/Q
                         net (fo=3, routed)           0.180   101.934    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg
    SLICE_X63Y103        LUT2 (Prop_lut2_I0_O)        0.045   101.979 f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=1, routed)           0.143   102.123    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB18_X1Y40         FIFO18E1                                     f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.876     2.041    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y40         FIFO18E1                                     r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk5_clk_wiz_5Mhz
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_generated/inst_7seg/cathodesAH_reg[1]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.199ns  (logic 4.073ns (49.683%)  route 4.125ns (50.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.638   104.645    inst_generated/inst_7seg/n_0_304_BUFG
    SLICE_X38Y99         FDSE                                         r  inst_generated/inst_7seg/cathodesAH_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDSE (Prop_fdse_C_Q)         0.518   105.163 r  inst_generated/inst_7seg/cathodesAH_reg[1]_inv/Q
                         net (fo=1, routed)           4.125   109.288    o_cathodes_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555   112.844 r  o_cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000   112.844    o_cathodes[1]
    R10                                                               r  o_cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/cathodesAH_reg[0]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.165ns  (logic 4.095ns (50.154%)  route 4.070ns (49.846%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.638   104.645    inst_generated/inst_7seg/n_0_304_BUFG
    SLICE_X38Y98         FDSE                                         r  inst_generated/inst_7seg/cathodesAH_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDSE (Prop_fdse_C_Q)         0.518   105.163 r  inst_generated/inst_7seg/cathodesAH_reg[0]_inv/Q
                         net (fo=1, routed)           4.070   109.233    o_cathodes_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577   112.810 r  o_cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000   112.810    o_cathodes[0]
    T10                                                               r  o_cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/cathodesAH_reg[5]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.912ns  (logic 4.216ns (53.282%)  route 3.696ns (46.718%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.638   104.645    inst_generated/inst_7seg/n_0_304_BUFG
    SLICE_X38Y98         FDSE                                         r  inst_generated/inst_7seg/cathodesAH_reg[5]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDSE (Prop_fdse_C_Q)         0.478   105.123 r  inst_generated/inst_7seg/cathodesAH_reg[5]_inv/Q
                         net (fo=1, routed)           3.696   108.819    o_cathodes_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.738   112.557 r  o_cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000   112.557    o_cathodes[5]
    T11                                                               r  o_cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/anodesAH_reg[2]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_anodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.884ns  (logic 4.223ns (53.567%)  route 3.661ns (46.432%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.633   104.639    inst_generated/inst_7seg/n_0_304_BUFG
    SLICE_X14Y101        FDRE                                         r  inst_generated/inst_7seg/anodesAH_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDRE (Prop_fdre_C_Q)         0.478   105.117 r  inst_generated/inst_7seg/anodesAH_reg[2]_inv/Q
                         net (fo=1, routed)           3.661   108.778    o_anodes_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.745   112.524 r  o_anodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000   112.524    o_anodes[2]
    T9                                                                r  o_anodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/anodesAH_reg[7]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_anodes[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.826ns  (logic 4.202ns (53.696%)  route 3.624ns (46.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.645   104.652    inst_generated/inst_7seg/n_0_304_BUFG
    SLICE_X14Y99         FDRE                                         r  inst_generated/inst_7seg/anodesAH_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.478   105.130 r  inst_generated/inst_7seg/anodesAH_reg[7]_inv/Q
                         net (fo=1, routed)           3.624   108.754    o_anodes_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.724   112.478 r  o_anodes_OBUF[7]_inst/O
                         net (fo=0)                   0.000   112.478    o_anodes[7]
    U13                                                               r  o_anodes[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/cathodesAH_reg[4]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.310ns  (logic 4.052ns (55.423%)  route 3.259ns (44.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.638   104.645    inst_generated/inst_7seg/n_0_304_BUFG
    SLICE_X38Y98         FDSE                                         r  inst_generated/inst_7seg/cathodesAH_reg[4]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDSE (Prop_fdse_C_Q)         0.518   105.163 r  inst_generated/inst_7seg/cathodesAH_reg[4]_inv/Q
                         net (fo=1, routed)           3.259   108.421    o_cathodes_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534   111.955 r  o_cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000   111.955    o_cathodes[4]
    P15                                                               r  o_cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/anodesAH_reg[6]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_anodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.304ns  (logic 4.167ns (57.048%)  route 3.137ns (42.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.619   104.625    inst_generated/inst_7seg/n_0_304_BUFG
    SLICE_X50Y102        FDRE                                         r  inst_generated/inst_7seg/anodesAH_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.478   105.103 r  inst_generated/inst_7seg/anodesAH_reg[6]_inv/Q
                         net (fo=1, routed)           3.137   108.240    o_anodes_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.689   111.929 r  o_anodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000   111.929    o_anodes[6]
    K2                                                                r  o_anodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/cathodesAH_reg[3]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.272ns  (logic 4.199ns (57.748%)  route 3.072ns (42.252%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.638   104.645    inst_generated/inst_7seg/n_0_304_BUFG
    SLICE_X38Y98         FDSE                                         r  inst_generated/inst_7seg/cathodesAH_reg[3]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDSE (Prop_fdse_C_Q)         0.478   105.123 r  inst_generated/inst_7seg/cathodesAH_reg[3]_inv/Q
                         net (fo=1, routed)           3.072   108.195    o_cathodes_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.721   111.916 r  o_cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000   111.916    o_cathodes[3]
    K13                                                               r  o_cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/anodesAH_reg[3]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_anodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.110ns  (logic 4.070ns (57.244%)  route 3.040ns (42.756%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.619   104.625    inst_generated/inst_7seg/n_0_304_BUFG
    SLICE_X50Y102        FDRE                                         r  inst_generated/inst_7seg/anodesAH_reg[3]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.518   105.143 r  inst_generated/inst_7seg/anodesAH_reg[3]_inv/Q
                         net (fo=1, routed)           3.040   108.183    o_anodes_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552   111.735 r  o_anodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000   111.735    o_anodes[3]
    J14                                                               r  o_anodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/anodesAH_reg[5]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_anodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.050ns  (logic 4.070ns (57.727%)  route 2.980ns (42.273%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.064   102.066    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   102.190 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.910    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   103.006 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.645   104.652    inst_generated/inst_7seg/n_0_304_BUFG
    SLICE_X14Y99         FDRE                                         r  inst_generated/inst_7seg/anodesAH_reg[5]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.518   105.170 r  inst_generated/inst_7seg/anodesAH_reg[5]_inv/Q
                         net (fo=1, routed)           2.980   108.150    o_anodes_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552   111.701 r  o_anodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000   111.701    o_anodes[5]
    T14                                                               r  o_anodes[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_generated/inst_7seg/anodesAH_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_anodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.026ns  (logic 1.400ns (69.135%)  route 0.625ns (30.865%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.572   101.621    inst_generated/inst_7seg/n_0_304_BUFG
    SLICE_X14Y102        FDRE                                         r  inst_generated/inst_7seg/anodesAH_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDRE (Prop_fdre_C_Q)         0.164   101.785 r  inst_generated/inst_7seg/anodesAH_reg[0]_inv/Q
                         net (fo=1, routed)           0.625   102.410    o_anodes_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236   103.647 r  o_anodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000   103.647    o_anodes[0]
    J17                                                               r  o_anodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/anodesAH_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_anodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.026ns  (logic 1.400ns (69.136%)  route 0.625ns (30.864%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.572   101.621    inst_generated/inst_7seg/n_0_304_BUFG
    SLICE_X14Y101        FDRE                                         r  inst_generated/inst_7seg/anodesAH_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDRE (Prop_fdre_C_Q)         0.164   101.785 r  inst_generated/inst_7seg/anodesAH_reg[1]_inv/Q
                         net (fo=1, routed)           0.625   102.410    o_anodes_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236   103.647 r  o_anodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000   103.647    o_anodes[1]
    J18                                                               r  o_anodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/cathodesAH_reg[7]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_cathodes[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.106ns  (logic 1.441ns (68.410%)  route 0.665ns (31.590%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.572   101.621    inst_generated/inst_7seg/n_0_304_BUFG
    SLICE_X14Y102        FDRE                                         r  inst_generated/inst_7seg/cathodesAH_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDRE (Prop_fdre_C_Q)         0.148   101.769 r  inst_generated/inst_7seg/cathodesAH_reg[7]_inv/Q
                         net (fo=1, routed)           0.665   102.434    o_cathodes_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         1.293   103.727 r  o_cathodes_OBUF[7]_inst/O
                         net (fo=0)                   0.000   103.727    o_cathodes[7]
    H15                                                               r  o_cathodes[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/anodesAH_reg[4]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_anodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.182ns  (logic 1.415ns (64.845%)  route 0.767ns (35.155%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.574   101.623    inst_generated/inst_7seg/n_0_304_BUFG
    SLICE_X14Y99         FDRE                                         r  inst_generated/inst_7seg/anodesAH_reg[4]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.164   101.787 r  inst_generated/inst_7seg/anodesAH_reg[4]_inv/Q
                         net (fo=1, routed)           0.767   102.554    o_anodes_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251   103.805 r  o_anodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000   103.805    o_anodes[4]
    P14                                                               r  o_anodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/cathodesAH_reg[2]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.211ns  (logic 1.395ns (63.115%)  route 0.815ns (36.885%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.567   101.616    inst_generated/inst_7seg/n_0_304_BUFG
    SLICE_X38Y99         FDSE                                         r  inst_generated/inst_7seg/cathodesAH_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDSE (Prop_fdse_C_Q)         0.148   101.764 r  inst_generated/inst_7seg/cathodesAH_reg[2]_inv/Q
                         net (fo=1, routed)           0.815   102.580    o_cathodes_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.247   103.827 r  o_cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000   103.827    o_cathodes[2]
    K16                                                               r  o_cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/cathodesAH_reg[6]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.402ns (60.953%)  route 0.898ns (39.047%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.567   101.616    inst_generated/inst_7seg/n_0_304_BUFG
    SLICE_X38Y98         FDSE                                         r  inst_generated/inst_7seg/cathodesAH_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDSE (Prop_fdse_C_Q)         0.164   101.780 r  inst_generated/inst_7seg/cathodesAH_reg[6]_inv/Q
                         net (fo=1, routed)           0.898   102.678    o_cathodes_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238   103.916 r  o_cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000   103.916    o_cathodes[6]
    L18                                                               r  o_cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/anodesAH_reg[3]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_anodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.359ns  (logic 1.417ns (60.063%)  route 0.942ns (39.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.562   101.611    inst_generated/inst_7seg/n_0_304_BUFG
    SLICE_X50Y102        FDRE                                         r  inst_generated/inst_7seg/anodesAH_reg[3]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.164   101.775 r  inst_generated/inst_7seg/anodesAH_reg[3]_inv/Q
                         net (fo=1, routed)           0.942   102.717    o_anodes_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253   103.970 r  o_anodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000   103.970    o_anodes[3]
    J14                                                               r  o_anodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/anodesAH_reg[5]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_anodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.380ns  (logic 1.416ns (59.498%)  route 0.964ns (40.502%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.574   101.623    inst_generated/inst_7seg/n_0_304_BUFG
    SLICE_X14Y99         FDRE                                         r  inst_generated/inst_7seg/anodesAH_reg[5]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.164   101.787 r  inst_generated/inst_7seg/anodesAH_reg[5]_inv/Q
                         net (fo=1, routed)           0.964   102.751    o_anodes_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252   104.004 r  o_anodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000   104.004    o_anodes[5]
    T14                                                               r  o_anodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/cathodesAH_reg[3]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.426ns  (logic 1.452ns (59.839%)  route 0.974ns (40.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.567   101.616    inst_generated/inst_7seg/n_0_304_BUFG
    SLICE_X38Y98         FDSE                                         r  inst_generated/inst_7seg/cathodesAH_reg[3]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDSE (Prop_fdse_C_Q)         0.148   101.764 r  inst_generated/inst_7seg/cathodesAH_reg[3]_inv/Q
                         net (fo=1, routed)           0.974   102.739    o_cathodes_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.304   104.043 r  o_cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000   104.043    o_cathodes[3]
    K13                                                               r  o_cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/anodesAH_reg[6]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_anodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.493ns  (logic 1.420ns (56.952%)  route 1.073ns (43.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.710   100.712    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.757 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   101.024    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.050 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.562   101.611    inst_generated/inst_7seg/n_0_304_BUFG
    SLICE_X50Y102        FDRE                                         r  inst_generated/inst_7seg/anodesAH_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.148   101.759 r  inst_generated/inst_7seg/anodesAH_reg[6]_inv/Q
                         net (fo=1, routed)           1.073   102.832    o_anodes_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         1.272   104.104 r  o_anodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000   104.104    o_anodes[6]
    K2                                                                r  o_anodes[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_5Mhz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_5Mhz'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.505ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_5Mhz fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    26.809    inst_clk5Mhz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922    22.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018    24.906    inst_clk5Mhz/inst/clkfbout_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    25.002 f  inst_clk5Mhz/inst/clkf_buf/O
                         net (fo=1, routed)           1.807    26.809    inst_clk5Mhz/inst/clkfbout_buf_clk_wiz_5Mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_5Mhz'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.505ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    inst_clk5Mhz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    inst_clk5Mhz/inst/clkfbout_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_clk5Mhz/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    inst_clk5Mhz/inst/clkfbout_buf_clk_wiz_5Mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  i_clk100
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/inst_tx/o_serialOut_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_serialOut
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.798ns  (logic 4.011ns (51.441%)  route 3.787ns (48.559%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.628     5.231    uart/inst_tx/i_clk100
    SLICE_X63Y87         FDPE                                         r  uart/inst_tx/o_serialOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDPE (Prop_fdpe_C_Q)         0.456     5.687 r  uart/inst_tx/o_serialOut_reg/Q
                         net (fo=1, routed)           3.787     9.473    o_serialOut_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    13.029 r  o_serialOut_OBUF_inst/O
                         net (fo=0)                   0.000    13.029    o_serialOut
    D4                                                                r  o_serialOut (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/inst_tx/o_serialOut_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_serialOut
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.738ns  (logic 1.397ns (51.029%)  route 1.341ns (48.971%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.565     1.484    uart/inst_tx/i_clk100
    SLICE_X63Y87         FDPE                                         r  uart/inst_tx/o_serialOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.625 r  uart/inst_tx/o_serialOut_reg/Q
                         net (fo=1, routed)           1.341     2.966    o_serialOut_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.222 r  o_serialOut_OBUF_inst/O
                         net (fo=0)                   0.000     4.222    o_serialOut
    D4                                                                r  o_serialOut (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk5_clk_wiz_5Mhz

Max Delay           205 Endpoints
Min Delay           205 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_swEnableBreakpoint
                            (input port)
  Destination:            inst_generated/inst_U56/r_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.599ns  (logic 1.896ns (16.347%)  route 9.703ns (83.653%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 104.271 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  i_swEnableBreakpoint (IN)
                         net (fo=0)                   0.000     0.000    i_swEnableBreakpoint
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  i_swEnableBreakpoint_IBUF_inst/O
                         net (fo=1, routed)           3.712     5.236    inst_generated/inst_U55/i_swEnableBreakpoint_IBUF
    SLICE_X52Y97         LUT5 (Prop_lut5_I1_O)        0.124     5.360 r  inst_generated/inst_U55/port15_i_3/O
                         net (fo=1, routed)           1.173     6.533    inst_generated/inst_U35/port22_reg
    SLICE_X52Y97         LUT6 (Prop_lut6_I5_O)        0.124     6.657 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=11, routed)          3.144     9.802    inst_generated/inst_U35/port16_reg_0
    SLICE_X67Y102        LUT2 (Prop_lut2_I0_O)        0.124     9.926 r  inst_generated/inst_U35/r_data[7]_i_1__0/O
                         net (fo=8, routed)           1.674    11.599    inst_generated/inst_U56/E[0]
    SLICE_X72Y100        FDCE                                         r  inst_generated/inst_U56/r_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.583   104.271    inst_generated/inst_U56/n_0_304_BUFG
    SLICE_X72Y100        FDCE                                         r  inst_generated/inst_U56/r_data_reg[3]/C

Slack:                    inf
  Source:                 i_swEnableBreakpoint
                            (input port)
  Destination:            inst_generated/inst_U56/r_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.599ns  (logic 1.896ns (16.347%)  route 9.703ns (83.653%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 104.271 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  i_swEnableBreakpoint (IN)
                         net (fo=0)                   0.000     0.000    i_swEnableBreakpoint
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  i_swEnableBreakpoint_IBUF_inst/O
                         net (fo=1, routed)           3.712     5.236    inst_generated/inst_U55/i_swEnableBreakpoint_IBUF
    SLICE_X52Y97         LUT5 (Prop_lut5_I1_O)        0.124     5.360 r  inst_generated/inst_U55/port15_i_3/O
                         net (fo=1, routed)           1.173     6.533    inst_generated/inst_U35/port22_reg
    SLICE_X52Y97         LUT6 (Prop_lut6_I5_O)        0.124     6.657 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=11, routed)          3.144     9.802    inst_generated/inst_U35/port16_reg_0
    SLICE_X67Y102        LUT2 (Prop_lut2_I0_O)        0.124     9.926 r  inst_generated/inst_U35/r_data[7]_i_1__0/O
                         net (fo=8, routed)           1.674    11.599    inst_generated/inst_U56/E[0]
    SLICE_X72Y100        FDCE                                         r  inst_generated/inst_U56/r_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.583   104.271    inst_generated/inst_U56/n_0_304_BUFG
    SLICE_X72Y100        FDCE                                         r  inst_generated/inst_U56/r_data_reg[5]/C

Slack:                    inf
  Source:                 i_swEnableBreakpoint
                            (input port)
  Destination:            inst_generated/inst_U56/r_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.587ns  (logic 1.896ns (16.364%)  route 9.691ns (83.636%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 104.282 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  i_swEnableBreakpoint (IN)
                         net (fo=0)                   0.000     0.000    i_swEnableBreakpoint
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  i_swEnableBreakpoint_IBUF_inst/O
                         net (fo=1, routed)           3.712     5.236    inst_generated/inst_U55/i_swEnableBreakpoint_IBUF
    SLICE_X52Y97         LUT5 (Prop_lut5_I1_O)        0.124     5.360 r  inst_generated/inst_U55/port15_i_3/O
                         net (fo=1, routed)           1.173     6.533    inst_generated/inst_U35/port22_reg
    SLICE_X52Y97         LUT6 (Prop_lut6_I5_O)        0.124     6.657 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=11, routed)          3.144     9.802    inst_generated/inst_U35/port16_reg_0
    SLICE_X67Y102        LUT2 (Prop_lut2_I0_O)        0.124     9.926 r  inst_generated/inst_U35/r_data[7]_i_1__0/O
                         net (fo=8, routed)           1.661    11.587    inst_generated/inst_U56/E[0]
    SLICE_X72Y99         FDCE                                         r  inst_generated/inst_U56/r_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.593   104.282    inst_generated/inst_U56/n_0_304_BUFG
    SLICE_X72Y99         FDCE                                         r  inst_generated/inst_U56/r_data_reg[1]/C

Slack:                    inf
  Source:                 i_swEnableBreakpoint
                            (input port)
  Destination:            inst_generated/inst_U56/r_data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.587ns  (logic 1.896ns (16.364%)  route 9.691ns (83.636%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 104.282 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  i_swEnableBreakpoint (IN)
                         net (fo=0)                   0.000     0.000    i_swEnableBreakpoint
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  i_swEnableBreakpoint_IBUF_inst/O
                         net (fo=1, routed)           3.712     5.236    inst_generated/inst_U55/i_swEnableBreakpoint_IBUF
    SLICE_X52Y97         LUT5 (Prop_lut5_I1_O)        0.124     5.360 r  inst_generated/inst_U55/port15_i_3/O
                         net (fo=1, routed)           1.173     6.533    inst_generated/inst_U35/port22_reg
    SLICE_X52Y97         LUT6 (Prop_lut6_I5_O)        0.124     6.657 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=11, routed)          3.144     9.802    inst_generated/inst_U35/port16_reg_0
    SLICE_X67Y102        LUT2 (Prop_lut2_I0_O)        0.124     9.926 r  inst_generated/inst_U35/r_data[7]_i_1__0/O
                         net (fo=8, routed)           1.661    11.587    inst_generated/inst_U56/E[0]
    SLICE_X72Y99         FDCE                                         r  inst_generated/inst_U56/r_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.593   104.282    inst_generated/inst_U56/n_0_304_BUFG
    SLICE_X72Y99         FDCE                                         r  inst_generated/inst_U56/r_data_reg[2]/C

Slack:                    inf
  Source:                 i_swEnableBreakpoint
                            (input port)
  Destination:            inst_generated/inst_U56/r_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.456ns  (logic 1.896ns (16.551%)  route 9.560ns (83.449%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 104.282 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  i_swEnableBreakpoint (IN)
                         net (fo=0)                   0.000     0.000    i_swEnableBreakpoint
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  i_swEnableBreakpoint_IBUF_inst/O
                         net (fo=1, routed)           3.712     5.236    inst_generated/inst_U55/i_swEnableBreakpoint_IBUF
    SLICE_X52Y97         LUT5 (Prop_lut5_I1_O)        0.124     5.360 r  inst_generated/inst_U55/port15_i_3/O
                         net (fo=1, routed)           1.173     6.533    inst_generated/inst_U35/port22_reg
    SLICE_X52Y97         LUT6 (Prop_lut6_I5_O)        0.124     6.657 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=11, routed)          3.144     9.802    inst_generated/inst_U35/port16_reg_0
    SLICE_X67Y102        LUT2 (Prop_lut2_I0_O)        0.124     9.926 r  inst_generated/inst_U35/r_data[7]_i_1__0/O
                         net (fo=8, routed)           1.530    11.456    inst_generated/inst_U56/E[0]
    SLICE_X72Y98         FDCE                                         r  inst_generated/inst_U56/r_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.593   104.282    inst_generated/inst_U56/n_0_304_BUFG
    SLICE_X72Y98         FDCE                                         r  inst_generated/inst_U56/r_data_reg[0]/C

Slack:                    inf
  Source:                 i_swEnableBreakpoint
                            (input port)
  Destination:            inst_generated/inst_U56/r_data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.456ns  (logic 1.896ns (16.551%)  route 9.560ns (83.449%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 104.282 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  i_swEnableBreakpoint (IN)
                         net (fo=0)                   0.000     0.000    i_swEnableBreakpoint
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  i_swEnableBreakpoint_IBUF_inst/O
                         net (fo=1, routed)           3.712     5.236    inst_generated/inst_U55/i_swEnableBreakpoint_IBUF
    SLICE_X52Y97         LUT5 (Prop_lut5_I1_O)        0.124     5.360 r  inst_generated/inst_U55/port15_i_3/O
                         net (fo=1, routed)           1.173     6.533    inst_generated/inst_U35/port22_reg
    SLICE_X52Y97         LUT6 (Prop_lut6_I5_O)        0.124     6.657 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=11, routed)          3.144     9.802    inst_generated/inst_U35/port16_reg_0
    SLICE_X67Y102        LUT2 (Prop_lut2_I0_O)        0.124     9.926 r  inst_generated/inst_U35/r_data[7]_i_1__0/O
                         net (fo=8, routed)           1.530    11.456    inst_generated/inst_U56/E[0]
    SLICE_X72Y98         FDCE                                         r  inst_generated/inst_U56/r_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.593   104.282    inst_generated/inst_U56/n_0_304_BUFG
    SLICE_X72Y98         FDCE                                         r  inst_generated/inst_U56/r_data_reg[4]/C

Slack:                    inf
  Source:                 i_swEnableBreakpoint
                            (input port)
  Destination:            inst_generated/inst_U54/r_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.050ns  (logic 1.924ns (17.413%)  route 9.126ns (82.587%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 104.188 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  i_swEnableBreakpoint (IN)
                         net (fo=0)                   0.000     0.000    i_swEnableBreakpoint
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  i_swEnableBreakpoint_IBUF_inst/O
                         net (fo=1, routed)           3.712     5.236    inst_generated/inst_U55/i_swEnableBreakpoint_IBUF
    SLICE_X52Y97         LUT5 (Prop_lut5_I1_O)        0.124     5.360 r  inst_generated/inst_U55/port15_i_3/O
                         net (fo=1, routed)           1.173     6.533    inst_generated/inst_U35/port22_reg
    SLICE_X52Y97         LUT6 (Prop_lut6_I5_O)        0.124     6.657 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=11, routed)          3.144     9.802    inst_generated/inst_U35/port16_reg_0
    SLICE_X67Y102        LUT3 (Prop_lut3_I1_O)        0.152     9.954 r  inst_generated/inst_U35/r_data[7]_i_1/O
                         net (fo=8, routed)           1.096    11.050    inst_generated/inst_U54/E[0]
    SLICE_X66Y100        FDCE                                         r  inst_generated/inst_U54/r_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.500   104.188    inst_generated/inst_U54/n_0_304_BUFG
    SLICE_X66Y100        FDCE                                         r  inst_generated/inst_U54/r_data_reg[3]/C

Slack:                    inf
  Source:                 i_swEnableBreakpoint
                            (input port)
  Destination:            inst_generated/inst_U54/r_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.050ns  (logic 1.924ns (17.413%)  route 9.126ns (82.587%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 104.188 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  i_swEnableBreakpoint (IN)
                         net (fo=0)                   0.000     0.000    i_swEnableBreakpoint
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  i_swEnableBreakpoint_IBUF_inst/O
                         net (fo=1, routed)           3.712     5.236    inst_generated/inst_U55/i_swEnableBreakpoint_IBUF
    SLICE_X52Y97         LUT5 (Prop_lut5_I1_O)        0.124     5.360 r  inst_generated/inst_U55/port15_i_3/O
                         net (fo=1, routed)           1.173     6.533    inst_generated/inst_U35/port22_reg
    SLICE_X52Y97         LUT6 (Prop_lut6_I5_O)        0.124     6.657 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=11, routed)          3.144     9.802    inst_generated/inst_U35/port16_reg_0
    SLICE_X67Y102        LUT3 (Prop_lut3_I1_O)        0.152     9.954 r  inst_generated/inst_U35/r_data[7]_i_1/O
                         net (fo=8, routed)           1.096    11.050    inst_generated/inst_U54/E[0]
    SLICE_X66Y100        FDCE                                         r  inst_generated/inst_U54/r_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.500   104.188    inst_generated/inst_U54/n_0_304_BUFG
    SLICE_X66Y100        FDCE                                         r  inst_generated/inst_U54/r_data_reg[5]/C

Slack:                    inf
  Source:                 i_swEnableBreakpoint
                            (input port)
  Destination:            inst_generated/inst_U54/r_data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.043ns  (logic 1.924ns (17.424%)  route 9.119ns (82.576%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 104.188 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  i_swEnableBreakpoint (IN)
                         net (fo=0)                   0.000     0.000    i_swEnableBreakpoint
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  i_swEnableBreakpoint_IBUF_inst/O
                         net (fo=1, routed)           3.712     5.236    inst_generated/inst_U55/i_swEnableBreakpoint_IBUF
    SLICE_X52Y97         LUT5 (Prop_lut5_I1_O)        0.124     5.360 r  inst_generated/inst_U55/port15_i_3/O
                         net (fo=1, routed)           1.173     6.533    inst_generated/inst_U35/port22_reg
    SLICE_X52Y97         LUT6 (Prop_lut6_I5_O)        0.124     6.657 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=11, routed)          3.144     9.802    inst_generated/inst_U35/port16_reg_0
    SLICE_X67Y102        LUT3 (Prop_lut3_I1_O)        0.152     9.954 r  inst_generated/inst_U35/r_data[7]_i_1/O
                         net (fo=8, routed)           1.089    11.043    inst_generated/inst_U54/E[0]
    SLICE_X64Y100        FDCE                                         r  inst_generated/inst_U54/r_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.500   104.188    inst_generated/inst_U54/n_0_304_BUFG
    SLICE_X64Y100        FDCE                                         r  inst_generated/inst_U54/r_data_reg[6]/C

Slack:                    inf
  Source:                 i_swEnableBreakpoint
                            (input port)
  Destination:            inst_generated/inst_U54/r_data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.043ns  (logic 1.924ns (17.424%)  route 9.119ns (82.576%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 104.188 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  i_swEnableBreakpoint (IN)
                         net (fo=0)                   0.000     0.000    i_swEnableBreakpoint
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  i_swEnableBreakpoint_IBUF_inst/O
                         net (fo=1, routed)           3.712     5.236    inst_generated/inst_U55/i_swEnableBreakpoint_IBUF
    SLICE_X52Y97         LUT5 (Prop_lut5_I1_O)        0.124     5.360 r  inst_generated/inst_U55/port15_i_3/O
                         net (fo=1, routed)           1.173     6.533    inst_generated/inst_U35/port22_reg
    SLICE_X52Y97         LUT6 (Prop_lut6_I5_O)        0.124     6.657 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=11, routed)          3.144     9.802    inst_generated/inst_U35/port16_reg_0
    SLICE_X67Y102        LUT3 (Prop_lut3_I1_O)        0.152     9.954 r  inst_generated/inst_U35/r_data[7]_i_1/O
                         net (fo=8, routed)           1.089    11.043    inst_generated/inst_U54/E[0]
    SLICE_X64Y100        FDCE                                         r  inst_generated/inst_U54/r_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.856   101.859    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.959 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.597    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.688 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         1.500   104.188    inst_generated/inst_U54/n_0_304_BUFG
    SLICE_X64Y100        FDCE                                         r  inst_generated/inst_U54/r_data_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_btnStep
                            (input port)
  Destination:            inst_generated/inst_U35/port12_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.324ns  (logic 0.244ns (18.469%)  route 1.079ns (81.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns = ( 102.229 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  i_btnStep (IN)
                         net (fo=0)                   0.000     0.000    i_btnStep
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_btnStep_IBUF_inst/O
                         net (fo=1, routed)           1.079     1.324    inst_generated/inst_U35/i_btnStep_IBUF
    SLICE_X50Y96         FDCE                                         r  inst_generated/inst_U35/port12_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.833   102.229    inst_generated/inst_U35/n_0_304_BUFG
    SLICE_X50Y96         FDCE                                         r  inst_generated/inst_U35/port12_reg/C

Slack:                    inf
  Source:                 i_swInstrNCycle
                            (input port)
  Destination:            inst_generated/inst_U35/port2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.685ns  (logic 0.277ns (16.467%)  route 1.407ns (83.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns = ( 102.229 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  i_swInstrNCycle (IN)
                         net (fo=0)                   0.000     0.000    i_swInstrNCycle
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  i_swInstrNCycle_IBUF_inst/O
                         net (fo=1, routed)           1.407     1.685    inst_generated/inst_U35/i_swInstrNCycle_IBUF
    SLICE_X50Y96         FDCE                                         r  inst_generated/inst_U35/port2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.833   102.229    inst_generated/inst_U35/n_0_304_BUFG
    SLICE_X50Y96         FDCE                                         r  inst_generated/inst_U35/port2_reg/C

Slack:                    inf
  Source:                 i_swStepNRun
                            (input port)
  Destination:            inst_generated/inst_U35/port6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.710ns  (logic 0.291ns (17.007%)  route 1.419ns (82.993%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns = ( 102.229 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  i_swStepNRun (IN)
                         net (fo=0)                   0.000     0.000    i_swStepNRun
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  i_swStepNRun_IBUF_inst/O
                         net (fo=1, routed)           1.419     1.710    inst_generated/inst_U35/i_swStepNRun_IBUF
    SLICE_X50Y96         FDCE                                         r  inst_generated/inst_U35/port6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.833   102.229    inst_generated/inst_U35/n_0_304_BUFG
    SLICE_X50Y96         FDCE                                         r  inst_generated/inst_U35/port6_reg/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            inst_generated/inst_7seg/r_counter_reg[6]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.015ns  (logic 0.320ns (15.862%)  route 1.695ns (84.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns = ( 102.227 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          1.484     1.759    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.804 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         0.211     2.015    inst_generated/inst_7seg/i_btnReset
    SLICE_X54Y102        FDCE                                         f  inst_generated/inst_7seg/r_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.830   102.227    inst_generated/inst_7seg/n_0_304_BUFG
    SLICE_X54Y102        FDCE                                         r  inst_generated/inst_7seg/r_counter_reg[6]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            inst_generated/inst_7seg/r_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.015ns  (logic 0.320ns (15.862%)  route 1.695ns (84.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns = ( 102.227 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          1.484     1.759    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.804 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         0.211     2.015    inst_generated/inst_7seg/i_btnReset
    SLICE_X54Y102        FDCE                                         f  inst_generated/inst_7seg/r_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.830   102.227    inst_generated/inst_7seg/n_0_304_BUFG
    SLICE_X54Y102        FDCE                                         r  inst_generated/inst_7seg/r_counter_reg[7]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            inst_generated/inst_7seg/r_counter_reg[8]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.015ns  (logic 0.320ns (15.862%)  route 1.695ns (84.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns = ( 102.227 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          1.484     1.759    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.804 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         0.211     2.015    inst_generated/inst_7seg/i_btnReset
    SLICE_X54Y102        FDCE                                         f  inst_generated/inst_7seg/r_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.830   102.227    inst_generated/inst_7seg/n_0_304_BUFG
    SLICE_X54Y102        FDCE                                         r  inst_generated/inst_7seg/r_counter_reg[8]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            inst_generated/inst_7seg/r_counter_reg[9]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.015ns  (logic 0.320ns (15.862%)  route 1.695ns (84.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns = ( 102.227 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          1.484     1.759    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.804 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         0.211     2.015    inst_generated/inst_7seg/i_btnReset
    SLICE_X54Y102        FDCE                                         f  inst_generated/inst_7seg/r_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.830   102.227    inst_generated/inst_7seg/n_0_304_BUFG
    SLICE_X54Y102        FDCE                                         r  inst_generated/inst_7seg/r_counter_reg[9]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            inst_generated/inst_7seg/r_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.020ns  (logic 0.320ns (15.821%)  route 1.700ns (84.179%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns = ( 102.227 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          1.484     1.759    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.804 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         0.216     2.020    inst_generated/inst_7seg/i_btnReset
    SLICE_X53Y102        FDCE                                         f  inst_generated/inst_7seg/r_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.830   102.227    inst_generated/inst_7seg/n_0_304_BUFG
    SLICE_X53Y102        FDCE                                         r  inst_generated/inst_7seg/r_counter_reg[4]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            inst_generated/inst_7seg/r_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.020ns  (logic 0.320ns (15.821%)  route 1.700ns (84.179%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns = ( 102.227 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          1.484     1.759    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.804 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         0.216     2.020    inst_generated/inst_7seg/i_btnReset
    SLICE_X53Y102        FDCE                                         f  inst_generated/inst_7seg/r_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.830   102.227    inst_generated/inst_7seg/n_0_304_BUFG
    SLICE_X53Y102        FDCE                                         r  inst_generated/inst_7seg/r_counter_reg[5]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            inst_generated/inst_7seg/r_currentDigit_reg[1]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.020ns  (logic 0.320ns (15.821%)  route 1.700ns (84.179%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns = ( 102.227 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          1.484     1.759    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.804 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         0.216     2.020    inst_generated/inst_7seg/i_btnReset
    SLICE_X53Y102        FDCE                                         f  inst_generated/inst_7seg/r_currentDigit_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.010   101.012    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   101.068 r  n_0_304_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.368    n_0_304_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.397 r  n_0_304_BUFG_inst/O
                         net (fo=190, routed)         0.830   102.227    inst_generated/inst_7seg/n_0_304_BUFG
    SLICE_X53Y102        FDCE                                         r  inst_generated/inst_7seg/r_currentDigit_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  i_clk100

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/r_clkCount_reg[1]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.750ns  (logic 1.631ns (18.640%)  route 7.119ns (81.360%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          3.535     5.042    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.124     5.166 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         3.584     8.750    uart/inst_tx/o_serialOut_reg_0
    SLICE_X60Y85         FDCE                                         f  uart/inst_tx/r_clkCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504     4.927    uart/inst_tx/i_clk100
    SLICE_X60Y85         FDCE                                         r  uart/inst_tx/r_clkCount_reg[1]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/r_clkCount_reg[2]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.750ns  (logic 1.631ns (18.640%)  route 7.119ns (81.360%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          3.535     5.042    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.124     5.166 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         3.584     8.750    uart/inst_tx/o_serialOut_reg_0
    SLICE_X60Y85         FDCE                                         f  uart/inst_tx/r_clkCount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504     4.927    uart/inst_tx/i_clk100
    SLICE_X60Y85         FDCE                                         r  uart/inst_tx/r_clkCount_reg[2]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/r_clkCount_reg[3]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.750ns  (logic 1.631ns (18.640%)  route 7.119ns (81.360%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          3.535     5.042    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.124     5.166 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         3.584     8.750    uart/inst_tx/o_serialOut_reg_0
    SLICE_X60Y85         FDCE                                         f  uart/inst_tx/r_clkCount_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504     4.927    uart/inst_tx/i_clk100
    SLICE_X60Y85         FDCE                                         r  uart/inst_tx/r_clkCount_reg[3]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/r_clkCount_reg[4]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.750ns  (logic 1.631ns (18.640%)  route 7.119ns (81.360%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          3.535     5.042    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.124     5.166 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         3.584     8.750    uart/inst_tx/o_serialOut_reg_0
    SLICE_X60Y85         FDCE                                         f  uart/inst_tx/r_clkCount_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504     4.927    uart/inst_tx/i_clk100
    SLICE_X60Y85         FDCE                                         r  uart/inst_tx/r_clkCount_reg[4]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/r_clkCount_reg[5]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.750ns  (logic 1.631ns (18.640%)  route 7.119ns (81.360%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          3.535     5.042    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.124     5.166 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         3.584     8.750    uart/inst_tx/o_serialOut_reg_0
    SLICE_X60Y85         FDCE                                         f  uart/inst_tx/r_clkCount_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504     4.927    uart/inst_tx/i_clk100
    SLICE_X60Y85         FDCE                                         r  uart/inst_tx/r_clkCount_reg[5]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/r_clkCount_reg[0]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.735ns  (logic 1.631ns (18.672%)  route 7.104ns (81.328%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          3.535     5.042    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.124     5.166 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         3.568     8.735    uart/inst_tx/o_serialOut_reg_0
    SLICE_X61Y86         FDCE                                         f  uart/inst_tx/r_clkCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504     4.927    uart/inst_tx/i_clk100
    SLICE_X61Y86         FDCE                                         r  uart/inst_tx/r_clkCount_reg[0]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/r_clkCount_reg[10]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.735ns  (logic 1.631ns (18.672%)  route 7.104ns (81.328%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          3.535     5.042    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.124     5.166 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         3.568     8.735    uart/inst_tx/o_serialOut_reg_0
    SLICE_X61Y86         FDCE                                         f  uart/inst_tx/r_clkCount_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504     4.927    uart/inst_tx/i_clk100
    SLICE_X61Y86         FDCE                                         r  uart/inst_tx/r_clkCount_reg[10]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/r_clkCount_reg[6]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.735ns  (logic 1.631ns (18.672%)  route 7.104ns (81.328%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          3.535     5.042    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.124     5.166 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         3.568     8.735    uart/inst_tx/o_serialOut_reg_0
    SLICE_X60Y86         FDCE                                         f  uart/inst_tx/r_clkCount_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504     4.927    uart/inst_tx/i_clk100
    SLICE_X60Y86         FDCE                                         r  uart/inst_tx/r_clkCount_reg[6]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/r_clkCount_reg[7]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.735ns  (logic 1.631ns (18.672%)  route 7.104ns (81.328%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          3.535     5.042    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.124     5.166 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         3.568     8.735    uart/inst_tx/o_serialOut_reg_0
    SLICE_X61Y86         FDCE                                         f  uart/inst_tx/r_clkCount_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504     4.927    uart/inst_tx/i_clk100
    SLICE_X61Y86         FDCE                                         r  uart/inst_tx/r_clkCount_reg[7]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/r_clkCount_reg[8]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.735ns  (logic 1.631ns (18.672%)  route 7.104ns (81.328%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          3.535     5.042    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.124     5.166 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         3.568     8.735    uart/inst_tx/o_serialOut_reg_0
    SLICE_X61Y86         FDCE                                         f  uart/inst_tx/r_clkCount_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504     4.927    uart/inst_tx/i_clk100
    SLICE_X61Y86         FDCE                                         r  uart/inst_tx/r_clkCount_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_serialIn
                            (input port)
  Destination:            uart/inst_rx/r_serialIn_reg/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.464ns  (logic 0.257ns (17.587%)  route 1.206ns (82.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  i_serialIn (IN)
                         net (fo=0)                   0.000     0.000    i_serialIn
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_serialIn_IBUF_inst/O
                         net (fo=1, routed)           1.206     1.464    uart/inst_rx/i_serialIn_IBUF
    SLICE_X70Y105        FDCE                                         r  uart/inst_rx/r_serialIn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.834     1.999    uart/inst_rx/i_clk100
    SLICE_X70Y105        FDCE                                         r  uart/inst_rx/r_serialIn_reg/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.536ns  (logic 0.320ns (12.600%)  route 2.217ns (87.400%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          1.484     1.759    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.804 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         0.732     2.536    uart/inst_rx/r_clkCount_reg[0]_0
    SLICE_X67Y101        FDCE                                         f  uart/inst_rx/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.835     2.000    uart/inst_rx/i_clk100
    SLICE_X67Y101        FDCE                                         r  uart/inst_rx/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.536ns  (logic 0.320ns (12.600%)  route 2.217ns (87.400%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          1.484     1.759    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.804 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         0.732     2.536    uart/inst_rx/r_clkCount_reg[0]_0
    SLICE_X67Y101        FDCE                                         f  uart/inst_rx/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.835     2.000    uart/inst_rx/i_clk100
    SLICE_X67Y101        FDCE                                         r  uart/inst_rx/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/o_valid_reg/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.536ns  (logic 0.320ns (12.600%)  route 2.217ns (87.400%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          1.484     1.759    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.804 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         0.732     2.536    uart/inst_rx/r_clkCount_reg[0]_0
    SLICE_X67Y101        FDCE                                         f  uart/inst_rx/o_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.835     2.000    uart/inst_rx/i_clk100
    SLICE_X67Y101        FDCE                                         r  uart/inst_rx/o_valid_reg/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[10]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.656ns  (logic 0.320ns (12.031%)  route 2.337ns (87.969%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          1.484     1.759    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.804 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         0.852     2.656    uart/inst_rx/r_clkCount_reg[0]_0
    SLICE_X70Y101        FDCE                                         f  uart/inst_rx/r_clkCount_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.835     2.000    uart/inst_rx/i_clk100
    SLICE_X70Y101        FDCE                                         r  uart/inst_rx/r_clkCount_reg[10]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[8]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.656ns  (logic 0.320ns (12.031%)  route 2.337ns (87.969%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          1.484     1.759    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.804 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         0.852     2.656    uart/inst_rx/r_clkCount_reg[0]_0
    SLICE_X70Y101        FDCE                                         f  uart/inst_rx/r_clkCount_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.835     2.000    uart/inst_rx/i_clk100
    SLICE_X70Y101        FDCE                                         r  uart/inst_rx/r_clkCount_reg[8]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[9]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.656ns  (logic 0.320ns (12.031%)  route 2.337ns (87.969%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          1.484     1.759    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.804 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         0.852     2.656    uart/inst_rx/r_clkCount_reg[0]_0
    SLICE_X70Y101        FDCE                                         f  uart/inst_rx/r_clkCount_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.835     2.000    uart/inst_rx/i_clk100
    SLICE_X70Y101        FDCE                                         r  uart/inst_rx/r_clkCount_reg[9]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[0]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.730ns  (logic 0.320ns (11.708%)  route 2.410ns (88.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          1.484     1.759    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.804 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         0.926     2.730    uart/inst_rx/r_clkCount_reg[0]_0
    SLICE_X70Y102        FDCE                                         f  uart/inst_rx/r_clkCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.835     2.000    uart/inst_rx/i_clk100
    SLICE_X70Y102        FDCE                                         r  uart/inst_rx/r_clkCount_reg[0]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[11]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.730ns  (logic 0.320ns (11.708%)  route 2.410ns (88.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          1.484     1.759    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.804 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         0.926     2.730    uart/inst_rx/r_clkCount_reg[0]_0
    SLICE_X70Y102        FDCE                                         f  uart/inst_rx/r_clkCount_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.835     2.000    uart/inst_rx/i_clk100
    SLICE_X70Y102        FDCE                                         r  uart/inst_rx/r_clkCount_reg[11]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[12]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.730ns  (logic 0.320ns (11.708%)  route 2.410ns (88.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=29, routed)          1.484     1.759    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X50Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.804 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=185, routed)         0.926     2.730    uart/inst_rx/r_clkCount_reg[0]_0
    SLICE_X70Y102        FDCE                                         f  uart/inst_rx/r_clkCount_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.835     2.000    uart/inst_rx/i_clk100
    SLICE_X70Y102        FDCE                                         r  uart/inst_rx/r_clkCount_reg[12]/C





