<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ID_ISAR2</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">ID_ISAR2, Instruction Set Attribute Register 2</h1><p>The ID_ISAR2 characteristics are:</p><h2>Purpose</h2>
          <p>Provides information about the instruction sets implemented by the PE in AArch32.</p>
        <p>This 
        register
       is part of the Identification registers functional group.</p><h2>Configuration</h2><p>There are no configuration notes.</p><h2>Attributes</h2>
          <p>ID_ISAR2 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The ID_ISAR2 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4"><a href="#Reversal">Reversal</a></td><td class="lr" colspan="4"><a href="#PSR_AR">PSR_AR</a></td><td class="lr" colspan="4"><a href="#MultU">MultU</a></td><td class="lr" colspan="4"><a href="#MultS">MultS</a></td><td class="lr" colspan="4"><a href="#Mult">Mult</a></td><td class="lr" colspan="4"><a href="#MultiAccessInt">MultiAccessInt</a></td><td class="lr" colspan="4"><a href="#MemHint">MemHint</a></td><td class="lr" colspan="4"><a href="#LoadStore">LoadStore</a></td></tr></tbody></table><h4 id="Reversal">Reversal, bits [31:28]
                  </h4>
              <p>Indicates the implemented Reversal instructions. Defined values are:</p>
            <table class="valuetable"><tr><th>Reversal</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>None implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Adds the REV, REV16, and REVSH instructions.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>As for <span class="binarynumber">0001</span>, and adds the RBIT instruction.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0010</span>.</p>
            <h4 id="PSR_AR">PSR_AR, bits [27:24]
                  </h4>
              <p>Indicates the implemented A and R profile instructions to manipulate the PSR. Defined values are:</p>
            <table class="valuetable"><tr><th>PSR_AR</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>None implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Adds the MRS and MSR instructions, and the exception return forms of data-processing instructions.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0001</span>.</p>
            
              <p>The exception return forms of the data-processing instructions are:</p>
            
              <ul>
                <li>
                  In the A32 instruction set, data-processing instructions with the PC as the destination and the S bit set. These instructions might be affected by the WithShifts attribute.
                </li>
                <li>
                  In the T32 instruction set, the SUBS PC,LR,#N instruction.
                </li>
              </ul>
            <h4 id="MultU">MultU, bits [23:20]
                  </h4>
              <p>Indicates the implemented advanced unsigned Multiply instructions. Defined values are:</p>
            <table class="valuetable"><tr><th>MultU</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>None implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Adds the UMULL and UMLAL instructions.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>As for <span class="binarynumber">0001</span>, and adds the UMAAL instruction.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0010</span>.</p>
            <h4 id="MultS">MultS, bits [19:16]
                  </h4>
              <p>Indicates the implemented advanced signed Multiply instructions. Defined values are:</p>
            <table class="valuetable"><tr><th>MultS</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>None implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Adds the SMULL and SMLAL instructions.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>As for <span class="binarynumber">0001</span>, and adds the SMLABB, SMLABT, SMLALBB, SMLALBT, SMLALTB, SMLALTT, SMLATB, SMLATT, SMLAWB, SMLAWT, SMULBB, SMULBT, SMULTB, SMULTT, SMULWB, and SMULWT instructions. Also adds the Q bit in the PSRs.</p>
                </td></tr><tr><td class="bitfield">0011</td><td>
                  <p>As for <span class="binarynumber">0010</span>, and adds the SMLAD, SMLADX, SMLALD, SMLALDX, SMLSD, SMLSDX, SMLSLD, SMLSLDX, SMMLA, SMMLAR, SMMLS, SMMLSR, SMMUL, SMMULR, SMUAD, SMUADX, SMUSD, and SMUSDX instructions.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0011</span>.</p>
            <h4 id="Mult">Mult, bits [15:12]
                  </h4>
              <p>Indicates the implemented additional Multiply instructions. Defined values are:</p>
            <table class="valuetable"><tr><th>Mult</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>No additional instructions implemented. This means only MUL is implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Adds the MLA instruction.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>As for <span class="binarynumber">0001</span>, and adds the MLS instruction.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0010</span>.</p>
            <h4 id="MultiAccessInt">MultiAccessInt, bits [11:8]
                  </h4>
              <p>Indicates the support for interruptible multi-access instructions. Defined values are:</p>
            <table class="valuetable"><tr><th>MultiAccessInt</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>No support. This means the LDM and STM instructions are not interruptible.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>LDM and STM instructions are restartable.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>LDM and STM instructions are continuable.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0000</span>.</p>
            <h4 id="MemHint">MemHint, bits [7:4]
                  </h4>
              <p>Indicates the implemented Memory Hint instructions. Defined values are:</p>
            <table class="valuetable"><tr><th>MemHint</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>None implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Adds the PLD instruction.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>Adds the PLD instruction. (<span class="binarynumber">0001</span> and <span class="binarynumber">0010</span> have identical effects.)</p>
                </td></tr><tr><td class="bitfield">0011</td><td>
                  <p>As for <span class="binarynumber">0001</span> (or <span class="binarynumber">0010</span>), and adds the PLI instruction.</p>
                </td></tr><tr><td class="bitfield">0100</td><td>
                  <p>As for <span class="binarynumber">0011</span>, and adds the PLDW instruction.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0100</span>.</p>
            <h4 id="LoadStore">LoadStore, bits [3:0]
                  </h4>
              <p>Indicates the implemented additional load/store instructions. Defined values are:</p>
            <table class="valuetable"><tr><th>LoadStore</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>No additional load/store instructions implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Adds the LDRD and STRD instructions.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>As for <span class="binarynumber">0001</span>, and adds the Load Acquire (LDAB, LDAH, LDA, LDAEXB, LDAEXH, LDAEX, LDAEXD) and Store Release (STLB, STLH, STL, STLEXB, STLEXH, STLEX, STLEXD) instructions.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0010</span>.</p>
            <div class="access_mechanisms"><h2>Accessing the ID_ISAR2</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  
    &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c0, c2, 2</td><td>000</td><td>010</td><td>0000</td><td>1111</td><td>0010</td></tr></table><ul></ul></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th rowspan="2">
        &lt;syntax&gt;
      </th><th class="accessibility_control" colspan="1">
          Control
        </th><th colspan="3">
        Accessibility
      </th></tr><tr><th class="accessibility_control">TGE</th><th>EL0</th><th>EL1</th><th>EL2</th></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c0, c2, 2</td><td class="accessibility_control">0</td><td>
        -
      </td><td>RO</td><td>RO</td></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c0, c2, 2</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RO</td></tr></table><h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when accessing this register.</p></div><p>
        When
        EL2 is implemented
        :
      </p><ul><li><p>If <a href="AArch32-hcr.html">HCR</a>.TID3==1, read accesses to this register from EL1 are trapped to Hyp mode.</p></li><li><p>If <a href="AArch32-hstr.html">HSTR</a>.T0==1, read accesses to this register from EL1 are trapped to Hyp mode.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">10/08/2016 10:36</p><p class="copyconf">Copyright © 2010-2016 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
