// Seed: 4143869505
module module_0 (
    output tri1 id_0,
    output wire id_1,
    input supply0 id_2,
    input wire id_3,
    input tri0 id_4,
    input supply1 id_5,
    input uwire id_6,
    input tri id_7,
    input tri0 id_8,
    output wand id_9,
    input wire id_10
    , id_14,
    input wire id_11,
    output tri0 id_12
);
  assign module_1.id_2 = 0;
  assign id_0 = 1 + id_5;
  assign id_9 = id_6;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input uwire id_2,
    input supply0 id_3,
    input tri id_4,
    input tri id_5,
    output supply1 id_6
    , id_12,
    output wor id_7,
    input wor id_8,
    input uwire id_9,
    output logic id_10
);
  always_comb @(posedge id_12 or posedge id_8) begin : LABEL_0
    $unsigned(85);
    ;
    id_12 <= {1, 1};
  end
  wire id_13;
  wire id_14;
  always @* id_10 = -1'b0 - -1;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_5,
      id_9,
      id_5,
      id_9,
      id_4,
      id_5,
      id_4,
      id_6,
      id_5,
      id_3,
      id_7
  );
endmodule
