module router_reg(input clk,rstn,pkt_valid,fifo_full,rst_int_reg,
						detect_add,ld_state,laf_state,full_state,lfd_state,
						input [7:0] data_in,output reg parity_done,
						low_pkt_valid, err, output reg [7:0] dout);

reg [7:0] hold_header_byte, fifo_full_byte, packet_parity, internal_parity;

always @ (posedge clk)	//dout logic
	begin
		if(!rstn)
			begin
			dout <= 8'b0;
			hold_header_byte <= 8'b0;
			fifo_full_byte <= 8'b0;
			end
		else
			begin
				if(detect_add && pkt_valid)
					hold_header_byte <= data_in;
				else if(lfd_state)
					dout <= hold_header_byte;
				else if(ld_state && !fifo_full)
					dout <= data_in;
				else if(fifo_full && ld_state)
					fifo_full_byte <= data_in;
				else if(laf_state)
					dout <= fifo_full_byte;
			end
	end
	
always @ (posedge clk)//recieved parity logic
	begin
		if(!rstn)
			packet_parity <= 8'b0;
		else if(!pkt_valid && ld_state)
			packet_parity <= data_in;
	end
	
always @ (posedge clk)//internal parity logic
	begin
		if(!rstn)
			internal_parity <= 8'b0;
		else if(lfd_state)
			internal_parity <= internal_parity ^ hold_header_byte;
		else if(ld_state && pkt_valid && !full_state)
			internal_parity <= internal_parity ^ data_in;
		else
			begin
				if(detect_add)
					internal_parity <= 8'b0;
				else
					internal_parity <= internal_parity;
			end
	end

always @ (posedge clk)// error logic
	begin
		if(!rstn)
			err <= 1'b0;
		else
			begin
				if(parity_done)
					begin
						if(internal_parity != packet_parity)
							err <= 1'b1;
					end
				else
					err <= 1'b0;
			end
	end
	
always @ (posedge clk)//parity done logic
	begin
		if(!rstn)
			parity_done <= 1'b0;
		else if(detect_add)
			parity_done <= 1'b0;
		else
			begin
				if(ld_state && !fifo_full && !pkt_valid)
					parity_done <= 1'b1;
				else if(laf_state && !pkt_valid && !parity_done)
					parity_done <= 1'b1;
				else
					parity_done <= 1'b0;
			end
	end

always @ (posedge clk)//low packet logic
	begin
		if(!rstn)
			low_pkt_valid <= 1'b0;
		else
			begin
				if(rst_int_reg)
					low_pkt_valid <= 1'b0;
				else if(ld_state && !pkt_valid)
					low_pkt_valid <= 1'b1;
				else
					low_pkt_valid <= 1'b0;
			end
	end
	
endmodule