

================================================================
== Vitis HLS Report for 'dft_Pipeline_VITIS_LOOP_27_3'
================================================================
* Date:           Tue Nov  2 14:20:15 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5143|     5143|  51.430 us|  51.430 us|  5143|  5143|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_3  |     5141|     5141|        27|          5|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     39|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     348|    711|    -|
|Memory           |        4|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    272|    -|
|Register         |        -|    -|     646|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    5|     994|   1054|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    2|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U5  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U6       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |uitofp_64ns_32_6_no_dsp_1_U7           |uitofp_64ns_32_6_no_dsp_1           |        0|   0|    0|    0|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|   5|  348|  711|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+-----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory          |                        Module                       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+-----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |cos_coefficients_table_U  |dft_Pipeline_VITIS_LOOP_27_3_cos_coefficients_table  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |sin_coefficients_table_U  |dft_Pipeline_VITIS_LOOP_27_3_sin_coefficients_table  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +--------------------------+-----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                     |                                                     |        4|  0|   0|    0|  2048|   64|     2|        65536|
    +--------------------------+-----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln27_fu_180_p2   |         +|   0|  0|  12|          11|           1|
    |add_ln28_fu_200_p2   |         +|   0|  0|  13|          10|          10|
    |icmp_ln27_fu_174_p2  |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  39|          33|          25|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |add196199_fu_56                    |   9|          2|   32|         64|
    |add50197198_fu_52                  |   9|          2|   32|         64|
    |ap_NS_fsm                          |  31|          6|    1|          6|
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5            |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg   |   9|          2|    1|          2|
    |ap_sig_allocacmp_add196199_load    |   9|          2|   32|         64|
    |ap_sig_allocacmp_add50197198_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_j_1               |   9|          2|   11|         22|
    |grp_fu_136_opcode                  |  14|          3|    2|          6|
    |grp_fu_136_p0                      |  25|          5|   32|        160|
    |grp_fu_136_p1                      |  25|          5|   32|        160|
    |grp_fu_140_p0                      |  14|          3|   32|         96|
    |grp_fu_140_p1                      |  14|          3|   32|         96|
    |grp_fu_144_p0                      |  14|          3|   64|        192|
    |j_fu_60                            |   9|          2|   11|         22|
    |phi_mul_fu_48                      |   9|          2|   10|         20|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 272|         58|  363|       1052|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |INTERNAL_I_data_V_load_reg_296    |  64|   0|   64|          0|
    |INTERNAL_R_data_V_load_reg_291    |  64|   0|   64|          0|
    |add196199_fu_56                   |  32|   0|   32|          0|
    |add50197198_fu_52                 |  32|   0|   32|          0|
    |add_reg_361                       |  32|   0|   32|          0|
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |c_reg_311                         |  32|   0|   32|          0|
    |conv1_reg_326                     |  32|   0|   32|          0|
    |conv_reg_321                      |  32|   0|   32|          0|
    |icmp_ln27_reg_277                 |   1|   0|    1|          0|
    |j_fu_60                           |  11|   0|   11|          0|
    |mul1_reg_336                      |  32|   0|   32|          0|
    |mul2_reg_341                      |  32|   0|   32|          0|
    |mul3_reg_346                      |  32|   0|   32|          0|
    |mul_reg_331                       |  32|   0|   32|          0|
    |phi_mul_fu_48                     |  10|   0|   10|          0|
    |reg_147                           |  32|   0|   32|          0|
    |s_reg_316                         |  32|   0|   32|          0|
    |sub_reg_351                       |  32|   0|   32|          0|
    |icmp_ln27_reg_277                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 646|  32|  583|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+----------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_27_3|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_27_3|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_27_3|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_27_3|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_27_3|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_27_3|  return value|
|trunc_ln                    |   in|   10|     ap_none|                      trunc_ln|        scalar|
|INTERNAL_R_data_V_address0  |  out|   10|   ap_memory|             INTERNAL_R_data_V|         array|
|INTERNAL_R_data_V_ce0       |  out|    1|   ap_memory|             INTERNAL_R_data_V|         array|
|INTERNAL_R_data_V_q0        |   in|   64|   ap_memory|             INTERNAL_R_data_V|         array|
|INTERNAL_I_data_V_address0  |  out|   10|   ap_memory|             INTERNAL_I_data_V|         array|
|INTERNAL_I_data_V_ce0       |  out|    1|   ap_memory|             INTERNAL_I_data_V|         array|
|INTERNAL_I_data_V_q0        |   in|   64|   ap_memory|             INTERNAL_I_data_V|         array|
|add196199_out               |  out|   32|      ap_vld|                 add196199_out|       pointer|
|add196199_out_ap_vld        |  out|    1|      ap_vld|                 add196199_out|       pointer|
|add50197198_out             |  out|   32|      ap_vld|               add50197198_out|       pointer|
|add50197198_out_ap_vld      |  out|    1|      ap_vld|               add50197198_out|       pointer|
+----------------------------+-----+-----+------------+------------------------------+--------------+

