#ifndefSTM32L4xx_HAL_H#defineSTM32L4xx_HAL_H#ifdef__cplusplusextern"C"{#endif#include"stm32l4xx_hal_conf.h"typedefenum{HAL_TICK_FREQ_10HZ=100U,HAL_TICK_FREQ_100HZ=10U,HAL_TICK_FREQ_1KHZ=1U,HAL_TICK_FREQ_DEFAULT=HAL_TICK_FREQ_1KHZ}HAL_TickFreqTypeDef;#defineSYSCFG_BOOT_MAINFLASH0U#defineSYSCFG_BOOT_SYSTEMFLASHSYSCFG_MEMRMP_MEM_MODE_0#ifdefined(STM32L471xx)||defined(STM32L475xx)||defined(STM32L476xx)||defined(STM32L485xx)||defined(STM32L486xx)||\defined(STM32L496xx)||defined(STM32L4A6xx)||\defined(STM32L4P5xx)||defined(STM32L4Q5xx)||\defined(STM32L4R5xx)||defined(STM32L4R7xx)||defined(STM32L4R9xx)||defined(STM32L4S5xx)||defined(STM32L4S7xx)||defined(STM32L4S9xx)#defineSYSCFG_BOOT_FMCSYSCFG_MEMRMP_MEM_MODE_1#endif#defineSYSCFG_BOOT_SRAM(SYSCFG_MEMRMP_MEM_MODE_1|SYSCFG_MEMRMP_MEM_MODE_0)#ifdefined(STM32L4P5xx)||defined(STM32L4Q5xx)||defined(STM32L4R5xx)||defined(STM32L4R7xx)||defined(STM32L4R9xx)||defined(STM32L4S5xx)||defined(STM32L4S7xx)||defined(STM32L4S9xx)#defineSYSCFG_BOOT_OCTOPSPI1(SYSCFG_MEMRMP_MEM_MODE_2)#defineSYSCFG_BOOT_OCTOPSPI2(SYSCFG_MEMRMP_MEM_MODE_2|SYSCFG_MEMRMP_MEM_MODE_0)#else#defineSYSCFG_BOOT_QUADSPI(SYSCFG_MEMRMP_MEM_MODE_2|SYSCFG_MEMRMP_MEM_MODE_1)#endif#defineSYSCFG_IT_FPU_IOCSYSCFG_CFGR1_FPU_IE_0#defineSYSCFG_IT_FPU_DZCSYSCFG_CFGR1_FPU_IE_1#defineSYSCFG_IT_FPU_UFCSYSCFG_CFGR1_FPU_IE_2#defineSYSCFG_IT_FPU_OFCSYSCFG_CFGR1_FPU_IE_3#defineSYSCFG_IT_FPU_IDCSYSCFG_CFGR1_FPU_IE_4#defineSYSCFG_IT_FPU_IXCSYSCFG_CFGR1_FPU_IE_5#defineSYSCFG_SRAM2WRP_PAGE0SYSCFG_SWPR_PAGE0#defineSYSCFG_SRAM2WRP_PAGE1SYSCFG_SWPR_PAGE1#defineSYSCFG_SRAM2WRP_PAGE2SYSCFG_SWPR_PAGE2#defineSYSCFG_SRAM2WRP_PAGE3SYSCFG_SWPR_PAGE3#defineSYSCFG_SRAM2WRP_PAGE4SYSCFG_SWPR_PAGE4#defineSYSCFG_SRAM2WRP_PAGE5SYSCFG_SWPR_PAGE5#defineSYSCFG_SRAM2WRP_PAGE6SYSCFG_SWPR_PAGE6#defineSYSCFG_SRAM2WRP_PAGE7SYSCFG_SWPR_PAGE7#defineSYSCFG_SRAM2WRP_PAGE8SYSCFG_SWPR_PAGE8#defineSYSCFG_SRAM2WRP_PAGE9SYSCFG_SWPR_PAGE9#defineSYSCFG_SRAM2WRP_PAGE10SYSCFG_SWPR_PAGE10#defineSYSCFG_SRAM2WRP_PAGE11SYSCFG_SWPR_PAGE11#defineSYSCFG_SRAM2WRP_PAGE12SYSCFG_SWPR_PAGE12#defineSYSCFG_SRAM2WRP_PAGE13SYSCFG_SWPR_PAGE13#defineSYSCFG_SRAM2WRP_PAGE14SYSCFG_SWPR_PAGE14#defineSYSCFG_SRAM2WRP_PAGE15SYSCFG_SWPR_PAGE15#ifdefined(SYSCFG_SWPR_PAGE31)#defineSYSCFG_SRAM2WRP_PAGE16SYSCFG_SWPR_PAGE16#defineSYSCFG_SRAM2WRP_PAGE17SYSCFG_SWPR_PAGE17#defineSYSCFG_SRAM2WRP_PAGE18SYSCFG_SWPR_PAGE18#defineSYSCFG_SRAM2WRP_PAGE19SYSCFG_SWPR_PAGE19#defineSYSCFG_SRAM2WRP_PAGE20SYSCFG_SWPR_PAGE20#defineSYSCFG_SRAM2WRP_PAGE21SYSCFG_SWPR_PAGE21#defineSYSCFG_SRAM2WRP_PAGE22SYSCFG_SWPR_PAGE22#defineSYSCFG_SRAM2WRP_PAGE23SYSCFG_SWPR_PAGE23#defineSYSCFG_SRAM2WRP_PAGE24SYSCFG_SWPR_PAGE24#defineSYSCFG_SRAM2WRP_PAGE25SYSCFG_SWPR_PAGE25#defineSYSCFG_SRAM2WRP_PAGE26SYSCFG_SWPR_PAGE26#defineSYSCFG_SRAM2WRP_PAGE27SYSCFG_SWPR_PAGE27#defineSYSCFG_SRAM2WRP_PAGE28SYSCFG_SWPR_PAGE28#defineSYSCFG_SRAM2WRP_PAGE29SYSCFG_SWPR_PAGE29#defineSYSCFG_SRAM2WRP_PAGE30SYSCFG_SWPR_PAGE30#defineSYSCFG_SRAM2WRP_PAGE31SYSCFG_SWPR_PAGE31#endif#ifdefined(SYSCFG_SWPR2_PAGE63)#defineSYSCFG_SRAM2WRP_PAGE32SYSCFG_SWPR2_PAGE32#defineSYSCFG_SRAM2WRP_PAGE33SYSCFG_SWPR2_PAGE33#defineSYSCFG_SRAM2WRP_PAGE34SYSCFG_SWPR2_PAGE34#defineSYSCFG_SRAM2WRP_PAGE35SYSCFG_SWPR2_PAGE35#defineSYSCFG_SRAM2WRP_PAGE36SYSCFG_SWPR2_PAGE36#defineSYSCFG_SRAM2WRP_PAGE37SYSCFG_SWPR2_PAGE37#defineSYSCFG_SRAM2WRP_PAGE38SYSCFG_SWPR2_PAGE38#defineSYSCFG_SRAM2WRP_PAGE39SYSCFG_SWPR2_PAGE39#defineSYSCFG_SRAM2WRP_PAGE40SYSCFG_SWPR2_PAGE40#defineSYSCFG_SRAM2WRP_PAGE41SYSCFG_SWPR2_PAGE41#defineSYSCFG_SRAM2WRP_PAGE42SYSCFG_SWPR2_PAGE42#defineSYSCFG_SRAM2WRP_PAGE43SYSCFG_SWPR2_PAGE43#defineSYSCFG_SRAM2WRP_PAGE44SYSCFG_SWPR2_PAGE44#defineSYSCFG_SRAM2WRP_PAGE45SYSCFG_SWPR2_PAGE45#defineSYSCFG_SRAM2WRP_PAGE46SYSCFG_SWPR2_PAGE46#defineSYSCFG_SRAM2WRP_PAGE47SYSCFG_SWPR2_PAGE47#defineSYSCFG_SRAM2WRP_PAGE48SYSCFG_SWPR2_PAGE48#defineSYSCFG_SRAM2WRP_PAGE49SYSCFG_SWPR2_PAGE49#defineSYSCFG_SRAM2WRP_PAGE50SYSCFG_SWPR2_PAGE50#defineSYSCFG_SRAM2WRP_PAGE51SYSCFG_SWPR2_PAGE51#defineSYSCFG_SRAM2WRP_PAGE52SYSCFG_SWPR2_PAGE52#defineSYSCFG_SRAM2WRP_PAGE53SYSCFG_SWPR2_PAGE53#defineSYSCFG_SRAM2WRP_PAGE54SYSCFG_SWPR2_PAGE54#defineSYSCFG_SRAM2WRP_PAGE55SYSCFG_SWPR2_PAGE55#defineSYSCFG_SRAM2WRP_PAGE56SYSCFG_SWPR2_PAGE56#defineSYSCFG_SRAM2WRP_PAGE57SYSCFG_SWPR2_PAGE57#defineSYSCFG_SRAM2WRP_PAGE58SYSCFG_SWPR2_PAGE58#defineSYSCFG_SRAM2WRP_PAGE59SYSCFG_SWPR2_PAGE59#defineSYSCFG_SRAM2WRP_PAGE60SYSCFG_SWPR2_PAGE60#defineSYSCFG_SRAM2WRP_PAGE61SYSCFG_SWPR2_PAGE61#defineSYSCFG_SRAM2WRP_PAGE62SYSCFG_SWPR2_PAGE62#defineSYSCFG_SRAM2WRP_PAGE63SYSCFG_SWPR2_PAGE63#endif#ifdefined(VREFBUF)#defineSYSCFG_VREFBUF_VOLTAGE_SCALE00U#defineSYSCFG_VREFBUF_VOLTAGE_SCALE1VREFBUF_CSR_VRS#defineSYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE0U#defineSYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLEVREFBUF_CSR_HIZ#endif#defineSYSCFG_FLAG_SRAM2_PESYSCFG_CFGR2_SPF#defineSYSCFG_FLAG_SRAM2_BUSYSYSCFG_SCSR_SRAM2BSY#defineSYSCFG_FASTMODEPLUS_PB6SYSCFG_CFGR1_I2C_PB6_FMP#defineSYSCFG_FASTMODEPLUS_PB7SYSCFG_CFGR1_I2C_PB7_FMP#ifdefined(SYSCFG_CFGR1_I2C_PB8_FMP)#defineSYSCFG_FASTMODEPLUS_PB8SYSCFG_CFGR1_I2C_PB8_FMP#endif#ifdefined(SYSCFG_CFGR1_I2C_PB9_FMP)#defineSYSCFG_FASTMODEPLUS_PB9SYSCFG_CFGR1_I2C_PB9_FMP#endif#ifdefined(DBGMCU_APB1FZR1_DBG_TIM2_STOP)#define__HAL_DBGMCU_FREEZE_TIM2()SET_BIT(DBGMCU->APB1FZR1,DBGMCU_APB1FZR1_DBG_TIM2_STOP)#define__HAL_DBGMCU_UNFREEZE_TIM2()CLEAR_BIT(DBGMCU->APB1FZR1,DBGMCU_APB1FZR1_DBG_TIM2_STOP)#endif#ifdefined(DBGMCU_APB1FZR1_DBG_TIM3_STOP)#define__HAL_DBGMCU_FREEZE_TIM3()SET_BIT(DBGMCU->APB1FZR1,DBGMCU_APB1FZR1_DBG_TIM3_STOP)#define__HAL_DBGMCU_UNFREEZE_TIM3()CLEAR_BIT(DBGMCU->APB1FZR1,DBGMCU_APB1FZR1_DBG_TIM3_STOP)#endif#ifdefined(DBGMCU_APB1FZR1_DBG_TIM4_STOP)#define__HAL_DBGMCU_FREEZE_TIM4()SET_BIT(DBGMCU->APB1FZR1,DBGMCU_APB1FZR1_DBG_TIM4_STOP)#define__HAL_DBGMCU_UNFREEZE_TIM4()CLEAR_BIT(DBGMCU->APB1FZR1,DBGMCU_APB1FZR1_DBG_TIM4_STOP)#endif#ifdefined(DBGMCU_APB1FZR1_DBG_TIM5_STOP)#define__HAL_DBGMCU_FREEZE_TIM5()SET_BIT(DBGMCU->APB1FZR1,DBGMCU_APB1FZR1_DBG_TIM5_STOP)#define__HAL_DBGMCU_UNFREEZE_TIM5()CLEAR_BIT(DBGMCU->APB1FZR1,DBGMCU_APB1FZR1_DBG_TIM5_STOP)#endif#ifdefined(DBGMCU_APB1FZR1_DBG_TIM6_STOP)#define__HAL_DBGMCU_FREEZE_TIM6()SET_BIT(DBGMCU->APB1FZR1,DBGMCU_APB1FZR1_DBG_TIM6_STOP)#define__HAL_DBGMCU_UNFREEZE_TIM6()CLEAR_BIT(DBGMCU->APB1FZR1,DBGMCU_APB1FZR1_DBG_TIM6_STOP)#endif#ifdefined(DBGMCU_APB1FZR1_DBG_TIM7_STOP)#define__HAL_DBGMCU_FREEZE_TIM7()SET_BIT(DBGMCU->APB1FZR1,DBGMCU_APB1FZR1_DBG_TIM7_STOP)#define__HAL_DBGMCU_UNFREEZE_TIM7()CLEAR_BIT(DBGMCU->APB1FZR1,DBGMCU_APB1FZR1_DBG_TIM7_STOP)#endif#ifdefined(DBGMCU_APB1FZR1_DBG_RTC_STOP)#define__HAL_DBGMCU_FREEZE_RTC()SET_BIT(DBGMCU->APB1FZR1,DBGMCU_APB1FZR1_DBG_RTC_STOP)#define__HAL_DBGMCU_UNFREEZE_RTC()CLEAR_BIT(DBGMCU->APB1FZR1,DBGMCU_APB1FZR1_DBG_RTC_STOP)#endif#ifdefined(DBGMCU_APB1FZR1_DBG_WWDG_STOP)#define__HAL_DBGMCU_FREEZE_WWDG()SET_BIT(DBGMCU->APB1FZR1,DBGMCU_APB1FZR1_DBG_WWDG_STOP)#define__HAL_DBGMCU_UNFREEZE_WWDG()CLEAR_BIT(DBGMCU->APB1FZR1,DBGMCU_APB1FZR1_DBG_WWDG_STOP)#endif#ifdefined(DBGMCU_APB1FZR1_DBG_IWDG_STOP)#define__HAL_DBGMCU_FREEZE_IWDG()SET_BIT(DBGMCU->APB1FZR1,DBGMCU_APB1FZR1_DBG_IWDG_STOP)#define__HAL_DBGMCU_UNFREEZE_IWDG()CLEAR_BIT(DBGMCU->APB1FZR1,DBGMCU_APB1FZR1_DBG_IWDG_STOP)#endif#ifdefined(DBGMCU_APB1FZR1_DBG_I2C1_STOP)#define__HAL_DBGMCU_FREEZE_I2C1_TIMEOUT()SET_BIT(DBGMCU->APB1FZR1,DBGMCU_APB1FZR1_DBG_I2C1_STOP)#define__HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT()CLEAR_BIT(DBGMCU->APB1FZR1,DBGMCU_APB1FZR1_DBG_I2C1_STOP)#endif#ifdefined(DBGMCU_APB1FZR1_DBG_I2C2_STOP)#define__HAL_DBGMCU_FREEZE_I2C2_TIMEOUT()SET_BIT(DBGMCU->APB1FZR1,DBGMCU_APB1FZR1_DBG_I2C2_STOP)#define__HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT()CLEAR_BIT(DBGMCU->APB1FZR1,DBGMCU_APB1FZR1_DBG_I2C2_STOP)#endif#ifdefined(DBGMCU_APB1FZR1_DBG_I2C3_STOP)#define__HAL_DBGMCU_FREEZE_I2C3_TIMEOUT()SET_BIT(DBGMCU->APB1FZR1,DBGMCU_APB1FZR1_DBG_I2C3_STOP)#define__HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT()CLEAR_BIT(DBGMCU->APB1FZR1,DBGMCU_APB1FZR1_DBG_I2C3_STOP)#endif#ifdefined(DBGMCU_APB1FZR2_DBG_I2C4_STOP)#define__HAL_DBGMCU_FREEZE_I2C4_TIMEOUT()SET_BIT(DBGMCU->APB1FZR2,DBGMCU_APB1FZR2_DBG_I2C4_STOP)#define__HAL_DBGMCU_UNFREEZE_I2C4_TIMEOUT()CLEAR_BIT(DBGMCU->APB1FZR2,DBGMCU_APB1FZR2_DBG_I2C4_STOP)#endif#ifdefined(DBGMCU_APB1FZR1_DBG_CAN_STOP)#define__HAL_DBGMCU_FREEZE_CAN1()SET_BIT(DBGMCU->APB1FZR1,DBGMCU_APB1FZR1_DBG_CAN_STOP)#define__HAL_DBGMCU_UNFREEZE_CAN1()CLEAR_BIT(DBGMCU->APB1FZR1,DBGMCU_APB1FZR1_DBG_CAN_STOP)#endif#ifdefined(DBGMCU_APB1FZR1_DBG_CAN2_STOP)#define__HAL_DBGMCU_FREEZE_CAN2()SET_BIT(DBGMCU->APB1FZR1,DBGMCU_APB1FZR1_DBG_CAN2_STOP)#define__HAL_DBGMCU_UNFREEZE_CAN2()CLEAR_BIT(DBGMCU->APB1FZR1,DBGMCU_APB1FZR1_DBG_CAN2_STOP)#endif#ifdefined(DBGMCU_APB1FZR1_DBG_LPTIM1_STOP)#define__HAL_DBGMCU_FREEZE_LPTIM1()SET_BIT(DBGMCU->APB1FZR1,DBGMCU_APB1FZR1_DBG_LPTIM1_STOP)#define__HAL_DBGMCU_UNFREEZE_LPTIM1()CLEAR_BIT(DBGMCU->APB1FZR1,DBGMCU_APB1FZR1_DBG_LPTIM1_STOP)#endif#ifdefined(DBGMCU_APB1FZR2_DBG_LPTIM2_STOP)#define__HAL_DBGMCU_FREEZE_LPTIM2()SET_BIT(DBGMCU->APB1FZR2,DBGMCU_APB1FZR2_DBG_LPTIM2_STOP)#define__HAL_DBGMCU_UNFREEZE_LPTIM2()CLEAR_BIT(DBGMCU->APB1FZR2,DBGMCU_APB1FZR2_DBG_LPTIM2_STOP)#endif#ifdefined(DBGMCU_APB2FZ_DBG_TIM1_STOP)#define__HAL_DBGMCU_FREEZE_TIM1()SET_BIT(DBGMCU->APB2FZ,DBGMCU_APB2FZ_DBG_TIM1_STOP)#define__HAL_DBGMCU_UNFREEZE_TIM1()CLEAR_BIT(DBGMCU->APB2FZ,DBGMCU_APB2FZ_DBG_TIM1_STOP)#endif#ifdefined(DBGMCU_APB2FZ_DBG_TIM8_STOP)#define__HAL_DBGMCU_FREEZE_TIM8()SET_BIT(DBGMCU->APB2FZ,DBGMCU_APB2FZ_DBG_TIM8_STOP)#define__HAL_DBGMCU_UNFREEZE_TIM8()CLEAR_BIT(DBGMCU->APB2FZ,DBGMCU_APB2FZ_DBG_TIM8_STOP)#endif#ifdefined(DBGMCU_APB2FZ_DBG_TIM15_STOP)#define__HAL_DBGMCU_FREEZE_TIM15()SET_BIT(DBGMCU->APB2FZ,DBGMCU_APB2FZ_DBG_TIM15_STOP)#define__HAL_DBGMCU_UNFREEZE_TIM15()CLEAR_BIT(DBGMCU->APB2FZ,DBGMCU_APB2FZ_DBG_TIM15_STOP)#endif#ifdefined(DBGMCU_APB2FZ_DBG_TIM16_STOP)#define__HAL_DBGMCU_FREEZE_TIM16()SET_BIT(DBGMCU->APB2FZ,DBGMCU_APB2FZ_DBG_TIM16_STOP)#define__HAL_DBGMCU_UNFREEZE_TIM16()CLEAR_BIT(DBGMCU->APB2FZ,DBGMCU_APB2FZ_DBG_TIM16_STOP)#endif#ifdefined(DBGMCU_APB2FZ_DBG_TIM17_STOP)#define__HAL_DBGMCU_FREEZE_TIM17()SET_BIT(DBGMCU->APB2FZ,DBGMCU_APB2FZ_DBG_TIM17_STOP)#define__HAL_DBGMCU_UNFREEZE_TIM17()CLEAR_BIT(DBGMCU->APB2FZ,DBGMCU_APB2FZ_DBG_TIM17_STOP)#endif#define__HAL_SYSCFG_REMAPMEMORY_FLASH()CLEAR_BIT(SYSCFG->MEMRMP,SYSCFG_MEMRMP_MEM_MODE)#define__HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH()MODIFY_REG(SYSCFG->MEMRMP,SYSCFG_MEMRMP_MEM_MODE,SYSCFG_MEMRMP_MEM_MODE_0)#define__HAL_SYSCFG_REMAPMEMORY_SRAM()MODIFY_REG(SYSCFG->MEMRMP,SYSCFG_MEMRMP_MEM_MODE,(SYSCFG_MEMRMP_MEM_MODE_1|SYSCFG_MEMRMP_MEM_MODE_0))#ifdefined(STM32L471xx)||defined(STM32L475xx)||defined(STM32L476xx)||defined(STM32L485xx)||defined(STM32L486xx)||\defined(STM32L496xx)||defined(STM32L4A6xx)||\defined(STM32L4P5xx)||defined(STM32L4Q5xx)||\defined(STM32L4R5xx)||defined(STM32L4R7xx)||defined(STM32L4R9xx)||defined(STM32L4S5xx)||defined(STM32L4S7xx)||defined(STM32L4S9xx)#define__HAL_SYSCFG_REMAPMEMORY_FMC()MODIFY_REG(SYSCFG->MEMRMP,SYSCFG_MEMRMP_MEM_MODE,SYSCFG_MEMRMP_MEM_MODE_1)#endif#ifdefined(STM32L4P5xx)||defined(STM32L4Q5xx)||defined(STM32L4R5xx)||defined(STM32L4R7xx)||defined(STM32L4R9xx)||defined(STM32L4S5xx)||defined(STM32L4S7xx)||defined(STM32L4S9xx)#define__HAL_SYSCFG_REMAPMEMORY_OCTOSPI1()MODIFY_REG(SYSCFG->MEMRMP,SYSCFG_MEMRMP_MEM_MODE,(SYSCFG_MEMRMP_MEM_MODE_2))#define__HAL_SYSCFG_REMAPMEMORY_OCTOSPI2()MODIFY_REG(SYSCFG->MEMRMP,SYSCFG_MEMRMP_MEM_MODE,(SYSCFG_MEMRMP_MEM_MODE_2|SYSCFG_MEMRMP_MEM_MODE_0))#else#define__HAL_SYSCFG_REMAPMEMORY_QUADSPI()MODIFY_REG(SYSCFG->MEMRMP,SYSCFG_MEMRMP_MEM_MODE,(SYSCFG_MEMRMP_MEM_MODE_2|SYSCFG_MEMRMP_MEM_MODE_1))#endif#define__HAL_SYSCFG_GET_BOOT_MODE()READ_BIT(SYSCFG->MEMRMP,SYSCFG_MEMRMP_MEM_MODE)#define__HAL_SYSCFG_SRAM2_WRP_1_31_ENABLE(__SRAM2WRP__)do{assert_param(IS_SYSCFG_SRAM2WRP_PAGE((__SRAM2WRP__)));\SET_BIT(SYSCFG->SWPR,(__SRAM2WRP__));\}while(0)#ifdefined(SYSCFG_SWPR2_PAGE63)#define__HAL_SYSCFG_SRAM2_WRP_32_63_ENABLE(__SRAM2WRP__)do{assert_param(IS_SYSCFG_SRAM2WRP_PAGE((__SRAM2WRP__)));\SET_BIT(SYSCFG->SWPR2,(__SRAM2WRP__));\}while(0)#endif#define__HAL_SYSCFG_SRAM2_WRP_UNLOCK()do{SYSCFG->SKR=0xCA;\SYSCFG->SKR=0x53;\}while(0)#define__HAL_SYSCFG_SRAM2_ERASE()SET_BIT(SYSCFG->SCSR,SYSCFG_SCSR_SRAM2ER)#define__HAL_SYSCFG_FPU_INTERRUPT_ENABLE(__INTERRUPT__)do{assert_param(IS_SYSCFG_FPU_INTERRUPT((__INTERRUPT__)));\SET_BIT(SYSCFG->CFGR1,(__INTERRUPT__));\}while(0)#define__HAL_SYSCFG_FPU_INTERRUPT_DISABLE(__INTERRUPT__)do{assert_param(IS_SYSCFG_FPU_INTERRUPT((__INTERRUPT__)));\CLEAR_BIT(SYSCFG->CFGR1,(__INTERRUPT__));\}while(0)#define__HAL_SYSCFG_BREAK_ECC_LOCK()SET_BIT(SYSCFG->CFGR2,SYSCFG_CFGR2_ECCL)#define__HAL_SYSCFG_BREAK_LOCKUP_LOCK()SET_BIT(SYSCFG->CFGR2,SYSCFG_CFGR2_CLL)#define__HAL_SYSCFG_BREAK_PVD_LOCK()SET_BIT(SYSCFG->CFGR2,SYSCFG_CFGR2_PVDL)#define__HAL_SYSCFG_BREAK_SRAM2PARITY_LOCK()SET_BIT(SYSCFG->CFGR2,SYSCFG_CFGR2_SPL)#define__HAL_SYSCFG_GET_FLAG(__FLAG__)((((((__FLAG__)==SYSCFG_SCSR_SRAM2BSY)?SYSCFG->SCSR:SYSCFG->CFGR2)&(__FLAG__))!=0U)?1U:0U)#define__HAL_SYSCFG_CLEAR_FLAG()SET_BIT(SYSCFG->CFGR2,SYSCFG_CFGR2_SPF)#define__HAL_SYSCFG_FASTMODEPLUS_ENABLE(__FASTMODEPLUS__)do{assert_param(IS_SYSCFG_FASTMODEPLUS((__FASTMODEPLUS__)));\SET_BIT(SYSCFG->CFGR1,(__FASTMODEPLUS__));\}while(0)#define__HAL_SYSCFG_FASTMODEPLUS_DISABLE(__FASTMODEPLUS__)do{assert_param(IS_SYSCFG_FASTMODEPLUS((__FASTMODEPLUS__)));\CLEAR_BIT(SYSCFG->CFGR1,(__FASTMODEPLUS__));\}while(0)#defineIS_SYSCFG_FPU_INTERRUPT(__INTERRUPT__)((((__INTERRUPT__)&SYSCFG_IT_FPU_IOC)==SYSCFG_IT_FPU_IOC)||\(((__INTERRUPT__)&SYSCFG_IT_FPU_DZC)==SYSCFG_IT_FPU_DZC)||\(((__INTERRUPT__)&SYSCFG_IT_FPU_UFC)==SYSCFG_IT_FPU_UFC)||\(((__INTERRUPT__)&SYSCFG_IT_FPU_OFC)==SYSCFG_IT_FPU_OFC)||\(((__INTERRUPT__)&SYSCFG_IT_FPU_IDC)==SYSCFG_IT_FPU_IDC)||\(((__INTERRUPT__)&SYSCFG_IT_FPU_IXC)==SYSCFG_IT_FPU_IXC))#defineIS_SYSCFG_BREAK_CONFIG(__CONFIG__)(((__CONFIG__)==SYSCFG_BREAK_ECC)||\((__CONFIG__)==SYSCFG_BREAK_PVD)||\((__CONFIG__)==SYSCFG_BREAK_SRAM2_PARITY)||\((__CONFIG__)==SYSCFG_BREAK_LOCKUP))#defineIS_SYSCFG_SRAM2WRP_PAGE(__PAGE__)(((__PAGE__)>0U)&&((__PAGE__)<=0xFFFFFFFFUL))#ifdefined(VREFBUF)#defineIS_SYSCFG_VREFBUF_VOLTAGE_SCALE(__SCALE__)(((__SCALE__)==SYSCFG_VREFBUF_VOLTAGE_SCALE0)||\((__SCALE__)==SYSCFG_VREFBUF_VOLTAGE_SCALE1))#defineIS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(__VALUE__)(((__VALUE__)==SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE)||\((__VALUE__)==SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE))#defineIS_SYSCFG_VREFBUF_TRIMMING(__VALUE__)(((__VALUE__)>0U)&&((__VALUE__)<=VREFBUF_CCR_TRIM))#endif#ifdefined(SYSCFG_FASTMODEPLUS_PB8)&&defined(SYSCFG_FASTMODEPLUS_PB9)#defineIS_SYSCFG_FASTMODEPLUS(__PIN__)((((__PIN__)&SYSCFG_FASTMODEPLUS_PB6)==SYSCFG_FASTMODEPLUS_PB6)||\(((__PIN__)&SYSCFG_FASTMODEPLUS_PB7)==SYSCFG_FASTMODEPLUS_PB7)||\(((__PIN__)&SYSCFG_FASTMODEPLUS_PB8)==SYSCFG_FASTMODEPLUS_PB8)||\(((__PIN__)&SYSCFG_FASTMODEPLUS_PB9)==SYSCFG_FASTMODEPLUS_PB9))#elifdefined(SYSCFG_FASTMODEPLUS_PB8)#defineIS_SYSCFG_FASTMODEPLUS(__PIN__)((((__PIN__)&SYSCFG_FASTMODEPLUS_PB6)==SYSCFG_FASTMODEPLUS_PB6)||\(((__PIN__)&SYSCFG_FASTMODEPLUS_PB7)==SYSCFG_FASTMODEPLUS_PB7)||\(((__PIN__)&SYSCFG_FASTMODEPLUS_PB8)==SYSCFG_FASTMODEPLUS_PB8))#elifdefined(SYSCFG_FASTMODEPLUS_PB9)#defineIS_SYSCFG_FASTMODEPLUS(__PIN__)((((__PIN__)&SYSCFG_FASTMODEPLUS_PB6)==SYSCFG_FASTMODEPLUS_PB6)||\(((__PIN__)&SYSCFG_FASTMODEPLUS_PB7)==SYSCFG_FASTMODEPLUS_PB7)||\(((__PIN__)&SYSCFG_FASTMODEPLUS_PB9)==SYSCFG_FASTMODEPLUS_PB9))#else#defineIS_SYSCFG_FASTMODEPLUS(__PIN__)((((__PIN__)&SYSCFG_FASTMODEPLUS_PB6)==SYSCFG_FASTMODEPLUS_PB6)||\(((__PIN__)&SYSCFG_FASTMODEPLUS_PB7)==SYSCFG_FASTMODEPLUS_PB7))#endifextern__IOuint32_tuwTick;externuint32_tuwTickPrio;externHAL_TickFreqTypeDefuwTickFreq;HAL_StatusTypeDefHAL_Init(void);HAL_StatusTypeDefHAL_DeInit(void);voidHAL_MspInit(void);voidHAL_MspDeInit(void);HAL_StatusTypeDefHAL_InitTick(uint32_tTickPriority);voidHAL_IncTick(void);voidHAL_Delay(uint32_tDelay);uint32_tHAL_GetTick(void);uint32_tHAL_GetTickPrio(void);HAL_StatusTypeDefHAL_SetTickFreq(HAL_TickFreqTypeDefFreq);HAL_TickFreqTypeDefHAL_GetTickFreq(void);voidHAL_SuspendTick(void);voidHAL_ResumeTick(void);uint32_tHAL_GetHalVersion(void);uint32_tHAL_GetREVID(void);uint32_tHAL_GetDEVID(void);uint32_tHAL_GetUIDw0(void);uint32_tHAL_GetUIDw1(void);uint32_tHAL_GetUIDw2(void);voidHAL_DBGMCU_EnableDBGSleepMode(void);voidHAL_DBGMCU_DisableDBGSleepMode(void);voidHAL_DBGMCU_EnableDBGStopMode(void);voidHAL_DBGMCU_DisableDBGStopMode(void);voidHAL_DBGMCU_EnableDBGStandbyMode(void);voidHAL_DBGMCU_DisableDBGStandbyMode(void);voidHAL_SYSCFG_SRAM2Erase(void);voidHAL_SYSCFG_EnableMemorySwappingBank(void);voidHAL_SYSCFG_DisableMemorySwappingBank(void);#ifdefined(VREFBUF)voidHAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_tVoltageScaling);voidHAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_tMode);voidHAL_SYSCFG_VREFBUF_TrimmingConfig(uint32_tTrimmingValue);HAL_StatusTypeDefHAL_SYSCFG_EnableVREFBUF(void);voidHAL_SYSCFG_DisableVREFBUF(void);#endifvoidHAL_SYSCFG_EnableIOAnalogSwitchBooster(void);voidHAL_SYSCFG_DisableIOAnalogSwitchBooster(void);#ifdef__cplusplus}#endif#endif