// Seed: 1796755828
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    input uwire id_2,
    input wand id_3,
    input supply1 id_4,
    input uwire id_5,
    output supply1 id_6,
    input wire id_7,
    output tri1 id_8,
    input wand id_9,
    output wor id_10,
    input uwire id_11,
    output tri id_12,
    output wand id_13
);
  wire id_15;
  module_0();
endmodule
program module_2 (
    input tri0 id_0,
    input tri0 id_1,
    output uwire id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wor id_5,
    output tri id_6,
    input supply1 id_7,
    output supply0 id_8,
    input wire id_9,
    input uwire id_10
);
  xor (id_2, id_3, id_4, id_5, id_7, id_9);
  module_0();
endprogram
