vendor_name = ModelSim
source_file = 1, C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/MIPS_pipeline.vhd
source_file = 1, C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/unidadeControleULA.vhd
source_file = 1, C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/unidadeControleFD.vhd
source_file = 1, C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/ULA.vhd
source_file = 1, C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/somadorGenerico.vhd
source_file = 1, C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/somaConstante.vhd
source_file = 1, C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/shftLEFT.vhd
source_file = 1, C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/ROMMIPS.vhd
source_file = 1, C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/RegistradorGenerico.vhd
source_file = 1, C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/RAMMIPS.vhd
source_file = 1, C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/muxGenerico4x1.vhd
source_file = 1, C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/muxGenerico2x1.vhd
source_file = 1, C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/estendeSinalGenerico.vhd
source_file = 1, C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/constantesMIPS.vhd
source_file = 1, C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/bancoRegistradores.vhd
source_file = 1, C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/Waveform.vwf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/db/altsyncram_3jp1.tdf
source_file = 1, ramcontent.mif
source_file = 1, C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/db/altsyncram_d1p1.tdf
source_file = 1, C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/db/mips_pipeline.ram0_bancoregistradores_57a36dfc.hdl.mif
design_name = MIPS_pipeline
instance = comp, \barramento_endereco[0]~output\, barramento_endereco[0]~output, MIPS_pipeline, 1
instance = comp, \barramento_endereco[1]~output\, barramento_endereco[1]~output, MIPS_pipeline, 1
instance = comp, \barramento_endereco[2]~output\, barramento_endereco[2]~output, MIPS_pipeline, 1
instance = comp, \barramento_endereco[3]~output\, barramento_endereco[3]~output, MIPS_pipeline, 1
instance = comp, \barramento_endereco[4]~output\, barramento_endereco[4]~output, MIPS_pipeline, 1
instance = comp, \barramento_endereco[5]~output\, barramento_endereco[5]~output, MIPS_pipeline, 1
instance = comp, \barramento_endereco[6]~output\, barramento_endereco[6]~output, MIPS_pipeline, 1
instance = comp, \barramento_endereco[7]~output\, barramento_endereco[7]~output, MIPS_pipeline, 1
instance = comp, \barramento_endereco[8]~output\, barramento_endereco[8]~output, MIPS_pipeline, 1
instance = comp, \barramento_endereco[9]~output\, barramento_endereco[9]~output, MIPS_pipeline, 1
instance = comp, \barramento_endereco[10]~output\, barramento_endereco[10]~output, MIPS_pipeline, 1
instance = comp, \barramento_endereco[11]~output\, barramento_endereco[11]~output, MIPS_pipeline, 1
instance = comp, \barramento_endereco[12]~output\, barramento_endereco[12]~output, MIPS_pipeline, 1
instance = comp, \barramento_endereco[13]~output\, barramento_endereco[13]~output, MIPS_pipeline, 1
instance = comp, \barramento_endereco[14]~output\, barramento_endereco[14]~output, MIPS_pipeline, 1
instance = comp, \barramento_endereco[15]~output\, barramento_endereco[15]~output, MIPS_pipeline, 1
instance = comp, \barramento_endereco[16]~output\, barramento_endereco[16]~output, MIPS_pipeline, 1
instance = comp, \barramento_endereco[17]~output\, barramento_endereco[17]~output, MIPS_pipeline, 1
instance = comp, \barramento_endereco[18]~output\, barramento_endereco[18]~output, MIPS_pipeline, 1
instance = comp, \barramento_endereco[19]~output\, barramento_endereco[19]~output, MIPS_pipeline, 1
instance = comp, \barramento_endereco[20]~output\, barramento_endereco[20]~output, MIPS_pipeline, 1
instance = comp, \barramento_endereco[21]~output\, barramento_endereco[21]~output, MIPS_pipeline, 1
instance = comp, \barramento_endereco[22]~output\, barramento_endereco[22]~output, MIPS_pipeline, 1
instance = comp, \barramento_endereco[23]~output\, barramento_endereco[23]~output, MIPS_pipeline, 1
instance = comp, \barramento_endereco[24]~output\, barramento_endereco[24]~output, MIPS_pipeline, 1
instance = comp, \barramento_endereco[25]~output\, barramento_endereco[25]~output, MIPS_pipeline, 1
instance = comp, \barramento_endereco[26]~output\, barramento_endereco[26]~output, MIPS_pipeline, 1
instance = comp, \barramento_endereco[27]~output\, barramento_endereco[27]~output, MIPS_pipeline, 1
instance = comp, \barramento_endereco[28]~output\, barramento_endereco[28]~output, MIPS_pipeline, 1
instance = comp, \barramento_endereco[29]~output\, barramento_endereco[29]~output, MIPS_pipeline, 1
instance = comp, \barramento_endereco[30]~output\, barramento_endereco[30]~output, MIPS_pipeline, 1
instance = comp, \barramento_endereco[31]~output\, barramento_endereco[31]~output, MIPS_pipeline, 1
instance = comp, \dado_escrito_RAM[0]~output\, dado_escrito_RAM[0]~output, MIPS_pipeline, 1
instance = comp, \dado_escrito_RAM[1]~output\, dado_escrito_RAM[1]~output, MIPS_pipeline, 1
instance = comp, \dado_escrito_RAM[2]~output\, dado_escrito_RAM[2]~output, MIPS_pipeline, 1
instance = comp, \dado_escrito_RAM[3]~output\, dado_escrito_RAM[3]~output, MIPS_pipeline, 1
instance = comp, \dado_escrito_RAM[4]~output\, dado_escrito_RAM[4]~output, MIPS_pipeline, 1
instance = comp, \dado_escrito_RAM[5]~output\, dado_escrito_RAM[5]~output, MIPS_pipeline, 1
instance = comp, \dado_escrito_RAM[6]~output\, dado_escrito_RAM[6]~output, MIPS_pipeline, 1
instance = comp, \dado_escrito_RAM[7]~output\, dado_escrito_RAM[7]~output, MIPS_pipeline, 1
instance = comp, \dado_escrito_RAM[8]~output\, dado_escrito_RAM[8]~output, MIPS_pipeline, 1
instance = comp, \dado_escrito_RAM[9]~output\, dado_escrito_RAM[9]~output, MIPS_pipeline, 1
instance = comp, \dado_escrito_RAM[10]~output\, dado_escrito_RAM[10]~output, MIPS_pipeline, 1
instance = comp, \dado_escrito_RAM[11]~output\, dado_escrito_RAM[11]~output, MIPS_pipeline, 1
instance = comp, \dado_escrito_RAM[12]~output\, dado_escrito_RAM[12]~output, MIPS_pipeline, 1
instance = comp, \dado_escrito_RAM[13]~output\, dado_escrito_RAM[13]~output, MIPS_pipeline, 1
instance = comp, \dado_escrito_RAM[14]~output\, dado_escrito_RAM[14]~output, MIPS_pipeline, 1
instance = comp, \dado_escrito_RAM[15]~output\, dado_escrito_RAM[15]~output, MIPS_pipeline, 1
instance = comp, \dado_escrito_RAM[16]~output\, dado_escrito_RAM[16]~output, MIPS_pipeline, 1
instance = comp, \dado_escrito_RAM[17]~output\, dado_escrito_RAM[17]~output, MIPS_pipeline, 1
instance = comp, \dado_escrito_RAM[18]~output\, dado_escrito_RAM[18]~output, MIPS_pipeline, 1
instance = comp, \dado_escrito_RAM[19]~output\, dado_escrito_RAM[19]~output, MIPS_pipeline, 1
instance = comp, \dado_escrito_RAM[20]~output\, dado_escrito_RAM[20]~output, MIPS_pipeline, 1
instance = comp, \dado_escrito_RAM[21]~output\, dado_escrito_RAM[21]~output, MIPS_pipeline, 1
instance = comp, \dado_escrito_RAM[22]~output\, dado_escrito_RAM[22]~output, MIPS_pipeline, 1
instance = comp, \dado_escrito_RAM[23]~output\, dado_escrito_RAM[23]~output, MIPS_pipeline, 1
instance = comp, \dado_escrito_RAM[24]~output\, dado_escrito_RAM[24]~output, MIPS_pipeline, 1
instance = comp, \dado_escrito_RAM[25]~output\, dado_escrito_RAM[25]~output, MIPS_pipeline, 1
instance = comp, \dado_escrito_RAM[26]~output\, dado_escrito_RAM[26]~output, MIPS_pipeline, 1
instance = comp, \dado_escrito_RAM[27]~output\, dado_escrito_RAM[27]~output, MIPS_pipeline, 1
instance = comp, \dado_escrito_RAM[28]~output\, dado_escrito_RAM[28]~output, MIPS_pipeline, 1
instance = comp, \dado_escrito_RAM[29]~output\, dado_escrito_RAM[29]~output, MIPS_pipeline, 1
instance = comp, \dado_escrito_RAM[30]~output\, dado_escrito_RAM[30]~output, MIPS_pipeline, 1
instance = comp, \dado_escrito_RAM[31]~output\, dado_escrito_RAM[31]~output, MIPS_pipeline, 1
instance = comp, \escritaC_out[0]~output\, escritaC_out[0]~output, MIPS_pipeline, 1
instance = comp, \escritaC_out[1]~output\, escritaC_out[1]~output, MIPS_pipeline, 1
instance = comp, \escritaC_out[2]~output\, escritaC_out[2]~output, MIPS_pipeline, 1
instance = comp, \escritaC_out[3]~output\, escritaC_out[3]~output, MIPS_pipeline, 1
instance = comp, \escritaC_out[4]~output\, escritaC_out[4]~output, MIPS_pipeline, 1
instance = comp, \escritaC_out[5]~output\, escritaC_out[5]~output, MIPS_pipeline, 1
instance = comp, \escritaC_out[6]~output\, escritaC_out[6]~output, MIPS_pipeline, 1
instance = comp, \escritaC_out[7]~output\, escritaC_out[7]~output, MIPS_pipeline, 1
instance = comp, \escritaC_out[8]~output\, escritaC_out[8]~output, MIPS_pipeline, 1
instance = comp, \escritaC_out[9]~output\, escritaC_out[9]~output, MIPS_pipeline, 1
instance = comp, \escritaC_out[10]~output\, escritaC_out[10]~output, MIPS_pipeline, 1
instance = comp, \escritaC_out[11]~output\, escritaC_out[11]~output, MIPS_pipeline, 1
instance = comp, \escritaC_out[12]~output\, escritaC_out[12]~output, MIPS_pipeline, 1
instance = comp, \escritaC_out[13]~output\, escritaC_out[13]~output, MIPS_pipeline, 1
instance = comp, \escritaC_out[14]~output\, escritaC_out[14]~output, MIPS_pipeline, 1
instance = comp, \escritaC_out[15]~output\, escritaC_out[15]~output, MIPS_pipeline, 1
instance = comp, \escritaC_out[16]~output\, escritaC_out[16]~output, MIPS_pipeline, 1
instance = comp, \escritaC_out[17]~output\, escritaC_out[17]~output, MIPS_pipeline, 1
instance = comp, \escritaC_out[18]~output\, escritaC_out[18]~output, MIPS_pipeline, 1
instance = comp, \escritaC_out[19]~output\, escritaC_out[19]~output, MIPS_pipeline, 1
instance = comp, \escritaC_out[20]~output\, escritaC_out[20]~output, MIPS_pipeline, 1
instance = comp, \escritaC_out[21]~output\, escritaC_out[21]~output, MIPS_pipeline, 1
instance = comp, \escritaC_out[22]~output\, escritaC_out[22]~output, MIPS_pipeline, 1
instance = comp, \escritaC_out[23]~output\, escritaC_out[23]~output, MIPS_pipeline, 1
instance = comp, \escritaC_out[24]~output\, escritaC_out[24]~output, MIPS_pipeline, 1
instance = comp, \escritaC_out[25]~output\, escritaC_out[25]~output, MIPS_pipeline, 1
instance = comp, \escritaC_out[26]~output\, escritaC_out[26]~output, MIPS_pipeline, 1
instance = comp, \escritaC_out[27]~output\, escritaC_out[27]~output, MIPS_pipeline, 1
instance = comp, \escritaC_out[28]~output\, escritaC_out[28]~output, MIPS_pipeline, 1
instance = comp, \escritaC_out[29]~output\, escritaC_out[29]~output, MIPS_pipeline, 1
instance = comp, \escritaC_out[30]~output\, escritaC_out[30]~output, MIPS_pipeline, 1
instance = comp, \escritaC_out[31]~output\, escritaC_out[31]~output, MIPS_pipeline, 1
instance = comp, \wr_out~output\, wr_out~output, MIPS_pipeline, 1
instance = comp, \wr_reg_banco[0]~output\, wr_reg_banco[0]~output, MIPS_pipeline, 1
instance = comp, \wr_reg_banco[1]~output\, wr_reg_banco[1]~output, MIPS_pipeline, 1
instance = comp, \wr_reg_banco[2]~output\, wr_reg_banco[2]~output, MIPS_pipeline, 1
instance = comp, \wr_reg_banco[3]~output\, wr_reg_banco[3]~output, MIPS_pipeline, 1
instance = comp, \wr_reg_banco[4]~output\, wr_reg_banco[4]~output, MIPS_pipeline, 1
instance = comp, \PC_out[0]~output\, PC_out[0]~output, MIPS_pipeline, 1
instance = comp, \PC_out[1]~output\, PC_out[1]~output, MIPS_pipeline, 1
instance = comp, \PC_out[2]~output\, PC_out[2]~output, MIPS_pipeline, 1
instance = comp, \PC_out[3]~output\, PC_out[3]~output, MIPS_pipeline, 1
instance = comp, \PC_out[4]~output\, PC_out[4]~output, MIPS_pipeline, 1
instance = comp, \PC_out[5]~output\, PC_out[5]~output, MIPS_pipeline, 1
instance = comp, \PC_out[6]~output\, PC_out[6]~output, MIPS_pipeline, 1
instance = comp, \PC_out[7]~output\, PC_out[7]~output, MIPS_pipeline, 1
instance = comp, \PC_out[8]~output\, PC_out[8]~output, MIPS_pipeline, 1
instance = comp, \PC_out[9]~output\, PC_out[9]~output, MIPS_pipeline, 1
instance = comp, \PC_out[10]~output\, PC_out[10]~output, MIPS_pipeline, 1
instance = comp, \PC_out[11]~output\, PC_out[11]~output, MIPS_pipeline, 1
instance = comp, \PC_out[12]~output\, PC_out[12]~output, MIPS_pipeline, 1
instance = comp, \PC_out[13]~output\, PC_out[13]~output, MIPS_pipeline, 1
instance = comp, \PC_out[14]~output\, PC_out[14]~output, MIPS_pipeline, 1
instance = comp, \PC_out[15]~output\, PC_out[15]~output, MIPS_pipeline, 1
instance = comp, \PC_out[16]~output\, PC_out[16]~output, MIPS_pipeline, 1
instance = comp, \PC_out[17]~output\, PC_out[17]~output, MIPS_pipeline, 1
instance = comp, \PC_out[18]~output\, PC_out[18]~output, MIPS_pipeline, 1
instance = comp, \PC_out[19]~output\, PC_out[19]~output, MIPS_pipeline, 1
instance = comp, \PC_out[20]~output\, PC_out[20]~output, MIPS_pipeline, 1
instance = comp, \PC_out[21]~output\, PC_out[21]~output, MIPS_pipeline, 1
instance = comp, \PC_out[22]~output\, PC_out[22]~output, MIPS_pipeline, 1
instance = comp, \PC_out[23]~output\, PC_out[23]~output, MIPS_pipeline, 1
instance = comp, \PC_out[24]~output\, PC_out[24]~output, MIPS_pipeline, 1
instance = comp, \PC_out[25]~output\, PC_out[25]~output, MIPS_pipeline, 1
instance = comp, \PC_out[26]~output\, PC_out[26]~output, MIPS_pipeline, 1
instance = comp, \PC_out[27]~output\, PC_out[27]~output, MIPS_pipeline, 1
instance = comp, \PC_out[28]~output\, PC_out[28]~output, MIPS_pipeline, 1
instance = comp, \PC_out[29]~output\, PC_out[29]~output, MIPS_pipeline, 1
instance = comp, \PC_out[30]~output\, PC_out[30]~output, MIPS_pipeline, 1
instance = comp, \PC_out[31]~output\, PC_out[31]~output, MIPS_pipeline, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, MIPS_pipeline, 1
instance = comp, \somadorPC|Add0~33\, somadorPC|Add0~33, MIPS_pipeline, 1
instance = comp, \somadorPC|Add0~45\, somadorPC|Add0~45, MIPS_pipeline, 1
instance = comp, \somadorPC|Add0~37\, somadorPC|Add0~37, MIPS_pipeline, 1
instance = comp, \somadorPC|Add0~29\, somadorPC|Add0~29, MIPS_pipeline, 1
instance = comp, \ROM_mips|memROM~5\, ROM_mips|memROM~5, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[25]\, REG_ID|DOUT[25], MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[121]\, REG_ID|DOUT[121], MIPS_pipeline, 1
instance = comp, \ROM_mips|memROM~2\, ROM_mips|memROM~2, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[13]\, REG_ID|DOUT[13], MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[111]\, REG_ID|DOUT[111], MIPS_pipeline, 1
instance = comp, \ROM_mips|memROM~1\, ROM_mips|memROM~1, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[12]\, REG_ID|DOUT[12], MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[110]\, REG_ID|DOUT[110], MIPS_pipeline, 1
instance = comp, \ROM_mips|memROM~0\, ROM_mips|memROM~0, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[11]\, REG_ID|DOUT[11], MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[109]\, REG_ID|DOUT[109], MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[108]\, REG_ID|DOUT[108], MIPS_pipeline, 1
instance = comp, \somador_somador|Add0~9\, somador_somador|Add0~9, MIPS_pipeline, 1
instance = comp, \somador_somador|Add0~1\, somador_somador|Add0~1, MIPS_pipeline, 1
instance = comp, \somador_somador|Add0~17\, somador_somador|Add0~17, MIPS_pipeline, 1
instance = comp, \somador_somador|Add0~21\, somador_somador|Add0~21, MIPS_pipeline, 1
instance = comp, \somador_somador|Add0~13\, somador_somador|Add0~13, MIPS_pipeline, 1
instance = comp, \somador_somador|Add0~5\, somador_somador|Add0~5, MIPS_pipeline, 1
instance = comp, \ROM_mips|memROM~7\, ROM_mips|memROM~7, MIPS_pipeline, 1
instance = comp, \ROM_mips|memROM~12\, ROM_mips|memROM~12, MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[25]\, etapaBusca|DOUT[25], MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[131]\, REG_ID|DOUT[131], MIPS_pipeline, 1
instance = comp, \ROM_mips|memROM~14\, ROM_mips|memROM~14, MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[24]\, etapaBusca|DOUT[24], MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[130]\, REG_ID|DOUT[130], MIPS_pipeline, 1
instance = comp, \ROM_mips|memROM~13\, ROM_mips|memROM~13, MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[23]\, etapaBusca|DOUT[23], MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[129]\, REG_ID|DOUT[129], MIPS_pipeline, 1
instance = comp, \ROM_mips|memROM~20\, ROM_mips|memROM~20, MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[21]\, etapaBusca|DOUT[21], MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[127]\, REG_ID|DOUT[127], MIPS_pipeline, 1
instance = comp, \ROM_mips|memROM~11\, ROM_mips|memROM~11, MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[19]\, etapaBusca|DOUT[19], MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[125]\, REG_ID|DOUT[125], MIPS_pipeline, 1
instance = comp, \ROM_mips|memROM~10\, ROM_mips|memROM~10, MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[18]\, etapaBusca|DOUT[18], MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[124]\, REG_ID|DOUT[124], MIPS_pipeline, 1
instance = comp, \ROM_mips|memROM~9\, ROM_mips|memROM~9, MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[17]\, etapaBusca|DOUT[17], MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[123]\, REG_ID|DOUT[123], MIPS_pipeline, 1
instance = comp, \ROM_mips|memROM~6\, ROM_mips|memROM~6, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[24]\, REG_ID|DOUT[24], MIPS_pipeline, 1
instance = comp, \ROM_mips|memROM~8\, ROM_mips|memROM~8, MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[16]\, etapaBusca|DOUT[16], MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[122]\, REG_ID|DOUT[122], MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[120]\, REG_ID|DOUT[120], MIPS_pipeline, 1
instance = comp, \somador_somador|Add0~25\, somador_somador|Add0~25, MIPS_pipeline, 1
instance = comp, \somador_somador|Add0~29\, somador_somador|Add0~29, MIPS_pipeline, 1
instance = comp, \somador_somador|Add0~33\, somador_somador|Add0~33, MIPS_pipeline, 1
instance = comp, \somador_somador|Add0~37\, somador_somador|Add0~37, MIPS_pipeline, 1
instance = comp, \somador_somador|Add0~41\, somador_somador|Add0~41, MIPS_pipeline, 1
instance = comp, \somador_somador|Add0~45\, somador_somador|Add0~45, MIPS_pipeline, 1
instance = comp, \somador_somador|Add0~49\, somador_somador|Add0~49, MIPS_pipeline, 1
instance = comp, \somador_somador|Add0~53\, somador_somador|Add0~53, MIPS_pipeline, 1
instance = comp, \somador_somador|Add0~57\, somador_somador|Add0~57, MIPS_pipeline, 1
instance = comp, \somador_somador|Add0~61\, somador_somador|Add0~61, MIPS_pipeline, 1
instance = comp, \somador_somador|Add0~65\, somador_somador|Add0~65, MIPS_pipeline, 1
instance = comp, \somador_somador|Add0~69\, somador_somador|Add0~69, MIPS_pipeline, 1
instance = comp, \somador_somador|Add0~73\, somador_somador|Add0~73, MIPS_pipeline, 1
instance = comp, \somador_somador|Add0~77\, somador_somador|Add0~77, MIPS_pipeline, 1
instance = comp, \somador_somador|Add0~81\, somador_somador|Add0~81, MIPS_pipeline, 1
instance = comp, \somador_somador|Add0~85\, somador_somador|Add0~85, MIPS_pipeline, 1
instance = comp, \somador_somador|Add0~89\, somador_somador|Add0~89, MIPS_pipeline, 1
instance = comp, \somador_somador|Add0~93\, somador_somador|Add0~93, MIPS_pipeline, 1
instance = comp, \ROM_mips|memROM~16\, ROM_mips|memROM~16, MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[31]\, etapaBusca|DOUT[31], MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[137]\, REG_ID|DOUT[137], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[100]\, REG_EX|DOUT[100], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[100]\, REG_MEM|DOUT[100], MIPS_pipeline, 1
instance = comp, \UC|Equal6~0\, UC|Equal6~0, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[139]\, REG_ID|DOUT[139], MIPS_pipeline, 1
instance = comp, \ROM_mips|memROM~18\, ROM_mips|memROM~18, MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[27]\, etapaBusca|DOUT[27], MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[133]\, REG_ID|DOUT[133], MIPS_pipeline, 1
instance = comp, \ROM_mips|memROM~19\, ROM_mips|memROM~19, MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[26]\, etapaBusca|DOUT[26], MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[132]\, REG_ID|DOUT[132], MIPS_pipeline, 1
instance = comp, \somador_somador|Add0~97\, somador_somador|Add0~97, MIPS_pipeline, 1
instance = comp, \somador_somador|Add0~101\, somador_somador|Add0~101, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[147]\, REG_ID|DOUT[147], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[104]\, REG_EX|DOUT[104], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[102]\, REG_MEM|DOUT[102], MIPS_pipeline, 1
instance = comp, \UC|palavraControle[6]\, UC|palavraControle[6], MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[144]\, REG_ID|DOUT[144], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[101]\, REG_EX|DOUT[101], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[9]\, bancoRegistrador|registrador_rtl_1_bypass[9], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[92]\, REG_EX|DOUT[92], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[92]\, REG_MEM|DOUT[92], MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[52]\, etapaBusca|DOUT[52], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[94]\, REG_EX|DOUT[94], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[94]\, REG_MEM|DOUT[94], MIPS_pipeline, 1
instance = comp, \ROM_mips|memROM~17\, ROM_mips|memROM~17, MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[28]\, etapaBusca|DOUT[28], MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[134]\, REG_ID|DOUT[134], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[97]\, REG_EX|DOUT[97], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[97]\, REG_MEM|DOUT[97], MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[8]\, REG_ID|DOUT[8], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[90]\, REG_EX|DOUT[90], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[90]\, REG_MEM|DOUT[90], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[93]\, REG_EX|DOUT[93], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[93]\, REG_MEM|DOUT[93], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[96]\, REG_EX|DOUT[96], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[96]\, REG_MEM|DOUT[96], MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[9]\, REG_ID|DOUT[9], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[37]\, REG_EX|DOUT[37], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[5]\, REG_MEM|DOUT[5], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[84]\, REG_EX|DOUT[84], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[84]\, REG_MEM|DOUT[84], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[88]\, REG_EX|DOUT[88], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[88]\, REG_MEM|DOUT[88], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[95]\, REG_EX|DOUT[95], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[95]\, REG_MEM|DOUT[95], MIPS_pipeline, 1
instance = comp, \ROM_mips|memROM~15\, ROM_mips|memROM~15, MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[29]\, etapaBusca|DOUT[29], MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[135]\, REG_ID|DOUT[135], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[98]\, REG_EX|DOUT[98], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[98]\, REG_MEM|DOUT[98], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a29\, bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a29, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[70]\, bancoRegistrador|registrador_rtl_1_bypass[70], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[69]\, bancoRegistrador|registrador_rtl_1_bypass[69], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaB[29]~29\, bancoRegistrador|saidaB[29]~29, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[71]\, REG_ID|DOUT[71], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a24\, bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a24, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[60]\, bancoRegistrador|registrador_rtl_0_bypass[60], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[59]\, bancoRegistrador|registrador_rtl_0_bypass[59], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaA[24]~24\, bancoRegistrador|saidaA[24]~24, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[98]\, REG_ID|DOUT[98], MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[54]\, etapaBusca|DOUT[54], MIPS_pipeline, 1
instance = comp, \UC_ULA|ULActrl~5\, UC_ULA|ULActrl~5, MIPS_pipeline, 1
instance = comp, \UC|Equal10~0\, UC|Equal10~0, MIPS_pipeline, 1
instance = comp, \UC|seletorMUX_JMP~0\, UC|seletorMUX_JMP~0, MIPS_pipeline, 1
instance = comp, \UC|palavraControle[10]~0\, UC|palavraControle[10]~0, MIPS_pipeline, 1
instance = comp, \UC|palavraControle[14]~1\, UC|palavraControle[14]~1, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[150]\, REG_ID|DOUT[150], MIPS_pipeline, 1
instance = comp, \UC_ULA|ULActrl[0]~2\, UC_ULA|ULActrl[0]~2, MIPS_pipeline, 1
instance = comp, \UC_ULA|ULActrl[0]~3\, UC_ULA|ULActrl[0]~3, MIPS_pipeline, 1
instance = comp, \UC_ULA|ULActrl[0]~4\, UC_ULA|ULActrl[0]~4, MIPS_pipeline, 1
instance = comp, \UC_ULA|ULActrl~6\, UC_ULA|ULActrl~6, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a15\, bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a15, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[42]\, bancoRegistrador|registrador_rtl_1_bypass[42], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[41]\, bancoRegistrador|registrador_rtl_1_bypass[41], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaB[15]~15\, bancoRegistrador|saidaB[15]~15, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[57]\, REG_ID|DOUT[57], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a14\, bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a14, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[40]\, bancoRegistrador|registrador_rtl_1_bypass[40], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[39]\, bancoRegistrador|registrador_rtl_1_bypass[39], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaB[14]~14\, bancoRegistrador|saidaB[14]~14, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[56]\, REG_ID|DOUT[56], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a13\, bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a13, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[38]\, bancoRegistrador|registrador_rtl_0_bypass[38], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[37]\, bancoRegistrador|registrador_rtl_0_bypass[37], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaA[13]~13\, bancoRegistrador|saidaA[13]~13, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[87]\, REG_ID|DOUT[87], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a12\, bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a12, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[36]\, bancoRegistrador|registrador_rtl_0_bypass[36], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[35]\, bancoRegistrador|registrador_rtl_0_bypass[35], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaA[12]~12\, bancoRegistrador|saidaA[12]~12, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[86]\, REG_ID|DOUT[86], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[19]\, REG_EX|DOUT[19], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a6\, bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a6, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[24]\, bancoRegistrador|registrador_rtl_0_bypass[24], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[23]\, bancoRegistrador|registrador_rtl_0_bypass[23], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaA[6]~6\, bancoRegistrador|saidaA[6]~6, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[80]\, REG_ID|DOUT[80], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a11\, bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a11, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[34]\, bancoRegistrador|registrador_rtl_0_bypass[34], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[33]\, bancoRegistrador|registrador_rtl_0_bypass[33], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaA[11]~11\, bancoRegistrador|saidaA[11]~11, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[85]\, REG_ID|DOUT[85], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a10\, bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a10, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[32]\, bancoRegistrador|registrador_rtl_0_bypass[32], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[31]\, bancoRegistrador|registrador_rtl_0_bypass[31], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaA[10]~10\, bancoRegistrador|saidaA[10]~10, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[84]\, REG_ID|DOUT[84], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a9\, bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a9, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[30]\, bancoRegistrador|registrador_rtl_0_bypass[30], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[29]\, bancoRegistrador|registrador_rtl_0_bypass[29], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaA[9]~9\, bancoRegistrador|saidaA[9]~9, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[83]\, REG_ID|DOUT[83], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a8\, bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a8, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[28]\, bancoRegistrador|registrador_rtl_0_bypass[28], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[27]\, bancoRegistrador|registrador_rtl_0_bypass[27], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaA[8]~8\, bancoRegistrador|saidaA[8]~8, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[82]\, REG_ID|DOUT[82], MIPS_pipeline, 1
instance = comp, \ULA|Add2~29\, ULA|Add2~29, MIPS_pipeline, 1
instance = comp, \ULA|Add2~33\, ULA|Add2~33, MIPS_pipeline, 1
instance = comp, \ULA|Add2~37\, ULA|Add2~37, MIPS_pipeline, 1
instance = comp, \ULA|Add2~41\, ULA|Add2~41, MIPS_pipeline, 1
instance = comp, \ULA|Add2~45\, ULA|Add2~45, MIPS_pipeline, 1
instance = comp, \ULA|Add2~49\, ULA|Add2~49, MIPS_pipeline, 1
instance = comp, \ULA|Add0~29\, ULA|Add0~29, MIPS_pipeline, 1
instance = comp, \ULA|Add0~33\, ULA|Add0~33, MIPS_pipeline, 1
instance = comp, \ULA|Add0~37\, ULA|Add0~37, MIPS_pipeline, 1
instance = comp, \ULA|Add0~41\, ULA|Add0~41, MIPS_pipeline, 1
instance = comp, \ULA|Add0~45\, ULA|Add0~45, MIPS_pipeline, 1
instance = comp, \ULA|saida[11]~45\, ULA|saida[11]~45, MIPS_pipeline, 1
instance = comp, \ULA|saida[11]~46\, ULA|saida[11]~46, MIPS_pipeline, 1
instance = comp, \ULA|saida[1]~6\, ULA|saida[1]~6, MIPS_pipeline, 1
instance = comp, \ULA|saida[11]~47\, ULA|saida[11]~47, MIPS_pipeline, 1
instance = comp, \ULA|saida[11]~48\, ULA|saida[11]~48, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[48]\, REG_EX|DOUT[48], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[16]\, REG_MEM|DOUT[16], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[16]\, REG_EX|DOUT[16], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a4\, bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a4, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[20]\, bancoRegistrador|registrador_rtl_0_bypass[20], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[19]\, bancoRegistrador|registrador_rtl_0_bypass[19], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaA[4]~4\, bancoRegistrador|saidaA[4]~4, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[78]\, REG_ID|DOUT[78], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a3\, bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a3, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[18]\, bancoRegistrador|registrador_rtl_0_bypass[18], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[17]\, bancoRegistrador|registrador_rtl_0_bypass[17], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaA[3]~3\, bancoRegistrador|saidaA[3]~3, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[77]\, REG_ID|DOUT[77], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[10]\, REG_EX|DOUT[10], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a5\, bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a5, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[22]\, bancoRegistrador|registrador_rtl_0_bypass[22], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[21]\, bancoRegistrador|registrador_rtl_0_bypass[21], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaA[5]~5\, bancoRegistrador|saidaA[5]~5, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[79]\, REG_ID|DOUT[79], MIPS_pipeline, 1
instance = comp, \ULA|Add2~21\, ULA|Add2~21, MIPS_pipeline, 1
instance = comp, \ULA|Add2~25\, ULA|Add2~25, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a2\, bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a2, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[16]\, bancoRegistrador|registrador_rtl_0_bypass[16], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[15]\, bancoRegistrador|registrador_rtl_0_bypass[15], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaA[2]~2\, bancoRegistrador|saidaA[2]~2, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[76]\, REG_ID|DOUT[76], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[8]\, REG_EX|DOUT[8], MIPS_pipeline, 1
instance = comp, \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a3\, RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a3, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[72]\, REG_EX|DOUT[72], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[72]\, REG_MEM|DOUT[72], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[8]\, REG_MEM|DOUT[8], MIPS_pipeline, 1
instance = comp, \MUX_LUI|saida_MUX[0]~0\, MUX_LUI|saida_MUX[0]~0, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a0\, bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a0, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[12]\, bancoRegistrador|registrador_rtl_1_bypass[12], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[11]\, bancoRegistrador|registrador_rtl_1_bypass[11], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaB[0]~0\, bancoRegistrador|saidaB[0]~0, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[42]\, REG_ID|DOUT[42], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a0\, bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a0, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[12]\, bancoRegistrador|registrador_rtl_0_bypass[12], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[11]\, bancoRegistrador|registrador_rtl_0_bypass[11], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaA[0]~0\, bancoRegistrador|saidaA[0]~0, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[74]\, REG_ID|DOUT[74], MIPS_pipeline, 1
instance = comp, \ULA|Add0~1\, ULA|Add0~1, MIPS_pipeline, 1
instance = comp, \ULA|Add0~5\, ULA|Add0~5, MIPS_pipeline, 1
instance = comp, \ULA|Add0~9\, ULA|Add0~9, MIPS_pipeline, 1
instance = comp, \ULA|Add0~13\, ULA|Add0~13, MIPS_pipeline, 1
instance = comp, \ULA|Add0~17\, ULA|Add0~17, MIPS_pipeline, 1
instance = comp, \ULA|Add0~21\, ULA|Add0~21, MIPS_pipeline, 1
instance = comp, \ULA|saida[5]~21\, ULA|saida[5]~21, MIPS_pipeline, 1
instance = comp, \ULA|saida[5]~22\, ULA|saida[5]~22, MIPS_pipeline, 1
instance = comp, \ULA|saida[5]~23\, ULA|saida[5]~23, MIPS_pipeline, 1
instance = comp, \ULA|saida[5]~24\, ULA|saida[5]~24, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[42]\, REG_EX|DOUT[42], MIPS_pipeline, 1
instance = comp, \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a5\, RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a5, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[74]\, REG_EX|DOUT[74], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[74]\, REG_MEM|DOUT[74], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[10]\, REG_MEM|DOUT[10], MIPS_pipeline, 1
instance = comp, \MUX_LUI|saida_MUX[2]~2\, MUX_LUI|saida_MUX[2]~2, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a2\, bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a2, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[16]\, bancoRegistrador|registrador_rtl_1_bypass[16], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[15]\, bancoRegistrador|registrador_rtl_1_bypass[15], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaB[2]~2\, bancoRegistrador|saidaB[2]~2, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[44]\, REG_ID|DOUT[44], MIPS_pipeline, 1
instance = comp, \ULA|Add2~130\, ULA|Add2~130, MIPS_pipeline, 1
instance = comp, \ULA|Add2~5\, ULA|Add2~5, MIPS_pipeline, 1
instance = comp, \ULA|Add2~9\, ULA|Add2~9, MIPS_pipeline, 1
instance = comp, \ULA|Add2~13\, ULA|Add2~13, MIPS_pipeline, 1
instance = comp, \ULA|Add2~17\, ULA|Add2~17, MIPS_pipeline, 1
instance = comp, \ULA|saida[4]~17\, ULA|saida[4]~17, MIPS_pipeline, 1
instance = comp, \ULA|saida[4]~18\, ULA|saida[4]~18, MIPS_pipeline, 1
instance = comp, \ULA|saida[4]~19\, ULA|saida[4]~19, MIPS_pipeline, 1
instance = comp, \ULA|saida[4]~20\, ULA|saida[4]~20, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[41]\, REG_EX|DOUT[41], MIPS_pipeline, 1
instance = comp, \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a11\, RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a11, MIPS_pipeline, 1
instance = comp, \MUX_LUI|saida_MUX[8]~8\, MUX_LUI|saida_MUX[8]~8, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a8\, bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a8, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[28]\, bancoRegistrador|registrador_rtl_1_bypass[28], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[27]\, bancoRegistrador|registrador_rtl_1_bypass[27], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaB[8]~8\, bancoRegistrador|saidaB[8]~8, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[50]\, REG_ID|DOUT[50], MIPS_pipeline, 1
instance = comp, \ULA|saida[8]~33\, ULA|saida[8]~33, MIPS_pipeline, 1
instance = comp, \ULA|saida[8]~34\, ULA|saida[8]~34, MIPS_pipeline, 1
instance = comp, \ULA|saida[8]~35\, ULA|saida[8]~35, MIPS_pipeline, 1
instance = comp, \ULA|saida[8]~36\, ULA|saida[8]~36, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[45]\, REG_EX|DOUT[45], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[13]\, REG_MEM|DOUT[13], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[13]\, REG_EX|DOUT[13], MIPS_pipeline, 1
instance = comp, \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a8\, RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a8, MIPS_pipeline, 1
instance = comp, \MUX_LUI|saida_MUX[5]~5\, MUX_LUI|saida_MUX[5]~5, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a5\, bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a5, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[22]\, bancoRegistrador|registrador_rtl_1_bypass[22], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[21]\, bancoRegistrador|registrador_rtl_1_bypass[21], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaB[5]~5\, bancoRegistrador|saidaB[5]~5, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[47]\, REG_ID|DOUT[47], MIPS_pipeline, 1
instance = comp, \ULA|Add0~25\, ULA|Add0~25, MIPS_pipeline, 1
instance = comp, \ULA|saida[6]~25\, ULA|saida[6]~25, MIPS_pipeline, 1
instance = comp, \ULA|saida[6]~26\, ULA|saida[6]~26, MIPS_pipeline, 1
instance = comp, \ULA|saida[6]~27\, ULA|saida[6]~27, MIPS_pipeline, 1
instance = comp, \ULA|saida[6]~28\, ULA|saida[6]~28, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[43]\, REG_EX|DOUT[43], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[11]\, REG_MEM|DOUT[11], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[11]\, REG_EX|DOUT[11], MIPS_pipeline, 1
instance = comp, \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a6\, RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a6, MIPS_pipeline, 1
instance = comp, \MUX_LUI|saida_MUX[3]~3\, MUX_LUI|saida_MUX[3]~3, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a3\, bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a3, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[18]\, bancoRegistrador|registrador_rtl_1_bypass[18], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[17]\, bancoRegistrador|registrador_rtl_1_bypass[17], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaB[3]~3\, bancoRegistrador|saidaB[3]~3, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[45]\, REG_ID|DOUT[45], MIPS_pipeline, 1
instance = comp, \ULA|saida[3]~13\, ULA|saida[3]~13, MIPS_pipeline, 1
instance = comp, \ULA|saida[3]~14\, ULA|saida[3]~14, MIPS_pipeline, 1
instance = comp, \ULA|saida[3]~15\, ULA|saida[3]~15, MIPS_pipeline, 1
instance = comp, \ULA|saida[3]~16\, ULA|saida[3]~16, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[40]\, REG_EX|DOUT[40], MIPS_pipeline, 1
instance = comp, \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a14\, RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a14, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[83]\, REG_EX|DOUT[83], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[83]\, REG_MEM|DOUT[83], MIPS_pipeline, 1
instance = comp, \ULA|Add2~61\, ULA|Add2~61, MIPS_pipeline, 1
instance = comp, \ULA|Add0~49\, ULA|Add0~49, MIPS_pipeline, 1
instance = comp, \ULA|Add0~53\, ULA|Add0~53, MIPS_pipeline, 1
instance = comp, \ULA|Add0~57\, ULA|Add0~57, MIPS_pipeline, 1
instance = comp, \mux_RT_imediato|saida_MUX[14]~1\, mux_RT_imediato|saida_MUX[14]~1, MIPS_pipeline, 1
instance = comp, \ULA|saida[14]~56\, ULA|saida[14]~56, MIPS_pipeline, 1
instance = comp, \ULA|saida[14]~57\, ULA|saida[14]~57, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[51]\, REG_EX|DOUT[51], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[19]\, REG_MEM|DOUT[19], MIPS_pipeline, 1
instance = comp, \MUX_LUI|saida_MUX[11]~11\, MUX_LUI|saida_MUX[11]~11, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a11\, bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a11, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[34]\, bancoRegistrador|registrador_rtl_1_bypass[34], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[33]\, bancoRegistrador|registrador_rtl_1_bypass[33], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaB[11]~11\, bancoRegistrador|saidaB[11]~11, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[53]\, REG_ID|DOUT[53], MIPS_pipeline, 1
instance = comp, \ULA|Add2~53\, ULA|Add2~53, MIPS_pipeline, 1
instance = comp, \ULA|Add2~57\, ULA|Add2~57, MIPS_pipeline, 1
instance = comp, \ULA|Add2~65\, ULA|Add2~65, MIPS_pipeline, 1
instance = comp, \ULA|Add0~61\, ULA|Add0~61, MIPS_pipeline, 1
instance = comp, \mux_RT_imediato|saida_MUX[15]~2\, mux_RT_imediato|saida_MUX[15]~2, MIPS_pipeline, 1
instance = comp, \ULA|saida[15]~58\, ULA|saida[15]~58, MIPS_pipeline, 1
instance = comp, \ULA|saida[15]~59\, ULA|saida[15]~59, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[52]\, REG_EX|DOUT[52], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[20]\, REG_MEM|DOUT[20], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[20]\, REG_EX|DOUT[20], MIPS_pipeline, 1
instance = comp, \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a15\, RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a15, MIPS_pipeline, 1
instance = comp, \MUX_LUI|saida_MUX[12]~12\, MUX_LUI|saida_MUX[12]~12, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a12\, bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a12, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[36]\, bancoRegistrador|registrador_rtl_1_bypass[36], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[35]\, bancoRegistrador|registrador_rtl_1_bypass[35], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaB[12]~12\, bancoRegistrador|saidaB[12]~12, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[54]\, REG_ID|DOUT[54], MIPS_pipeline, 1
instance = comp, \ULA|saida[12]~49\, ULA|saida[12]~49, MIPS_pipeline, 1
instance = comp, \ULA|saida[12]~50\, ULA|saida[12]~50, MIPS_pipeline, 1
instance = comp, \ULA|saida[12]~51\, ULA|saida[12]~51, MIPS_pipeline, 1
instance = comp, \ULA|saida[12]~52\, ULA|saida[12]~52, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[49]\, REG_EX|DOUT[49], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[17]\, REG_MEM|DOUT[17], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[17]\, REG_EX|DOUT[17], MIPS_pipeline, 1
instance = comp, \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a12\, RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a12, MIPS_pipeline, 1
instance = comp, \MUX_LUI|saida_MUX[9]~9\, MUX_LUI|saida_MUX[9]~9, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a9\, bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a9, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[30]\, bancoRegistrador|registrador_rtl_1_bypass[30], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[29]\, bancoRegistrador|registrador_rtl_1_bypass[29], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaB[9]~9\, bancoRegistrador|saidaB[9]~9, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[51]\, REG_ID|DOUT[51], MIPS_pipeline, 1
instance = comp, \ULA|saida[9]~37\, ULA|saida[9]~37, MIPS_pipeline, 1
instance = comp, \ULA|saida[9]~38\, ULA|saida[9]~38, MIPS_pipeline, 1
instance = comp, \ULA|saida[9]~39\, ULA|saida[9]~39, MIPS_pipeline, 1
instance = comp, \ULA|saida[9]~40\, ULA|saida[9]~40, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[46]\, REG_EX|DOUT[46], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[14]\, REG_MEM|DOUT[14], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[14]\, REG_EX|DOUT[14], MIPS_pipeline, 1
instance = comp, \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a9\, RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a9, MIPS_pipeline, 1
instance = comp, \MUX_LUI|saida_MUX[6]~6\, MUX_LUI|saida_MUX[6]~6, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a6\, bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a6, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[24]\, bancoRegistrador|registrador_rtl_1_bypass[24], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[23]\, bancoRegistrador|registrador_rtl_1_bypass[23], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaB[6]~6\, bancoRegistrador|saidaB[6]~6, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[48]\, REG_ID|DOUT[48], MIPS_pipeline, 1
instance = comp, \ULA|saida[7]~29\, ULA|saida[7]~29, MIPS_pipeline, 1
instance = comp, \ULA|saida[7]~30\, ULA|saida[7]~30, MIPS_pipeline, 1
instance = comp, \ULA|saida[9]~92\, ULA|saida[9]~92, MIPS_pipeline, 1
instance = comp, \ULA|saida[7]~31\, ULA|saida[7]~31, MIPS_pipeline, 1
instance = comp, \ULA|saida[7]~93\, ULA|saida[7]~93, MIPS_pipeline, 1
instance = comp, \ULA|saida[8]~94\, ULA|saida[8]~94, MIPS_pipeline, 1
instance = comp, \ULA|Equal5~0\, ULA|Equal5~0, MIPS_pipeline, 1
instance = comp, \ULA|saida[1]~4\, ULA|saida[1]~4, MIPS_pipeline, 1
instance = comp, \ULA|saida[1]~5\, ULA|saida[1]~5, MIPS_pipeline, 1
instance = comp, \ULA|saida[2]~9\, ULA|saida[2]~9, MIPS_pipeline, 1
instance = comp, \ULA|saida[2]~10\, ULA|saida[2]~10, MIPS_pipeline, 1
instance = comp, \ULA|saida[3]~95\, ULA|saida[3]~95, MIPS_pipeline, 1
instance = comp, \ULA|saida[1]~7\, ULA|saida[1]~7, MIPS_pipeline, 1
instance = comp, \ULA|saida[1]~96\, ULA|saida[1]~96, MIPS_pipeline, 1
instance = comp, \ULA|saida[2]~11\, ULA|saida[2]~11, MIPS_pipeline, 1
instance = comp, \ULA|saida[2]~97\, ULA|saida[2]~97, MIPS_pipeline, 1
instance = comp, \ULA|Equal5~1\, ULA|Equal5~1, MIPS_pipeline, 1
instance = comp, \ULA|saida[6]~98\, ULA|saida[6]~98, MIPS_pipeline, 1
instance = comp, \ULA|saida[4]~99\, ULA|saida[4]~99, MIPS_pipeline, 1
instance = comp, \ULA|saida[5]~100\, ULA|saida[5]~100, MIPS_pipeline, 1
instance = comp, \ULA|Equal5~2\, ULA|Equal5~2, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a30\, bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a30, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[72]\, bancoRegistrador|registrador_rtl_1_bypass[72], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[71]\, bancoRegistrador|registrador_rtl_1_bypass[71], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaB[30]~30\, bancoRegistrador|saidaB[30]~30, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[72]\, REG_ID|DOUT[72], MIPS_pipeline, 1
instance = comp, \ULA|Add2~121\, ULA|Add2~121, MIPS_pipeline, 1
instance = comp, \ULA|Add2~125\, ULA|Add2~125, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a20\, bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a20, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[52]\, bancoRegistrador|registrador_rtl_1_bypass[52], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[51]\, bancoRegistrador|registrador_rtl_1_bypass[51], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaB[20]~20\, bancoRegistrador|saidaB[20]~20, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[62]\, REG_ID|DOUT[62], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a17\, bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a17, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[46]\, bancoRegistrador|registrador_rtl_1_bypass[46], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[45]\, bancoRegistrador|registrador_rtl_1_bypass[45], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaB[17]~17\, bancoRegistrador|saidaB[17]~17, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[59]\, REG_ID|DOUT[59], MIPS_pipeline, 1
instance = comp, \ULA|Add0~65\, ULA|Add0~65, MIPS_pipeline, 1
instance = comp, \ULA|Add0~69\, ULA|Add0~69, MIPS_pipeline, 1
instance = comp, \ULA|Add0~73\, ULA|Add0~73, MIPS_pipeline, 1
instance = comp, \ULA|Add0~77\, ULA|Add0~77, MIPS_pipeline, 1
instance = comp, \ULA|Add0~81\, ULA|Add0~81, MIPS_pipeline, 1
instance = comp, \ULA|Add0~85\, ULA|Add0~85, MIPS_pipeline, 1
instance = comp, \ULA|Add0~89\, ULA|Add0~89, MIPS_pipeline, 1
instance = comp, \ULA|Add0~93\, ULA|Add0~93, MIPS_pipeline, 1
instance = comp, \ULA|Add0~97\, ULA|Add0~97, MIPS_pipeline, 1
instance = comp, \ULA|Add0~101\, ULA|Add0~101, MIPS_pipeline, 1
instance = comp, \ULA|Add0~105\, ULA|Add0~105, MIPS_pipeline, 1
instance = comp, \ULA|Add0~109\, ULA|Add0~109, MIPS_pipeline, 1
instance = comp, \ULA|Add0~113\, ULA|Add0~113, MIPS_pipeline, 1
instance = comp, \ULA|Add0~117\, ULA|Add0~117, MIPS_pipeline, 1
instance = comp, \ULA|Add0~121\, ULA|Add0~121, MIPS_pipeline, 1
instance = comp, \mux_RT_imediato|saida_MUX[30]~17\, mux_RT_imediato|saida_MUX[30]~17, MIPS_pipeline, 1
instance = comp, \ULA|saida[30]~88\, ULA|saida[30]~88, MIPS_pipeline, 1
instance = comp, \ULA|saida[30]~89\, ULA|saida[30]~89, MIPS_pipeline, 1
instance = comp, \ULA|Add2~69\, ULA|Add2~69, MIPS_pipeline, 1
instance = comp, \ULA|Add2~73\, ULA|Add2~73, MIPS_pipeline, 1
instance = comp, \ULA|Add2~77\, ULA|Add2~77, MIPS_pipeline, 1
instance = comp, \mux_RT_imediato|saida_MUX[18]~5\, mux_RT_imediato|saida_MUX[18]~5, MIPS_pipeline, 1
instance = comp, \ULA|saida[18]~64\, ULA|saida[18]~64, MIPS_pipeline, 1
instance = comp, \ULA|saida[18]~65\, ULA|saida[18]~65, MIPS_pipeline, 1
instance = comp, \mux_RT_imediato|saida_MUX[17]~4\, mux_RT_imediato|saida_MUX[17]~4, MIPS_pipeline, 1
instance = comp, \ULA|saida[17]~62\, ULA|saida[17]~62, MIPS_pipeline, 1
instance = comp, \ULA|saida[17]~63\, ULA|saida[17]~63, MIPS_pipeline, 1
instance = comp, \mux_RT_imediato|saida_MUX[16]~3\, mux_RT_imediato|saida_MUX[16]~3, MIPS_pipeline, 1
instance = comp, \ULA|saida[16]~60\, ULA|saida[16]~60, MIPS_pipeline, 1
instance = comp, \ULA|saida[16]~61\, ULA|saida[16]~61, MIPS_pipeline, 1
instance = comp, \ULA|Equal5~11\, ULA|Equal5~11, MIPS_pipeline, 1
instance = comp, \ULA|Equal5~3\, ULA|Equal5~3, MIPS_pipeline, 1
instance = comp, \ULA|Add2~81\, ULA|Add2~81, MIPS_pipeline, 1
instance = comp, \ULA|Add2~85\, ULA|Add2~85, MIPS_pipeline, 1
instance = comp, \mux_RT_imediato|saida_MUX[20]~7\, mux_RT_imediato|saida_MUX[20]~7, MIPS_pipeline, 1
instance = comp, \ULA|saida[20]~68\, ULA|saida[20]~68, MIPS_pipeline, 1
instance = comp, \ULA|saida[20]~69\, ULA|saida[20]~69, MIPS_pipeline, 1
instance = comp, \ULA|Equal5~6\, ULA|Equal5~6, MIPS_pipeline, 1
instance = comp, \ULA|saida[10]~41\, ULA|saida[10]~41, MIPS_pipeline, 1
instance = comp, \ULA|saida[10]~42\, ULA|saida[10]~42, MIPS_pipeline, 1
instance = comp, \ULA|saida[12]~101\, ULA|saida[12]~101, MIPS_pipeline, 1
instance = comp, \ULA|saida[10]~43\, ULA|saida[10]~43, MIPS_pipeline, 1
instance = comp, \ULA|saida[10]~102\, ULA|saida[10]~102, MIPS_pipeline, 1
instance = comp, \ULA|saida[11]~103\, ULA|saida[11]~103, MIPS_pipeline, 1
instance = comp, \ULA|Equal5~4\, ULA|Equal5~4, MIPS_pipeline, 1
instance = comp, \ULA|saida[0]~0\, ULA|saida[0]~0, MIPS_pipeline, 1
instance = comp, \ULA|saida[0]~1\, ULA|saida[0]~1, MIPS_pipeline, 1
instance = comp, \ULA|saida[0]~2\, ULA|saida[0]~2, MIPS_pipeline, 1
instance = comp, \ULA|Equal5~12\, ULA|Equal5~12, MIPS_pipeline, 1
instance = comp, \ULA|Equal5~7\, ULA|Equal5~7, MIPS_pipeline, 1
instance = comp, \UC|palavraControle[13]~2\, UC|palavraControle[13]~2, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[149]\, REG_ID|DOUT[149], MIPS_pipeline, 1
instance = comp, \PC|DOUT[13]~0\, PC|DOUT[13]~0, MIPS_pipeline, 1
instance = comp, \PC|DOUT[31]~1\, PC|DOUT[31]~1, MIPS_pipeline, 1
instance = comp, \MUX_jump|saida_MUX[24]~24\, MUX_jump|saida_MUX[24]~24, MIPS_pipeline, 1
instance = comp, \PC|DOUT[24]\, PC|DOUT[24], MIPS_pipeline, 1
instance = comp, \somadorPC|Add0~49\, somadorPC|Add0~49, MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[38]\, etapaBusca|DOUT[38], MIPS_pipeline, 1
instance = comp, \MUX_jump|saida_MUX[8]~8\, MUX_jump|saida_MUX[8]~8, MIPS_pipeline, 1
instance = comp, \PC|DOUT[8]\, PC|DOUT[8], MIPS_pipeline, 1
instance = comp, \somadorPC|Add0~53\, somadorPC|Add0~53, MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[39]\, etapaBusca|DOUT[39], MIPS_pipeline, 1
instance = comp, \MUX_jump|saida_MUX[9]~9\, MUX_jump|saida_MUX[9]~9, MIPS_pipeline, 1
instance = comp, \PC|DOUT[9]\, PC|DOUT[9], MIPS_pipeline, 1
instance = comp, \somadorPC|Add0~57\, somadorPC|Add0~57, MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[40]\, etapaBusca|DOUT[40], MIPS_pipeline, 1
instance = comp, \MUX_jump|saida_MUX[10]~10\, MUX_jump|saida_MUX[10]~10, MIPS_pipeline, 1
instance = comp, \PC|DOUT[10]\, PC|DOUT[10], MIPS_pipeline, 1
instance = comp, \somadorPC|Add0~61\, somadorPC|Add0~61, MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[41]\, etapaBusca|DOUT[41], MIPS_pipeline, 1
instance = comp, \MUX_jump|saida_MUX[11]~11\, MUX_jump|saida_MUX[11]~11, MIPS_pipeline, 1
instance = comp, \PC|DOUT[11]\, PC|DOUT[11], MIPS_pipeline, 1
instance = comp, \somadorPC|Add0~65\, somadorPC|Add0~65, MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[42]\, etapaBusca|DOUT[42], MIPS_pipeline, 1
instance = comp, \MUX_jump|saida_MUX[12]~12\, MUX_jump|saida_MUX[12]~12, MIPS_pipeline, 1
instance = comp, \PC|DOUT[12]\, PC|DOUT[12], MIPS_pipeline, 1
instance = comp, \somadorPC|Add0~69\, somadorPC|Add0~69, MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[43]\, etapaBusca|DOUT[43], MIPS_pipeline, 1
instance = comp, \MUX_jump|saida_MUX[13]~13\, MUX_jump|saida_MUX[13]~13, MIPS_pipeline, 1
instance = comp, \PC|DOUT[13]\, PC|DOUT[13], MIPS_pipeline, 1
instance = comp, \somadorPC|Add0~73\, somadorPC|Add0~73, MIPS_pipeline, 1
instance = comp, \somadorPC|Add0~77\, somadorPC|Add0~77, MIPS_pipeline, 1
instance = comp, \somadorPC|Add0~81\, somadorPC|Add0~81, MIPS_pipeline, 1
instance = comp, \somadorPC|Add0~85\, somadorPC|Add0~85, MIPS_pipeline, 1
instance = comp, \somadorPC|Add0~89\, somadorPC|Add0~89, MIPS_pipeline, 1
instance = comp, \somadorPC|Add0~93\, somadorPC|Add0~93, MIPS_pipeline, 1
instance = comp, \somadorPC|Add0~97\, somadorPC|Add0~97, MIPS_pipeline, 1
instance = comp, \somadorPC|Add0~101\, somadorPC|Add0~101, MIPS_pipeline, 1
instance = comp, \somadorPC|Add0~105\, somadorPC|Add0~105, MIPS_pipeline, 1
instance = comp, \somadorPC|Add0~109\, somadorPC|Add0~109, MIPS_pipeline, 1
instance = comp, \somadorPC|Add0~113\, somadorPC|Add0~113, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a26\, bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a26, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[64]\, bancoRegistrador|registrador_rtl_0_bypass[64], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[63]\, bancoRegistrador|registrador_rtl_0_bypass[63], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaA[26]~26\, bancoRegistrador|saidaA[26]~26, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[100]\, REG_ID|DOUT[100], MIPS_pipeline, 1
instance = comp, \ULA|Add2~89\, ULA|Add2~89, MIPS_pipeline, 1
instance = comp, \ULA|Add2~93\, ULA|Add2~93, MIPS_pipeline, 1
instance = comp, \ULA|Add2~97\, ULA|Add2~97, MIPS_pipeline, 1
instance = comp, \ULA|Add2~101\, ULA|Add2~101, MIPS_pipeline, 1
instance = comp, \ULA|Add2~105\, ULA|Add2~105, MIPS_pipeline, 1
instance = comp, \ULA|Add2~109\, ULA|Add2~109, MIPS_pipeline, 1
instance = comp, \ULA|Add2~113\, ULA|Add2~113, MIPS_pipeline, 1
instance = comp, \ULA|Add2~117\, ULA|Add2~117, MIPS_pipeline, 1
instance = comp, \mux_RT_imediato|saida_MUX[29]~16\, mux_RT_imediato|saida_MUX[29]~16, MIPS_pipeline, 1
instance = comp, \ULA|saida[29]~86\, ULA|saida[29]~86, MIPS_pipeline, 1
instance = comp, \ULA|saida[29]~87\, ULA|saida[29]~87, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[66]\, REG_EX|DOUT[66], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[34]\, REG_MEM|DOUT[34], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[34]\, REG_EX|DOUT[34], MIPS_pipeline, 1
instance = comp, \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a29\, RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a29, MIPS_pipeline, 1
instance = comp, \MUX_LUI|saida_MUX[26]~34\, MUX_LUI|saida_MUX[26]~34, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a26\, bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a26, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[64]\, bancoRegistrador|registrador_rtl_1_bypass[64], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[63]\, bancoRegistrador|registrador_rtl_1_bypass[63], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaB[26]~26\, bancoRegistrador|saidaB[26]~26, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[68]\, REG_ID|DOUT[68], MIPS_pipeline, 1
instance = comp, \mux_RT_imediato|saida_MUX[26]~13\, mux_RT_imediato|saida_MUX[26]~13, MIPS_pipeline, 1
instance = comp, \ULA|saida[26]~80\, ULA|saida[26]~80, MIPS_pipeline, 1
instance = comp, \ULA|saida[26]~81\, ULA|saida[26]~81, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[63]\, REG_EX|DOUT[63], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[31]\, REG_MEM|DOUT[31], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[31]\, REG_EX|DOUT[31], MIPS_pipeline, 1
instance = comp, \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a26\, RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a26, MIPS_pipeline, 1
instance = comp, \MUX_LUI|saida_MUX[23]~46\, MUX_LUI|saida_MUX[23]~46, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a23\, bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a23, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[58]\, bancoRegistrador|registrador_rtl_0_bypass[58], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[57]\, bancoRegistrador|registrador_rtl_0_bypass[57], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaA[23]~23\, bancoRegistrador|saidaA[23]~23, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[97]\, REG_ID|DOUT[97], MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[53]\, etapaBusca|DOUT[53], MIPS_pipeline, 1
instance = comp, \MUX_jump|saida_MUX[23]~23\, MUX_jump|saida_MUX[23]~23, MIPS_pipeline, 1
instance = comp, \PC|DOUT[23]\, PC|DOUT[23], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a22\, bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a22, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[56]\, bancoRegistrador|registrador_rtl_0_bypass[56], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[55]\, bancoRegistrador|registrador_rtl_0_bypass[55], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaA[22]~22\, bancoRegistrador|saidaA[22]~22, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[96]\, REG_ID|DOUT[96], MIPS_pipeline, 1
instance = comp, \MUX_jump|saida_MUX[22]~22\, MUX_jump|saida_MUX[22]~22, MIPS_pipeline, 1
instance = comp, \PC|DOUT[22]\, PC|DOUT[22], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a21\, bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a21, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[54]\, bancoRegistrador|registrador_rtl_0_bypass[54], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[53]\, bancoRegistrador|registrador_rtl_0_bypass[53], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaA[21]~21\, bancoRegistrador|saidaA[21]~21, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[95]\, REG_ID|DOUT[95], MIPS_pipeline, 1
instance = comp, \MUX_jump|saida_MUX[21]~21\, MUX_jump|saida_MUX[21]~21, MIPS_pipeline, 1
instance = comp, \PC|DOUT[21]\, PC|DOUT[21], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a16\, bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a16, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[44]\, bancoRegistrador|registrador_rtl_0_bypass[44], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[43]\, bancoRegistrador|registrador_rtl_0_bypass[43], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaA[16]~16\, bancoRegistrador|saidaA[16]~16, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[90]\, REG_ID|DOUT[90], MIPS_pipeline, 1
instance = comp, \MUX_jump|saida_MUX[16]~16\, MUX_jump|saida_MUX[16]~16, MIPS_pipeline, 1
instance = comp, \PC|DOUT[16]\, PC|DOUT[16], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a19\, bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a19, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[50]\, bancoRegistrador|registrador_rtl_1_bypass[50], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[49]\, bancoRegistrador|registrador_rtl_1_bypass[49], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaB[19]~19\, bancoRegistrador|saidaB[19]~19, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[61]\, REG_ID|DOUT[61], MIPS_pipeline, 1
instance = comp, \mux_RT_imediato|saida_MUX[19]~6\, mux_RT_imediato|saida_MUX[19]~6, MIPS_pipeline, 1
instance = comp, \ULA|saida[19]~66\, ULA|saida[19]~66, MIPS_pipeline, 1
instance = comp, \ULA|saida[19]~67\, ULA|saida[19]~67, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[56]\, REG_EX|DOUT[56], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[24]\, REG_MEM|DOUT[24], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[24]\, REG_EX|DOUT[24], MIPS_pipeline, 1
instance = comp, \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a19\, RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a19, MIPS_pipeline, 1
instance = comp, \MUX_LUI|saida_MUX[16]~70\, MUX_LUI|saida_MUX[16]~70, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a16\, bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a16, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[44]\, bancoRegistrador|registrador_rtl_1_bypass[44], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[43]\, bancoRegistrador|registrador_rtl_1_bypass[43], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaB[16]~16\, bancoRegistrador|saidaB[16]~16, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[58]\, REG_ID|DOUT[58], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[21]\, REG_EX|DOUT[21], MIPS_pipeline, 1
instance = comp, \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a16\, RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a16, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[85]\, REG_EX|DOUT[85], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[85]\, REG_MEM|DOUT[85], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[53]\, REG_EX|DOUT[53], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[21]\, REG_MEM|DOUT[21], MIPS_pipeline, 1
instance = comp, \MUX_LUI|saida_MUX[13]~13\, MUX_LUI|saida_MUX[13]~13, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a13\, bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a13, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[38]\, bancoRegistrador|registrador_rtl_1_bypass[38], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[37]\, bancoRegistrador|registrador_rtl_1_bypass[37], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaB[13]~13\, bancoRegistrador|saidaB[13]~13, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[55]\, REG_ID|DOUT[55], MIPS_pipeline, 1
instance = comp, \mux_RT_imediato|saida_MUX[13]~0\, mux_RT_imediato|saida_MUX[13]~0, MIPS_pipeline, 1
instance = comp, \ULA|saida[13]~54\, ULA|saida[13]~54, MIPS_pipeline, 1
instance = comp, \ULA|saida[13]~55\, ULA|saida[13]~55, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[50]\, REG_EX|DOUT[50], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[18]\, REG_MEM|DOUT[18], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[18]\, REG_EX|DOUT[18], MIPS_pipeline, 1
instance = comp, \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a13\, RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a13, MIPS_pipeline, 1
instance = comp, \MUX_LUI|saida_MUX[10]~10\, MUX_LUI|saida_MUX[10]~10, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a10\, bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a10, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[32]\, bancoRegistrador|registrador_rtl_1_bypass[32], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[31]\, bancoRegistrador|registrador_rtl_1_bypass[31], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaB[10]~10\, bancoRegistrador|saidaB[10]~10, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[52]\, REG_ID|DOUT[52], MIPS_pipeline, 1
instance = comp, \ULA|saida[10]~44\, ULA|saida[10]~44, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[47]\, REG_EX|DOUT[47], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[15]\, REG_MEM|DOUT[15], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[15]\, REG_EX|DOUT[15], MIPS_pipeline, 1
instance = comp, \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a10\, RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a10, MIPS_pipeline, 1
instance = comp, \MUX_LUI|saida_MUX[7]~7\, MUX_LUI|saida_MUX[7]~7, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a7\, bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a7, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[26]\, bancoRegistrador|registrador_rtl_1_bypass[26], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[25]\, bancoRegistrador|registrador_rtl_1_bypass[25], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaB[7]~7\, bancoRegistrador|saidaB[7]~7, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[49]\, REG_ID|DOUT[49], MIPS_pipeline, 1
instance = comp, \ULA|saida[7]~32\, ULA|saida[7]~32, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[44]\, REG_EX|DOUT[44], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[12]\, REG_MEM|DOUT[12], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[12]\, REG_EX|DOUT[12], MIPS_pipeline, 1
instance = comp, \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a7\, RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a7, MIPS_pipeline, 1
instance = comp, \MUX_LUI|saida_MUX[4]~4\, MUX_LUI|saida_MUX[4]~4, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a4\, bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a4, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[20]\, bancoRegistrador|registrador_rtl_1_bypass[20], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[19]\, bancoRegistrador|registrador_rtl_1_bypass[19], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaB[4]~4\, bancoRegistrador|saidaB[4]~4, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[46]\, REG_ID|DOUT[46], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[9]\, REG_EX|DOUT[9], MIPS_pipeline, 1
instance = comp, \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a4\, RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a4, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[73]\, REG_EX|DOUT[73], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[73]\, REG_MEM|DOUT[73], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[9]\, REG_MEM|DOUT[9], MIPS_pipeline, 1
instance = comp, \MUX_LUI|saida_MUX[1]~1\, MUX_LUI|saida_MUX[1]~1, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a1\, bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a1, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[14]\, bancoRegistrador|registrador_rtl_0_bypass[14], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[13]\, bancoRegistrador|registrador_rtl_0_bypass[13], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaA[1]~1\, bancoRegistrador|saidaA[1]~1, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[75]\, REG_ID|DOUT[75], MIPS_pipeline, 1
instance = comp, \ULA|saida[1]~8\, ULA|saida[1]~8, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[38]\, REG_EX|DOUT[38], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[6]\, REG_MEM|DOUT[6], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a18\, bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a18, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[48]\, bancoRegistrador|registrador_rtl_1_bypass[48], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[47]\, bancoRegistrador|registrador_rtl_1_bypass[47], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaB[18]~18\, bancoRegistrador|saidaB[18]~18, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[60]\, REG_ID|DOUT[60], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[23]\, REG_EX|DOUT[23], MIPS_pipeline, 1
instance = comp, \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a18\, RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a18, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[87]\, REG_EX|DOUT[87], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[87]\, REG_MEM|DOUT[87], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[55]\, REG_EX|DOUT[55], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[23]\, REG_MEM|DOUT[23], MIPS_pipeline, 1
instance = comp, \MUX_LUI|saida_MUX[15]~15\, MUX_LUI|saida_MUX[15]~15, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a15\, bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a15, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[42]\, bancoRegistrador|registrador_rtl_0_bypass[42], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[41]\, bancoRegistrador|registrador_rtl_0_bypass[41], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaA[15]~15\, bancoRegistrador|saidaA[15]~15, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[89]\, REG_ID|DOUT[89], MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[45]\, etapaBusca|DOUT[45], MIPS_pipeline, 1
instance = comp, \MUX_jump|saida_MUX[15]~15\, MUX_jump|saida_MUX[15]~15, MIPS_pipeline, 1
instance = comp, \PC|DOUT[15]\, PC|DOUT[15], MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[47]\, etapaBusca|DOUT[47], MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[4]\, REG_ID|DOUT[4], MIPS_pipeline, 1
instance = comp, \mux_RT_RD|saida_MUX[4]~3\, mux_RT_RD|saida_MUX[4]~3, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[4]\, REG_EX|DOUT[4], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[4]\, REG_MEM|DOUT[4], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a27\, bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a27, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[66]\, bancoRegistrador|registrador_rtl_1_bypass[66], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[65]\, bancoRegistrador|registrador_rtl_1_bypass[65], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaB[27]~27\, bancoRegistrador|saidaB[27]~27, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[69]\, REG_ID|DOUT[69], MIPS_pipeline, 1
instance = comp, \mux_RT_imediato|saida_MUX[27]~14\, mux_RT_imediato|saida_MUX[27]~14, MIPS_pipeline, 1
instance = comp, \ULA|saida[27]~82\, ULA|saida[27]~82, MIPS_pipeline, 1
instance = comp, \ULA|saida[27]~83\, ULA|saida[27]~83, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[64]\, REG_EX|DOUT[64], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[32]\, REG_MEM|DOUT[32], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[32]\, REG_EX|DOUT[32], MIPS_pipeline, 1
instance = comp, \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a27\, RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a27, MIPS_pipeline, 1
instance = comp, \MUX_LUI|saida_MUX[24]~42\, MUX_LUI|saida_MUX[24]~42, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a24\, bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a24, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[60]\, bancoRegistrador|registrador_rtl_1_bypass[60], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[59]\, bancoRegistrador|registrador_rtl_1_bypass[59], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaB[24]~24\, bancoRegistrador|saidaB[24]~24, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[66]\, REG_ID|DOUT[66], MIPS_pipeline, 1
instance = comp, \mux_RT_imediato|saida_MUX[24]~11\, mux_RT_imediato|saida_MUX[24]~11, MIPS_pipeline, 1
instance = comp, \ULA|saida[24]~76\, ULA|saida[24]~76, MIPS_pipeline, 1
instance = comp, \ULA|saida[24]~77\, ULA|saida[24]~77, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[61]\, REG_EX|DOUT[61], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[29]\, REG_MEM|DOUT[29], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[29]\, REG_EX|DOUT[29], MIPS_pipeline, 1
instance = comp, \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a24\, RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a24, MIPS_pipeline, 1
instance = comp, \MUX_LUI|saida_MUX[21]~54\, MUX_LUI|saida_MUX[21]~54, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a21\, bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a21, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[54]\, bancoRegistrador|registrador_rtl_1_bypass[54], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[53]\, bancoRegistrador|registrador_rtl_1_bypass[53], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaB[21]~21\, bancoRegistrador|saidaB[21]~21, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[63]\, REG_ID|DOUT[63], MIPS_pipeline, 1
instance = comp, \mux_RT_imediato|saida_MUX[21]~8\, mux_RT_imediato|saida_MUX[21]~8, MIPS_pipeline, 1
instance = comp, \ULA|saida[21]~70\, ULA|saida[21]~70, MIPS_pipeline, 1
instance = comp, \ULA|saida[21]~71\, ULA|saida[21]~71, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[58]\, REG_EX|DOUT[58], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[26]\, REG_MEM|DOUT[26], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[26]\, REG_EX|DOUT[26], MIPS_pipeline, 1
instance = comp, \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a21\, RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a21, MIPS_pipeline, 1
instance = comp, \MUX_LUI|saida_MUX[18]~66\, MUX_LUI|saida_MUX[18]~66, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a18\, bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a18, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[48]\, bancoRegistrador|registrador_rtl_0_bypass[48], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[47]\, bancoRegistrador|registrador_rtl_0_bypass[47], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaA[18]~18\, bancoRegistrador|saidaA[18]~18, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[92]\, REG_ID|DOUT[92], MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[48]\, etapaBusca|DOUT[48], MIPS_pipeline, 1
instance = comp, \MUX_jump|saida_MUX[18]~18\, MUX_jump|saida_MUX[18]~18, MIPS_pipeline, 1
instance = comp, \PC|DOUT[18]\, PC|DOUT[18], MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[50]\, etapaBusca|DOUT[50], MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[7]\, REG_ID|DOUT[7], MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[2]\, REG_ID|DOUT[2], MIPS_pipeline, 1
instance = comp, \mux_RT_RD|saida_MUX[2]~1\, mux_RT_RD|saida_MUX[2]~1, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[2]\, REG_EX|DOUT[2], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[2]\, REG_MEM|DOUT[2], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[22]\, REG_EX|DOUT[22], MIPS_pipeline, 1
instance = comp, \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a17\, RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a17, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[86]\, REG_EX|DOUT[86], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[86]\, REG_MEM|DOUT[86], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[54]\, REG_EX|DOUT[54], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[22]\, REG_MEM|DOUT[22], MIPS_pipeline, 1
instance = comp, \MUX_LUI|saida_MUX[14]~14\, MUX_LUI|saida_MUX[14]~14, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a14\, bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a14, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[40]\, bancoRegistrador|registrador_rtl_0_bypass[40], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[39]\, bancoRegistrador|registrador_rtl_0_bypass[39], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaA[14]~14\, bancoRegistrador|saidaA[14]~14, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[88]\, REG_ID|DOUT[88], MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[44]\, etapaBusca|DOUT[44], MIPS_pipeline, 1
instance = comp, \MUX_jump|saida_MUX[14]~14\, MUX_jump|saida_MUX[14]~14, MIPS_pipeline, 1
instance = comp, \PC|DOUT[14]\, PC|DOUT[14], MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[46]\, etapaBusca|DOUT[46], MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[3]\, REG_ID|DOUT[3], MIPS_pipeline, 1
instance = comp, \mux_RT_RD|saida_MUX[3]~2\, mux_RT_RD|saida_MUX[3]~2, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[3]\, REG_EX|DOUT[3], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[3]\, REG_MEM|DOUT[3], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a28\, bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a28, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[68]\, bancoRegistrador|registrador_rtl_1_bypass[68], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[67]\, bancoRegistrador|registrador_rtl_1_bypass[67], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaB[28]~28\, bancoRegistrador|saidaB[28]~28, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[70]\, REG_ID|DOUT[70], MIPS_pipeline, 1
instance = comp, \mux_RT_imediato|saida_MUX[28]~15\, mux_RT_imediato|saida_MUX[28]~15, MIPS_pipeline, 1
instance = comp, \ULA|saida[28]~84\, ULA|saida[28]~84, MIPS_pipeline, 1
instance = comp, \ULA|saida[28]~85\, ULA|saida[28]~85, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[65]\, REG_EX|DOUT[65], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[33]\, REG_MEM|DOUT[33], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[33]\, REG_EX|DOUT[33], MIPS_pipeline, 1
instance = comp, \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a28\, RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a28, MIPS_pipeline, 1
instance = comp, \MUX_LUI|saida_MUX[25]~38\, MUX_LUI|saida_MUX[25]~38, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a25\, bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a25, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[62]\, bancoRegistrador|registrador_rtl_1_bypass[62], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[61]\, bancoRegistrador|registrador_rtl_1_bypass[61], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaB[25]~25\, bancoRegistrador|saidaB[25]~25, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[67]\, REG_ID|DOUT[67], MIPS_pipeline, 1
instance = comp, \mux_RT_imediato|saida_MUX[25]~12\, mux_RT_imediato|saida_MUX[25]~12, MIPS_pipeline, 1
instance = comp, \ULA|saida[25]~78\, ULA|saida[25]~78, MIPS_pipeline, 1
instance = comp, \ULA|saida[25]~79\, ULA|saida[25]~79, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[62]\, REG_EX|DOUT[62], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[30]\, REG_MEM|DOUT[30], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[30]\, REG_EX|DOUT[30], MIPS_pipeline, 1
instance = comp, \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a25\, RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a25, MIPS_pipeline, 1
instance = comp, \MUX_LUI|saida_MUX[22]~50\, MUX_LUI|saida_MUX[22]~50, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a22\, bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a22, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[56]\, bancoRegistrador|registrador_rtl_1_bypass[56], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[55]\, bancoRegistrador|registrador_rtl_1_bypass[55], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaB[22]~22\, bancoRegistrador|saidaB[22]~22, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[64]\, REG_ID|DOUT[64], MIPS_pipeline, 1
instance = comp, \mux_RT_imediato|saida_MUX[22]~9\, mux_RT_imediato|saida_MUX[22]~9, MIPS_pipeline, 1
instance = comp, \ULA|saida[22]~72\, ULA|saida[22]~72, MIPS_pipeline, 1
instance = comp, \ULA|saida[22]~73\, ULA|saida[22]~73, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[59]\, REG_EX|DOUT[59], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[27]\, REG_MEM|DOUT[27], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[27]\, REG_EX|DOUT[27], MIPS_pipeline, 1
instance = comp, \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a22\, RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a22, MIPS_pipeline, 1
instance = comp, \MUX_LUI|saida_MUX[19]~62\, MUX_LUI|saida_MUX[19]~62, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a19\, bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a19, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[50]\, bancoRegistrador|registrador_rtl_0_bypass[50], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[49]\, bancoRegistrador|registrador_rtl_0_bypass[49], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaA[19]~19\, bancoRegistrador|saidaA[19]~19, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[93]\, REG_ID|DOUT[93], MIPS_pipeline, 1
instance = comp, \MUX_jump|saida_MUX[19]~19\, MUX_jump|saida_MUX[19]~19, MIPS_pipeline, 1
instance = comp, \PC|DOUT[19]\, PC|DOUT[19], MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[51]\, etapaBusca|DOUT[51], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|Equal1~0\, bancoRegistrador|Equal1~0, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a23\, bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a23, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[58]\, bancoRegistrador|registrador_rtl_1_bypass[58], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[57]\, bancoRegistrador|registrador_rtl_1_bypass[57], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaB[23]~23\, bancoRegistrador|saidaB[23]~23, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[65]\, REG_ID|DOUT[65], MIPS_pipeline, 1
instance = comp, \mux_RT_imediato|saida_MUX[23]~10\, mux_RT_imediato|saida_MUX[23]~10, MIPS_pipeline, 1
instance = comp, \ULA|saida[23]~74\, ULA|saida[23]~74, MIPS_pipeline, 1
instance = comp, \ULA|saida[23]~75\, ULA|saida[23]~75, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[60]\, REG_EX|DOUT[60], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[28]\, REG_MEM|DOUT[28], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[28]\, REG_EX|DOUT[28], MIPS_pipeline, 1
instance = comp, \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a23\, RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a23, MIPS_pipeline, 1
instance = comp, \MUX_LUI|saida_MUX[20]~58\, MUX_LUI|saida_MUX[20]~58, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a20\, bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a20, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[52]\, bancoRegistrador|registrador_rtl_0_bypass[52], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[51]\, bancoRegistrador|registrador_rtl_0_bypass[51], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaA[20]~20\, bancoRegistrador|saidaA[20]~20, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[94]\, REG_ID|DOUT[94], MIPS_pipeline, 1
instance = comp, \MUX_jump|saida_MUX[20]~20\, MUX_jump|saida_MUX[20]~20, MIPS_pipeline, 1
instance = comp, \PC|DOUT[20]\, PC|DOUT[20], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[10]\, bancoRegistrador|registrador_rtl_1_bypass[10], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[0]\, bancoRegistrador|registrador_rtl_1_bypass[0], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[1]\, bancoRegistrador|registrador_rtl_1_bypass[1], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[2]\, bancoRegistrador|registrador_rtl_1_bypass[2], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[3]\, bancoRegistrador|registrador_rtl_1_bypass[3], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[4]\, bancoRegistrador|registrador_rtl_1_bypass[4], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador~38\, bancoRegistrador|registrador~38, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[5]\, bancoRegistrador|registrador_rtl_1_bypass[5], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[6]\, bancoRegistrador|registrador_rtl_1_bypass[6], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[7]\, bancoRegistrador|registrador_rtl_1_bypass[7], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[8]\, bancoRegistrador|registrador_rtl_1_bypass[8], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador~39\, bancoRegistrador|registrador~39, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador~40\, bancoRegistrador|registrador~40, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a1\, bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a1, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[14]\, bancoRegistrador|registrador_rtl_1_bypass[14], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[13]\, bancoRegistrador|registrador_rtl_1_bypass[13], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaB[1]~1\, bancoRegistrador|saidaB[1]~1, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[43]\, REG_ID|DOUT[43], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[6]\, REG_EX|DOUT[6], MIPS_pipeline, 1
instance = comp, \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a1\, RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a1, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[107]\, REG_ID|DOUT[107], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[70]\, REG_EX|DOUT[70], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[70]\, REG_MEM|DOUT[70], MIPS_pipeline, 1
instance = comp, \MUX_LUI|saida_MUX[30]~22\, MUX_LUI|saida_MUX[30]~22, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a30\, bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a30, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[72]\, bancoRegistrador|registrador_rtl_0_bypass[72], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[71]\, bancoRegistrador|registrador_rtl_0_bypass[71], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaA[30]~30\, bancoRegistrador|saidaA[30]~30, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[104]\, REG_ID|DOUT[104], MIPS_pipeline, 1
instance = comp, \ULA|Equal5~5\, ULA|Equal5~5, MIPS_pipeline, 1
instance = comp, \ULA|saida[15]~104\, ULA|saida[15]~104, MIPS_pipeline, 1
instance = comp, \ULA|saida[13]~105\, ULA|saida[13]~105, MIPS_pipeline, 1
instance = comp, \ULA|saida[14]~106\, ULA|saida[14]~106, MIPS_pipeline, 1
instance = comp, \ULA|Equal5~9\, ULA|Equal5~9, MIPS_pipeline, 1
instance = comp, \ULA|Equal5~10\, ULA|Equal5~10, MIPS_pipeline, 1
instance = comp, \selMUX_AND_BEQ~0\, selMUX_AND_BEQ~0, MIPS_pipeline, 1
instance = comp, \somador_somador|Add0~105\, somador_somador|Add0~105, MIPS_pipeline, 1
instance = comp, \somador_somador|Add0~109\, somador_somador|Add0~109, MIPS_pipeline, 1
instance = comp, \somador_somador|Add0~113\, somador_somador|Add0~113, MIPS_pipeline, 1
instance = comp, \MUX_jump|saida_MUX[30]~30\, MUX_jump|saida_MUX[30]~30, MIPS_pipeline, 1
instance = comp, \PC|DOUT[30]\, PC|DOUT[30], MIPS_pipeline, 1
instance = comp, \somadorPC|Add0~117\, somadorPC|Add0~117, MIPS_pipeline, 1
instance = comp, \somadorPC|Add0~1\, somadorPC|Add0~1, MIPS_pipeline, 1
instance = comp, \somadorPC|Add0~13\, somadorPC|Add0~13, MIPS_pipeline, 1
instance = comp, \somadorPC|Add0~9\, somadorPC|Add0~9, MIPS_pipeline, 1
instance = comp, \somadorPC|Add0~5\, somadorPC|Add0~5, MIPS_pipeline, 1
instance = comp, \somadorPC|Add0~21\, somadorPC|Add0~21, MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[62]\, etapaBusca|DOUT[62], MIPS_pipeline, 1
instance = comp, \UC|Equal5~0\, UC|Equal5~0, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[25]\, REG_EX|DOUT[25], MIPS_pipeline, 1
instance = comp, \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a20\, RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a20, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[57]\, REG_EX|DOUT[57], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[25]\, REG_MEM|DOUT[25], MIPS_pipeline, 1
instance = comp, \MUX_LUI|saida_MUX[17]~16\, MUX_LUI|saida_MUX[17]~16, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a17\, bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a17, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[46]\, bancoRegistrador|registrador_rtl_0_bypass[46], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[45]\, bancoRegistrador|registrador_rtl_0_bypass[45], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaA[17]~17\, bancoRegistrador|saidaA[17]~17, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[91]\, REG_ID|DOUT[91], MIPS_pipeline, 1
instance = comp, \MUX_jump|saida_MUX[17]~17\, MUX_jump|saida_MUX[17]~17, MIPS_pipeline, 1
instance = comp, \PC|DOUT[17]\, PC|DOUT[17], MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[49]\, etapaBusca|DOUT[49], MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[6]\, REG_ID|DOUT[6], MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[1]\, REG_ID|DOUT[1], MIPS_pipeline, 1
instance = comp, \mux_RT_RD|saida_MUX[1]~0\, mux_RT_RD|saida_MUX[1]~0, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[1]\, REG_EX|DOUT[1], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[1]\, REG_MEM|DOUT[1], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[35]\, REG_EX|DOUT[35], MIPS_pipeline, 1
instance = comp, \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a30\, RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a30, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[67]\, REG_EX|DOUT[67], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[35]\, REG_MEM|DOUT[35], MIPS_pipeline, 1
instance = comp, \MUX_LUI|saida_MUX[27]~17\, MUX_LUI|saida_MUX[27]~17, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a27\, bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a27, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[66]\, bancoRegistrador|registrador_rtl_0_bypass[66], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[65]\, bancoRegistrador|registrador_rtl_0_bypass[65], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaA[27]~27\, bancoRegistrador|saidaA[27]~27, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[101]\, REG_ID|DOUT[101], MIPS_pipeline, 1
instance = comp, \MUX_jump|saida_MUX[27]~27\, MUX_jump|saida_MUX[27]~27, MIPS_pipeline, 1
instance = comp, \PC|DOUT[27]\, PC|DOUT[27], MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[59]\, etapaBusca|DOUT[59], MIPS_pipeline, 1
instance = comp, \UC|Equal3~0\, UC|Equal3~0, MIPS_pipeline, 1
instance = comp, \UC|Equal9~0\, UC|Equal9~0, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[140]\, REG_ID|DOUT[140], MIPS_pipeline, 1
instance = comp, \UC_ULA|ULActrl[1]~0\, UC_ULA|ULActrl[1]~0, MIPS_pipeline, 1
instance = comp, \UC_ULA|ULActrl[1]~1\, UC_ULA|ULActrl[1]~1, MIPS_pipeline, 1
instance = comp, \ULA|saida[13]~53\, ULA|saida[13]~53, MIPS_pipeline, 1
instance = comp, \UC|palavraControle[12]~3\, UC|palavraControle[12]~3, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[148]\, REG_ID|DOUT[148], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[105]\, REG_EX|DOUT[105], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[103]\, REG_MEM|DOUT[103], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[7]\, REG_EX|DOUT[7], MIPS_pipeline, 1
instance = comp, \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a2\, RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a2, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[71]\, REG_EX|DOUT[71], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[71]\, REG_MEM|DOUT[71], MIPS_pipeline, 1
instance = comp, \MUX_LUI|saida_MUX[31]~18\, MUX_LUI|saida_MUX[31]~18, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a31\, bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a31, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[74]\, bancoRegistrador|registrador_rtl_1_bypass[74], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_1_bypass[73]\, bancoRegistrador|registrador_rtl_1_bypass[73], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaB[31]~31\, bancoRegistrador|saidaB[31]~31, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[73]\, REG_ID|DOUT[73], MIPS_pipeline, 1
instance = comp, \ULA|Add0~125\, ULA|Add0~125, MIPS_pipeline, 1
instance = comp, \mux_RT_imediato|saida_MUX[31]~18\, mux_RT_imediato|saida_MUX[31]~18, MIPS_pipeline, 1
instance = comp, \ULA|saida[31]~90\, ULA|saida[31]~90, MIPS_pipeline, 1
instance = comp, \ULA|saida[31]~91\, ULA|saida[31]~91, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[68]\, REG_EX|DOUT[68], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[36]\, REG_MEM|DOUT[36], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[36]\, REG_EX|DOUT[36], MIPS_pipeline, 1
instance = comp, \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a31\, RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a31, MIPS_pipeline, 1
instance = comp, \MUX_LUI|saida_MUX[28]~30\, MUX_LUI|saida_MUX[28]~30, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a28\, bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a28, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[68]\, bancoRegistrador|registrador_rtl_0_bypass[68], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[67]\, bancoRegistrador|registrador_rtl_0_bypass[67], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaA[28]~28\, bancoRegistrador|saidaA[28]~28, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[102]\, REG_ID|DOUT[102], MIPS_pipeline, 1
instance = comp, \MUX_jump|saida_MUX[28]~28\, MUX_jump|saida_MUX[28]~28, MIPS_pipeline, 1
instance = comp, \PC|DOUT[28]\, PC|DOUT[28], MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[60]\, etapaBusca|DOUT[60], MIPS_pipeline, 1
instance = comp, \UC|Equal1~0\, UC|Equal1~0, MIPS_pipeline, 1
instance = comp, \UC|Equal1~1\, UC|Equal1~1, MIPS_pipeline, 1
instance = comp, \UC|Equal1~2\, UC|Equal1~2, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[142]\, REG_ID|DOUT[142], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[103]\, REG_EX|DOUT[103], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[101]\, REG_MEM|DOUT[101], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[5]\, REG_EX|DOUT[5], MIPS_pipeline, 1
instance = comp, \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a0\, RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a0, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[106]\, REG_ID|DOUT[106], MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[69]\, REG_EX|DOUT[69], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[69]\, REG_MEM|DOUT[69], MIPS_pipeline, 1
instance = comp, \MUX_LUI|saida_MUX[29]~26\, MUX_LUI|saida_MUX[29]~26, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a29\, bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a29, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[70]\, bancoRegistrador|registrador_rtl_0_bypass[70], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[69]\, bancoRegistrador|registrador_rtl_0_bypass[69], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaA[29]~29\, bancoRegistrador|saidaA[29]~29, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[103]\, REG_ID|DOUT[103], MIPS_pipeline, 1
instance = comp, \MUX_jump|saida_MUX[29]~29\, MUX_jump|saida_MUX[29]~29, MIPS_pipeline, 1
instance = comp, \PC|DOUT[29]\, PC|DOUT[29], MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[61]\, etapaBusca|DOUT[61], MIPS_pipeline, 1
instance = comp, \UC|palavraControle[5]\, UC|palavraControle[5], MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[143]\, REG_ID|DOUT[143], MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[5]\, REG_ID|DOUT[5], MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[0]\, REG_ID|DOUT[0], MIPS_pipeline, 1
instance = comp, \mux_RT_RD|saida_MUX[0]~4\, mux_RT_RD|saida_MUX[0]~4, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[0]\, REG_EX|DOUT[0], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[0]\, REG_MEM|DOUT[0], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a25\, bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a25, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[62]\, bancoRegistrador|registrador_rtl_0_bypass[62], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[61]\, bancoRegistrador|registrador_rtl_0_bypass[61], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaA[25]~25\, bancoRegistrador|saidaA[25]~25, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[99]\, REG_ID|DOUT[99], MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[55]\, etapaBusca|DOUT[55], MIPS_pipeline, 1
instance = comp, \MUX_jump|saida_MUX[25]~25\, MUX_jump|saida_MUX[25]~25, MIPS_pipeline, 1
instance = comp, \PC|DOUT[25]\, PC|DOUT[25], MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[57]\, etapaBusca|DOUT[57], MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[56]\, etapaBusca|DOUT[56], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|Equal0~0\, bancoRegistrador|Equal0~0, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a7\, bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a7, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[26]\, bancoRegistrador|registrador_rtl_0_bypass[26], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[25]\, bancoRegistrador|registrador_rtl_0_bypass[25], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaA[7]~7\, bancoRegistrador|saidaA[7]~7, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[81]\, REG_ID|DOUT[81], MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[37]\, etapaBusca|DOUT[37], MIPS_pipeline, 1
instance = comp, \MUX_jump|saida_MUX[7]~1\, MUX_jump|saida_MUX[7]~1, MIPS_pipeline, 1
instance = comp, \PC|DOUT[7]\, PC|DOUT[7], MIPS_pipeline, 1
instance = comp, \ROM_mips|memROM~3\, ROM_mips|memROM~3, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[14]\, REG_ID|DOUT[14], MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[36]\, etapaBusca|DOUT[36], MIPS_pipeline, 1
instance = comp, \MUX_jump|saida_MUX[6]~3\, MUX_jump|saida_MUX[6]~3, MIPS_pipeline, 1
instance = comp, \PC|DOUT[6]\, PC|DOUT[6], MIPS_pipeline, 1
instance = comp, \ROM_mips|memROM~21\, ROM_mips|memROM~21, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[10]\, REG_ID|DOUT[10], MIPS_pipeline, 1
instance = comp, \MUX_jump|saida_MUX[0]~6\, MUX_jump|saida_MUX[0]~6, MIPS_pipeline, 1
instance = comp, \ULA|Equal5~8\, ULA|Equal5~8, MIPS_pipeline, 1
instance = comp, \PC|DOUT[0]~2\, PC|DOUT[0]~2, MIPS_pipeline, 1
instance = comp, \PC|DOUT[0]\, PC|DOUT[0], MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[32]\, etapaBusca|DOUT[32], MIPS_pipeline, 1
instance = comp, \MUX_jump|saida_MUX[2]~2\, MUX_jump|saida_MUX[2]~2, MIPS_pipeline, 1
instance = comp, \PC|DOUT[2]\, PC|DOUT[2], MIPS_pipeline, 1
instance = comp, \somadorPC|Add0~25\, somadorPC|Add0~25, MIPS_pipeline, 1
instance = comp, \MUX_jump|saida_MUX[1]~7\, MUX_jump|saida_MUX[1]~7, MIPS_pipeline, 1
instance = comp, \PC|DOUT[1]\, PC|DOUT[1], MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[33]\, etapaBusca|DOUT[33], MIPS_pipeline, 1
instance = comp, \MUX_jump|saida_MUX[3]~0\, MUX_jump|saida_MUX[3]~0, MIPS_pipeline, 1
instance = comp, \PC|DOUT[3]\, PC|DOUT[3], MIPS_pipeline, 1
instance = comp, \somadorPC|Add0~41\, somadorPC|Add0~41, MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[34]\, etapaBusca|DOUT[34], MIPS_pipeline, 1
instance = comp, \MUX_jump|saida_MUX[4]~4\, MUX_jump|saida_MUX[4]~4, MIPS_pipeline, 1
instance = comp, \PC|DOUT[4]\, PC|DOUT[4], MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[35]\, etapaBusca|DOUT[35], MIPS_pipeline, 1
instance = comp, \MUX_jump|saida_MUX[5]~5\, MUX_jump|saida_MUX[5]~5, MIPS_pipeline, 1
instance = comp, \PC|DOUT[5]\, PC|DOUT[5], MIPS_pipeline, 1
instance = comp, \ROM_mips|memROM~4\, ROM_mips|memROM~4, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[15]\, REG_ID|DOUT[15], MIPS_pipeline, 1
instance = comp, \UC_ULA|ULActrl~7\, UC_ULA|ULActrl~7, MIPS_pipeline, 1
instance = comp, \ULA|saida[2]~12\, ULA|saida[2]~12, MIPS_pipeline, 1
instance = comp, \REG_EX|DOUT[39]\, REG_EX|DOUT[39], MIPS_pipeline, 1
instance = comp, \REG_MEM|DOUT[7]\, REG_MEM|DOUT[7], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[9]\, bancoRegistrador|registrador_rtl_0_bypass[9], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[10]\, bancoRegistrador|registrador_rtl_0_bypass[10], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[0]\, bancoRegistrador|registrador_rtl_0_bypass[0], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[1]\, bancoRegistrador|registrador_rtl_0_bypass[1], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[2]\, bancoRegistrador|registrador_rtl_0_bypass[2], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[3]\, bancoRegistrador|registrador_rtl_0_bypass[3], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[4]\, bancoRegistrador|registrador_rtl_0_bypass[4], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador~41\, bancoRegistrador|registrador~41, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[5]\, bancoRegistrador|registrador_rtl_0_bypass[5], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[6]\, bancoRegistrador|registrador_rtl_0_bypass[6], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[7]\, bancoRegistrador|registrador_rtl_0_bypass[7], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[8]\, bancoRegistrador|registrador_rtl_0_bypass[8], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador~42\, bancoRegistrador|registrador~42, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador~43\, bancoRegistrador|registrador~43, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a31\, bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a31, MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[74]\, bancoRegistrador|registrador_rtl_0_bypass[74], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|registrador_rtl_0_bypass[73]\, bancoRegistrador|registrador_rtl_0_bypass[73], MIPS_pipeline, 1
instance = comp, \bancoRegistrador|saidaA[31]~31\, bancoRegistrador|saidaA[31]~31, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[105]\, REG_ID|DOUT[105], MIPS_pipeline, 1
instance = comp, \somador_somador|Add0~117\, somador_somador|Add0~117, MIPS_pipeline, 1
instance = comp, \MUX_jump|saida_MUX[31]~31\, MUX_jump|saida_MUX[31]~31, MIPS_pipeline, 1
instance = comp, \PC|DOUT[31]\, PC|DOUT[31], MIPS_pipeline, 1
instance = comp, \somadorPC|Add0~17\, somadorPC|Add0~17, MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[63]\, etapaBusca|DOUT[63], MIPS_pipeline, 1
instance = comp, \UC|Equal2~0\, UC|Equal2~0, MIPS_pipeline, 1
instance = comp, \MUX_ORI|saida_MUX[16]~0\, MUX_ORI|saida_MUX[16]~0, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[26]\, REG_ID|DOUT[26], MIPS_pipeline, 1
instance = comp, \MUX_jump|saida_MUX[26]~26\, MUX_jump|saida_MUX[26]~26, MIPS_pipeline, 1
instance = comp, \PC|DOUT[26]\, PC|DOUT[26], MIPS_pipeline, 1
instance = comp, \etapaBusca|DOUT[58]\, etapaBusca|DOUT[58], MIPS_pipeline, 1
instance = comp, \UC|Equal12~0\, UC|Equal12~0, MIPS_pipeline, 1
instance = comp, \REG_ID|DOUT[138]\, REG_ID|DOUT[138], MIPS_pipeline, 1
instance = comp, \ULA|Add2~1\, ULA|Add2~1, MIPS_pipeline, 1
instance = comp, \ULA|saida[0]~3\, ULA|saida[0]~3, MIPS_pipeline, 1
