// Seed: 1033225158
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    output reg id_3
);
  always @(posedge ~id_0 < 1 or negedge id_2) begin
    id_3 <= id_2;
  end
  assign id_3 = 1;
endmodule
