$date
	Wed Jul  5 14:41:35 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 8 ! value [7:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module c1 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 8 $ out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
0#
0"
bx !
$end
#1
1"
#2
0"
#3
1"
#4
0"
#5
1"
#6
0"
#7
1"
#8
0"
#9
1"
#10
0"
#11
1"
#12
0"
#13
1"
#14
0"
#15
1"
#16
0"
#17
b0 !
b0 $
1"
1#
#18
0"
#19
1"
#20
0"
#21
1"
#22
0"
#23
1"
#24
0"
#25
1"
#26
0"
#27
1"
#28
0"
0#
#29
b1 !
b1 $
1"
#30
0"
#31
b10 !
b10 $
1"
#32
0"
#33
b11 !
b11 $
1"
#34
0"
#35
b100 !
b100 $
1"
#36
0"
#37
b101 !
b101 $
1"
#38
0"
#39
b110 !
b110 $
1"
#40
0"
#41
b111 !
b111 $
1"
#42
0"
#43
b1000 !
b1000 $
1"
#44
0"
#45
b1001 !
b1001 $
1"
#46
0"
#47
b1010 !
b1010 $
1"
#48
0"
#49
b1011 !
b1011 $
1"
#50
0"
#51
b1100 !
b1100 $
1"
#52
0"
#53
b1101 !
b1101 $
1"
#54
0"
#55
b1110 !
b1110 $
1"
#56
0"
#57
b0 !
b0 $
1"
1#
#58
0"
#59
1"
#60
0"
#61
1"
#62
0"
0#
#63
b1 !
b1 $
1"
#64
0"
#65
b10 !
b10 $
1"
#66
0"
#67
b11 !
b11 $
1"
#68
0"
#69
b100 !
b100 $
1"
#70
0"
#71
b101 !
b101 $
1"
#72
0"
#73
b110 !
b110 $
1"
#74
0"
#75
b111 !
b111 $
1"
#76
0"
#77
b1000 !
b1000 $
1"
#78
0"
#79
b1001 !
b1001 $
1"
#80
0"
#81
b1010 !
b1010 $
1"
#82
0"
#83
b1011 !
b1011 $
1"
#84
0"
#85
b1100 !
b1100 $
1"
#86
0"
#87
b1101 !
b1101 $
1"
#88
0"
#89
b1110 !
b1110 $
1"
#90
0"
#91
b1111 !
b1111 $
1"
#92
0"
#93
b10000 !
b10000 $
1"
#94
0"
#95
b10001 !
b10001 $
1"
#96
0"
#97
b10010 !
b10010 $
1"
#98
0"
#99
b10011 !
b10011 $
1"
#100
0"
#101
b10100 !
b10100 $
1"
#102
0"
#103
b10101 !
b10101 $
1"
#104
0"
#105
b10110 !
b10110 $
1"
#106
0"
#107
b10111 !
b10111 $
1"
#108
0"
#109
b11000 !
b11000 $
1"
#110
0"
#111
b11001 !
b11001 $
1"
#112
0"
