read -sv run_verilog_mid/adder_32b_7_79_55bea795148e035079f73cea37291799.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_7_79_55bea795148e035079f73cea37291799_yosys.v
