Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Oct  9 10:07:35 2024
| Host         : AlexisPaletaHP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file unionRefrescos_timing_summary_routed.rpt -pb unionRefrescos_timing_summary_routed.pb -rpx unionRefrescos_timing_summary_routed.rpx -warn_on_violation
| Design       : unionRefrescos
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (31)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (62)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (31)
-------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: divisor/temporal_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (62)
-------------------------------------------------
 There are 62 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   66          inf        0.000                      0                   66           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 refresco/FSM_onehot_Edo_presente_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            edo_3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.909ns  (logic 4.185ns (60.577%)  route 2.724ns (39.423%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE                         0.000     0.000 r  refresco/FSM_onehot_Edo_presente_reg[2]_lopt_replica/C
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.631     0.631 r  refresco/FSM_onehot_Edo_presente_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.724     3.355    lopt
    V14                  OBUF (Prop_obuf_I_O)         3.554     6.909 r  edo_3_OBUF_inst/O
                         net (fo=0)                   0.000     6.909    edo_3
    V14                                                               r  edo_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresco/FSM_onehot_Edo_presente_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            edo_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.804ns  (logic 4.201ns (61.744%)  route 2.603ns (38.256%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE                         0.000     0.000 r  refresco/FSM_onehot_Edo_presente_reg[1]/C
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.631     0.631 r  refresco/FSM_onehot_Edo_presente_reg[1]/Q
                         net (fo=4, routed)           2.603     3.234    edo_2_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.570     6.804 r  edo_2_OBUF_inst/O
                         net (fo=0)                   0.000     6.804    edo_2
    V12                                                               r  edo_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresco/FSM_onehot_Edo_presente_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            edo_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.786ns  (logic 4.200ns (61.890%)  route 2.586ns (38.110%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDPE                         0.000     0.000 r  refresco/FSM_onehot_Edo_presente_reg[0]/C
    SLICE_X0Y86          FDPE (Prop_fdpe_C_Q)         0.631     0.631 r  refresco/FSM_onehot_Edo_presente_reg[0]/Q
                         net (fo=3, routed)           2.586     3.217    edo_1_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569     6.786 r  edo_1_OBUF_inst/O
                         net (fo=0)                   0.000     6.786    edo_1
    V11                                                               r  edo_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresco/FSM_onehot_Edo_presente_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            activar_bomba
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.461ns  (logic 4.151ns (64.252%)  route 2.310ns (35.748%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE                         0.000     0.000 r  refresco/FSM_onehot_Edo_presente_reg[1]/C
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.631     0.631 r  refresco/FSM_onehot_Edo_presente_reg[1]/Q
                         net (fo=4, routed)           2.310     2.941    edo_2_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.461 r  activar_bomba_OBUF_inst/O
                         net (fo=0)                   0.000     6.461    activar_bomba
    H17                                                               r  activar_bomba (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/contador_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            divisor/contador_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.135ns  (logic 0.858ns (20.749%)  route 3.277ns (79.251%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  divisor/contador_reg[1]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  divisor/contador_reg[1]/Q
                         net (fo=2, routed)           1.321     1.777    divisor/contador[1]
    SLICE_X0Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.901 r  divisor/contador[25]_i_8/O
                         net (fo=1, routed)           0.720     2.621    divisor/contador[25]_i_8_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.124     2.745 r  divisor/contador[25]_i_2/O
                         net (fo=26, routed)          1.236     3.981    divisor/contador[25]_i_2_n_0
    SLICE_X0Y87          LUT2 (Prop_lut2_I0_O)        0.154     4.135 r  divisor/contador[5]_i_1/O
                         net (fo=1, routed)           0.000     4.135    divisor/contador_0[5]
    SLICE_X0Y87          FDCE                                         r  divisor/contador_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/contador_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            divisor/contador_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.119ns  (logic 0.856ns (20.783%)  route 3.263ns (79.217%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  divisor/contador_reg[1]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  divisor/contador_reg[1]/Q
                         net (fo=2, routed)           1.321     1.777    divisor/contador[1]
    SLICE_X0Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.901 r  divisor/contador[25]_i_8/O
                         net (fo=1, routed)           0.720     2.621    divisor/contador[25]_i_8_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.124     2.745 r  divisor/contador[25]_i_2/O
                         net (fo=26, routed)          1.221     3.967    divisor/contador[25]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.152     4.119 r  divisor/contador[25]_i_1/O
                         net (fo=1, routed)           0.000     4.119    divisor/contador_0[25]
    SLICE_X0Y92          FDCE                                         r  divisor/contador_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/contador_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            divisor/contador_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.105ns  (logic 0.828ns (20.170%)  route 3.277ns (79.830%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  divisor/contador_reg[1]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  divisor/contador_reg[1]/Q
                         net (fo=2, routed)           1.321     1.777    divisor/contador[1]
    SLICE_X0Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.901 r  divisor/contador[25]_i_8/O
                         net (fo=1, routed)           0.720     2.621    divisor/contador[25]_i_8_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.124     2.745 r  divisor/contador[25]_i_2/O
                         net (fo=26, routed)          1.236     3.981    divisor/contador[25]_i_2_n_0
    SLICE_X0Y87          LUT2 (Prop_lut2_I0_O)        0.124     4.105 r  divisor/contador[4]_i_1/O
                         net (fo=1, routed)           0.000     4.105    divisor/contador_0[4]
    SLICE_X0Y87          FDCE                                         r  divisor/contador_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/contador_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            divisor/contador_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.091ns  (logic 0.828ns (20.240%)  route 3.263ns (79.760%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  divisor/contador_reg[1]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  divisor/contador_reg[1]/Q
                         net (fo=2, routed)           1.321     1.777    divisor/contador[1]
    SLICE_X0Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.901 r  divisor/contador[25]_i_8/O
                         net (fo=1, routed)           0.720     2.621    divisor/contador[25]_i_8_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.124     2.745 r  divisor/contador[25]_i_2/O
                         net (fo=26, routed)          1.221     3.967    divisor/contador[25]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     4.091 r  divisor/contador[24]_i_1/O
                         net (fo=1, routed)           0.000     4.091    divisor/contador_0[24]
    SLICE_X0Y92          FDCE                                         r  divisor/contador_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/contador_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            divisor/contador_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.969ns  (logic 0.856ns (21.569%)  route 3.113ns (78.431%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  divisor/contador_reg[1]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  divisor/contador_reg[1]/Q
                         net (fo=2, routed)           1.321     1.777    divisor/contador[1]
    SLICE_X0Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.901 r  divisor/contador[25]_i_8/O
                         net (fo=1, routed)           0.720     2.621    divisor/contador[25]_i_8_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.124     2.745 r  divisor/contador[25]_i_2/O
                         net (fo=26, routed)          1.071     3.817    divisor/contador[25]_i_2_n_0
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.152     3.969 r  divisor/contador[21]_i_1/O
                         net (fo=1, routed)           0.000     3.969    divisor/contador_0[21]
    SLICE_X0Y91          FDCE                                         r  divisor/contador_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/contador_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            divisor/contador_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.941ns  (logic 0.828ns (21.011%)  route 3.113ns (78.989%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  divisor/contador_reg[1]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  divisor/contador_reg[1]/Q
                         net (fo=2, routed)           1.321     1.777    divisor/contador[1]
    SLICE_X0Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.901 r  divisor/contador[25]_i_8/O
                         net (fo=1, routed)           0.720     2.621    divisor/contador[25]_i_8_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.124     2.745 r  divisor/contador[25]_i_2/O
                         net (fo=26, routed)          1.071     3.817    divisor/contador[25]_i_2_n_0
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.124     3.941 r  divisor/contador[20]_i_1/O
                         net (fo=1, routed)           0.000     3.941    divisor/contador_0[20]
    SLICE_X0Y91          FDCE                                         r  divisor/contador_reg[20]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divisor/temporal_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            divisor/temporal_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.230ns (57.030%)  route 0.173ns (42.970%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  divisor/temporal_reg/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  divisor/temporal_reg/Q
                         net (fo=5, routed)           0.173     0.301    divisor/CLK
    SLICE_X0Y87          LUT2 (Prop_lut2_I1_O)        0.102     0.403 r  divisor/temporal_i_1/O
                         net (fo=1, routed)           0.000     0.403    divisor/temporal_i_1_n_0
    SLICE_X0Y87          FDCE                                         r  divisor/temporal_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresco/FSM_onehot_Edo_presente_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            refresco/FSM_onehot_Edo_presente_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.237ns (54.069%)  route 0.201ns (45.931%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE                         0.000     0.000 r  refresco/FSM_onehot_Edo_presente_reg[1]/C
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  refresco/FSM_onehot_Edo_presente_reg[1]/Q
                         net (fo=4, routed)           0.201     0.396    refresco/out2
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.042     0.438 r  refresco/FSM_onehot_Edo_presente[1]_i_1/O
                         net (fo=1, routed)           0.000     0.438    refresco/FSM_onehot_Edo_presente[1]_i_1_n_0
    SLICE_X0Y86          FDCE                                         r  refresco/FSM_onehot_Edo_presente_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/contador_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            divisor/contador_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.186ns (42.209%)  route 0.255ns (57.791%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  divisor/contador_reg[0]/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  divisor/contador_reg[0]/Q
                         net (fo=3, routed)           0.255     0.396    divisor/contador[0]
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.045     0.441 r  divisor/contador[0]_i_1/O
                         net (fo=1, routed)           0.000     0.441    divisor/contador_0[0]
    SLICE_X0Y88          FDCE                                         r  divisor/contador_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresco/FSM_onehot_Edo_presente_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            refresco/FSM_onehot_Edo_presente_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.240ns (48.971%)  route 0.250ns (51.029%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDPE                         0.000     0.000 r  refresco/FSM_onehot_Edo_presente_reg[0]/C
    SLICE_X0Y86          FDPE (Prop_fdpe_C_Q)         0.195     0.195 r  refresco/FSM_onehot_Edo_presente_reg[0]/Q
                         net (fo=3, routed)           0.250     0.445    refresco/out1
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.045     0.490 r  refresco/FSM_onehot_Edo_presente[0]_i_1/O
                         net (fo=1, routed)           0.000     0.490    refresco/FSM_onehot_Edo_presente[0]_i_1_n_0
    SLICE_X0Y86          FDPE                                         r  refresco/FSM_onehot_Edo_presente_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresco/FSM_onehot_Edo_presente_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            refresco/FSM_onehot_Edo_presente_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.559ns  (logic 0.240ns (42.908%)  route 0.319ns (57.092%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE                         0.000     0.000 r  refresco/FSM_onehot_Edo_presente_reg[1]/C
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  refresco/FSM_onehot_Edo_presente_reg[1]/Q
                         net (fo=4, routed)           0.201     0.396    refresco/out2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.045     0.441 r  refresco/FSM_onehot_Edo_presente[2]_i_1/O
                         net (fo=2, routed)           0.118     0.559    refresco/FSM_onehot_Edo_presente[2]_i_1_n_0
    SLICE_X0Y86          FDCE                                         r  refresco/FSM_onehot_Edo_presente_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresco/FSM_onehot_Edo_presente_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            refresco/FSM_onehot_Edo_presente_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.620ns  (logic 0.240ns (38.734%)  route 0.380ns (61.266%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE                         0.000     0.000 r  refresco/FSM_onehot_Edo_presente_reg[1]/C
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  refresco/FSM_onehot_Edo_presente_reg[1]/Q
                         net (fo=4, routed)           0.201     0.396    refresco/out2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.045     0.441 r  refresco/FSM_onehot_Edo_presente[2]_i_1/O
                         net (fo=2, routed)           0.178     0.620    refresco/FSM_onehot_Edo_presente[2]_i_1_n_0
    SLICE_X0Y86          FDCE                                         r  refresco/FSM_onehot_Edo_presente_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/contador_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            divisor/contador_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.650ns  (logic 0.359ns (55.254%)  route 0.291ns (44.746%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE                         0.000     0.000 r  divisor/contador_reg[12]/C
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  divisor/contador_reg[12]/Q
                         net (fo=2, routed)           0.065     0.206    divisor/contador[12]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.314 r  divisor/contador0_carry__1/O[3]
                         net (fo=1, routed)           0.226     0.540    divisor/data0[12]
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.110     0.650 r  divisor/contador[12]_i_1/O
                         net (fo=1, routed)           0.000     0.650    divisor/contador_0[12]
    SLICE_X0Y89          FDCE                                         r  divisor/contador_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/contador_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            divisor/contador_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.650ns  (logic 0.359ns (55.254%)  route 0.291ns (44.746%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE                         0.000     0.000 r  divisor/contador_reg[16]/C
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  divisor/contador_reg[16]/Q
                         net (fo=2, routed)           0.065     0.206    divisor/contador[16]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.314 r  divisor/contador0_carry__2/O[3]
                         net (fo=1, routed)           0.226     0.540    divisor/data0[16]
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.110     0.650 r  divisor/contador[16]_i_1/O
                         net (fo=1, routed)           0.000     0.650    divisor/contador_0[16]
    SLICE_X0Y90          FDCE                                         r  divisor/contador_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/contador_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            divisor/contador_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.650ns  (logic 0.359ns (55.254%)  route 0.291ns (44.746%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE                         0.000     0.000 r  divisor/contador_reg[20]/C
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  divisor/contador_reg[20]/Q
                         net (fo=2, routed)           0.065     0.206    divisor/contador[20]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.314 r  divisor/contador0_carry__3/O[3]
                         net (fo=1, routed)           0.226     0.540    divisor/data0[20]
    SLICE_X0Y91          LUT2 (Prop_lut2_I1_O)        0.110     0.650 r  divisor/contador[20]_i_1/O
                         net (fo=1, routed)           0.000     0.650    divisor/contador_0[20]
    SLICE_X0Y91          FDCE                                         r  divisor/contador_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/contador_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            divisor/contador_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.650ns  (logic 0.359ns (55.254%)  route 0.291ns (44.746%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE                         0.000     0.000 r  divisor/contador_reg[24]/C
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  divisor/contador_reg[24]/Q
                         net (fo=2, routed)           0.065     0.206    divisor/contador[24]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.314 r  divisor/contador0_carry__4/O[3]
                         net (fo=1, routed)           0.226     0.540    divisor/data0[24]
    SLICE_X0Y92          LUT2 (Prop_lut2_I1_O)        0.110     0.650 r  divisor/contador[24]_i_1/O
                         net (fo=1, routed)           0.000     0.650    divisor/contador_0[24]
    SLICE_X0Y92          FDCE                                         r  divisor/contador_reg[24]/D
  -------------------------------------------------------------------    -------------------





