# 1 "arch/arm64/boot/dts/xilinx/zynqmp-zcu102-rev1.0.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/xilinx/zynqmp-zcu102-rev1.0.dts"
# 10 "arch/arm64/boot/dts/xilinx/zynqmp-zcu102-rev1.0.dts"
# 1 "arch/arm64/boot/dts/xilinx/zynqmp-zcu102-revB.dts" 1
# 10 "arch/arm64/boot/dts/xilinx/zynqmp-zcu102-revB.dts"
# 1 "arch/arm64/boot/dts/xilinx/zynqmp-zcu102-revA.dts" 1
# 10 "arch/arm64/boot/dts/xilinx/zynqmp-zcu102-revA.dts"
/dts-v1/;

# 1 "arch/arm64/boot/dts/xilinx/zynqmp.dtsi" 1
# 15 "arch/arm64/boot/dts/xilinx/zynqmp.dtsi"
/ {
 compatible = "xlnx,zynqmp";
 #address-cells = <2>;
 #size-cells = <2>;

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   enable-method = "psci";
   operating-points-v2 = <&cpu_opp_table>;
   reg = <0x0>;
   cpu-idle-states = <&CPU_SLEEP_0>;
  };

  cpu1: cpu@1 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   enable-method = "psci";
   reg = <0x1>;
   operating-points-v2 = <&cpu_opp_table>;
   cpu-idle-states = <&CPU_SLEEP_0>;
  };

  cpu2: cpu@2 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   enable-method = "psci";
   reg = <0x2>;
   operating-points-v2 = <&cpu_opp_table>;
   cpu-idle-states = <&CPU_SLEEP_0>;
  };

  cpu3: cpu@3 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   enable-method = "psci";
   reg = <0x3>;
   operating-points-v2 = <&cpu_opp_table>;
   cpu-idle-states = <&CPU_SLEEP_0>;
  };

  idle-states {
   entry-method = "psci";

   CPU_SLEEP_0: cpu-sleep-0 {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x40000000>;
    local-timer-stop;
    entry-latency-us = <300>;
    exit-latency-us = <600>;
    min-residency-us = <10000>;
   };
  };
 };

 cpu_opp_table: cpu-opp-table {
  compatible = "operating-points-v2";
  opp-shared;
  opp00 {
   opp-hz = /bits/ 64 <1199999988>;
   opp-microvolt = <1000000>;
   clock-latency-ns = <500000>;
  };
  opp01 {
   opp-hz = /bits/ 64 <599999994>;
   opp-microvolt = <1000000>;
   clock-latency-ns = <500000>;
  };
  opp02 {
   opp-hz = /bits/ 64 <399999996>;
   opp-microvolt = <1000000>;
   clock-latency-ns = <500000>;
  };
  opp03 {
   opp-hz = /bits/ 64 <299999997>;
   opp-microvolt = <1000000>;
   clock-latency-ns = <500000>;
  };
 };

 dcc: dcc {
  compatible = "arm,dcc";
  status = "disabled";
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupt-parent = <&gic>;
  interrupts = <0 143 4>,
        <0 144 4>,
        <0 145 4>,
        <0 146 4>;
 };

 psci {
  compatible = "arm,psci-0.2";
  method = "smc";
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupt-parent = <&gic>;
  interrupts = <1 13 0xf08>,
        <1 14 0xf08>,
        <1 11 0xf08>,
        <1 10 0xf08>;
 };

 amba_apu: amba-apu@0 {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <1>;
  ranges = <0 0 0 0 0xffffffff>;

  gic: interrupt-controller@f9010000 {
   compatible = "arm,gic-400", "arm,cortex-a15-gic";
   #interrupt-cells = <3>;
   reg = <0x0 0xf9010000 0x10000>,
         <0x0 0xf9020000 0x20000>,
         <0x0 0xf9040000 0x20000>,
         <0x0 0xf9060000 0x20000>;
   interrupt-controller;
   interrupt-parent = <&gic>;
   interrupts = <1 9 0xf04>;
  };
 };

 amba: amba {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  can0: can@ff060000 {
   compatible = "xlnx,zynq-can-1.0";
   status = "disabled";
   clock-names = "can_clk", "pclk";
   reg = <0x0 0xff060000 0x0 0x1000>;
   interrupts = <0 23 4>;
   interrupt-parent = <&gic>;
   tx-fifo-depth = <0x40>;
   rx-fifo-depth = <0x40>;
  };

  can1: can@ff070000 {
   compatible = "xlnx,zynq-can-1.0";
   status = "disabled";
   clock-names = "can_clk", "pclk";
   reg = <0x0 0xff070000 0x0 0x1000>;
   interrupts = <0 24 4>;
   interrupt-parent = <&gic>;
   tx-fifo-depth = <0x40>;
   rx-fifo-depth = <0x40>;
  };

  cci: cci@fd6e0000 {
   compatible = "arm,cci-400";
   reg = <0x0 0xfd6e0000 0x0 0x9000>;
   ranges = <0x0 0x0 0xfd6e0000 0x10000>;
   #address-cells = <1>;
   #size-cells = <1>;

   pmu@9000 {
    compatible = "arm,cci-400-pmu,r1";
    reg = <0x9000 0x5000>;
    interrupt-parent = <&gic>;
    interrupts = <0 123 4>,
          <0 123 4>,
          <0 123 4>,
          <0 123 4>,
          <0 123 4>;
   };
  };


  fpd_dma_chan1: dma@fd500000 {
   status = "disabled";
   compatible = "xlnx,zynqmp-dma-1.0";
   reg = <0x0 0xfd500000 0x0 0x1000>;
   interrupt-parent = <&gic>;
   interrupts = <0 124 4>;
   clock-names = "clk_main", "clk_apb";
   xlnx,bus-width = <128>;
  };

  fpd_dma_chan2: dma@fd510000 {
   status = "disabled";
   compatible = "xlnx,zynqmp-dma-1.0";
   reg = <0x0 0xfd510000 0x0 0x1000>;
   interrupt-parent = <&gic>;
   interrupts = <0 125 4>;
   clock-names = "clk_main", "clk_apb";
   xlnx,bus-width = <128>;
  };

  fpd_dma_chan3: dma@fd520000 {
   status = "disabled";
   compatible = "xlnx,zynqmp-dma-1.0";
   reg = <0x0 0xfd520000 0x0 0x1000>;
   interrupt-parent = <&gic>;
   interrupts = <0 126 4>;
   clock-names = "clk_main", "clk_apb";
   xlnx,bus-width = <128>;
  };

  fpd_dma_chan4: dma@fd530000 {
   status = "disabled";
   compatible = "xlnx,zynqmp-dma-1.0";
   reg = <0x0 0xfd530000 0x0 0x1000>;
   interrupt-parent = <&gic>;
   interrupts = <0 127 4>;
   clock-names = "clk_main", "clk_apb";
   xlnx,bus-width = <128>;
  };

  fpd_dma_chan5: dma@fd540000 {
   status = "disabled";
   compatible = "xlnx,zynqmp-dma-1.0";
   reg = <0x0 0xfd540000 0x0 0x1000>;
   interrupt-parent = <&gic>;
   interrupts = <0 128 4>;
   clock-names = "clk_main", "clk_apb";
   xlnx,bus-width = <128>;
  };

  fpd_dma_chan6: dma@fd550000 {
   status = "disabled";
   compatible = "xlnx,zynqmp-dma-1.0";
   reg = <0x0 0xfd550000 0x0 0x1000>;
   interrupt-parent = <&gic>;
   interrupts = <0 129 4>;
   clock-names = "clk_main", "clk_apb";
   xlnx,bus-width = <128>;
  };

  fpd_dma_chan7: dma@fd560000 {
   status = "disabled";
   compatible = "xlnx,zynqmp-dma-1.0";
   reg = <0x0 0xfd560000 0x0 0x1000>;
   interrupt-parent = <&gic>;
   interrupts = <0 130 4>;
   clock-names = "clk_main", "clk_apb";
   xlnx,bus-width = <128>;
  };

  fpd_dma_chan8: dma@fd570000 {
   status = "disabled";
   compatible = "xlnx,zynqmp-dma-1.0";
   reg = <0x0 0xfd570000 0x0 0x1000>;
   interrupt-parent = <&gic>;
   interrupts = <0 131 4>;
   clock-names = "clk_main", "clk_apb";
   xlnx,bus-width = <128>;
  };





  lpd_dma_chan1: dma@ffa80000 {
   status = "disabled";
   compatible = "xlnx,zynqmp-dma-1.0";
   reg = <0x0 0xffa80000 0x0 0x1000>;
   interrupt-parent = <&gic>;
   interrupts = <0 77 4>;
   clock-names = "clk_main", "clk_apb";
   xlnx,bus-width = <64>;
  };

  lpd_dma_chan2: dma@ffa90000 {
   status = "disabled";
   compatible = "xlnx,zynqmp-dma-1.0";
   reg = <0x0 0xffa90000 0x0 0x1000>;
   interrupt-parent = <&gic>;
   interrupts = <0 78 4>;
   clock-names = "clk_main", "clk_apb";
   xlnx,bus-width = <64>;
  };

  lpd_dma_chan3: dma@ffaa0000 {
   status = "disabled";
   compatible = "xlnx,zynqmp-dma-1.0";
   reg = <0x0 0xffaa0000 0x0 0x1000>;
   interrupt-parent = <&gic>;
   interrupts = <0 79 4>;
   clock-names = "clk_main", "clk_apb";
   xlnx,bus-width = <64>;
  };

  lpd_dma_chan4: dma@ffab0000 {
   status = "disabled";
   compatible = "xlnx,zynqmp-dma-1.0";
   reg = <0x0 0xffab0000 0x0 0x1000>;
   interrupt-parent = <&gic>;
   interrupts = <0 80 4>;
   clock-names = "clk_main", "clk_apb";
   xlnx,bus-width = <64>;
  };

  lpd_dma_chan5: dma@ffac0000 {
   status = "disabled";
   compatible = "xlnx,zynqmp-dma-1.0";
   reg = <0x0 0xffac0000 0x0 0x1000>;
   interrupt-parent = <&gic>;
   interrupts = <0 81 4>;
   clock-names = "clk_main", "clk_apb";
   xlnx,bus-width = <64>;
  };

  lpd_dma_chan6: dma@ffad0000 {
   status = "disabled";
   compatible = "xlnx,zynqmp-dma-1.0";
   reg = <0x0 0xffad0000 0x0 0x1000>;
   interrupt-parent = <&gic>;
   interrupts = <0 82 4>;
   clock-names = "clk_main", "clk_apb";
   xlnx,bus-width = <64>;
  };

  lpd_dma_chan7: dma@ffae0000 {
   status = "disabled";
   compatible = "xlnx,zynqmp-dma-1.0";
   reg = <0x0 0xffae0000 0x0 0x1000>;
   interrupt-parent = <&gic>;
   interrupts = <0 83 4>;
   clock-names = "clk_main", "clk_apb";
   xlnx,bus-width = <64>;
  };

  lpd_dma_chan8: dma@ffaf0000 {
   status = "disabled";
   compatible = "xlnx,zynqmp-dma-1.0";
   reg = <0x0 0xffaf0000 0x0 0x1000>;
   interrupt-parent = <&gic>;
   interrupts = <0 84 4>;
   clock-names = "clk_main", "clk_apb";
   xlnx,bus-width = <64>;
  };

  mc: memory-controller@fd070000 {
   compatible = "xlnx,zynqmp-ddrc-2.40a";
   reg = <0x0 0xfd070000 0x0 0x30000>;
   interrupt-parent = <&gic>;
   interrupts = <0 112 4>;
  };

  gem0: ethernet@ff0b0000 {
   compatible = "cdns,zynqmp-gem", "cdns,gem";
   status = "disabled";
   interrupt-parent = <&gic>;
   interrupts = <0 57 4>, <0 57 4>;
   reg = <0x0 0xff0b0000 0x0 0x1000>;
   clock-names = "pclk", "hclk", "tx_clk";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  gem1: ethernet@ff0c0000 {
   compatible = "cdns,zynqmp-gem", "cdns,gem";
   status = "disabled";
   interrupt-parent = <&gic>;
   interrupts = <0 59 4>, <0 59 4>;
   reg = <0x0 0xff0c0000 0x0 0x1000>;
   clock-names = "pclk", "hclk", "tx_clk";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  gem2: ethernet@ff0d0000 {
   compatible = "cdns,zynqmp-gem", "cdns,gem";
   status = "disabled";
   interrupt-parent = <&gic>;
   interrupts = <0 61 4>, <0 61 4>;
   reg = <0x0 0xff0d0000 0x0 0x1000>;
   clock-names = "pclk", "hclk", "tx_clk";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  gem3: ethernet@ff0e0000 {
   compatible = "cdns,zynqmp-gem", "cdns,gem";
   status = "disabled";
   interrupt-parent = <&gic>;
   interrupts = <0 63 4>, <0 63 4>;
   reg = <0x0 0xff0e0000 0x0 0x1000>;
   clock-names = "pclk", "hclk", "tx_clk";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  gpio: gpio@ff0a0000 {
   compatible = "xlnx,zynqmp-gpio-1.0";
   status = "disabled";
   #gpio-cells = <0x2>;
   gpio-controller;
   interrupt-parent = <&gic>;
   interrupts = <0 16 4>;
   interrupt-controller;
   #interrupt-cells = <2>;
   reg = <0x0 0xff0a0000 0x0 0x1000>;
  };

  i2c0: i2c@ff020000 {
   compatible = "cdns,i2c-r1p14";
   status = "disabled";
   interrupt-parent = <&gic>;
   interrupts = <0 17 4>;
   reg = <0x0 0xff020000 0x0 0x1000>;
   #address-cells = <1>;
   #size-cells = <0>;
  };

  i2c1: i2c@ff030000 {
   compatible = "cdns,i2c-r1p14";
   status = "disabled";
   interrupt-parent = <&gic>;
   interrupts = <0 18 4>;
   reg = <0x0 0xff030000 0x0 0x1000>;
   #address-cells = <1>;
   #size-cells = <0>;
  };

  pcie: pcie@fd0e0000 {
   compatible = "xlnx,nwl-pcie-2.11";
   status = "disabled";
   #address-cells = <3>;
   #size-cells = <2>;
   #interrupt-cells = <1>;
   msi-controller;
   device_type = "pci";
   interrupt-parent = <&gic>;
   interrupts = <0 118 4>,
         <0 117 4>,
         <0 116 4>,
         <0 115 4>,
         <0 114 4>;
   interrupt-names = "misc", "dummy", "intx",
       "msi1", "msi0";
   msi-parent = <&pcie>;
   reg = <0x0 0xfd0e0000 0x0 0x1000>,
         <0x0 0xfd480000 0x0 0x1000>,
         <0x80 0x00000000 0x0 0x1000000>;
   reg-names = "breg", "pcireg", "cfg";
   ranges = <0x02000000 0x00000000 0xe0000000 0x00000000 0xe0000000 0x00000000 0x10000000
      0x43000000 0x00000006 0x00000000 0x00000006 0x00000000 0x00000002 0x00000000>;
   bus-range = <0x00 0xff>;
   interrupt-map-mask = <0x0 0x0 0x0 0x7>;
   interrupt-map = <0x0 0x0 0x0 0x1 &pcie_intc 0x1>,
     <0x0 0x0 0x0 0x2 &pcie_intc 0x2>,
     <0x0 0x0 0x0 0x3 &pcie_intc 0x3>,
     <0x0 0x0 0x0 0x4 &pcie_intc 0x4>;
   pcie_intc: legacy-interrupt-controller {
    interrupt-controller;
    #address-cells = <0>;
    #interrupt-cells = <1>;
   };
  };

  rtc: rtc@ffa60000 {
   compatible = "xlnx,zynqmp-rtc";
   status = "disabled";
   reg = <0x0 0xffa60000 0x0 0x100>;
   interrupt-parent = <&gic>;
   interrupts = <0 26 4>, <0 27 4>;
   interrupt-names = "alarm", "sec";
   calibration = <0x8000>;
  };

  sata: ahci@fd0c0000 {
   compatible = "ceva,ahci-1v84";
   status = "disabled";
   reg = <0x0 0xfd0c0000 0x0 0x2000>;
   interrupt-parent = <&gic>;
   interrupts = <0 133 4>;
  };

  sdhci0: mmc@ff160000 {
   compatible = "arasan,sdhci-8.9a";
   status = "disabled";
   interrupt-parent = <&gic>;
   interrupts = <0 48 4>;
   reg = <0x0 0xff160000 0x0 0x1000>;
   clock-names = "clk_xin", "clk_ahb";
  };

  sdhci1: mmc@ff170000 {
   compatible = "arasan,sdhci-8.9a";
   status = "disabled";
   interrupt-parent = <&gic>;
   interrupts = <0 49 4>;
   reg = <0x0 0xff170000 0x0 0x1000>;
   clock-names = "clk_xin", "clk_ahb";
  };

  smmu: smmu@fd800000 {
   compatible = "arm,mmu-500";
   reg = <0x0 0xfd800000 0x0 0x20000>;
   status = "disabled";
   #global-interrupts = <1>;
   interrupt-parent = <&gic>;
   interrupts = <0 155 4>,
    <0 155 4>, <0 155 4>, <0 155 4>, <0 155 4>,
    <0 155 4>, <0 155 4>, <0 155 4>, <0 155 4>,
    <0 155 4>, <0 155 4>, <0 155 4>, <0 155 4>,
    <0 155 4>, <0 155 4>, <0 155 4>, <0 155 4>;
  };

  spi0: spi@ff040000 {
   compatible = "cdns,spi-r1p6";
   status = "disabled";
   interrupt-parent = <&gic>;
   interrupts = <0 19 4>;
   reg = <0x0 0xff040000 0x0 0x1000>;
   clock-names = "ref_clk", "pclk";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  spi1: spi@ff050000 {
   compatible = "cdns,spi-r1p6";
   status = "disabled";
   interrupt-parent = <&gic>;
   interrupts = <0 20 4>;
   reg = <0x0 0xff050000 0x0 0x1000>;
   clock-names = "ref_clk", "pclk";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  ttc0: timer@ff110000 {
   compatible = "cdns,ttc";
   status = "disabled";
   interrupt-parent = <&gic>;
   interrupts = <0 36 4>, <0 37 4>, <0 38 4>;
   reg = <0x0 0xff110000 0x0 0x1000>;
   timer-width = <32>;
  };

  ttc1: timer@ff120000 {
   compatible = "cdns,ttc";
   status = "disabled";
   interrupt-parent = <&gic>;
   interrupts = <0 39 4>, <0 40 4>, <0 41 4>;
   reg = <0x0 0xff120000 0x0 0x1000>;
   timer-width = <32>;
  };

  ttc2: timer@ff130000 {
   compatible = "cdns,ttc";
   status = "disabled";
   interrupt-parent = <&gic>;
   interrupts = <0 42 4>, <0 43 4>, <0 44 4>;
   reg = <0x0 0xff130000 0x0 0x1000>;
   timer-width = <32>;
  };

  ttc3: timer@ff140000 {
   compatible = "cdns,ttc";
   status = "disabled";
   interrupt-parent = <&gic>;
   interrupts = <0 45 4>, <0 46 4>, <0 47 4>;
   reg = <0x0 0xff140000 0x0 0x1000>;
   timer-width = <32>;
  };

  uart0: serial@ff000000 {
   compatible = "xlnx,zynqmp-uart", "cdns,uart-r1p12";
   status = "disabled";
   interrupt-parent = <&gic>;
   interrupts = <0 21 4>;
   reg = <0x0 0xff000000 0x0 0x1000>;
   clock-names = "uart_clk", "pclk";
  };

  uart1: serial@ff010000 {
   compatible = "xlnx,zynqmp-uart", "cdns,uart-r1p12";
   status = "disabled";
   interrupt-parent = <&gic>;
   interrupts = <0 22 4>;
   reg = <0x0 0xff010000 0x0 0x1000>;
   clock-names = "uart_clk", "pclk";
  };

  usb0: usb@fe200000 {
   compatible = "snps,dwc3";
   status = "disabled";
   interrupt-parent = <&gic>;
   interrupts = <0 65 4>;
   reg = <0x0 0xfe200000 0x0 0x40000>;
   clock-names = "clk_xin", "clk_ahb";
  };

  usb1: usb@fe300000 {
   compatible = "snps,dwc3";
   status = "disabled";
   interrupt-parent = <&gic>;
   interrupts = <0 70 4>;
   reg = <0x0 0xfe300000 0x0 0x40000>;
   clock-names = "clk_xin", "clk_ahb";
  };

  watchdog0: watchdog@fd4d0000 {
   compatible = "cdns,wdt-r1p2";
   status = "disabled";
   interrupt-parent = <&gic>;
   interrupts = <0 113 1>;
   reg = <0x0 0xfd4d0000 0x0 0x1000>;
   timeout-sec = <10>;
  };
 };
};
# 13 "arch/arm64/boot/dts/xilinx/zynqmp-zcu102-revA.dts" 2
# 1 "arch/arm64/boot/dts/xilinx/zynqmp-clk.dtsi" 1
# 10 "arch/arm64/boot/dts/xilinx/zynqmp-clk.dtsi"
/ {
 clk100: clk100 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <100000000>;
 };

 clk125: clk125 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <125000000>;
 };

 clk200: clk200 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <200000000>;
 };

 clk250: clk250 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <250000000>;
 };

 clk300: clk300 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <300000000>;
 };

 clk600: clk600 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <600000000>;
 };

 dp_aclk: clock0 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <100000000>;
  clock-accuracy = <100>;
 };

 dp_aud_clk: clock1 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <24576000>;
  clock-accuracy = <100>;
 };

 dpdma_clk: dpdma-clk {
  compatible = "fixed-clock";
  #clock-cells = <0x0>;
  clock-frequency = <533000000>;
 };

 drm_clock: drm-clock {
  compatible = "fixed-clock";
  #clock-cells = <0x0>;
  clock-frequency = <262750000>;
  clock-accuracy = <0x64>;
 };
};

&can0 {
 clocks = <&clk100 &clk100>;
};

&can1 {
 clocks = <&clk100 &clk100>;
};

&fpd_dma_chan1 {
 clocks = <&clk600>, <&clk100>;
};

&fpd_dma_chan2 {
 clocks = <&clk600>, <&clk100>;
};

&fpd_dma_chan3 {
 clocks = <&clk600>, <&clk100>;
};

&fpd_dma_chan4 {
 clocks = <&clk600>, <&clk100>;
};

&fpd_dma_chan5 {
 clocks = <&clk600>, <&clk100>;
};

&fpd_dma_chan6 {
 clocks = <&clk600>, <&clk100>;
};

&fpd_dma_chan7 {
 clocks = <&clk600>, <&clk100>;
};

&fpd_dma_chan8 {
 clocks = <&clk600>, <&clk100>;
};

&lpd_dma_chan1 {
 clocks = <&clk600>, <&clk100>;
};

&lpd_dma_chan2 {
 clocks = <&clk600>, <&clk100>;
};

&lpd_dma_chan3 {
 clocks = <&clk600>, <&clk100>;
};

&lpd_dma_chan4 {
 clocks = <&clk600>, <&clk100>;
};

&lpd_dma_chan5 {
 clocks = <&clk600>, <&clk100>;
};

&lpd_dma_chan6 {
 clocks = <&clk600>, <&clk100>;
};

&lpd_dma_chan7 {
 clocks = <&clk600>, <&clk100>;
};

&lpd_dma_chan8 {
 clocks = <&clk600>, <&clk100>;
};

&gem0 {
 clocks = <&clk125>, <&clk125>, <&clk125>;
};

&gem1 {
 clocks = <&clk125>, <&clk125>, <&clk125>;
};

&gem2 {
 clocks = <&clk125>, <&clk125>, <&clk125>;
};

&gem3 {
 clocks = <&clk125>, <&clk125>, <&clk125>;
};

&gpio {
 clocks = <&clk100>;
};

&i2c0 {
 clocks = <&clk100>;
};

&i2c1 {
 clocks = <&clk100>;
};

&sata {
 clocks = <&clk250>;
};

&sdhci0 {
 clocks = <&clk200 &clk200>;
};

&sdhci1 {
 clocks = <&clk200 &clk200>;
};

&spi0 {
 clocks = <&clk200 &clk200>;
};

&spi1 {
 clocks = <&clk200 &clk200>;
};

&uart0 {
 clocks = <&clk100 &clk100>;
};

&uart1 {
 clocks = <&clk100 &clk100>;
};

&usb0 {
 clocks = <&clk250>, <&clk250>;
};

&usb1 {
 clocks = <&clk250>, <&clk250>;
};

&watchdog0 {
 clocks = <&clk250>;
};
# 14 "arch/arm64/boot/dts/xilinx/zynqmp-zcu102-revA.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 15 "arch/arm64/boot/dts/xilinx/zynqmp-zcu102-revA.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 16 "arch/arm64/boot/dts/xilinx/zynqmp-zcu102-revA.dts" 2

/ {
 model = "ZynqMP ZCU102 RevA";
 compatible = "xlnx,zynqmp-zcu102-revA", "xlnx,zynqmp-zcu102", "xlnx,zynqmp";

 aliases {
  ethernet0 = &gem3;
  i2c0 = &i2c0;
  i2c1 = &i2c1;
  mmc0 = &sdhci1;
  rtc0 = &rtc;
  serial0 = &uart0;
  serial1 = &uart1;
  serial2 = &dcc;
 };

 chosen {
  bootargs = "earlycon";
  stdout-path = "serial0:115200n8";
 };

 memory@0 {
  device_type = "memory";
  reg = <0x0 0x0 0x0 0x80000000>, <0x8 0x00000000 0x0 0x80000000>;
 };

 gpio-keys {
  compatible = "gpio-keys";
  autorepeat;
  sw19 {
   label = "sw19";
   gpios = <&gpio 22 0>;
   linux,code = <108>;
   wakeup-source;
   autorepeat;
  };
 };

 leds {
  compatible = "gpio-leds";
  heartbeat-led {
   label = "heartbeat";
   gpios = <&gpio 23 0>;
   linux,default-trigger = "heartbeat";
  };
 };
};

&can1 {
 status = "okay";
};

&dcc {
 status = "okay";
};

&fpd_dma_chan1 {
 status = "okay";
};

&fpd_dma_chan2 {
 status = "okay";
};

&fpd_dma_chan3 {
 status = "okay";
};

&fpd_dma_chan4 {
 status = "okay";
};

&fpd_dma_chan5 {
 status = "okay";
};

&fpd_dma_chan6 {
 status = "okay";
};

&fpd_dma_chan7 {
 status = "okay";
};

&fpd_dma_chan8 {
 status = "okay";
};

&gem3 {
 status = "okay";
 phy-handle = <&phy0>;
 phy-mode = "rgmii-id";
 phy0: phy@21 {
  reg = <21>;
  ti,rx-internal-delay = <0x8>;
  ti,tx-internal-delay = <0xa>;
  ti,fifo-depth = <0x1>;
  ti,dp83867-rxctrl-strap-quirk;
 };
};

&gpio {
 status = "okay";
};

&i2c0 {
 status = "okay";
 clock-frequency = <400000>;

 tca6416_u97: gpio@20 {
  compatible = "ti,tca6416";
  reg = <0x20>;
  gpio-controller;
  #gpio-cells = <2>;
# 143 "arch/arm64/boot/dts/xilinx/zynqmp-zcu102-revA.dts"
  gtr-sel0 {
   gpio-hog;
   gpios = <0 0>;
   output-low;
   line-name = "sel0";
  };
  gtr-sel1 {
   gpio-hog;
   gpios = <1 0>;
   output-high;
   line-name = "sel1";
  };
  gtr-sel2 {
   gpio-hog;
   gpios = <2 0>;
   output-high;
   line-name = "sel2";
  };
  gtr-sel3 {
   gpio-hog;
   gpios = <3 0>;
   output-high;
   line-name = "sel3";
  };
 };

 tca6416_u61: gpio@21 {
  compatible = "ti,tca6416";
  reg = <0x21>;
  gpio-controller;
  #gpio-cells = <2>;
# 193 "arch/arm64/boot/dts/xilinx/zynqmp-zcu102-revA.dts"
 };

 i2c-mux@75 {
  compatible = "nxp,pca9544";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x75>;
  i2c@0 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0>;

   ina226@40 {
    compatible = "ti,ina226";
    reg = <0x40>;
    shunt-resistor = <5000>;
   };
   ina226@41 {
    compatible = "ti,ina226";
    reg = <0x41>;
    shunt-resistor = <5000>;
   };
   ina226@42 {
    compatible = "ti,ina226";
    reg = <0x42>;
    shunt-resistor = <5000>;
   };
   ina226@43 {
    compatible = "ti,ina226";
    reg = <0x43>;
    shunt-resistor = <5000>;
   };
   ina226@44 {
    compatible = "ti,ina226";
    reg = <0x44>;
    shunt-resistor = <5000>;
   };
   ina226@45 {
    compatible = "ti,ina226";
    reg = <0x45>;
    shunt-resistor = <5000>;
   };
   ina226@46 {
    compatible = "ti,ina226";
    reg = <0x46>;
    shunt-resistor = <5000>;
   };
   ina226@47 {
    compatible = "ti,ina226";
    reg = <0x47>;
    shunt-resistor = <5000>;
   };
   ina226@4a {
    compatible = "ti,ina226";
    reg = <0x4a>;
    shunt-resistor = <5000>;
   };
   ina226@4b {
    compatible = "ti,ina226";
    reg = <0x4b>;
    shunt-resistor = <5000>;
   };
  };
  i2c@1 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <1>;

   ina226@40 {
    compatible = "ti,ina226";
    reg = <0x40>;
    shunt-resistor = <2000>;
   };
   ina226@41 {
    compatible = "ti,ina226";
    reg = <0x41>;
    shunt-resistor = <5000>;
   };
   ina226@42 {
    compatible = "ti,ina226";
    reg = <0x42>;
    shunt-resistor = <5000>;
   };
   ina226@43 {
    compatible = "ti,ina226";
    reg = <0x43>;
    shunt-resistor = <5000>;
   };
   ina226@44 {
    compatible = "ti,ina226";
    reg = <0x44>;
    shunt-resistor = <5000>;
   };
   ina226@45 {
    compatible = "ti,ina226";
    reg = <0x45>;
    shunt-resistor = <5000>;
   };
   ina226@46 {
    compatible = "ti,ina226";
    reg = <0x46>;
    shunt-resistor = <5000>;
   };
   ina226@47 {
    compatible = "ti,ina226";
    reg = <0x47>;
    shunt-resistor = <5000>;
   };
  };
  i2c@2 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <2>;

   max15301@a {
    compatible = "maxim,max15301";
    reg = <0xa>;
   };
   max15303@b {
    compatible = "maxim,max15303";
    reg = <0xb>;
   };
   max15303@10 {
    compatible = "maxim,max15303";
    reg = <0x10>;
   };
   max15301@13 {
    compatible = "maxim,max15301";
    reg = <0x13>;
   };
   max15303@14 {
    compatible = "maxim,max15303";
    reg = <0x14>;
   };
   max15303@15 {
    compatible = "maxim,max15303";
    reg = <0x15>;
   };
   max15303@16 {
    compatible = "maxim,max15303";
    reg = <0x16>;
   };
   max15303@17 {
    compatible = "maxim,max15303";
    reg = <0x17>;
   };
   max15301@18 {
    compatible = "maxim,max15301";
    reg = <0x18>;
   };
   max15303@1a {
    compatible = "maxim,max15303";
    reg = <0x1a>;
   };
   max15303@1d {
    compatible = "maxim,max15303";
    reg = <0x1d>;
   };
   max15303@20 {
    compatible = "maxim,max15303";
    status = "disabled";
    reg = <0x20>;
   };

   max20751@72 {
    compatible = "maxim,max20751";
    reg = <0x72>;
   };
   max20751@73 {
    compatible = "maxim,max20751";
    reg = <0x73>;
   };
  };

 };
};

&i2c1 {
 status = "okay";
 clock-frequency = <400000>;


 i2c-mux@74 {
  compatible = "nxp,pca9548";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x74>;
  i2c@0 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0>;
# 392 "arch/arm64/boot/dts/xilinx/zynqmp-zcu102-revA.dts"
   eeprom: eeprom@54 {
    compatible = "atmel,24c08";
    reg = <0x54>;
   };
  };
  i2c@1 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <1>;
   si5341: clock-generator@36 {
    reg = <0x36>;
   };

  };
  i2c@2 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <2>;
   si570_1: clock-generator@5d {
    #clock-cells = <0>;
    compatible = "silabs,si570";
    reg = <0x5d>;
    temperature-stability = <50>;
    factory-fout = <300000000>;
    clock-frequency = <300000000>;
   };
  };
  i2c@3 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <3>;
   si570_2: clock-generator@5d {
    #clock-cells = <0>;
    compatible = "silabs,si570";
    reg = <0x5d>;
    temperature-stability = <50>;
    factory-fout = <156250000>;
    clock-frequency = <148500000>;
   };
  };
  i2c@4 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <4>;
   si5328: clock-generator@69 {
    reg = <0x69>;





   };
  };

 };

 i2c-mux@75 {
  compatible = "nxp,pca9548";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x75>;

  i2c@0 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0>;

  };
  i2c@1 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <1>;

  };
  i2c@2 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <2>;

  };
  i2c@3 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <3>;

  };
  i2c@4 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <4>;

  };
  i2c@5 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <5>;

  };
  i2c@6 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <6>;

  };
  i2c@7 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <7>;

  };
 };
};

&pcie {
 status = "okay";
};

&rtc {
 status = "okay";
};

&sata {
 status = "okay";

 ceva,p0-cominit-params = /bits/ 8 <0x18 0x40 0x18 0x28>;
 ceva,p0-comwake-params = /bits/ 8 <0x06 0x14 0x08 0x0E>;
 ceva,p0-burst-params = /bits/ 8 <0x13 0x08 0x4A 0x06>;
 ceva,p0-retry-params = /bits/ 16 <0x96A4 0x3FFC>;
 ceva,p1-cominit-params = /bits/ 8 <0x18 0x40 0x18 0x28>;
 ceva,p1-comwake-params = /bits/ 8 <0x06 0x14 0x08 0x0E>;
 ceva,p1-burst-params = /bits/ 8 <0x13 0x08 0x4A 0x06>;
 ceva,p1-retry-params = /bits/ 16 <0x96A4 0x3FFC>;
};


&sdhci1 {
 status = "okay";
 no-1-8-v;
};

&uart0 {
 status = "okay";
};

&uart1 {
 status = "okay";
};


&usb0 {
 status = "okay";
};

&watchdog0 {
 status = "okay";
};
# 11 "arch/arm64/boot/dts/xilinx/zynqmp-zcu102-revB.dts" 2

/ {
 model = "ZynqMP ZCU102 RevB";
 compatible = "xlnx,zynqmp-zcu102-revB", "xlnx,zynqmp-zcu102", "xlnx,zynqmp";
};

&gem3 {
 phy-handle = <&phyc>;
 phyc: phy@c {
  reg = <0xc>;
  ti,rx-internal-delay = <0x8>;
  ti,tx-internal-delay = <0xa>;
  ti,fifo-depth = <0x1>;
  ti,dp83867-rxctrl-strap-quirk;
 };

 /delete-node/ phy@21;
};


&i2c0 {
 i2c-mux@75 {
  i2c@2 {
   max15303@1b {
    compatible = "maxim,max15303";
    reg = <0x1b>;
   };
   /delete-node/ max15303@20;
  };
 };
};
# 11 "arch/arm64/boot/dts/xilinx/zynqmp-zcu102-rev1.0.dts" 2

/ {
 model = "ZynqMP ZCU102 Rev1.0";
 compatible = "xlnx,zynqmp-zcu102-rev1.0", "xlnx,zynqmp-zcu102", "xlnx,zynqmp";
};

&eeprom {
 #address-cells = <1>;
 #size-cells = <1>;

 board_sn: board-sn@0 {
  reg = <0x0 0x14>;
 };

 eth_mac: eth-mac@20 {
  reg = <0x20 0x6>;
 };

 board_name: board-name@d0 {
  reg = <0xd0 0x6>;
 };

 board_revision: board-revision@e0 {
  reg = <0xe0 0x3>;
 };
};
