<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › mach-powertv › interrupts.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>interrupts.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2009  Cisco Systems, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA</span>
<span class="cm"> */</span>

<span class="cp">#ifndef	_ASM_MACH_POWERTV_INTERRUPTS_H_</span>
<span class="cp">#define _ASM_MACH_POWERTV_INTERRUPTS_H_</span>

<span class="cm">/*</span>
<span class="cm"> * Defines for all of the interrupt lines</span>
<span class="cm"> */</span>

<span class="cm">/* Definitions for backward compatibility */</span>
<span class="cp">#define kIrq_Uart1		irq_uart1</span>

<span class="cp">#define ibase 0</span>

<span class="cm">/*------------- Register: int_stat_3 */</span>
<span class="cm">/* 126 unused (bit 31) */</span>
<span class="cp">#define irq_asc2video		(ibase+126)	</span><span class="cm">/* ASC 2 Video Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_asc1video		(ibase+125)	</span><span class="cm">/* ASC 1 Video Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_comms_block_wd	(ibase+124)	</span><span class="cm">/* ASC 1 Video Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_fdma_mailbox	(ibase+123)	</span><span class="cm">/* FDMA Mailbox Output */</span><span class="cp"></span>
<span class="cp">#define irq_fdma_gp		(ibase+122)	</span><span class="cm">/* FDMA GP Output */</span><span class="cp"></span>
<span class="cp">#define irq_mips_pic		(ibase+121)	</span><span class="cm">/* MIPS Performance Counter</span>
<span class="cm">						 * Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_mips_timer		(ibase+120)	</span><span class="cm">/* MIPS Timer Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_memory_protect	(ibase+119)	</span><span class="cm">/* Memory Protection Interrupt</span>
<span class="cm">						 * -- Ored by glue logic inside</span>
<span class="cm">						 *  SPARC ILC (see</span>
<span class="cm">						 *  INT_MEM_PROT_STAT, below,</span>
<span class="cm">						 *  for individual interrupts)</span>
<span class="cm">						 */</span><span class="cp"></span>
<span class="cm">/* 118 unused (bit 22) */</span>
<span class="cp">#define irq_sbag		(ibase+117)	</span><span class="cm">/* SBAG Interrupt -- Ored by</span>
<span class="cm">						 * glue logic inside SPARC ILC</span>
<span class="cm">						 * (see INT_SBAG_STAT, below,</span>
<span class="cm">						 * for individual interrupts) */</span><span class="cp"></span>
<span class="cp">#define irq_qam_b_fec		(ibase+116)	</span><span class="cm">/* QAM  B FEC Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_qam_a_fec		(ibase+115)	</span><span class="cm">/* QAM A FEC Interrupt */</span><span class="cp"></span>
<span class="cm">/* 114 unused 	(bit 18) */</span>
<span class="cp">#define irq_mailbox		(ibase+113)	</span><span class="cm">/* Mailbox Debug Interrupt  --</span>
<span class="cm">						 * Ored by glue logic inside</span>
<span class="cm">						 * SPARC ILC (see</span>
<span class="cm">						 * INT_MAILBOX_STAT, below, for</span>
<span class="cm">						 * individual interrupts) */</span><span class="cp"></span>
<span class="cp">#define irq_fuse_stat1		(ibase+112)	</span><span class="cm">/* Fuse Status 1 */</span><span class="cp"></span>
<span class="cp">#define irq_fuse_stat2		(ibase+111)	</span><span class="cm">/* Fuse Status 2 */</span><span class="cp"></span>
<span class="cp">#define irq_fuse_stat3		(ibase+110)	</span><span class="cm">/* Blitter Interrupt / Fuse</span>
<span class="cm">						 * Status 3 */</span><span class="cp"></span>
<span class="cp">#define irq_blitter		(ibase+110)	</span><span class="cm">/* Blitter Interrupt / Fuse</span>
<span class="cm">						 * Status 3 */</span><span class="cp"></span>
<span class="cp">#define irq_avc1_pp0		(ibase+109)	</span><span class="cm">/* AVC Decoder #1 PP0</span>
<span class="cm">						 * Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_avc1_pp1		(ibase+108)	</span><span class="cm">/* AVC Decoder #1 PP1</span>
<span class="cm">						 * Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_avc1_mbe		(ibase+107)	</span><span class="cm">/* AVC Decoder #1 MBE</span>
<span class="cm">						 * Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_avc2_pp0		(ibase+106)	</span><span class="cm">/* AVC Decoder #2 PP0</span>
<span class="cm">						 * Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_avc2_pp1		(ibase+105)	</span><span class="cm">/* AVC Decoder #2 PP1</span>
<span class="cm">						 * Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_avc2_mbe		(ibase+104)	</span><span class="cm">/* AVC Decoder #2 MBE</span>
<span class="cm">						 * Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_zbug_spi		(ibase+103)	</span><span class="cm">/* Zbug SPI Slave Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_qam_mod2		(ibase+102)	</span><span class="cm">/* QAM Modulator 2 DMA</span>
<span class="cm">						 * Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_ir_rx		(ibase+101)	</span><span class="cm">/* IR RX 2 Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_aud_dsp2		(ibase+100)	</span><span class="cm">/* Audio DSP #2 Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_aud_dsp1		(ibase+99)	</span><span class="cm">/* Audio DSP #1 Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_docsis		(ibase+98)	</span><span class="cm">/* DOCSIS Debug Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_sd_dvp1		(ibase+97)	</span><span class="cm">/* SD DVP #1 Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_sd_dvp2		(ibase+96)	</span><span class="cm">/* SD DVP #2 Interrupt */</span><span class="cp"></span>
<span class="cm">/*------------- Register: int_stat_2 */</span>
<span class="cp">#define irq_hd_dvp		(ibase+95)	</span><span class="cm">/* HD DVP Interrupt */</span><span class="cp"></span>
<span class="cp">#define kIrq_Prewatchdog	(ibase+94)	</span><span class="cm">/* watchdog Pre-Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_timer2		(ibase+93)	</span><span class="cm">/* Programmable Timer</span>
<span class="cm">						 * Interrupt 2 */</span><span class="cp"></span>
<span class="cp">#define irq_1394		(ibase+92)	</span><span class="cm">/* 1394 Firewire Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_usbohci		(ibase+91)	</span><span class="cm">/* USB 2.0 OHCI Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_usbehci		(ibase+90)	</span><span class="cm">/* USB 2.0 EHCI Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_pciexp		(ibase+89)	</span><span class="cm">/* PCI Express 0 Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_pciexp0		(ibase+89)	</span><span class="cm">/* PCI Express 0 Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_afe1		(ibase+88)	</span><span class="cm">/* AFE 1 Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_sata		(ibase+87)	</span><span class="cm">/* SATA 1 Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_sata1		(ibase+87)	</span><span class="cm">/* SATA 1 Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_dtcp		(ibase+86)	</span><span class="cm">/* DTCP Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_pciexp1		(ibase+85)	</span><span class="cm">/* PCI Express 1 Interrupt */</span><span class="cp"></span>
<span class="cm">/* 84 unused 	(bit 20) */</span>
<span class="cm">/* 83 unused 	(bit 19) */</span>
<span class="cm">/* 82 unused 	(bit 18) */</span>
<span class="cp">#define irq_sata2		(ibase+81)	</span><span class="cm">/* SATA2 Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_uart2		(ibase+80)	</span><span class="cm">/* UART2 Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_legacy_usb		(ibase+79)	</span><span class="cm">/* Legacy USB Host ISR (1.1</span>
<span class="cm">						 * Host module) */</span><span class="cp"></span>
<span class="cp">#define irq_pod			(ibase+78)	</span><span class="cm">/* POD Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_slave_usb		(ibase+77)	</span><span class="cm">/* Slave USB */</span><span class="cp"></span>
<span class="cp">#define irq_denc1		(ibase+76)	</span><span class="cm">/* DENC #1 VTG Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_vbi_vtg		(ibase+75)	</span><span class="cm">/* VBI VTG Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_afe2		(ibase+74)	</span><span class="cm">/* AFE 2 Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_denc2		(ibase+73)	</span><span class="cm">/* DENC #2 VTG Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_asc2		(ibase+72)	</span><span class="cm">/* ASC #2 Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_asc1		(ibase+71)	</span><span class="cm">/* ASC #1 Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_mod_dma		(ibase+70)	</span><span class="cm">/* Modulator DMA Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_byte_eng1		(ibase+69)	</span><span class="cm">/* Byte Engine Interrupt [1] */</span><span class="cp"></span>
<span class="cp">#define irq_byte_eng0		(ibase+68)	</span><span class="cm">/* Byte Engine Interrupt [0] */</span><span class="cp"></span>
<span class="cm">/* 67 unused 	(bit 03) */</span>
<span class="cm">/* 66 unused 	(bit 02) */</span>
<span class="cm">/* 65 unused 	(bit 01) */</span>
<span class="cm">/* 64 unused 	(bit 00) */</span>
<span class="cm">/*------------- Register: int_stat_1 */</span>
<span class="cm">/* 63 unused 	(bit 31) */</span>
<span class="cm">/* 62 unused 	(bit 30) */</span>
<span class="cm">/* 61 unused 	(bit 29) */</span>
<span class="cm">/* 60 unused 	(bit 28) */</span>
<span class="cm">/* 59 unused 	(bit 27) */</span>
<span class="cm">/* 58 unused 	(bit 26) */</span>
<span class="cm">/* 57 unused 	(bit 25) */</span>
<span class="cm">/* 56 unused 	(bit 24) */</span>
<span class="cp">#define irq_buf_dma_mem2mem	(ibase+55)	</span><span class="cm">/* BufDMA Memory to Memory</span>
<span class="cm">						 * Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_buf_dma_usbtransmit	(ibase+54)	</span><span class="cm">/* BufDMA USB Transmit</span>
<span class="cm">						 * Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_buf_dma_qpskpodtransmit (ibase+53)	</span><span class="cm">/* BufDMA QPSK/POD Tramsit</span>
<span class="cm">						 * Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_buf_dma_transmit_error (ibase+52)	</span><span class="cm">/* BufDMA Transmit Error</span>
<span class="cm">						 * Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_buf_dma_usbrecv	(ibase+51)	</span><span class="cm">/* BufDMA USB Receive</span>
<span class="cm">						 * Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_buf_dma_qpskpodrecv	(ibase+50)	</span><span class="cm">/* BufDMA QPSK/POD Receive</span>
<span class="cm">						 * Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_buf_dma_recv_error	(ibase+49)	</span><span class="cm">/* BufDMA Receive Error</span>
<span class="cm">						 * Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_qamdma_transmit_play (ibase+48)	</span><span class="cm">/* QAMDMA Transmit/Play</span>
<span class="cm">						 * Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_qamdma_transmit_error (ibase+47)	</span><span class="cm">/* QAMDMA Transmit Error</span>
<span class="cm">						 * Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_qamdma_recv2high	(ibase+46)	</span><span class="cm">/* QAMDMA Receive 2 High</span>
<span class="cm">						 * (Chans 63-32) */</span><span class="cp"></span>
<span class="cp">#define irq_qamdma_recv2low	(ibase+45)	</span><span class="cm">/* QAMDMA Receive 2 Low</span>
<span class="cm">						 * (Chans 31-0) */</span><span class="cp"></span>
<span class="cp">#define irq_qamdma_recv1high	(ibase+44)	</span><span class="cm">/* QAMDMA Receive 1 High</span>
<span class="cm">						 * (Chans 63-32) */</span><span class="cp"></span>
<span class="cp">#define irq_qamdma_recv1low	(ibase+43)	</span><span class="cm">/* QAMDMA Receive 1 Low</span>
<span class="cm">						 * (Chans 31-0) */</span><span class="cp"></span>
<span class="cp">#define irq_qamdma_recv_error	(ibase+42)	</span><span class="cm">/* QAMDMA Receive Error</span>
<span class="cm">						 * Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_mpegsplice		(ibase+41)	</span><span class="cm">/* MPEG Splice Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_deinterlace_rdy	(ibase+40)	</span><span class="cm">/* Deinterlacer Frame Ready</span>
<span class="cm">						 * Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_ext_in0		(ibase+39)	</span><span class="cm">/* External Interrupt irq_in0 */</span><span class="cp"></span>
<span class="cp">#define irq_gpio3		(ibase+38)	</span><span class="cm">/* GP I/O IRQ 3 - From GP I/O</span>
<span class="cm">						 * Module */</span><span class="cp"></span>
<span class="cp">#define irq_gpio2		(ibase+37)	</span><span class="cm">/* GP I/O IRQ 2 - From GP I/O</span>
<span class="cm">						 * Module (ABE_intN) */</span><span class="cp"></span>
<span class="cp">#define irq_pcrcmplt1		(ibase+36)	</span><span class="cm">/* PCR Capture Complete  or</span>
<span class="cm">						 * Discontinuity 1 */</span><span class="cp"></span>
<span class="cp">#define irq_pcrcmplt2		(ibase+35)	</span><span class="cm">/* PCR Capture Complete or</span>
<span class="cm">						 * Discontinuity 2 */</span><span class="cp"></span>
<span class="cp">#define irq_parse_peierr	(ibase+34)	</span><span class="cm">/* PID Parser Error Detect</span>
<span class="cm">						 * (PEI) */</span><span class="cp"></span>
<span class="cp">#define irq_parse_cont_err	(ibase+33)	</span><span class="cm">/* PID Parser continuity error</span>
<span class="cm">						 * detect */</span><span class="cp"></span>
<span class="cp">#define irq_ds1framer		(ibase+32)	</span><span class="cm">/* DS1 Framer Interrupt */</span><span class="cp"></span>
<span class="cm">/*------------- Register: int_stat_0 */</span>
<span class="cp">#define irq_gpio1		(ibase+31)	</span><span class="cm">/* GP I/O IRQ 1 - From GP I/O</span>
<span class="cm">						 * Module */</span><span class="cp"></span>
<span class="cp">#define irq_gpio0		(ibase+30)	</span><span class="cm">/* GP I/O IRQ 0 - From GP I/O</span>
<span class="cm">						 * Module */</span><span class="cp"></span>
<span class="cp">#define irq_qpsk_out_aloha	(ibase+29)	</span><span class="cm">/* QPSK Output Slotted Aloha</span>
<span class="cm">						 * (chan 3) Transmission</span>
<span class="cm">						 * Completed OK */</span><span class="cp"></span>
<span class="cp">#define irq_qpsk_out_tdma	(ibase+28)	</span><span class="cm">/* QPSK Output TDMA (chan 2)</span>
<span class="cm">						 * Transmission Completed OK */</span><span class="cp"></span>
<span class="cp">#define irq_qpsk_out_reserve	(ibase+27)	</span><span class="cm">/* QPSK Output Reservation</span>
<span class="cm">						 * (chan 1) Transmission</span>
<span class="cm">						 * Completed OK */</span><span class="cp"></span>
<span class="cp">#define irq_qpsk_out_aloha_err	(ibase+26)	</span><span class="cm">/* QPSK Output Slotted Aloha</span>
<span class="cm">						 * (chan 3)Transmission</span>
<span class="cm">						 * completed with Errors. */</span><span class="cp"></span>
<span class="cp">#define irq_qpsk_out_tdma_err	(ibase+25)	</span><span class="cm">/* QPSK Output TDMA (chan 2)</span>
<span class="cm">						 * Transmission completed with</span>
<span class="cm">						 * Errors. */</span><span class="cp"></span>
<span class="cp">#define irq_qpsk_out_rsrv_err	(ibase+24)	</span><span class="cm">/* QPSK Output Reservation</span>
<span class="cm">						 * (chan 1) Transmission</span>
<span class="cm">						 * completed with Errors */</span><span class="cp"></span>
<span class="cp">#define irq_aloha_fail		(ibase+23)	</span><span class="cm">/* Unsuccessful Resend of Aloha</span>
<span class="cm">						 * for N times. Aloha retry</span>
<span class="cm">						 * timeout for channel 3. */</span><span class="cp"></span>
<span class="cp">#define irq_timer1		(ibase+22)	</span><span class="cm">/* Programmable Timer</span>
<span class="cm">						 * Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_keyboard		(ibase+21)	</span><span class="cm">/* Keyboard Module Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_i2c			(ibase+20)	</span><span class="cm">/* I2C Module Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_spi			(ibase+19)	</span><span class="cm">/* SPI Module Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_irblaster		(ibase+18)	</span><span class="cm">/* IR Blaster Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_splice_detect	(ibase+17)	</span><span class="cm">/* PID Key Change Interrupt or</span>
<span class="cm">						 * Splice Detect Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_se_micro		(ibase+16)	</span><span class="cm">/* Secure Micro I/F Module</span>
<span class="cm">						 * Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_uart1		(ibase+15)	</span><span class="cm">/* UART Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_irrecv		(ibase+14)	</span><span class="cm">/* IR Receiver Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_host_int1		(ibase+13)	</span><span class="cm">/* Host-to-Host Interrupt 1 */</span><span class="cp"></span>
<span class="cp">#define irq_host_int0		(ibase+12)	</span><span class="cm">/* Host-to-Host Interrupt 0 */</span><span class="cp"></span>
<span class="cp">#define irq_qpsk_hecerr		(ibase+11)	</span><span class="cm">/* QPSK HEC Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_qpsk_crcerr		(ibase+10)	</span><span class="cm">/* QPSK AAL-5 CRC Error</span>
<span class="cm">						 * Interrupt */</span><span class="cp"></span>
<span class="cm">/* 9 unused 	(bit 09) */</span>
<span class="cm">/* 8 unused 	(bit 08) */</span>
<span class="cp">#define irq_psicrcerr		(ibase+7) 	</span><span class="cm">/* QAM PSI CRC Error</span>
<span class="cm">						 * Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_psilength_err	(ibase+6) 	</span><span class="cm">/* QAM PSI Length Error</span>
<span class="cm">						 * Interrupt */</span><span class="cp"></span>
<span class="cp">#define irq_esfforward		(ibase+5) 	</span><span class="cm">/* ESF Interrupt Mark From</span>
<span class="cm">						 * Forward Path Reference -</span>
<span class="cm">						 * every 3ms when forward Mbits</span>
<span class="cm">						 * and forward slot control</span>
<span class="cm">						 * bytes are updated. */</span><span class="cp"></span>
<span class="cp">#define irq_esfreverse		(ibase+4) 	</span><span class="cm">/* ESF Interrupt Mark from</span>
<span class="cm">						 * Reverse Path Reference -</span>
<span class="cm">						 * delayed from forward mark by</span>
<span class="cm">						 * the ranging delay plus a</span>
<span class="cm">						 * fixed amount. When reverse</span>
<span class="cm">						 * Mbits and reverse slot</span>
<span class="cm">						 * control bytes are updated.</span>
<span class="cm">						 * Occurs every 3ms for 3.0M and</span>
<span class="cm">						 * 1.554 M upstream rates and</span>
<span class="cm">						 * every 6 ms for 256K upstream</span>
<span class="cm">						 * rate. */</span><span class="cp"></span>
<span class="cp">#define irq_aloha_timeout	(ibase+3) 	</span><span class="cm">/* Slotted-Aloha timeout on</span>
<span class="cm">						 * Channel 1. */</span><span class="cp"></span>
<span class="cp">#define irq_reservation		(ibase+2) 	</span><span class="cm">/* Partial (or Incremental)</span>
<span class="cm">						 * Reservation Message Completed</span>
<span class="cm">						 * or Slotted aloha verify for</span>
<span class="cm">						 * channel 1. */</span><span class="cp"></span>
<span class="cp">#define irq_aloha3		(ibase+1) 	</span><span class="cm">/* Slotted-Aloha Message Verify</span>
<span class="cm">						 * Interrupt or Reservation</span>
<span class="cm">						 * increment completed for</span>
<span class="cm">						 * channel 3. */</span><span class="cp"></span>
<span class="cp">#define irq_mpeg_d		(ibase+0) 	</span><span class="cm">/* MPEG Decoder Interrupt */</span><span class="cp"></span>
<span class="cp">#endif	</span><span class="cm">/* _ASM_MACH_POWERTV_INTERRUPTS_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
