Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Mar 20 10:52:44 2025
| Host         : PC-075 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file rp_top_timing_summary_routed.rpt -pb rp_top_timing_summary_routed.pb -rpx rp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : rp_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.448        0.000                      0                  127        0.127        0.000                      0                  127        9.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                16.448        0.000                      0                  127        0.127        0.000                      0                  127        9.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       16.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.448ns  (required time - arrival time)
  Source:                 ce_gen_baud_i/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_baud_i/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.766ns (25.816%)  route 2.201ns (74.184%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.738     5.372    ce_gen_baud_i/CLK_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  ce_gen_baud_i/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     5.890 r  ce_gen_baud_i/cnt_reg[5]/Q
                         net (fo=5, routed)           1.184     7.074    ce_gen_baud_i/cnt[5]
    SLICE_X38Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.198 f  ce_gen_baud_i/cnt[8]_i_4/O
                         net (fo=2, routed)           0.477     7.675    ce_gen_baud_i/cnt[8]_i_4_n_0
    SLICE_X38Y52         LUT4 (Prop_lut4_I3_O)        0.124     7.799 r  ce_gen_baud_i/cnt[7]_i_1/O
                         net (fo=5, routed)           0.540     8.339    ce_gen_baud_i/cnt[7]_i_1_n_0
    SLICE_X38Y53         FDRE                                         r  ce_gen_baud_i/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.562    24.920    ce_gen_baud_i/CLK_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  ce_gen_baud_i/cnt_reg[1]/C
                         clock pessimism              0.453    25.372    
                         clock uncertainty           -0.061    25.311    
    SLICE_X38Y53         FDRE (Setup_fdre_C_R)       -0.524    24.787    ce_gen_baud_i/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         24.787    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                 16.448    

Slack (MET) :             16.448ns  (required time - arrival time)
  Source:                 ce_gen_baud_i/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_baud_i/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.766ns (25.816%)  route 2.201ns (74.184%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.738     5.372    ce_gen_baud_i/CLK_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  ce_gen_baud_i/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     5.890 r  ce_gen_baud_i/cnt_reg[5]/Q
                         net (fo=5, routed)           1.184     7.074    ce_gen_baud_i/cnt[5]
    SLICE_X38Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.198 f  ce_gen_baud_i/cnt[8]_i_4/O
                         net (fo=2, routed)           0.477     7.675    ce_gen_baud_i/cnt[8]_i_4_n_0
    SLICE_X38Y52         LUT4 (Prop_lut4_I3_O)        0.124     7.799 r  ce_gen_baud_i/cnt[7]_i_1/O
                         net (fo=5, routed)           0.540     8.339    ce_gen_baud_i/cnt[7]_i_1_n_0
    SLICE_X38Y53         FDRE                                         r  ce_gen_baud_i/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.562    24.920    ce_gen_baud_i/CLK_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  ce_gen_baud_i/cnt_reg[4]/C
                         clock pessimism              0.453    25.372    
                         clock uncertainty           -0.061    25.311    
    SLICE_X38Y53         FDRE (Setup_fdre_C_R)       -0.524    24.787    ce_gen_baud_i/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         24.787    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                 16.448    

Slack (MET) :             16.448ns  (required time - arrival time)
  Source:                 ce_gen_baud_i/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_baud_i/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.766ns (25.816%)  route 2.201ns (74.184%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.738     5.372    ce_gen_baud_i/CLK_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  ce_gen_baud_i/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     5.890 r  ce_gen_baud_i/cnt_reg[5]/Q
                         net (fo=5, routed)           1.184     7.074    ce_gen_baud_i/cnt[5]
    SLICE_X38Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.198 f  ce_gen_baud_i/cnt[8]_i_4/O
                         net (fo=2, routed)           0.477     7.675    ce_gen_baud_i/cnt[8]_i_4_n_0
    SLICE_X38Y52         LUT4 (Prop_lut4_I3_O)        0.124     7.799 r  ce_gen_baud_i/cnt[7]_i_1/O
                         net (fo=5, routed)           0.540     8.339    ce_gen_baud_i/cnt[7]_i_1_n_0
    SLICE_X38Y53         FDRE                                         r  ce_gen_baud_i/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.562    24.920    ce_gen_baud_i/CLK_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  ce_gen_baud_i/cnt_reg[5]/C
                         clock pessimism              0.453    25.372    
                         clock uncertainty           -0.061    25.311    
    SLICE_X38Y53         FDRE (Setup_fdre_C_R)       -0.524    24.787    ce_gen_baud_i/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         24.787    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                 16.448    

Slack (MET) :             16.448ns  (required time - arrival time)
  Source:                 ce_gen_baud_i/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_baud_i/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.766ns (25.816%)  route 2.201ns (74.184%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.738     5.372    ce_gen_baud_i/CLK_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  ce_gen_baud_i/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     5.890 r  ce_gen_baud_i/cnt_reg[5]/Q
                         net (fo=5, routed)           1.184     7.074    ce_gen_baud_i/cnt[5]
    SLICE_X38Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.198 f  ce_gen_baud_i/cnt[8]_i_4/O
                         net (fo=2, routed)           0.477     7.675    ce_gen_baud_i/cnt[8]_i_4_n_0
    SLICE_X38Y52         LUT4 (Prop_lut4_I3_O)        0.124     7.799 r  ce_gen_baud_i/cnt[7]_i_1/O
                         net (fo=5, routed)           0.540     8.339    ce_gen_baud_i/cnt[7]_i_1_n_0
    SLICE_X38Y53         FDRE                                         r  ce_gen_baud_i/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.562    24.920    ce_gen_baud_i/CLK_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  ce_gen_baud_i/cnt_reg[7]/C
                         clock pessimism              0.453    25.372    
                         clock uncertainty           -0.061    25.311    
    SLICE_X38Y53         FDRE (Setup_fdre_C_R)       -0.524    24.787    ce_gen_baud_i/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         24.787    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                 16.448    

Slack (MET) :             16.452ns  (required time - arrival time)
  Source:                 ce_gen_100_Hz_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_100_Hz_i/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.704ns (23.189%)  route 2.332ns (76.811%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 24.921 - 20.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.740     5.374    ce_gen_100_Hz_i/CLK_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  ce_gen_100_Hz_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.830 f  ce_gen_100_Hz_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.670     6.500    ce_gen_100_Hz_i/cnt_reg_n_0_[0]
    SLICE_X40Y54         LUT3 (Prop_lut3_I2_O)        0.124     6.624 f  ce_gen_100_Hz_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.867     7.492    ce_gen_100_Hz_i/cnt[18]_i_4_n_0
    SLICE_X40Y54         LUT5 (Prop_lut5_I2_O)        0.124     7.616 r  ce_gen_100_Hz_i/cnt[18]_i_1/O
                         net (fo=19, routed)          0.794     8.410    ce_gen_100_Hz_i/cnt[18]_i_1_n_0
    SLICE_X41Y54         FDRE                                         r  ce_gen_100_Hz_i/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.563    24.921    ce_gen_100_Hz_i/CLK_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  ce_gen_100_Hz_i/cnt_reg[10]/C
                         clock pessimism              0.432    25.352    
                         clock uncertainty           -0.061    25.291    
    SLICE_X41Y54         FDRE (Setup_fdre_C_R)       -0.429    24.862    ce_gen_100_Hz_i/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         24.862    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                 16.452    

Slack (MET) :             16.452ns  (required time - arrival time)
  Source:                 ce_gen_100_Hz_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_100_Hz_i/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.704ns (23.189%)  route 2.332ns (76.811%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 24.921 - 20.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.740     5.374    ce_gen_100_Hz_i/CLK_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  ce_gen_100_Hz_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.830 f  ce_gen_100_Hz_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.670     6.500    ce_gen_100_Hz_i/cnt_reg_n_0_[0]
    SLICE_X40Y54         LUT3 (Prop_lut3_I2_O)        0.124     6.624 f  ce_gen_100_Hz_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.867     7.492    ce_gen_100_Hz_i/cnt[18]_i_4_n_0
    SLICE_X40Y54         LUT5 (Prop_lut5_I2_O)        0.124     7.616 r  ce_gen_100_Hz_i/cnt[18]_i_1/O
                         net (fo=19, routed)          0.794     8.410    ce_gen_100_Hz_i/cnt[18]_i_1_n_0
    SLICE_X41Y54         FDRE                                         r  ce_gen_100_Hz_i/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.563    24.921    ce_gen_100_Hz_i/CLK_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  ce_gen_100_Hz_i/cnt_reg[11]/C
                         clock pessimism              0.432    25.352    
                         clock uncertainty           -0.061    25.291    
    SLICE_X41Y54         FDRE (Setup_fdre_C_R)       -0.429    24.862    ce_gen_100_Hz_i/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         24.862    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                 16.452    

Slack (MET) :             16.452ns  (required time - arrival time)
  Source:                 ce_gen_100_Hz_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_100_Hz_i/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.704ns (23.189%)  route 2.332ns (76.811%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 24.921 - 20.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.740     5.374    ce_gen_100_Hz_i/CLK_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  ce_gen_100_Hz_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.830 f  ce_gen_100_Hz_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.670     6.500    ce_gen_100_Hz_i/cnt_reg_n_0_[0]
    SLICE_X40Y54         LUT3 (Prop_lut3_I2_O)        0.124     6.624 f  ce_gen_100_Hz_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.867     7.492    ce_gen_100_Hz_i/cnt[18]_i_4_n_0
    SLICE_X40Y54         LUT5 (Prop_lut5_I2_O)        0.124     7.616 r  ce_gen_100_Hz_i/cnt[18]_i_1/O
                         net (fo=19, routed)          0.794     8.410    ce_gen_100_Hz_i/cnt[18]_i_1_n_0
    SLICE_X41Y54         FDRE                                         r  ce_gen_100_Hz_i/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.563    24.921    ce_gen_100_Hz_i/CLK_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  ce_gen_100_Hz_i/cnt_reg[12]/C
                         clock pessimism              0.432    25.352    
                         clock uncertainty           -0.061    25.291    
    SLICE_X41Y54         FDRE (Setup_fdre_C_R)       -0.429    24.862    ce_gen_100_Hz_i/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         24.862    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                 16.452    

Slack (MET) :             16.452ns  (required time - arrival time)
  Source:                 ce_gen_100_Hz_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_100_Hz_i/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.704ns (23.189%)  route 2.332ns (76.811%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 24.921 - 20.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.740     5.374    ce_gen_100_Hz_i/CLK_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  ce_gen_100_Hz_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.830 f  ce_gen_100_Hz_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.670     6.500    ce_gen_100_Hz_i/cnt_reg_n_0_[0]
    SLICE_X40Y54         LUT3 (Prop_lut3_I2_O)        0.124     6.624 f  ce_gen_100_Hz_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.867     7.492    ce_gen_100_Hz_i/cnt[18]_i_4_n_0
    SLICE_X40Y54         LUT5 (Prop_lut5_I2_O)        0.124     7.616 r  ce_gen_100_Hz_i/cnt[18]_i_1/O
                         net (fo=19, routed)          0.794     8.410    ce_gen_100_Hz_i/cnt[18]_i_1_n_0
    SLICE_X41Y54         FDRE                                         r  ce_gen_100_Hz_i/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.563    24.921    ce_gen_100_Hz_i/CLK_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  ce_gen_100_Hz_i/cnt_reg[9]/C
                         clock pessimism              0.432    25.352    
                         clock uncertainty           -0.061    25.291    
    SLICE_X41Y54         FDRE (Setup_fdre_C_R)       -0.429    24.862    ce_gen_100_Hz_i/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         24.862    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                 16.452    

Slack (MET) :             16.531ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.704ns (23.840%)  route 2.249ns (76.159%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.737     5.371    seg_disp_driver_i/CLK
    SLICE_X40Y61         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           1.109     6.936    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X41Y61         LUT6 (Prop_lut6_I0_O)        0.124     7.060 f  seg_disp_driver_i/cnt_clk_en_seg[13]_i_4/O
                         net (fo=1, routed)           0.405     7.465    seg_disp_driver_i/cnt_clk_en_seg[13]_i_4_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.589 r  seg_disp_driver_i/cnt_clk_en_seg[13]_i_1/O
                         net (fo=14, routed)          0.735     8.324    seg_disp_driver_i/cnt_clk_en_seg[13]_i_1_n_0
    SLICE_X40Y62         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.559    24.917    seg_disp_driver_i/CLK
    SLICE_X40Y62         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[13]/C
                         clock pessimism              0.429    25.345    
                         clock uncertainty           -0.061    25.284    
    SLICE_X40Y62         FDRE (Setup_fdre_C_R)       -0.429    24.855    seg_disp_driver_i/cnt_clk_en_seg_reg[13]
  -------------------------------------------------------------------
                         required time                         24.855    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                 16.531    

Slack (MET) :             16.581ns  (required time - arrival time)
  Source:                 ce_gen_100_Hz_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_100_Hz_i/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.704ns (24.247%)  route 2.199ns (75.753%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 24.921 - 20.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.740     5.374    ce_gen_100_Hz_i/CLK_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  ce_gen_100_Hz_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.830 f  ce_gen_100_Hz_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.670     6.500    ce_gen_100_Hz_i/cnt_reg_n_0_[0]
    SLICE_X40Y54         LUT3 (Prop_lut3_I2_O)        0.124     6.624 f  ce_gen_100_Hz_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.867     7.492    ce_gen_100_Hz_i/cnt[18]_i_4_n_0
    SLICE_X40Y54         LUT5 (Prop_lut5_I2_O)        0.124     7.616 r  ce_gen_100_Hz_i/cnt[18]_i_1/O
                         net (fo=19, routed)          0.662     8.278    ce_gen_100_Hz_i/cnt[18]_i_1_n_0
    SLICE_X41Y56         FDRE                                         r  ce_gen_100_Hz_i/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.563    24.921    ce_gen_100_Hz_i/CLK_IBUF_BUFG
    SLICE_X41Y56         FDRE                                         r  ce_gen_100_Hz_i/cnt_reg[17]/C
                         clock pessimism              0.429    25.349    
                         clock uncertainty           -0.061    25.288    
    SLICE_X41Y56         FDRE (Setup_fdre_C_R)       -0.429    24.859    ce_gen_100_Hz_i/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         24.859    
                         arrival time                          -8.278    
  -------------------------------------------------------------------
                         slack                                 16.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ce_gen_baud_i/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_baud_i/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.171%)  route 0.075ns (28.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.586     1.464    ce_gen_baud_i/CLK_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  ce_gen_baud_i/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  ce_gen_baud_i/cnt_reg[6]/Q
                         net (fo=5, routed)           0.075     1.680    ce_gen_baud_i/cnt[6]
    SLICE_X38Y53         LUT5 (Prop_lut5_I4_O)        0.045     1.725 r  ce_gen_baud_i/cnt[7]_i_2/O
                         net (fo=1, routed)           0.000     1.725    ce_gen_baud_i/cnt[7]_i_2_n_0
    SLICE_X38Y53         FDRE                                         r  ce_gen_baud_i/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.856     1.981    ce_gen_baud_i/CLK_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  ce_gen_baud_i/cnt_reg[7]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X38Y53         FDRE (Hold_fdre_C_D)         0.121     1.598    ce_gen_baud_i/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ce_gen_baud_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_baud_i/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.184%)  route 0.099ns (34.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.586     1.464    ce_gen_baud_i/CLK_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  ce_gen_baud_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  ce_gen_baud_i/cnt_reg[0]/Q
                         net (fo=10, routed)          0.099     1.704    ce_gen_baud_i/cnt[0]
    SLICE_X38Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.749 r  ce_gen_baud_i/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.749    ce_gen_baud_i/cnt[1]_i_1_n_0
    SLICE_X38Y53         FDRE                                         r  ce_gen_baud_i/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.856     1.981    ce_gen_baud_i/CLK_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  ce_gen_baud_i/cnt_reg[1]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X38Y53         FDRE (Hold_fdre_C_D)         0.121     1.598    ce_gen_baud_i/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 btn_W_i/sync_reg_i/sig_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_W_i/sync_reg_i/SIG_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.589     1.467    btn_W_i/sync_reg_i/CLK_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  btn_W_i/sync_reg_i/sig_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.148     1.615 r  btn_W_i/sync_reg_i/sig_reg_reg/Q
                         net (fo=1, routed)           0.059     1.674    btn_W_i/sync_reg_i/sig_reg
    SLICE_X42Y52         FDRE                                         r  btn_W_i/sync_reg_i/SIG_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.859     1.984    btn_W_i/sync_reg_i/CLK_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  btn_W_i/sync_reg_i/SIG_OUT_reg/C
                         clock pessimism             -0.517     1.467    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.022     1.489    btn_W_i/sync_reg_i/SIG_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 btn_W_i/debouncer_i/BTN_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_W_i/edge_detector_i/Btn_delayed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.253%)  route 0.140ns (49.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.589     1.467    btn_W_i/debouncer_i/CLK_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  btn_W_i/debouncer_i/BTN_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  btn_W_i/debouncer_i/BTN_OUT_reg/Q
                         net (fo=3, routed)           0.140     1.748    btn_W_i/edge_detector_i/Btn_delayed_reg_0
    SLICE_X40Y51         FDRE                                         r  btn_W_i/edge_detector_i/Btn_delayed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.859     1.984    btn_W_i/edge_detector_i/CLK_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  btn_W_i/edge_detector_i/Btn_delayed_reg/C
                         clock pessimism             -0.501     1.483    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.075     1.558    btn_W_i/edge_detector_i/Btn_delayed_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 btn_W_i/edge_detector_i/Btn_delayed_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_W_i/edge_detector_i/EDGE_POS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.589     1.467    btn_W_i/edge_detector_i/CLK_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  btn_W_i/edge_detector_i/Btn_delayed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.128     1.595 f  btn_W_i/edge_detector_i/Btn_delayed_reg/Q
                         net (fo=1, routed)           0.062     1.657    btn_W_i/edge_detector_i/Btn_delayed
    SLICE_X40Y51         LUT3 (Prop_lut3_I1_O)        0.099     1.756 r  btn_W_i/edge_detector_i/EDGE_POS_i_1/O
                         net (fo=1, routed)           0.000     1.756    btn_W_i/edge_detector_i/EDGE_POS_i_1_n_0
    SLICE_X40Y51         FDRE                                         r  btn_W_i/edge_detector_i/EDGE_POS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.859     1.984    btn_W_i/edge_detector_i/CLK_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  btn_W_i/edge_detector_i/EDGE_POS_reg/C
                         clock pessimism             -0.517     1.467    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.091     1.558    btn_W_i/edge_detector_i/EDGE_POS_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ce_gen_baud_i/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_baud_i/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.213ns (64.258%)  route 0.118ns (35.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.586     1.464    ce_gen_baud_i/CLK_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  ce_gen_baud_i/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  ce_gen_baud_i/cnt_reg[4]/Q
                         net (fo=7, routed)           0.118     1.747    ce_gen_baud_i/cnt[4]
    SLICE_X39Y53         LUT4 (Prop_lut4_I2_O)        0.049     1.796 r  ce_gen_baud_i/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.796    ce_gen_baud_i/cnt_0[6]
    SLICE_X39Y53         FDRE                                         r  ce_gen_baud_i/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.856     1.981    ce_gen_baud_i/CLK_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  ce_gen_baud_i/cnt_reg[6]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.104     1.581    ce_gen_baud_i/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 uart_tx_i/cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_i/cnt_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.230%)  route 0.163ns (46.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.587     1.465    uart_tx_i/CLK_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  uart_tx_i/cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  uart_tx_i/cnt_reg_reg[1]/Q
                         net (fo=6, routed)           0.163     1.770    uart_tx_i/cnt_reg_reg_n_0_[1]
    SLICE_X41Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.815 r  uart_tx_i/cnt_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.815    uart_tx_i/cnt_reg[5]
    SLICE_X41Y51         FDRE                                         r  uart_tx_i/cnt_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.859     1.984    uart_tx_i/CLK_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  uart_tx_i/cnt_reg_reg[5]/C
                         clock pessimism             -0.481     1.503    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.091     1.594    uart_tx_i/cnt_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/DISP_DIG_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.565%)  route 0.099ns (30.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.587     1.465    seg_disp_driver_i/CLK
    SLICE_X41Y59         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/Q
                         net (fo=7, routed)           0.099     1.692    seg_disp_driver_i/pres_st_seg_mux[0]
    SLICE_X41Y59         LUT3 (Prop_lut3_I1_O)        0.099     1.791 r  seg_disp_driver_i/DISP_DIG[3]_i_1/O
                         net (fo=1, routed)           0.000     1.791    seg_disp_driver_i/disp_dig_s[3]
    SLICE_X41Y59         FDRE                                         r  seg_disp_driver_i/DISP_DIG_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.857     1.982    seg_disp_driver_i/CLK
    SLICE_X41Y59         FDRE                                         r  seg_disp_driver_i/DISP_DIG_reg[3]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X41Y59         FDRE (Hold_fdre_C_D)         0.092     1.557    seg_disp_driver_i/DISP_DIG_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ce_gen_baud_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_baud_i/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.359%)  route 0.183ns (49.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.586     1.464    ce_gen_baud_i/CLK_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  ce_gen_baud_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  ce_gen_baud_i/cnt_reg[0]/Q
                         net (fo=10, routed)          0.183     1.788    ce_gen_baud_i/cnt[0]
    SLICE_X38Y53         LUT6 (Prop_lut6_I4_O)        0.045     1.833 r  ce_gen_baud_i/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.833    ce_gen_baud_i/cnt[5]_i_1_n_0
    SLICE_X38Y53         FDRE                                         r  ce_gen_baud_i/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.856     1.981    ce_gen_baud_i/CLK_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  ce_gen_baud_i/cnt_reg[5]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X38Y53         FDRE (Hold_fdre_C_D)         0.121     1.598    ce_gen_baud_i/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 uart_tx_i/FSM_sequential_pres_st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_i/TX_DATA_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.513%)  route 0.175ns (48.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.589     1.467    uart_tx_i/CLK_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  uart_tx_i/FSM_sequential_pres_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  uart_tx_i/FSM_sequential_pres_st_reg[0]/Q
                         net (fo=4, routed)           0.175     1.783    uart_tx_i/FSM_sequential_pres_st_reg_n_0_[0]
    SLICE_X39Y51         LUT5 (Prop_lut5_I3_O)        0.045     1.828 r  uart_tx_i/TX_DATA_OUT_i_1/O
                         net (fo=1, routed)           0.000     1.828    uart_tx_i/TX_DATA_OUT_i_1_n_0
    SLICE_X39Y51         FDRE                                         r  uart_tx_i/TX_DATA_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.857     1.982    uart_tx_i/CLK_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  uart_tx_i/TX_DATA_OUT_reg/C
                         clock pessimism             -0.481     1.501    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.091     1.592    uart_tx_i/TX_DATA_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y52    btn_W_i/debouncer_i/BTN_OUT_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y53    btn_W_i/debouncer_i/shreg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y53    btn_W_i/debouncer_i/shreg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y53    btn_W_i/debouncer_i/shreg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y53    btn_W_i/debouncer_i/shreg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y53    btn_W_i/debouncer_i/shreg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y53    btn_W_i/debouncer_i/shreg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y51    btn_W_i/edge_detector_i/Btn_delayed_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y51    btn_W_i/edge_detector_i/EDGE_POS_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y52    btn_W_i/debouncer_i/BTN_OUT_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y52    btn_W_i/debouncer_i/BTN_OUT_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y53    btn_W_i/debouncer_i/shreg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y53    btn_W_i/debouncer_i/shreg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y53    btn_W_i/debouncer_i/shreg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y53    btn_W_i/debouncer_i/shreg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y53    btn_W_i/debouncer_i/shreg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y53    btn_W_i/debouncer_i/shreg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y53    btn_W_i/debouncer_i/shreg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y53    btn_W_i/debouncer_i/shreg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y52    btn_W_i/debouncer_i/BTN_OUT_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y52    btn_W_i/debouncer_i/BTN_OUT_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y53    btn_W_i/debouncer_i/shreg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y53    btn_W_i/debouncer_i/shreg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y53    btn_W_i/debouncer_i/shreg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y53    btn_W_i/debouncer_i/shreg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y53    btn_W_i/debouncer_i/shreg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y53    btn_W_i/debouncer_i/shreg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y53    btn_W_i/debouncer_i/shreg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y53    btn_W_i/debouncer_i/shreg_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg_disp_driver_i/DISP_DIG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_DIG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.958ns  (logic 4.721ns (67.846%)  route 2.237ns (32.154%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.736     5.370    seg_disp_driver_i/CLK
    SLICE_X41Y62         FDRE                                         r  seg_disp_driver_i/DISP_DIG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  seg_disp_driver_i/DISP_DIG_reg[2]/Q
                         net (fo=1, routed)           2.237     8.063    DISP_DIG_OBUF[2]
    K17                  OBUF (Prop_obuf_I_O)         4.265    12.328 r  DISP_DIG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.328    DISP_DIG[2]
    K17                                                               r  DISP_DIG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/DISP_SEG_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.889ns  (logic 4.782ns (69.417%)  route 2.107ns (30.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.733     5.367    seg_disp_driver_i/CLK
    SLICE_X42Y65         FDRE                                         r  seg_disp_driver_i/DISP_SEG_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518     5.885 r  seg_disp_driver_i/DISP_SEG_reg[6]/Q
                         net (fo=1, routed)           2.107     7.992    DISP_SEG_OBUF[6]
    L16                  OBUF (Prop_obuf_I_O)         4.264    12.256 r  DISP_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.256    DISP_SEG[6]
    L16                                                               r  DISP_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/DISP_DIG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_DIG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.809ns  (logic 4.718ns (69.282%)  route 2.092ns (30.718%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.736     5.370    seg_disp_driver_i/CLK
    SLICE_X41Y62         FDRE                                         r  seg_disp_driver_i/DISP_DIG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  seg_disp_driver_i/DISP_DIG_reg[1]/Q
                         net (fo=1, routed)           2.092     7.918    DISP_DIG_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         4.262    12.180 r  DISP_DIG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.180    DISP_DIG[1]
    K18                                                               r  DISP_DIG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/DISP_SEG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_SEG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.639ns  (logic 4.757ns (71.656%)  route 1.882ns (28.344%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.739     5.373    seg_disp_driver_i/CLK
    SLICE_X42Y58         FDRE                                         r  seg_disp_driver_i/DISP_SEG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.891 r  seg_disp_driver_i/DISP_SEG_reg[7]/Q
                         net (fo=1, routed)           1.882     7.773    DISP_SEG_OBUF[7]
    J16                  OBUF (Prop_obuf_I_O)         4.239    12.012 r  DISP_SEG_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.012    DISP_SEG[7]
    J16                                                               r  DISP_SEG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/DISP_SEG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.622ns  (logic 4.766ns (71.975%)  route 1.856ns (28.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.732     5.366    seg_disp_driver_i/CLK
    SLICE_X42Y66         FDRE                                         r  seg_disp_driver_i/DISP_SEG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518     5.884 r  seg_disp_driver_i/DISP_SEG_reg[2]/Q
                         net (fo=1, routed)           1.856     7.740    DISP_SEG_OBUF[2]
    H18                  OBUF (Prop_obuf_I_O)         4.248    11.988 r  DISP_SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.988    DISP_SEG[2]
    H18                                                               r  DISP_SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/DISP_DIG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_DIG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.609ns  (logic 4.713ns (71.310%)  route 1.896ns (28.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.738     5.372    seg_disp_driver_i/CLK
    SLICE_X41Y59         FDRE                                         r  seg_disp_driver_i/DISP_DIG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  seg_disp_driver_i/DISP_DIG_reg[3]/Q
                         net (fo=1, routed)           1.896     7.724    DISP_DIG_OBUF[3]
    M15                  OBUF (Prop_obuf_I_O)         4.257    11.981 r  DISP_DIG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.981    DISP_DIG[3]
    M15                                                               r  DISP_DIG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/DISP_DIG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_DIG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.586ns  (logic 4.687ns (71.170%)  route 1.899ns (28.830%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.738     5.372    seg_disp_driver_i/CLK
    SLICE_X41Y59         FDRE                                         r  seg_disp_driver_i/DISP_DIG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  seg_disp_driver_i/DISP_DIG_reg[0]/Q
                         net (fo=1, routed)           1.899     7.727    DISP_DIG_OBUF[0]
    K16                  OBUF (Prop_obuf_I_O)         4.231    11.958 r  DISP_DIG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.958    DISP_DIG[0]
    K16                                                               r  DISP_DIG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/DISP_DIG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_DIG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.567ns  (logic 4.705ns (71.643%)  route 1.862ns (28.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.738     5.372    seg_disp_driver_i/CLK
    SLICE_X41Y59         FDRE                                         r  seg_disp_driver_i/DISP_DIG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  seg_disp_driver_i/DISP_DIG_reg[4]/Q
                         net (fo=1, routed)           1.862     7.691    DISP_DIG_OBUF[4]
    M14                  OBUF (Prop_obuf_I_O)         4.249    11.940 r  DISP_DIG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.940    DISP_DIG[4]
    M14                                                               r  DISP_DIG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_i/TX_DATA_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.260ns  (logic 3.982ns (63.610%)  route 2.278ns (36.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.739     5.373    uart_tx_i/CLK_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  uart_tx_i/TX_DATA_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.456     5.829 r  uart_tx_i/TX_DATA_OUT_reg/Q
                         net (fo=1, routed)           2.278     8.107    UART_TXD_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.526    11.633 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    11.633    UART_TXD
    G17                                                               r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_i/TX_DATA_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 1.368ns (69.794%)  route 0.592ns (30.206%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.587     1.465    uart_tx_i/CLK_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  uart_tx_i/TX_DATA_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  uart_tx_i/TX_DATA_OUT_reg/Q
                         net (fo=1, routed)           0.592     2.198    UART_TXD_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.227     3.425 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000     3.425    UART_TXD
    G17                                                               r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/DISP_DIG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_DIG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.475ns  (logic 3.077ns (88.539%)  route 0.398ns (11.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.587     1.465    seg_disp_driver_i/CLK
    SLICE_X41Y59         FDRE                                         r  seg_disp_driver_i/DISP_DIG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  seg_disp_driver_i/DISP_DIG_reg[4]/Q
                         net (fo=1, routed)           0.398     2.004    DISP_DIG_OBUF[4]
    M14                  OBUF (Prop_obuf_I_O)         2.936     4.940 r  DISP_DIG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.940    DISP_DIG[4]
    M14                                                               r  DISP_DIG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/DISP_DIG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_DIG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.489ns  (logic 3.059ns (87.685%)  route 0.430ns (12.315%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.587     1.465    seg_disp_driver_i/CLK
    SLICE_X41Y59         FDRE                                         r  seg_disp_driver_i/DISP_DIG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  seg_disp_driver_i/DISP_DIG_reg[0]/Q
                         net (fo=1, routed)           0.430     2.036    DISP_DIG_OBUF[0]
    K16                  OBUF (Prop_obuf_I_O)         2.918     4.954 r  DISP_DIG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.954    DISP_DIG[0]
    K16                                                               r  DISP_DIG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/DISP_SEG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_SEG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.504ns  (logic 3.090ns (88.192%)  route 0.414ns (11.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.587     1.465    seg_disp_driver_i/CLK
    SLICE_X42Y58         FDRE                                         r  seg_disp_driver_i/DISP_SEG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  seg_disp_driver_i/DISP_SEG_reg[7]/Q
                         net (fo=1, routed)           0.414     2.043    DISP_SEG_OBUF[7]
    J16                  OBUF (Prop_obuf_I_O)         2.926     4.969 r  DISP_SEG_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.969    DISP_SEG[7]
    J16                                                               r  DISP_SEG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/DISP_DIG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_DIG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.510ns  (logic 3.085ns (87.887%)  route 0.425ns (12.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.587     1.465    seg_disp_driver_i/CLK
    SLICE_X41Y59         FDRE                                         r  seg_disp_driver_i/DISP_DIG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  seg_disp_driver_i/DISP_DIG_reg[3]/Q
                         net (fo=1, routed)           0.425     2.031    DISP_DIG_OBUF[3]
    M15                  OBUF (Prop_obuf_I_O)         2.944     4.975 r  DISP_DIG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.975    DISP_DIG[3]
    M15                                                               r  DISP_DIG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/DISP_SEG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.517ns  (logic 3.099ns (88.120%)  route 0.418ns (11.880%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.583     1.461    seg_disp_driver_i/CLK
    SLICE_X42Y66         FDRE                                         r  seg_disp_driver_i/DISP_SEG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164     1.625 r  seg_disp_driver_i/DISP_SEG_reg[2]/Q
                         net (fo=1, routed)           0.418     2.043    DISP_SEG_OBUF[2]
    H18                  OBUF (Prop_obuf_I_O)         2.935     4.978 r  DISP_SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.978    DISP_SEG[2]
    H18                                                               r  DISP_SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/DISP_DIG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_DIG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.609ns  (logic 3.089ns (85.601%)  route 0.520ns (14.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.585     1.463    seg_disp_driver_i/CLK
    SLICE_X41Y62         FDRE                                         r  seg_disp_driver_i/DISP_DIG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  seg_disp_driver_i/DISP_DIG_reg[1]/Q
                         net (fo=1, routed)           0.520     2.124    DISP_DIG_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         2.948     5.072 r  DISP_DIG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.072    DISP_DIG[1]
    K18                                                               r  DISP_DIG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/DISP_SEG_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.650ns  (logic 3.115ns (85.346%)  route 0.535ns (14.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.584     1.462    seg_disp_driver_i/CLK
    SLICE_X42Y65         FDRE                                         r  seg_disp_driver_i/DISP_SEG_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  seg_disp_driver_i/DISP_SEG_reg[6]/Q
                         net (fo=1, routed)           0.535     2.161    DISP_SEG_OBUF[6]
    L16                  OBUF (Prop_obuf_I_O)         2.951     5.112 r  DISP_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.112    DISP_SEG[6]
    L16                                                               r  DISP_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/DISP_DIG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_DIG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.694ns  (logic 3.092ns (83.722%)  route 0.601ns (16.278%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.585     1.463    seg_disp_driver_i/CLK
    SLICE_X41Y62         FDRE                                         r  seg_disp_driver_i/DISP_DIG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  seg_disp_driver_i/DISP_DIG_reg[2]/Q
                         net (fo=1, routed)           0.601     2.205    DISP_DIG_OBUF[2]
    K17                  OBUF (Prop_obuf_I_O)         2.951     5.157 r  DISP_DIG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.157    DISP_DIG[2]
    K17                                                               r  DISP_DIG[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            btn_W_i/sync_reg_i/sig_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.007ns  (logic 1.050ns (52.317%)  route 0.957ns (47.683%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    T11                  IBUF (Prop_ibuf_I_O)         1.050     1.050 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           0.957     2.007    btn_W_i/sync_reg_i/in0
    SLICE_X42Y52         FDRE                                         r  btn_W_i/sync_reg_i/sig_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.564     4.922    btn_W_i/sync_reg_i/CLK_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  btn_W_i/sync_reg_i/sig_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            btn_W_i/sync_reg_i/sig_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.278ns (42.059%)  route 0.383ns (57.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    T11                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           0.383     0.661    btn_W_i/sync_reg_i/in0
    SLICE_X42Y52         FDRE                                         r  btn_W_i/sync_reg_i/sig_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.859     1.984    btn_W_i/sync_reg_i/CLK_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  btn_W_i/sync_reg_i/sig_reg_reg/C





