INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steph/OneDrive/Desktop/School/Microprocessor Architecture/viv.2018.2/viv.2018.2/viv.2018.2.srcs/sources_1/new/B330_states.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module states
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steph/OneDrive/Desktop/School/Microprocessor Architecture/viv.2018.2/viv.2018.2/viv.2018.2.srcs/sim_1/new/B400_state_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B400_state_machine_tb
