==39490== Cachegrind, a cache and branch-prediction profiler
==39490== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39490== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39490== Command: ./sift .
==39490== 
--39490-- warning: L3 cache found, using its data for the LL simulation.
--39490-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39490-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==39490== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39490== (see section Limitations in user manual)
==39490== NOTE: further instances of this message will not be shown
==39490== 
==39490== I   refs:      3,167,698,658
==39490== I1  misses:            1,972
==39490== LLi misses:            1,844
==39490== I1  miss rate:          0.00%
==39490== LLi miss rate:          0.00%
==39490== 
==39490== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39490== D1  misses:       20,427,080  ( 13,875,326 rd   +   6,551,754 wr)
==39490== LLd misses:        4,315,580  (  2,389,691 rd   +   1,925,889 wr)
==39490== D1  miss rate:           2.1% (        2.1%     +         2.2%  )
==39490== LLd miss rate:           0.4% (        0.4%     +         0.6%  )
==39490== 
==39490== LL refs:          20,429,052  ( 13,877,298 rd   +   6,551,754 wr)
==39490== LL misses:         4,317,424  (  2,391,535 rd   +   1,925,889 wr)
==39490== LL miss rate:            0.1% (        0.1%     +         0.6%  )
