# Autogenerated CACTI config file
-size (bytes) 267057880
-block size (bytes) 64
-associativity 1
-UCA bank count 8
-read-write port 1
-exclusive read port 0
-exclusive write port 0
-single ended read ports 0
-technology (u) 0.032
-page size (bits) 262144
-burst length 2
-internal prefetch width 8
-Data array cell type - "itrs-lop"
-Data array peripheral type - "itrs-lop"
-Tag array cell type - "itrs-hp"
-Tag array peripheral type - "itrs-lstp"
-input/output bus width 256
-operating temperature (K) 350
-cache type "main-memory"
-tag size (b) "default"
-access mode "normal"
-design objective 0:0:5:0:77
-deviate 341226:46113:103961:100000:415263
-NUCAdesign objective 30:75:0:0:100
-NUCAdeviate 2140:10000:5940:7602:10000
-Optimize "NONE"
-Cache model "UCA"
-NUCA bank count 0
-Wire signalling - "Global_10"
-Wire inside mat - "semi-global"
-Wire outside mat - "semi-global"
-Interconnect projection - "aggressive"
-Core count 8
-Cache level - "L3"
