// Seed: 2831629485
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  assign module_1.id_2 = 0;
  inout wire id_2;
  input wire id_1;
  parameter id_18 = 1'b0;
endmodule
module module_1 #(
    parameter id_3 = 32'd25
) (
    output uwire id_0,
    input  wire  id_1,
    input  wire  id_2,
    input  tri0  _id_3
    , id_5
);
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5,
      id_5,
      id_6,
      id_5,
      id_6,
      id_6,
      id_6,
      id_5,
      id_5,
      id_5,
      id_6,
      id_5
  );
  wire id_7;
  localparam id_8 = 1;
  always begin : LABEL_0
    return -1;
  end
  logic [id_3 : 1] id_9;
endmodule
