#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Sat Jan  9 06:11:39 2021
# Process ID: 13227
# Current directory: /home/wei/casper/VCU128
# Command line: vivado -jou /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/vivado.jou -log /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/vivado.log -mode batch -source /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/gogogo.tcl
# Log file: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/vivado.log
# Journal file: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/vivado.jou
#-----------------------------------------------------------
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Explore' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExplorePostRoutePhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExploreWithRemap' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacementFanoutOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_EarlyBlockPlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Retiming' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExtraTimingOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_RefinePlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_SpreadSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLRs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_HighUtilSLRs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_medium' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_Explore' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreSequential' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreWithRemap' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_DefaultOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_ExploreArea' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPostRoutePhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_Quick' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_medium' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaMultThresholdDSP' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AlternateRoutability' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfOptimized_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfThresholdCarry' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Explore' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExplorePostRoutePhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExploreWithRemap' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacementFanoutOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_EarlyBlockPlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Retiming' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExtraTimingOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_RefinePlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_SpreadSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLRs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_HighUtilSLRs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_medium' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_Explore' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreSequential' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreWithRemap' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_DefaultOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_ExploreArea' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPostRoutePhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_Quick' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Explore' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExplorePostRoutePhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_RefinePlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacementFanoutOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_LateBlockPlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_medium' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExploreSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Retiming' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_Explore' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_DefaultOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPostRoutePhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_Quick' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_medium' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogicSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_BalanceSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_BalanceSLRs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_CompressSLRs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2012.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2012.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2013.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2013.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_medium' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaMultThresholdDSP' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg'
INFO: [Common 17-14] Message 'Runs 36-547' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg'
source /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/gogogo.tcl
# puts "Starting tcl script"
Starting tcl script
# create_project -f myproj /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj -part xcvu37p-fsvh2892-2L-e
# set_property target_language VHDL [current_project]
# import_files -force /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/top.v
# import_files -force /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/adc4x16g/ADC4X16G_Channel_Sel.v
# import_files -force /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/adc4x16g/data_splitter.v
# import_files -force /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/adc4x16g/wb_adc4x16g_controller.v
# import_files -force /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/wb_bram
# import_files -force /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
# import_files -force /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/onegbe/CRC_gen.v
# import_files -force /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac_rx.v
# import_files -force /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/onegbe/CRC_chk.v
# import_files -force /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_udp.v
# import_files -force /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_cpu_attach_wb.v
# import_files -force /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac_tx.v
# import_files -force /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac.v
# import_files -force /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/onegbe/mdio_master.v
# import_files -force /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_rx.v
# import_files -force /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_tx.v
# import_files -force /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/onegbe/mdio_config.v
# import_files -force /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/onegbe/virtexuplushbm/gbe_cpu_buffer.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'gbe_cpu_buffer' is locked:
* IP definition 'Block Memory Generator (8.3)' for IP 'gbe_cpu_buffer' (customized with software release 2016.4) has a newer minor version in the IP Catalog. * IP definition 'Block Memory Generator (8.3)' for IP 'gbe_cpu_buffer' (customized with software release 2016.4) has a different revision in the IP Catalog. * Current project part 'xcvu37p-fsvh2892-2L-e' and the part 'xcvu9p-flga2104-2L-e-es1' used to customize the IP 'gbe_cpu_buffer' do not match.
# import_files -force /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/onegbe/virtexuplushbm/gbe_arp_cache.xci
WARNING: [IP_Flow 19-2162] IP 'gbe_arp_cache' is locked:
* IP definition 'Block Memory Generator (8.3)' for IP 'gbe_arp_cache' (customized with software release 2016.4) has a newer minor version in the IP Catalog. * IP definition 'Block Memory Generator (8.3)' for IP 'gbe_arp_cache' (customized with software release 2016.4) has a different revision in the IP Catalog. * Current project part 'xcvu37p-fsvh2892-2L-e' and the part 'xcvu9p-flga2104-2L-e-es1' used to customize the IP 'gbe_arp_cache' do not match.
# import_files -force /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/onegbe/virtexuplushbm/gbe_ctrl_fifo.xci
WARNING: [IP_Flow 19-2162] IP 'gbe_ctrl_fifo' is locked:
* IP definition 'FIFO Generator (13.1)' for IP 'gbe_ctrl_fifo' (customized with software release 2016.4) has a newer minor version in the IP Catalog. * IP definition 'FIFO Generator (13.1)' for IP 'gbe_ctrl_fifo' (customized with software release 2016.4) has a different revision in the IP Catalog. * Current project part 'xcvu37p-fsvh2892-2L-e' and the part 'xcvu9p-flga2104-2L-e-es1' used to customize the IP 'gbe_ctrl_fifo' do not match.
# import_files -force /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/onegbe/virtexuplushbm/gbe_rx_packet_fifo.xci
WARNING: [IP_Flow 19-2162] IP 'gbe_rx_packet_fifo' is locked:
* IP definition 'FIFO Generator (13.1)' for IP 'gbe_rx_packet_fifo' (customized with software release 2016.4) has a newer minor version in the IP Catalog. * IP definition 'FIFO Generator (13.1)' for IP 'gbe_rx_packet_fifo' (customized with software release 2016.4) has a different revision in the IP Catalog. * Current project part 'xcvu37p-fsvh2892-2L-e' and the part 'xcvu9p-flga2104-2L-e-es1' used to customize the IP 'gbe_rx_packet_fifo' do not match.
# import_files -force /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/onegbe/virtexuplushbm/gig_ethernet_pcs_pma_sgmii_lvds.xci
WARNING: [IP_Flow 19-2162] IP 'gig_ethernet_pcs_pma_sgmii_lvds' is locked:
* IP definition '1G/2.5G Ethernet PCS/PMA or SGMII (16.0)' for IP 'gig_ethernet_pcs_pma_sgmii_lvds' (customized with software release 2016.4) has a newer minor version in the IP Catalog. * Current project part 'xcvu37p-fsvh2892-2L-e' and the part 'xcvu9p-flga2104-2L-e-es1' used to customize the IP 'gig_ethernet_pcs_pma_sgmii_lvds' do not match.
# import_files -force /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/onegbe/virtexuplushbm/gbe_tx_packet_fifo.xci
WARNING: [IP_Flow 19-2162] IP 'gbe_tx_packet_fifo' is locked:
* IP definition 'FIFO Generator (13.1)' for IP 'gbe_tx_packet_fifo' (customized with software release 2016.4) has a newer minor version in the IP Catalog. * IP definition 'FIFO Generator (13.1)' for IP 'gbe_tx_packet_fifo' (customized with software release 2016.4) has a different revision in the IP Catalog. * Current project part 'xcvu37p-fsvh2892-2L-e' and the part 'xcvu9p-flga2104-2L-e-es1' used to customize the IP 'gbe_tx_packet_fifo' do not match.
# import_files -force /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/onegbe/virtexuplushbm/gbe_rx_ctrl_fifo.xci
WARNING: [IP_Flow 19-2162] IP 'gbe_rx_ctrl_fifo' is locked:
* IP definition 'FIFO Generator (13.1)' for IP 'gbe_rx_ctrl_fifo' (customized with software release 2016.4) has a newer minor version in the IP Catalog. * IP definition 'FIFO Generator (13.1)' for IP 'gbe_rx_ctrl_fifo' (customized with software release 2016.4) has a different revision in the IP Catalog. * Current project part 'xcvu37p-fsvh2892-2L-e' and the part 'xcvu9p-flga2104-2L-e-es1' used to customize the IP 'gbe_rx_ctrl_fifo' do not match.
# import_files -force /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
# import_files -force /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/infrastructure/vcu128_infrastructure.v
# import_files -force /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/wbs_arbiter
# import_files -force /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/sys_block
# import_files -force /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/sysgen/hdl_netlist/adc_snapshot_inside.srcs/sources_1/imports/sysgen
# set repos [get_property ip_repo_paths [current_project]]
# set_property ip_repo_paths "$repos /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/adc4x16g/ip_repo_0" [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/adc4x16g/ip_repo_0'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:gty_wrapper_0:2.0'. The one found in IP location '/home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/adc4x16g/ip_repo_0/adc16G4X_datarx' will take precedence over the same IP in location /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/adc4x16g/ip_repo_0/adc4x16g_core/adc4x16g_core.srcs/sources_1/imports/adc16G4X_datarx
# set repos [get_property ip_repo_paths [current_project]]
# set_property ip_repo_paths "$repos /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/axi_wb_bridge/ip_repo" [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/adc4x16g/ip_repo_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/axi_wb_bridge/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:gty_wrapper_0:2.0'. The one found in IP location '/home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/adc4x16g/ip_repo_0/adc16G4X_datarx' will take precedence over the same IP in location /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/adc4x16g/ip_repo_0/adc4x16g_core/adc4x16g_core.srcs/sources_1/imports/adc16G4X_datarx
# import_files -force -fileset constrs_1 /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/user_const.xdc
# set_property top top [current_fileset]
# update_compile_order -fileset sources_1
# if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
# file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
# }
# upgrade_ip -quiet [get_ips *]
# source /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/adc4x16g/adc4x16g_core.tcl
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2019.1
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    return 1
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project project_1 myproj -part xcvu37p-fsvh2892-2L-e
## }
## variable design_name
## set design_name adc4x16g_core
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne $design_name } {
##       common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
##    # USE CASES: 
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."
## 
##    create_bd_design $design_name
## 
##    common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
##    current_bd_design $design_name
## 
## }
INFO: [BD_TCL-3] Currently there is no design <adc4x16g_core> in project, so creating one...
Wrote  : </home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/adc4x16g_core.bd> 
INFO: [BD_TCL-4] Making design <adc4x16g_core> as current_bd_design.
## common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "adc4x16g_core".
## if { $nRet != 0 } {
##    catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
##    return $nRet
## }
## set bCheckIPsPassed 1
## set bCheckIPs 1
## if { $bCheckIPs == 1 } {
##    set list_check_ips "\ 
## xilinx.com:user:adc4x16g_core:1.3\
## "
## 
##    set list_ips_missing ""
##    common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
## 
##    foreach ip_vlnv $list_check_ips {
##       set ip_obj [get_ipdefs -all $ip_vlnv]
##       if { $ip_obj eq "" } {
##          lappend list_ips_missing $ip_vlnv
##       }
##    }
## 
##    if { $list_ips_missing ne "" } {
##       catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
##       set bCheckIPsPassed 0
##    }
## 
## }
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:user:adc4x16g_core:1.3  .
## if { $bCheckIPsPassed != 1 } {
##   common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
##   return 3
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
##   variable design_name
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
## 
##   # Create ports
##   set XOR_ON [ create_bd_port -dir I XOR_ON ]
##   set adc_clk [ create_bd_port -dir O -type clk adc_clk ]
##   set bit_sel [ create_bd_port -dir I -from 1 -to 0 bit_sel ]
##   set clk100 [ create_bd_port -dir I clk100 ]
##   set clk_freerun [ create_bd_port -dir I clk_freerun ]
##   set data_out [ create_bd_port -dir O -from 255 -to 0 data_out ]
##   set drp_addr [ create_bd_port -dir I -from 9 -to 0 drp_addr ]
##   set drp_data [ create_bd_port -dir O -from 15 -to 0 drp_data ]
##   set drp_read [ create_bd_port -dir I drp_read ]
##   set drp_reset [ create_bd_port -dir I -type rst drp_reset ]
##   set fifo_empty [ create_bd_port -dir O fifo_empty ]
##   set fifo_full [ create_bd_port -dir O fifo_full ]
##   set fifo_read [ create_bd_port -dir I fifo_read ]
##   set fifo_reset [ create_bd_port -dir I -type rst fifo_reset ]
##   set gtwiz_reset_all_in [ create_bd_port -dir I gtwiz_reset_all_in ]
##   set gty0rxn_in [ create_bd_port -dir I -from 3 -to 0 gty0rxn_in ]
##   set gty0rxp_in [ create_bd_port -dir I -from 3 -to 0 gty0rxp_in ]
##   set match_pattern [ create_bd_port -dir I -from 31 -to 0 match_pattern ]
##   set pattern_match_enable [ create_bd_port -dir I pattern_match_enable ]
##   set prbs_error_count_reset [ create_bd_port -dir I -type rst prbs_error_count_reset ]
##   set refclk0_n [ create_bd_port -dir I refclk0_n ]
##   set refclk0_p [ create_bd_port -dir I refclk0_p ]
##   set rxcdrhold [ create_bd_port -dir I rxcdrhold ]
##   set rxprbserr_out [ create_bd_port -dir O -from 3 -to 0 rxprbserr_out ]
##   set rxprbslocked [ create_bd_port -dir O rxprbslocked ]
##   set rxslide [ create_bd_port -dir I rxslide ]
##   set write_interval [ create_bd_port -dir I -from 7 -to 0 write_interval ]
## 
##   # Create instance: adc4x16g_core_0, and set properties
##   set adc4x16g_core_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:adc4x16g_core:1.3 adc4x16g_core_0 ]
## 
##   # Create port connections
##   connect_bd_net -net XOR_ON_0_1 [get_bd_ports XOR_ON] [get_bd_pins adc4x16g_core_0/XOR_ON]
##   connect_bd_net -net adc4x16g_core_0_adc_clk [get_bd_ports adc_clk] [get_bd_pins adc4x16g_core_0/adc_clk]
##   connect_bd_net -net adc4x16g_core_0_data_out [get_bd_ports data_out] [get_bd_pins adc4x16g_core_0/data_out]
##   connect_bd_net -net adc4x16g_core_0_drp_data [get_bd_ports drp_data] [get_bd_pins adc4x16g_core_0/drp_data]
##   connect_bd_net -net adc4x16g_core_0_fifo_empty [get_bd_ports fifo_empty] [get_bd_pins adc4x16g_core_0/fifo_empty]
##   connect_bd_net -net adc4x16g_core_0_fifo_full [get_bd_ports fifo_full] [get_bd_pins adc4x16g_core_0/fifo_full]
##   connect_bd_net -net adc4x16g_core_0_rxprbserr_out [get_bd_ports rxprbserr_out] [get_bd_pins adc4x16g_core_0/rxprbserr_out]
##   connect_bd_net -net adc4x16g_core_0_rxprbslocked [get_bd_ports rxprbslocked] [get_bd_pins adc4x16g_core_0/rxprbslocked]
##   connect_bd_net -net bit_sel_0_1 [get_bd_ports bit_sel] [get_bd_pins adc4x16g_core_0/bit_sel]
##   connect_bd_net -net clk100_0_1 [get_bd_ports clk100] [get_bd_pins adc4x16g_core_0/clk100]
##   connect_bd_net -net clk_freerun_0_1 [get_bd_ports clk_freerun] [get_bd_pins adc4x16g_core_0/clk_freerun]
##   connect_bd_net -net drp_addr_0_1 [get_bd_ports drp_addr] [get_bd_pins adc4x16g_core_0/drp_addr]
##   connect_bd_net -net drp_read_0_1 [get_bd_ports drp_read] [get_bd_pins adc4x16g_core_0/drp_read]
##   connect_bd_net -net drp_reset_0_1 [get_bd_ports drp_reset] [get_bd_pins adc4x16g_core_0/drp_reset]
##   connect_bd_net -net fifo_read_0_1 [get_bd_ports fifo_read] [get_bd_pins adc4x16g_core_0/fifo_read]
##   connect_bd_net -net fifo_reset_0_1 [get_bd_ports fifo_reset] [get_bd_pins adc4x16g_core_0/fifo_reset]
##   connect_bd_net -net gtwiz_reset_all_in_0_1 [get_bd_ports gtwiz_reset_all_in] [get_bd_pins adc4x16g_core_0/gtwiz_reset_all_in]
##   connect_bd_net -net gty0rxn_in_0_1 [get_bd_ports gty0rxn_in] [get_bd_pins adc4x16g_core_0/gty0rxn_in]
##   connect_bd_net -net gty0rxp_in_0_1 [get_bd_ports gty0rxp_in] [get_bd_pins adc4x16g_core_0/gty0rxp_in]
##   connect_bd_net -net match_pattern_0_1 [get_bd_ports match_pattern] [get_bd_pins adc4x16g_core_0/match_pattern]
##   connect_bd_net -net pattern_match_enable_0_1 [get_bd_ports pattern_match_enable] [get_bd_pins adc4x16g_core_0/pattern_match_enable]
##   connect_bd_net -net prbs_error_count_reset_0_1 [get_bd_ports prbs_error_count_reset] [get_bd_pins adc4x16g_core_0/prbs_error_count_reset]
##   connect_bd_net -net refclk0_n_0_1 [get_bd_ports refclk0_n] [get_bd_pins adc4x16g_core_0/refclk0_n]
##   connect_bd_net -net refclk0_p_0_1 [get_bd_ports refclk0_p] [get_bd_pins adc4x16g_core_0/refclk0_p]
##   connect_bd_net -net rxcdrhold_0_1 [get_bd_ports rxcdrhold] [get_bd_pins adc4x16g_core_0/rxcdrhold]
##   connect_bd_net -net rxslide_0_1 [get_bd_ports rxslide] [get_bd_pins adc4x16g_core_0/rxslide]
##   connect_bd_net -net write_interval_0_1 [get_bd_ports write_interval] [get_bd_pins adc4x16g_core_0/write_interval]
## 
##   # Create address segments
## 
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   save_bd_design
## }
## create_root_design ""
Wrote  : </home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/adc4x16g_core.bd> 
## common::send_msg_id "BD_TCL-1000" "WARNING" "This Tcl script was generated from a block design that has not been validated. It is possible that design <$design_name> may result in errors during validation."
WARNING: [BD_TCL-1000] This Tcl script was generated from a block design that has not been validated. It is possible that design <adc4x16g_core> may result in errors during validation.
# source /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/microblaze_wb/microblaze_wb_us_plus_hbm_vu_plus.tcl
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2019.1
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    return 1
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project project_1 myproj -part xcvu37p-fsvh2892-2L-e
## }
## variable design_name
## set design_name cont_microblaze
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne $design_name } {
##       common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
##    # USE CASES: 
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."
## 
##    create_bd_design $design_name
## 
##    common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
##    current_bd_design $design_name
## 
## }
INFO: [BD_TCL-3] Currently there is no design <cont_microblaze> in project, so creating one...
Wrote  : </home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/cont_microblaze.bd> 
INFO: [BD_TCL-4] Making design <cont_microblaze> as current_bd_design.
## common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "cont_microblaze".
## if { $nRet != 0 } {
##    catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
##    return $nRet
## }
## set bCheckIPsPassed 1
## set bCheckIPs 1
## if { $bCheckIPs == 1 } {
##    set list_check_ips "\ 
## xilinx.com:ip:axi_gpio:2.0\
## xilinx.com:ip:axi_hwicap:3.0\
## xilinx.com:ip:axi_quad_spi:3.2\
## peralex.com:user:axi_slave_wishbone_classic_master:1.0\
## xilinx.com:ip:axi_timebase_wdt:3.0\
## xilinx.com:ip:axi_timer:2.0\
## xilinx.com:ip:axi_uartlite:2.0\
## xilinx.com:ip:mdm:3.2\
## xilinx.com:ip:microblaze:11.0\
## xilinx.com:ip:axi_intc:4.1\
## xilinx.com:ip:proc_sys_reset:5.0\
## xilinx.com:ip:xlconcat:2.1\
## xilinx.com:ip:lmb_bram_if_cntlr:4.0\
## xilinx.com:ip:lmb_v10:3.0\
## xilinx.com:ip:blk_mem_gen:8.4\
## "
## 
##    set list_ips_missing ""
##    common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
## 
##    foreach ip_vlnv $list_check_ips {
##       set ip_obj [get_ipdefs -all $ip_vlnv]
##       if { $ip_obj eq "" } {
##          lappend list_ips_missing $ip_vlnv
##       }
##    }
## 
##    if { $list_ips_missing ne "" } {
##       catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
##       set bCheckIPsPassed 0
##    }
## 
## }
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:axi_gpio:2.0 xilinx.com:ip:axi_hwicap:3.0 xilinx.com:ip:axi_quad_spi:3.2 peralex.com:user:axi_slave_wishbone_classic_master:1.0 xilinx.com:ip:axi_timebase_wdt:3.0 xilinx.com:ip:axi_timer:2.0 xilinx.com:ip:axi_uartlite:2.0 xilinx.com:ip:mdm:3.2 xilinx.com:ip:microblaze:11.0 xilinx.com:ip:axi_intc:4.1 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:xlconcat:2.1 xilinx.com:ip:lmb_bram_if_cntlr:4.0 xilinx.com:ip:lmb_v10:3.0 xilinx.com:ip:blk_mem_gen:8.4  .
## if { $bCheckIPsPassed != 1 } {
##   common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
##   return 3
## }
## proc create_hier_cell_microblaze_0_local_memory { parentCell nameHier } {
## 
##   variable script_folder
## 
##   if { $parentCell eq "" || $nameHier eq "" } {
##      catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_microblaze_0_local_memory() - Empty argument(s)!"}
##      return
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
##   # Create cell and set as current instance
##   set hier_obj [create_bd_cell -type hier $nameHier]
##   current_bd_instance $hier_obj
## 
##   # Create interface pins
##   create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 DLMB
## 
##   create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 ILMB
## 
## 
##   # Create pins
##   create_bd_pin -dir I -type clk LMB_Clk
##   create_bd_pin -dir I -from 0 -to 0 -type rst LMB_Rst
## 
##   # Create instance: dlmb_bram_if_cntlr, and set properties
##   set dlmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr ]
##   set_property -dict [ list \
##    CONFIG.C_ECC {0} \
##  ] $dlmb_bram_if_cntlr
## 
##   # Create instance: dlmb_v10, and set properties
##   set dlmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10 ]
## 
##   # Create instance: ilmb_bram_if_cntlr, and set properties
##   set ilmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr ]
##   set_property -dict [ list \
##    CONFIG.C_ECC {0} \
##  ] $ilmb_bram_if_cntlr
## 
##   # Create instance: ilmb_v10, and set properties
##   set ilmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10 ]
## 
##   # Create instance: lmb_bram, and set properties
##   set lmb_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_bram ]
##   set_property -dict [ list \
##    CONFIG.EN_SAFETY_CKT {false} \
##    CONFIG.Enable_B {Use_ENB_Pin} \
##    CONFIG.Memory_Type {True_Dual_Port_RAM} \
##    CONFIG.Port_B_Clock {100} \
##    CONFIG.Port_B_Enable_Rate {100} \
##    CONFIG.Port_B_Write_Rate {50} \
##    CONFIG.Use_RSTB_Pin {true} \
##    CONFIG.use_bram_block {BRAM_Controller} \
##  ] $lmb_bram
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net microblaze_0_dlmb [get_bd_intf_pins DLMB] [get_bd_intf_pins dlmb_v10/LMB_M]
##   connect_bd_intf_net -intf_net microblaze_0_dlmb_bus [get_bd_intf_pins dlmb_bram_if_cntlr/SLMB] [get_bd_intf_pins dlmb_v10/LMB_Sl_0]
##   connect_bd_intf_net -intf_net microblaze_0_dlmb_cntlr [get_bd_intf_pins dlmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTA]
##   connect_bd_intf_net -intf_net microblaze_0_ilmb [get_bd_intf_pins ILMB] [get_bd_intf_pins ilmb_v10/LMB_M]
##   connect_bd_intf_net -intf_net microblaze_0_ilmb_bus [get_bd_intf_pins ilmb_bram_if_cntlr/SLMB] [get_bd_intf_pins ilmb_v10/LMB_Sl_0]
##   connect_bd_intf_net -intf_net microblaze_0_ilmb_cntlr [get_bd_intf_pins ilmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTB]
## 
##   # Create port connections
##   connect_bd_net -net microblaze_0_Clk [get_bd_pins LMB_Clk] [get_bd_pins dlmb_bram_if_cntlr/LMB_Clk] [get_bd_pins dlmb_v10/LMB_Clk] [get_bd_pins ilmb_bram_if_cntlr/LMB_Clk] [get_bd_pins ilmb_v10/LMB_Clk]
##   connect_bd_net -net microblaze_0_LMB_Rst [get_bd_pins LMB_Rst] [get_bd_pins dlmb_bram_if_cntlr/LMB_Rst] [get_bd_pins dlmb_v10/SYS_Rst] [get_bd_pins ilmb_bram_if_cntlr/LMB_Rst] [get_bd_pins ilmb_v10/SYS_Rst]
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
##   variable design_name
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set ADC4X16G_CONFIG [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 ADC4X16G_CONFIG ]
## 
##   set ADC4X16G_DRP_CONFIG [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 ADC4X16G_DRP_CONFIG ]
## 
##   set ADC4X16G_DRP_DATA [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 ADC4X16G_DRP_DATA ]
## 
##   set ADC4X16G_MATCH_PATTERN [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 ADC4X16G_MATCH_PATTERN ]
## 
##   set UART [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 UART ]
## 
## 
##   # Create ports
##   set ACK_I [ create_bd_port -dir I ACK_I ]
##   set ADR_O [ create_bd_port -dir O -from 19 -to 0 ADR_O ]
##   set CYC_O [ create_bd_port -dir O CYC_O ]
##   set Clk [ create_bd_port -dir I -type clk Clk ]
##   set_property -dict [ list \
##    CONFIG.FREQ_HZ {100000000} \
##  ] $Clk
##   set DAT_I [ create_bd_port -dir I -from 31 -to 0 DAT_I ]
##   set DAT_O [ create_bd_port -dir O -from 31 -to 0 DAT_O ]
##   set MISO [ create_bd_port -dir I MISO ]
##   set MOSI [ create_bd_port -dir O MOSI ]
##   set RST_O [ create_bd_port -dir O RST_O ]
##   set Reset [ create_bd_port -dir I -type rst Reset ]
##   set_property -dict [ list \
##    CONFIG.POLARITY {ACTIVE_HIGH} \
##  ] $Reset
##   set SCK [ create_bd_port -dir O SCK ]
##   set SEL_O [ create_bd_port -dir O -from 3 -to 0 SEL_O ]
##   set SSELb [ create_bd_port -dir O -from 3 -to 0 SSELb ]
##   set STB_O [ create_bd_port -dir O STB_O ]
##   set WE_O [ create_bd_port -dir O WE_O ]
##   set dcm_locked [ create_bd_port -dir I dcm_locked ]
##   set ext_intr [ create_bd_port -dir I -type intr ext_intr ]
## 
##   # Create instance: adc_config, and set properties
##   set adc_config [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 adc_config ]
##   set_property -dict [ list \
##    CONFIG.C_ALL_OUTPUTS {1} \
##  ] $adc_config
## 
##   # Create instance: axi_hwicap_0, and set properties
##   set axi_hwicap_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_hwicap:3.0 axi_hwicap_0 ]
##   set_property -dict [ list \
##    CONFIG.C_ICAP_EXTERNAL {0} \
##    CONFIG.C_INCLUDE_STARTUP {0} \
##    CONFIG.C_MODE {0} \
##    CONFIG.C_OPERATION {1} \
##  ] $axi_hwicap_0
## 
##   # Create instance: axi_quad_spi_0, and set properties
##   set axi_quad_spi_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0 ]
##   set_property -dict [ list \
##    CONFIG.C_NUM_SS_BITS {4} \
##    CONFIG.C_NUM_TRANSFER_BITS {16} \
##    CONFIG.C_USE_STARTUP {0} \
##    CONFIG.C_USE_STARTUP_INT {0} \
##    CONFIG.Multiples16 {4} \
##  ] $axi_quad_spi_0
## 
##   # Create instance: axi_slave_wishbone_classic_master_0, and set properties
##   set axi_slave_wishbone_classic_master_0 [ create_bd_cell -type ip -vlnv peralex.com:user:axi_slave_wishbone_classic_master:1.0 axi_slave_wishbone_classic_master_0 ]
## 
##   # Create instance: axi_timebase_wdt_0, and set properties
##   set axi_timebase_wdt_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timebase_wdt:3.0 axi_timebase_wdt_0 ]
##   set_property -dict [ list \
##    CONFIG.C_WDT_INTERVAL {29} \
##  ] $axi_timebase_wdt_0
## 
##   # Create instance: axi_timer_0, and set properties
##   set axi_timer_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0 ]
## 
##   # Create instance: axi_uartlite_0, and set properties
##   set axi_uartlite_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0 ]
##   set_property -dict [ list \
##    CONFIG.C_BAUDRATE {115200} \
##  ] $axi_uartlite_0
## 
##   # Create instance: drp_config, and set properties
##   set drp_config [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 drp_config ]
##   set_property -dict [ list \
##    CONFIG.C_ALL_INPUTS_2 {1} \
##    CONFIG.C_ALL_OUTPUTS {1} \
##    CONFIG.C_IS_DUAL {1} \
##  ] $drp_config
## 
##   # Create instance: match_pattern_config, and set properties
##   set match_pattern_config [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 match_pattern_config ]
##   set_property -dict [ list \
##    CONFIG.C_ALL_OUTPUTS {1} \
##  ] $match_pattern_config
## 
##   # Create instance: mdm_1, and set properties
##   set mdm_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1 ]
##   set_property -dict [ list \
##    CONFIG.C_USE_UART {0} \
##  ] $mdm_1
## 
##   # Create instance: microblaze_0, and set properties
##   set microblaze_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0 ]
##   set_property -dict [ list \
##    CONFIG.C_DEBUG_ENABLED {1} \
##    CONFIG.C_D_AXI {1} \
##    CONFIG.C_D_LMB {1} \
##    CONFIG.C_ICACHE_BASEADDR {0x0000000000000000} \
##    CONFIG.C_ICACHE_HIGHADDR {0x000000003FFFFFFF} \
##    CONFIG.C_I_LMB {1} \
##  ] $microblaze_0
## 
##   # Create instance: microblaze_0_axi_intc, and set properties
##   set microblaze_0_axi_intc [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 microblaze_0_axi_intc ]
##   set_property -dict [ list \
##    CONFIG.C_HAS_FAST {1} \
##    CONFIG.C_PROCESSOR_CLK_FREQ_MHZ {100} \
##    CONFIG.C_S_AXI_ACLK_FREQ_MHZ {100} \
##  ] $microblaze_0_axi_intc
## 
##   # Create instance: microblaze_0_axi_periph, and set properties
##   set microblaze_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_0_axi_periph ]
##   set_property -dict [ list \
##    CONFIG.NUM_MI {10} \
##    CONFIG.SYNCHRONIZATION_STAGES {2} \
##  ] $microblaze_0_axi_periph
## 
##   # Create instance: microblaze_0_local_memory
##   create_hier_cell_microblaze_0_local_memory [current_bd_instance .] microblaze_0_local_memory
## 
##   # Create instance: rst_Clk_100M, and set properties
##   set rst_Clk_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_Clk_100M ]
##   set_property -dict [ list \
##    CONFIG.C_AUX_RESET_HIGH {1} \
##    CONFIG.C_AUX_RST_WIDTH {1} \
##  ] $rst_Clk_100M
## 
##   # Create instance: xlconcat_0, and set properties
##   set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]
##   set_property -dict [ list \
##    CONFIG.NUM_PORTS {4} \
##  ] $xlconcat_0
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net adc_config_GPIO [get_bd_intf_ports ADC4X16G_CONFIG] [get_bd_intf_pins adc_config/GPIO]
##   connect_bd_intf_net -intf_net axi_uartlite_0_UART [get_bd_intf_ports UART] [get_bd_intf_pins axi_uartlite_0/UART]
##   connect_bd_intf_net -intf_net drp_config_GPIO [get_bd_intf_ports ADC4X16G_DRP_CONFIG] [get_bd_intf_pins drp_config/GPIO]
##   connect_bd_intf_net -intf_net drp_config_GPIO2 [get_bd_intf_ports ADC4X16G_DRP_DATA] [get_bd_intf_pins drp_config/GPIO2]
##   connect_bd_intf_net -intf_net match_pattern_config_GPIO [get_bd_intf_ports ADC4X16G_MATCH_PATTERN] [get_bd_intf_pins match_pattern_config/GPIO]
##   connect_bd_intf_net -intf_net microblaze_0_axi_dp [get_bd_intf_pins microblaze_0/M_AXI_DP] [get_bd_intf_pins microblaze_0_axi_periph/S00_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M01_AXI [get_bd_intf_pins axi_uartlite_0/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M01_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M02_AXI [get_bd_intf_pins axi_timebase_wdt_0/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M02_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M03_AXI [get_bd_intf_pins axi_slave_wishbone_classic_master_0/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M03_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M04_AXI [get_bd_intf_pins axi_timer_0/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M04_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M05_AXI [get_bd_intf_pins axi_quad_spi_0/AXI_LITE] [get_bd_intf_pins microblaze_0_axi_periph/M05_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M06_AXI [get_bd_intf_pins adc_config/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M06_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M07_AXI [get_bd_intf_pins axi_hwicap_0/S_AXI_LITE] [get_bd_intf_pins microblaze_0_axi_periph/M07_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M08_AXI [get_bd_intf_pins match_pattern_config/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M08_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M09_AXI [get_bd_intf_pins drp_config/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M09_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_debug [get_bd_intf_pins mdm_1/MBDEBUG_0] [get_bd_intf_pins microblaze_0/DEBUG]
##   connect_bd_intf_net -intf_net microblaze_0_dlmb_1 [get_bd_intf_pins microblaze_0/DLMB] [get_bd_intf_pins microblaze_0_local_memory/DLMB]
##   connect_bd_intf_net -intf_net microblaze_0_ilmb_1 [get_bd_intf_pins microblaze_0/ILMB] [get_bd_intf_pins microblaze_0_local_memory/ILMB]
##   connect_bd_intf_net -intf_net microblaze_0_intc_axi [get_bd_intf_pins microblaze_0_axi_intc/s_axi] [get_bd_intf_pins microblaze_0_axi_periph/M00_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_interrupt [get_bd_intf_pins microblaze_0/INTERRUPT] [get_bd_intf_pins microblaze_0_axi_intc/interrupt]
## 
##   # Create port connections
##   connect_bd_net -net ACK_I_1 [get_bd_ports ACK_I] [get_bd_pins axi_slave_wishbone_classic_master_0/ACK_I]
##   connect_bd_net -net DAT_I_1 [get_bd_ports DAT_I] [get_bd_pins axi_slave_wishbone_classic_master_0/DAT_I]
##   connect_bd_net -net Reset_1 [get_bd_ports Reset] [get_bd_pins rst_Clk_100M/ext_reset_in]
##   connect_bd_net -net axi_hwicap_0_ip2intc_irpt [get_bd_pins axi_hwicap_0/ip2intc_irpt] [get_bd_pins xlconcat_0/In2]
##   connect_bd_net -net axi_quad_spi_0_io0_o [get_bd_ports MOSI] [get_bd_pins axi_quad_spi_0/io0_o]
##   connect_bd_net -net axi_quad_spi_0_sck_o [get_bd_ports SCK] [get_bd_pins axi_quad_spi_0/sck_o]
##   connect_bd_net -net axi_quad_spi_0_ss_o [get_bd_ports SSELb] [get_bd_pins axi_quad_spi_0/ss_o]
##   connect_bd_net -net axi_slave_wishbone_classic_master_0_ADR_O [get_bd_ports ADR_O] [get_bd_pins axi_slave_wishbone_classic_master_0/ADR_O]
##   connect_bd_net -net axi_slave_wishbone_classic_master_0_CYC_O [get_bd_ports CYC_O] [get_bd_pins axi_slave_wishbone_classic_master_0/CYC_O]
##   connect_bd_net -net axi_slave_wishbone_classic_master_0_DAT_O [get_bd_ports DAT_O] [get_bd_pins axi_slave_wishbone_classic_master_0/DAT_O]
##   connect_bd_net -net axi_slave_wishbone_classic_master_0_RST_O [get_bd_ports RST_O] [get_bd_pins axi_slave_wishbone_classic_master_0/RST_O]
##   connect_bd_net -net axi_slave_wishbone_classic_master_0_SEL_O [get_bd_ports SEL_O] [get_bd_pins axi_slave_wishbone_classic_master_0/SEL_O]
##   connect_bd_net -net axi_slave_wishbone_classic_master_0_STB_O [get_bd_ports STB_O] [get_bd_pins axi_slave_wishbone_classic_master_0/STB_O]
##   connect_bd_net -net axi_slave_wishbone_classic_master_0_WE_O [get_bd_ports WE_O] [get_bd_pins axi_slave_wishbone_classic_master_0/WE_O]
##   connect_bd_net -net axi_timebase_wdt_0_wdt_reset [get_bd_pins axi_timebase_wdt_0/wdt_reset] [get_bd_pins rst_Clk_100M/aux_reset_in]
##   connect_bd_net -net axi_timer_0_interrupt [get_bd_pins axi_timer_0/interrupt] [get_bd_pins xlconcat_0/In1]
##   connect_bd_net -net axi_uartlite_0_interrupt [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins xlconcat_0/In0]
##   connect_bd_net -net dcm_locked_1 [get_bd_ports dcm_locked] [get_bd_pins rst_Clk_100M/dcm_locked]
##   connect_bd_net -net ext_intr_1 [get_bd_ports ext_intr] [get_bd_pins xlconcat_0/In3]
##   connect_bd_net -net io1_i_0_1 [get_bd_ports MISO] [get_bd_pins axi_quad_spi_0/io1_i]
##   connect_bd_net -net mdm_1_debug_sys_rst [get_bd_pins mdm_1/Debug_SYS_Rst] [get_bd_pins rst_Clk_100M/mb_debug_sys_rst]
##   connect_bd_net -net microblaze_0_Clk [get_bd_ports Clk] [get_bd_pins adc_config/s_axi_aclk] [get_bd_pins axi_hwicap_0/icap_clk] [get_bd_pins axi_hwicap_0/s_axi_aclk] [get_bd_pins axi_quad_spi_0/ext_spi_clk] [get_bd_pins axi_quad_spi_0/s_axi_aclk] [get_bd_pins axi_slave_wishbone_classic_master_0/S_AXI_ACLK] [get_bd_pins axi_timebase_wdt_0/s_axi_aclk] [get_bd_pins axi_timer_0/s_axi_aclk] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins drp_config/s_axi_aclk] [get_bd_pins match_pattern_config/s_axi_aclk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/M05_ACLK] [get_bd_pins microblaze_0_axi_periph/M06_ACLK] [get_bd_pins microblaze_0_axi_periph/M07_ACLK] [get_bd_pins microblaze_0_axi_periph/M08_ACLK] [get_bd_pins microblaze_0_axi_periph/M09_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/LMB_Clk] [get_bd_pins rst_Clk_100M/slowest_sync_clk]
##   connect_bd_net -net rst_Clk_100M_bus_struct_reset [get_bd_pins microblaze_0_local_memory/LMB_Rst] [get_bd_pins rst_Clk_100M/bus_struct_reset]
##   connect_bd_net -net rst_Clk_100M_interconnect_aresetn [get_bd_pins microblaze_0_axi_periph/ARESETN] [get_bd_pins rst_Clk_100M/interconnect_aresetn]
##   connect_bd_net -net rst_Clk_100M_mb_reset [get_bd_pins microblaze_0/Reset] [get_bd_pins microblaze_0_axi_intc/processor_rst] [get_bd_pins rst_Clk_100M/mb_reset]
##   connect_bd_net -net rst_Clk_100M_peripheral_aresetn [get_bd_pins adc_config/s_axi_aresetn] [get_bd_pins axi_hwicap_0/s_axi_aresetn] [get_bd_pins axi_quad_spi_0/s_axi_aresetn] [get_bd_pins axi_slave_wishbone_classic_master_0/S_AXI_ARESETN] [get_bd_pins axi_timebase_wdt_0/s_axi_aresetn] [get_bd_pins axi_timer_0/s_axi_aresetn] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins drp_config/s_axi_aresetn] [get_bd_pins match_pattern_config/s_axi_aresetn] [get_bd_pins microblaze_0_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/M05_ARESETN] [get_bd_pins microblaze_0_axi_periph/M06_ARESETN] [get_bd_pins microblaze_0_axi_periph/M07_ARESETN] [get_bd_pins microblaze_0_axi_periph/M08_ARESETN] [get_bd_pins microblaze_0_axi_periph/M09_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins rst_Clk_100M/peripheral_aresetn]
##   connect_bd_net -net xlconcat_0_dout [get_bd_pins microblaze_0_axi_intc/intr] [get_bd_pins xlconcat_0/dout]
## 
##   # Create address segments
##   create_bd_addr_seg -range 0x00010000 -offset 0x44B10000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs adc_config/S_AXI/Reg] SEG_axi_gpio_0_Reg
##   create_bd_addr_seg -range 0x00010000 -offset 0x40200000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_hwicap_0/S_AXI_LITE/Reg] SEG_axi_hwicap_0_Reg
##   create_bd_addr_seg -range 0x00010000 -offset 0x44B00000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_quad_spi_0/AXI_LITE/Reg] SEG_axi_quad_spi_0_Reg
##   create_bd_addr_seg -range 0x00100000 -offset 0x44A00000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_slave_wishbone_classic_master_0/S_AXI/reg0] SEG_axi_slave_wishbone_classic_master_0_reg0
##   create_bd_addr_seg -range 0x00010000 -offset 0x41A00000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_timebase_wdt_0/S_AXI/Reg] SEG_axi_timebase_wdt_0_Reg
##   create_bd_addr_seg -range 0x00010000 -offset 0x41C00000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_timer_0/S_AXI/Reg] SEG_axi_timer_0_Reg
##   create_bd_addr_seg -range 0x00010000 -offset 0x40600000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_uartlite_0/S_AXI/Reg] SEG_axi_uartlite_0_Reg
##   create_bd_addr_seg -range 0x00020000 -offset 0x00000000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem] SEG_dlmb_bram_if_cntlr_Mem
##   create_bd_addr_seg -range 0x00010000 -offset 0x44B20000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs drp_config/S_AXI/Reg] SEG_drp_config_Reg
##   create_bd_addr_seg -range 0x00020000 -offset 0x00000000 [get_bd_addr_spaces microblaze_0/Instruction] [get_bd_addr_segs microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem] SEG_ilmb_bram_if_cntlr_Mem
##   create_bd_addr_seg -range 0x00010000 -offset 0x44B30000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs match_pattern_config/S_AXI/Reg] SEG_match_pattern_config_Reg
##   create_bd_addr_seg -range 0x00010000 -offset 0x41200000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs microblaze_0_axi_intc/S_AXI/Reg] SEG_microblaze_0_axi_intc_Reg
## 
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   save_bd_design
## }
## create_root_design ""
WARNING: [BD 41-1753] The name 'axi_slave_wishbone_classic_master_0' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1306] The connection to interface pin /axi_quad_spi_0/io0_o is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
WARNING: [BD 41-1306] The connection to interface pin /axi_quad_spi_0/sck_o is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
WARNING: [BD 41-1306] The connection to interface pin /axi_quad_spi_0/ss_o is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
WARNING: [BD 41-1306] The connection to interface pin /axi_quad_spi_0/io1_i is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
Wrote  : </home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/cont_microblaze.bd> 
## common::send_msg_id "BD_TCL-1000" "WARNING" "This Tcl script was generated from a block design that has not been validated. It is possible that design <$design_name> may result in errors during validation."
WARNING: [BD_TCL-1000] This Tcl script was generated from a block design that has not been validated. It is possible that design <cont_microblaze> may result in errors during validation.
# update_compile_order -fileset sources_1
# reset_run synth_1
# launch_runs synth_1 -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gig_ethernet_pcs_pma_sgmii_lvds'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'gig_ethernet_pcs_pma_sgmii_lvds'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gbe_cpu_buffer'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gbe_rx_ctrl_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gbe_rx_packet_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gbe_ctrl_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gbe_tx_packet_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gbe_arp_cache'...
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S_AXI_ACLK_FREQ_MHZ(100) on '/microblaze_0_axi_intc' with propagated value(100.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROCESSOR_CLK_FREQ_MHZ(100) on '/microblaze_0_axi_intc' with propagated value(100.0). Command ignored
INFO: [xilinx.com:ip:axi_hwicap:3.0-1] /axi_hwicap_0 
                    ##########################################################################################
                    Clocks connected to AXI HWICAP are same. Configuring AXI HWICAP in SYNC mode ..........
                    ##########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_slave_wishbone_classic_master_0/S_AXI(1) and /microblaze_0_axi_periph/m03_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_slave_wishbone_classic_master_0/S_AXI(1) and /microblaze_0_axi_periph/m03_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_slave_wishbone_classic_master_0/S_AXI(1) and /microblaze_0_axi_periph/m03_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_slave_wishbone_classic_master_0/S_AXI(1) and /microblaze_0_axi_periph/m03_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_slave_wishbone_classic_master_0/S_AXI(1) and /microblaze_0_axi_periph/m03_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-927] Following properties on pin /axi_slave_wishbone_classic_master_0/S_AXI_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=cont_microblaze_Clk 
Wrote  : </home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/cont_microblaze.bd> 
VHDL Output written to : /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd
VHDL Output written to : /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/sim/cont_microblaze.vhd
VHDL Output written to : /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/hdl/cont_microblaze_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block adc_config .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hwicap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_slave_wishbone_classic_master_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timebase_wdt_0_0/cont_microblaze_axi_timebase_wdt_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timebase_wdt_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block drp_config .
INFO: [BD 41-1029] Generation completed for the IP Integrator block match_pattern_config .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_Clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_auto_pc_0/cont_microblaze_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_pc .
Exporting to file /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/hw_handoff/cont_microblaze.hwh
Generated Block Design Tcl file /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/hw_handoff/cont_microblaze_bd.tcl
Generated Hardware Definition File /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.hwdef
WARNING: [BD 41-927] Following properties on pin /adc4x16g_core_0/adc_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=adc4x16g_core_adc4x16g_core_0_0_adc_clk 
Wrote  : </home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/adc4x16g_core.bd> 
VHDL Output written to : /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/synth/adc4x16g_core.vhd
VHDL Output written to : /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/sim/adc4x16g_core.vhd
VHDL Output written to : /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/hdl/adc4x16g_core_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block adc4x16g_core_0 .
Exporting to file /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/hw_handoff/adc4x16g_core.hwh
Generated Block Design Tcl file /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/hw_handoff/adc4x16g_core_bd.tcl
Generated Hardware Definition File /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/synth/adc4x16g_core.hwdef
[Sat Jan  9 06:14:05 2021] Launched gbe_cpu_buffer_synth_1, cont_microblaze_drp_config_0_synth_1, cont_microblaze_axi_hwicap_0_0_synth_1, gbe_ctrl_fifo_synth_1, gbe_arp_cache_synth_1, gig_ethernet_pcs_pma_sgmii_lvds_synth_1, gbe_rx_packet_fifo_synth_1, gbe_tx_packet_fifo_synth_1, gbe_rx_ctrl_fifo_synth_1, adc4x16g_core_adc4x16g_core_0_0_synth_1, cont_microblaze_match_pattern_config_0_synth_1, cont_microblaze_mdm_1_0_synth_1, cont_microblaze_microblaze_0_0_synth_1, cont_microblaze_microblaze_0_axi_intc_0_synth_1, cont_microblaze_rst_Clk_100M_0_synth_1, cont_microblaze_xbar_0_synth_1, cont_microblaze_dlmb_bram_if_cntlr_0_synth_1, cont_microblaze_dlmb_v10_0_synth_1, cont_microblaze_ilmb_bram_if_cntlr_0_synth_1, cont_microblaze_ilmb_v10_0_synth_1, cont_microblaze_lmb_bram_0_synth_1, cont_microblaze_axi_uartlite_0_0_synth_1, cont_microblaze_axi_quad_spi_0_0_synth_1, cont_microblaze_axi_slave_wishbone_classic_master_0_0_synth_1, cont_microblaze_axi_timebase_wdt_0_0_synth_1, cont_microblaze_axi_timer_0_0_synth_1, cont_microblaze_auto_pc_0_synth_1, cont_microblaze_adc_config_0_synth_1...
Run output will be captured here:
gbe_cpu_buffer_synth_1: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/gbe_cpu_buffer_synth_1/runme.log
cont_microblaze_drp_config_0_synth_1: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/cont_microblaze_drp_config_0_synth_1/runme.log
cont_microblaze_axi_hwicap_0_0_synth_1: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/cont_microblaze_axi_hwicap_0_0_synth_1/runme.log
gbe_ctrl_fifo_synth_1: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/gbe_ctrl_fifo_synth_1/runme.log
gbe_arp_cache_synth_1: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/gbe_arp_cache_synth_1/runme.log
gig_ethernet_pcs_pma_sgmii_lvds_synth_1: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/gig_ethernet_pcs_pma_sgmii_lvds_synth_1/runme.log
gbe_rx_packet_fifo_synth_1: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/gbe_rx_packet_fifo_synth_1/runme.log
gbe_tx_packet_fifo_synth_1: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/gbe_tx_packet_fifo_synth_1/runme.log
gbe_rx_ctrl_fifo_synth_1: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/gbe_rx_ctrl_fifo_synth_1/runme.log
adc4x16g_core_adc4x16g_core_0_0_synth_1: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/adc4x16g_core_adc4x16g_core_0_0_synth_1/runme.log
cont_microblaze_match_pattern_config_0_synth_1: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/cont_microblaze_match_pattern_config_0_synth_1/runme.log
cont_microblaze_mdm_1_0_synth_1: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/cont_microblaze_mdm_1_0_synth_1/runme.log
cont_microblaze_microblaze_0_0_synth_1: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/cont_microblaze_microblaze_0_0_synth_1/runme.log
cont_microblaze_microblaze_0_axi_intc_0_synth_1: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/cont_microblaze_microblaze_0_axi_intc_0_synth_1/runme.log
cont_microblaze_rst_Clk_100M_0_synth_1: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/cont_microblaze_rst_Clk_100M_0_synth_1/runme.log
cont_microblaze_xbar_0_synth_1: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/cont_microblaze_xbar_0_synth_1/runme.log
cont_microblaze_dlmb_bram_if_cntlr_0_synth_1: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/cont_microblaze_dlmb_bram_if_cntlr_0_synth_1/runme.log
cont_microblaze_dlmb_v10_0_synth_1: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/cont_microblaze_dlmb_v10_0_synth_1/runme.log
cont_microblaze_ilmb_bram_if_cntlr_0_synth_1: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/cont_microblaze_ilmb_bram_if_cntlr_0_synth_1/runme.log
cont_microblaze_ilmb_v10_0_synth_1: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/cont_microblaze_ilmb_v10_0_synth_1/runme.log
cont_microblaze_lmb_bram_0_synth_1: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/cont_microblaze_lmb_bram_0_synth_1/runme.log
cont_microblaze_axi_uartlite_0_0_synth_1: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/cont_microblaze_axi_uartlite_0_0_synth_1/runme.log
cont_microblaze_axi_quad_spi_0_0_synth_1: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/cont_microblaze_axi_quad_spi_0_0_synth_1/runme.log
cont_microblaze_axi_slave_wishbone_classic_master_0_0_synth_1: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/cont_microblaze_axi_slave_wishbone_classic_master_0_0_synth_1/runme.log
cont_microblaze_axi_timebase_wdt_0_0_synth_1: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/cont_microblaze_axi_timebase_wdt_0_0_synth_1/runme.log
cont_microblaze_axi_timer_0_0_synth_1: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/cont_microblaze_axi_timer_0_0_synth_1/runme.log
cont_microblaze_auto_pc_0_synth_1: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/cont_microblaze_auto_pc_0_synth_1/runme.log
cont_microblaze_adc_config_0_synth_1: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/cont_microblaze_adc_config_0_synth_1/runme.log
[Sat Jan  9 06:14:05 2021] Launched synth_1...
Run output will be captured here: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:01:36 ; elapsed = 00:01:42 . Memory (MB): peak = 3379.016 ; gain = 348.441 ; free physical = 9271 ; free virtual = 30720
# wait_on_run synth_1
[Sat Jan  9 06:14:05 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Explore' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExplorePostRoutePhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExploreWithRemap' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacementFanoutOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_EarlyBlockPlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Retiming' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExtraTimingOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_RefinePlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_SpreadSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLRs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_HighUtilSLRs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_medium' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_Explore' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreSequential' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreWithRemap' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_DefaultOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_ExploreArea' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPostRoutePhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_Quick' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_medium' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaMultThresholdDSP' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AlternateRoutability' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfOptimized_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfThresholdCarry' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Explore' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExplorePostRoutePhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExploreWithRemap' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacementFanoutOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_EarlyBlockPlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Retiming' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExtraTimingOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_RefinePlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_SpreadSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLRs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_HighUtilSLRs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_medium' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_Explore' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreSequential' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreWithRemap' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_DefaultOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_ExploreArea' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPostRoutePhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_Quick' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Explore' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExplorePostRoutePhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_RefinePlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacementFanoutOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_LateBlockPlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_medium' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExploreSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Retiming' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_Explore' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_DefaultOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPostRoutePhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_Quick' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_medium' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogicSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_BalanceSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_BalanceSLRs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_CompressSLRs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2012.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2012.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2013.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2013.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_medium' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaMultThresholdDSP' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg'
INFO: [Common 17-14] Message 'Runs 36-547' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg'
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/adc4x16g/ip_repo_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/axi_wb_bridge/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:gty_wrapper_0:2.0'. The one found in IP location '/home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/adc4x16g/ip_repo_0/adc16G4X_datarx' will take precedence over the same IP in location /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/adc4x16g/ip_repo_0/adc4x16g_core/adc4x16g_core.srcs/sources_1/imports/adc16G4X_datarx
Command: synth_design -top top -part xcvu37p-fsvh2892-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu37p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu37p'
INFO: [Common 17-86] Your Synthesis license expires in 14 day(s)
INFO: [Common 17-1540] The version limit for your license is '2020.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xcvu37p-fsvh2892-2L-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19852 
WARNING: [Synth 8-6901] identifier 'cpu_tx_ready_retimed' is used before its declaration [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:224]
WARNING: [Synth 8-6901] identifier 'USER_WIDTH' is used before its declaration [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/wb_bram/wb_bram.v:43]
WARNING: [Synth 8-6901] identifier 'USER_WIDTH' is used before its declaration [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/wb_bram/wb_bram.v:45]
WARNING: [Synth 8-6901] identifier 'wbm_sel_i_r3' is used before its declaration [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:105]
WARNING: [Synth 8-2611] redeclaration of ansi port adc4x16g_miso is not allowed [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/adc_snapshot_inside/top.v:169]
WARNING: [Synth 8-1082] adc4x16g_miso was previously declared with a range [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/adc_snapshot_inside/top.v:169]
WARNING: [Synth 8-2611] redeclaration of ansi port adc4x16g_mosi is not allowed [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/adc_snapshot_inside/top.v:170]
WARNING: [Synth 8-1082] adc4x16g_mosi was previously declared with a range [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/adc_snapshot_inside/top.v:170]
WARNING: [Synth 8-2611] redeclaration of ansi port adc4x16g_sck is not allowed [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/adc_snapshot_inside/top.v:171]
WARNING: [Synth 8-1082] adc4x16g_sck was previously declared with a range [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/adc_snapshot_inside/top.v:171]
WARNING: [Synth 8-2611] redeclaration of ansi port adc4x16g_sselb is not allowed [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/adc_snapshot_inside/top.v:172]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.672 ; gain = 56.621 ; free physical = 7480 ; free virtual = 29019
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/adc_snapshot_inside/top.v:7]
	Parameter ADC4X16G_WB_RAM0_WBID0 bound to: 1 - type: integer 
	Parameter ADC_SNAPSHOT_INSIDE_ONE_GBE_WBID0 bound to: 2 - type: integer 
	Parameter ADC_SNAPSHOT_INSIDE_REG_CNTRL_WBID0 bound to: 3 - type: integer 
	Parameter N_WB_SLAVES bound to: 5 - type: integer 
	Parameter SLAVE_ADDR bound to: 160'b0000000000000010000100010000010000000000000000100001000100000000000000000000000100010001000000000000000000000001000000010000000000000000000000010000000000000000 
	Parameter SLAVE_HIGH bound to: 160'b0000000000000010000100010010001100000000000000100001000100000011000000000000001000010000111111110000000000000001000100001111111100000000000000010000000011111111 
	Parameter SYS_BLOCK_INST_WBID0 bound to: 4 - type: integer 
	Parameter WB_ADC4X16G_CONTROLLER0_WBID0 bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'adc4x16g_core' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/synth/adc4x16g_core.vhd:50]
WARNING: [Synth 8-3819] Generic 'CHANNEL_SEL' not present in instantiated entity will be ignored [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/adc_snapshot_inside/top.v:260]
INFO: [Synth 8-3491] module 'adc4x16g_core_adc4x16g_core_0_0' declared at '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/adc4x16g_core_adc4x16g_core_0_0_stub.vhdl:5' bound to instance 'adc4x16g_core_0' of component 'adc4x16g_core_adc4x16g_core_0_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/synth/adc4x16g_core.vhd:147]
INFO: [Synth 8-638] synthesizing module 'adc4x16g_core_adc4x16g_core_0_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/adc4x16g_core_adc4x16g_core_0_0_stub.vhdl:38]
INFO: [Synth 8-256] done synthesizing module 'adc4x16g_core' (1#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/synth/adc4x16g_core.vhd:50]
INFO: [Synth 8-6157] synthesizing module 'ADC4X16G_Channel_Sel' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/adc4x16g/ADC4X16G_Channel_Sel.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ADC4X16G_Channel_Sel' (2#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/adc4x16g/ADC4X16G_Channel_Sel.v:23]
INFO: [Synth 8-6157] synthesizing module 'wb_bram' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/wb_bram/wb_bram.v:23]
	Parameter LOG_USER_WIDTH bound to: 8 - type: integer 
	Parameter USER_ADDR_BITS bound to: 6 - type: integer 
	Parameter N_REGISTERS bound to: 2 - type: integer 
	Parameter USER_WIDTH bound to: 256 - type: integer 
	Parameter USER_DEPTH bound to: 64 - type: integer 
	Parameter LOG_WB_WIDTH bound to: 5 - type: integer 
	Parameter WB_WIDTH bound to: 32 - type: integer 
	Parameter WB_ADDR_BITS bound to: 9 - type: integer 
	Parameter WB_DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tdp_ram_wrapper' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/wb_bram/tdp_ram_wrapper.v:27]
	Parameter WIDTHB bound to: 32 - type: integer 
	Parameter SIZEB bound to: 512 - type: integer 
	Parameter ADDRWIDTHB bound to: 9 - type: integer 
	Parameter WIDTHA bound to: 256 - type: integer 
	Parameter SIZEA bound to: 64 - type: integer 
	Parameter ADDRWIDTHA bound to: 6 - type: integer 
	Parameter N_REGISTERS bound to: 2 - type: integer 
	Parameter maxSIZE bound to: 512 - type: integer 
	Parameter maxWIDTH bound to: 256 - type: integer 
	Parameter minWIDTH bound to: 32 - type: integer 
	Parameter RATIO bound to: 8 - type: integer 
	Parameter log2RATIO bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'asym_ram_tdp' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/wb_bram/asym_ram_tdp.v:7]
	Parameter WIDTHB bound to: 32 - type: integer 
	Parameter SIZEB bound to: 512 - type: integer 
	Parameter ADDRWIDTHB bound to: 9 - type: integer 
	Parameter WIDTHA bound to: 256 - type: integer 
	Parameter SIZEA bound to: 64 - type: integer 
	Parameter ADDRWIDTHA bound to: 6 - type: integer 
	Parameter N_REGISTERS bound to: 2 - type: integer 
	Parameter maxSIZE bound to: 512 - type: integer 
	Parameter maxWIDTH bound to: 256 - type: integer 
	Parameter minWIDTH bound to: 32 - type: integer 
	Parameter RATIO bound to: 8 - type: integer 
	Parameter log2RATIO bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element lsbaddr_reg was removed.  [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/wb_bram/asym_ram_tdp.v:74]
Info : Asymmetric Ram write pattern identified
INFO: [Synth 8-4563] Found possible Asymmetric RAM pattern for RAM RAM_reg
Info : Asymmetric Ram read pattern identified
INFO: [Synth 8-6155] done synthesizing module 'asym_ram_tdp' (3#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/wb_bram/asym_ram_tdp.v:7]
INFO: [Synth 8-6155] done synthesizing module 'tdp_ram_wrapper' (4#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/wb_bram/tdp_ram_wrapper.v:27]
INFO: [Synth 8-6155] done synthesizing module 'wb_bram' (5#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/wb_bram/wb_bram.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_splitter' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/adc4x16g/data_splitter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_splitter' (6#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/adc4x16g/data_splitter.v:23]
INFO: [Synth 8-6157] synthesizing module 'wb_adc4x16g_controller' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/adc4x16g/wb_adc4x16g_controller.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/adc4x16g/wb_adc4x16g_controller.v:56]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/adc4x16g/wb_adc4x16g_controller.v:78]
INFO: [Synth 8-6155] done synthesizing module 'wb_adc4x16g_controller' (7#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/adc4x16g/wb_adc4x16g_controller.v:12]
INFO: [Synth 8-638] synthesizing module 'gpio_simulink2ext' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:26]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DDR bound to: 0 - type: integer 
	Parameter CLK_PHASE bound to: 0 - type: integer 
	Parameter REG_IOB bound to: true - type: string 
	Parameter PORT_BYPASS bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Q_REG_SDR' to cell 'FD' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'gpio_simulink2ext' (8#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:26]
INFO: [Synth 8-638] synthesizing module 'adc_snapshot_inside' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside.vhd:809]
INFO: [Synth 8-638] synthesizing module 'adc_snapshot_inside_default_clock_driver' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside.vhd:698]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:59]
	Parameter period bound to: 1 - type: integer 
	Parameter log_2_period bound to: 1 - type: integer 
	Parameter pipeline_regs bound to: 5 - type: integer 
	Parameter use_bufg bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'clr_reg' of component 'synth_reg_w_init' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:236]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init' (9#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init' (10#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element clk_num_reg was removed.  [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:212]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver' (11#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'adc_snapshot_inside_default_clock_driver' (12#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside.vhd:698]
INFO: [Synth 8-638] synthesizing module 'adc_snapshot_inside_struct' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside.vhd:409]
INFO: [Synth 8-638] synthesizing module 'adc_snapshot_inside_gpio' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside.vhd:14]
INFO: [Synth 8-638] synthesizing module 'adc_snapshot_inside_xlconvert' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:201]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:269]
INFO: [Synth 8-638] synthesizing module 'synth_reg' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e' (13#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg' (14#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'adc_snapshot_inside_xlconvert' (15#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'adc_snapshot_inside_gpio' (16#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside.vhd:14]
INFO: [Synth 8-638] synthesizing module 'adc_snapshot_inside_one_gbe' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside.vhd:71]
INFO: [Synth 8-638] synthesizing module 'adc_snapshot_inside_xlconvert__parameterized0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:201]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 1 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adc_snapshot_inside_xlconvert__parameterized0' (16#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:201]
INFO: [Synth 8-638] synthesizing module 'adc_snapshot_inside_xlconvert__parameterized1' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:201]
	Parameter din_width bound to: 8 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 8 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_adc_snapshot_inside_xlconvert' declared at '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:145' bound to instance 'convert' of component 'convert_func_call_adc_snapshot_inside_xlconvert' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:253]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_adc_snapshot_inside_xlconvert' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:160]
	Parameter din_width bound to: 8 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_adc_snapshot_inside_xlconvert' (17#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'adc_snapshot_inside_xlconvert__parameterized1' (17#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:201]
INFO: [Synth 8-638] synthesizing module 'adc_snapshot_inside_xlconvert__parameterized2' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:201]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_adc_snapshot_inside_xlconvert' declared at '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:145' bound to instance 'convert' of component 'convert_func_call_adc_snapshot_inside_xlconvert' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:253]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_adc_snapshot_inside_xlconvert__parameterized1' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:160]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_adc_snapshot_inside_xlconvert__parameterized1' (17#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'adc_snapshot_inside_xlconvert__parameterized2' (17#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:201]
INFO: [Synth 8-638] synthesizing module 'adc_snapshot_inside_xlconvert__parameterized3' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:201]
	Parameter din_width bound to: 16 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 16 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_adc_snapshot_inside_xlconvert' declared at '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:145' bound to instance 'convert' of component 'convert_func_call_adc_snapshot_inside_xlconvert' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:253]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_adc_snapshot_inside_xlconvert__parameterized3' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:160]
	Parameter din_width bound to: 16 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_adc_snapshot_inside_xlconvert__parameterized3' (17#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'adc_snapshot_inside_xlconvert__parameterized3' (17#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'adc_snapshot_inside_one_gbe' (18#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside.vhd:71]
INFO: [Synth 8-638] synthesizing module 'adc_snapshot_inside_reg_cntrl' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside.vhd:285]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_b79ac4af70' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_b79ac4af70' (19#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:304]
INFO: [Synth 8-638] synthesizing module 'adc_snapshot_inside_xlslice' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:343]
	Parameter new_msb bound to: 0 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adc_snapshot_inside_xlslice' (20#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:343]
INFO: [Synth 8-256] done synthesizing module 'adc_snapshot_inside_reg_cntrl' (21#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside.vhd:285]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_098bbf6167' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_098bbf6167' (22#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:50]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_3226b236bd' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_3226b236bd' (23#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:69]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_a96ac10331' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_a96ac10331' (24#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:88]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_26f990323b' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_26f990323b' (25#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside_entity_declarations.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'adc_snapshot_inside_struct' (26#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside.vhd:409]
INFO: [Synth 8-256] done synthesizing module 'adc_snapshot_inside' (27#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sysgen/adc_snapshot_inside.vhd:809]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:3536]
INFO: [Synth 8-3491] module 'cont_microblaze_adc_config_0' declared at '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_adc_config_0_stub.vhdl:5' bound to instance 'adc_config' of component 'cont_microblaze_adc_config_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:4266]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_adc_config_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_adc_config_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'cont_microblaze_axi_hwicap_0_0' declared at '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_axi_hwicap_0_0_stub.vhdl:5' bound to instance 'axi_hwicap_0' of component 'cont_microblaze_axi_hwicap_0_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:4289]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_axi_hwicap_0_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_axi_hwicap_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'cont_microblaze_axi_quad_spi_0_0' declared at '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_axi_quad_spi_0_0_stub.vhdl:5' bound to instance 'axi_quad_spi_0' of component 'cont_microblaze_axi_quad_spi_0_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:4314]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_axi_quad_spi_0_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_axi_quad_spi_0_0_stub.vhdl:44]
INFO: [Synth 8-3491] module 'cont_microblaze_axi_slave_wishbone_classic_master_0_0' declared at '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_axi_slave_wishbone_classic_master_0_0_stub.vhdl:5' bound to instance 'axi_slave_wishbone_classic_master_0' of component 'cont_microblaze_axi_slave_wishbone_classic_master_0_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:4350]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_axi_slave_wishbone_classic_master_0_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_axi_slave_wishbone_classic_master_0_0_stub.vhdl:66]
INFO: [Synth 8-3491] module 'cont_microblaze_axi_timebase_wdt_0_0' declared at '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_axi_timebase_wdt_0_0_stub.vhdl:5' bound to instance 'axi_timebase_wdt_0' of component 'cont_microblaze_axi_timebase_wdt_0_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:4408]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_axi_timebase_wdt_0_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_axi_timebase_wdt_0_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'cont_microblaze_axi_timer_0_0' declared at '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_axi_timer_0_0_stub.vhdl:5' bound to instance 'axi_timer_0' of component 'cont_microblaze_axi_timer_0_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:4434]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_axi_timer_0_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_axi_timer_0_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'cont_microblaze_axi_uartlite_0_0' declared at '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'cont_microblaze_axi_uartlite_0_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:4463]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_axi_uartlite_0_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'cont_microblaze_drp_config_0' declared at '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_drp_config_0_stub.vhdl:5' bound to instance 'drp_config' of component 'cont_microblaze_drp_config_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:4488]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_drp_config_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_drp_config_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'cont_microblaze_match_pattern_config_0' declared at '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_match_pattern_config_0_stub.vhdl:5' bound to instance 'match_pattern_config' of component 'cont_microblaze_match_pattern_config_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:4512]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_match_pattern_config_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_match_pattern_config_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'cont_microblaze_mdm_1_0' declared at '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'cont_microblaze_mdm_1_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:4535]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_mdm_1_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'cont_microblaze_microblaze_0_0' declared at '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'cont_microblaze_microblaze_0_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:4548]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_microblaze_0_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-3491] module 'cont_microblaze_microblaze_0_axi_intc_0' declared at '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_microblaze_0_axi_intc_0_stub.vhdl:5' bound to instance 'microblaze_0_axi_intc' of component 'cont_microblaze_microblaze_0_axi_intc_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:4634]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_microblaze_0_axi_intc_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_microblaze_0_axi_intc_0_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_microblaze_0_axi_periph_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:2123]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1URBBE8' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1URBBE8' (28#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_NLQFEM' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_NLQFEM' (29#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_QWRNE5' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_QWRNE5' (30#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:259]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1ISGFMR' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:380]
INFO: [Synth 8-3491] module 'cont_microblaze_auto_pc_0' declared at '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'cont_microblaze_auto_pc_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:554]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_auto_pc_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1ISGFMR' (31#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:380]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_33EGSR' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:661]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_33EGSR' (32#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:661]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1CGRPTX' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:762]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1CGRPTX' (33#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:762]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_172SPG6' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:863]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_172SPG6' (34#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:863]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_HF7IS8' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:964]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_HF7IS8' (35#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:964]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_1P77F0N' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:1065]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_1P77F0N' (36#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:1065]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_XLNUFD' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:1166]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_XLNUFD' (37#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:1166]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1LRQM3S' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:1823]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1LRQM3S' (38#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:1823]
INFO: [Synth 8-3491] module 'cont_microblaze_xbar_0' declared at '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'cont_microblaze_xbar_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:3299]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_xbar_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'cont_microblaze_microblaze_0_axi_periph_0' (39#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:2123]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_18JXXNV' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:1250]
INFO: [Synth 8-3491] module 'cont_microblaze_dlmb_bram_if_cntlr_0' declared at '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'cont_microblaze_dlmb_bram_if_cntlr_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:1460]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_dlmb_bram_if_cntlr_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'cont_microblaze_dlmb_v10_0' declared at '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'cont_microblaze_dlmb_v10_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:1514]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_dlmb_v10_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'cont_microblaze_ilmb_bram_if_cntlr_0' declared at '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'cont_microblaze_ilmb_bram_if_cntlr_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:1542]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_ilmb_bram_if_cntlr_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'cont_microblaze_ilmb_v10_0' declared at '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'cont_microblaze_ilmb_v10_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:1596]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_ilmb_v10_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'cont_microblaze_lmb_bram_0' declared at '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'cont_microblaze_lmb_bram_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:1624]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_lmb_bram_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_lmb_bram_0_stub.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_18JXXNV' (40#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:1250]
INFO: [Synth 8-3491] module 'cont_microblaze_rst_Clk_100M_0' declared at '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_rst_Clk_100M_0_stub.vhdl:5' bound to instance 'rst_Clk_100M' of component 'cont_microblaze_rst_Clk_100M_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:4921]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_rst_Clk_100M_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/cont_microblaze_rst_Clk_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'cont_microblaze_xlconcat_0_0' declared at '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_xlconcat_0_0/synth/cont_microblaze_xlconcat_0_0.v:58' bound to instance 'xlconcat_0' of component 'cont_microblaze_xlconcat_0_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:4934]
INFO: [Synth 8-6157] synthesizing module 'cont_microblaze_xlconcat_0_0' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_xlconcat_0_0/synth/cont_microblaze_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 4 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (41#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'cont_microblaze_xlconcat_0_0' (42#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_xlconcat_0_0/synth/cont_microblaze_xlconcat_0_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'cont_microblaze' (43#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:3536]
WARNING: [Synth 8-689] width (32) of port connection 'ADR_O' does not match port width (20) of module 'cont_microblaze' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/adc_snapshot_inside/top.v:537]
INFO: [Synth 8-6157] synthesizing module 'gbe_udp' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_udp.v:2]
	Parameter LOCAL_ENABLE bound to: 1 - type: integer 
	Parameter LOCAL_MAC bound to: 48'b000100100011010001010110011110001001101010111100 
	Parameter LOCAL_IP bound to: -1062721270 - type: integer 
	Parameter LOCAL_PORT bound to: 16'b0001000011100001 
	Parameter LOCAL_GATEWAY bound to: 1 - type: integer 
	Parameter CPU_PROMISCUOUS bound to: 1 - type: integer 
	Parameter DIS_CPU_TX bound to: 0 - type: integer 
	Parameter DIS_CPU_RX bound to: 0 - type: integer 
	Parameter C_BASEADDR bound to: -1 - type: integer 
	Parameter C_HIGHADDR bound to: 0 - type: integer 
	Parameter C_OPB_AWIDTH bound to: 65535 - type: integer 
	Parameter C_OPB_DWIDTH bound to: 65535 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gbe_cpu_attach_wb' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_cpu_attach_wb.v:2]
	Parameter LOCAL_MAC bound to: 48'b000100100011010001010110011110001001101010111100 
	Parameter LOCAL_IP bound to: -1062721270 - type: integer 
	Parameter LOCAL_PORT bound to: 16'b0001000011100001 
	Parameter LOCAL_GATEWAY bound to: 1 - type: integer 
	Parameter LOCAL_ENABLE bound to: 1 - type: integer 
	Parameter CPU_PROMISCUOUS bound to: 1 - type: integer 
	Parameter PHY_CONFIG bound to: 0 - type: integer 
	Parameter CPU_TX_ENABLE bound to: 1'b1 
	Parameter CPU_RX_ENABLE bound to: 1'b1 
	Parameter CORE_TYPE bound to: 8'b00000001 
	Parameter CORE_REVISION bound to: 8'b00000010 
	Parameter TX_BUF_MAX bound to: 16'b0000100000000000 
	Parameter RX_BUF_MAX bound to: 16'b0000100000000000 
	Parameter RX_WORD_SIZE bound to: 16'b0000000000000001 
	Parameter TX_WORD_SIZE bound to: 16'b0000000000001000 
	Parameter ARP_SIZE bound to: 256 - type: integer 
	Parameter REGISTERS_OFFSET bound to: 0 - type: integer 
	Parameter REGISTERS_HIGH bound to: 4095 - type: integer 
	Parameter ARP_CACHE_OFFSET bound to: 4096 - type: integer 
	Parameter ARP_CACHE_HIGH bound to: 16383 - type: integer 
	Parameter TX_BUFFER_OFFSET bound to: 16384 - type: integer 
	Parameter TX_BUFFER_HIGH bound to: 32767 - type: integer 
	Parameter RX_BUFFER_OFFSET bound to: 32768 - type: integer 
	Parameter RX_BUFFER_HIGH bound to: 49151 - type: integer 
	Parameter REG_CORE_TYPE bound to: 8'b00000000 
	Parameter REG_BUFFER_SIZE bound to: 8'b00000001 
	Parameter REG_WORD_LENGTH bound to: 8'b00000010 
	Parameter REG_LOCAL_MAC_1 bound to: 8'b00000011 
	Parameter REG_LOCAL_MAC_0 bound to: 8'b00000100 
	Parameter REG_LOCAL_IP bound to: 8'b00000101 
	Parameter REG_LOCAL_GATEWAY bound to: 8'b00000110 
	Parameter REG_LOCAL_NETMASK bound to: 8'b00000111 
	Parameter REG_LOCAL_MULTICAST_IP bound to: 8'b00001000 
	Parameter REG_LOCAL_MULTICAST_MASK bound to: 8'b00001001 
	Parameter REG_BUFFER_OCC bound to: 8'b00001010 
	Parameter REG_LOCAL_ENABLE bound to: 8'b00001011 
	Parameter REG_LOCAL_PORT bound to: 8'b00001100 
	Parameter REG_PHY_STATUS_1 bound to: 8'b00001101 
	Parameter REG_PHY_STATUS_0 bound to: 8'b00001110 
	Parameter REG_PHY_CONTROL_1 bound to: 8'b00001111 
	Parameter REG_PHY_CONTROL_0 bound to: 8'b00010000 
	Parameter REG_ARP_SIZE bound to: 8'b00010001 
WARNING: [Synth 8-6104] Input port 'phy_status' has an internal driver [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_cpu_attach_wb.v:151]
INFO: [Synth 8-6155] done synthesizing module 'gbe_cpu_attach_wb' (44#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_cpu_attach_wb.v:2]
WARNING: [Synth 8-689] width (11) of port connection 'cpu_tx_size' does not match port width (12) of module 'gbe_cpu_attach_wb' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_udp.v:211]
WARNING: [Synth 8-689] width (1) of port connection 'phy_control' does not match port width (32) of module 'gbe_cpu_attach_wb' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_udp.v:216]
INFO: [Synth 8-638] synthesizing module 'gbe_cpu_buffer' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/gbe_cpu_buffer_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'gbe_arp_cache' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/gbe_arp_cache_stub.vhdl:21]
INFO: [Synth 8-6157] synthesizing module 'gbe_tx' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:2]
	Parameter REG_APP_IF bound to: 1 - type: integer 
	Parameter MAC_HDR_SIZE bound to: 14 - type: integer 
	Parameter IP_HDR_SIZE bound to: 20 - type: integer 
	Parameter UDP_HDR_SIZE bound to: 8 - type: integer 
	Parameter HDR_SIZE bound to: 42 - type: integer 
	Parameter TX_IDLE bound to: 3'b000 
	Parameter TX_APP_HDR0 bound to: 3'b001 
	Parameter TX_APP_HDR1 bound to: 3'b010 
	Parameter TX_APP_HDR2 bound to: 3'b011 
	Parameter TX_APP_DATA bound to: 3'b100 
	Parameter TX_CPU_WAIT bound to: 3'b101 
	Parameter TX_CPU_DATA bound to: 3'b110 
INFO: [Synth 8-638] synthesizing module 'gbe_tx_packet_fifo' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/gbe_tx_packet_fifo_stub.vhdl:23]
WARNING: [Synth 8-7023] instance 'tx_packet_fifo_inst' of module 'gbe_tx_packet_fifo' has 12 connections declared, but only 10 given [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:59]
INFO: [Synth 8-638] synthesizing module 'gbe_ctrl_fifo' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/gbe_ctrl_fifo_stub.vhdl:23]
WARNING: [Synth 8-7023] instance 'tx_packet_ctrl_fifo_inst' of module 'gbe_ctrl_fifo' has 12 connections declared, but only 10 given [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:92]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:301]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:425]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:443]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:468]
WARNING: [Synth 8-6014] Unused sequential element gen_app_if_reg.app_eof_reg_reg was removed.  [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:131]
INFO: [Synth 8-6155] done synthesizing module 'gbe_tx' (45#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:2]
INFO: [Synth 8-6157] synthesizing module 'gbe_rx' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:2]
	Parameter DIS_CPU bound to: 0 - type: integer 
	Parameter RX_IDLE bound to: 3'b000 
	Parameter RX_HDR0 bound to: 3'b001 
	Parameter RX_HDR1 bound to: 3'b010 
	Parameter RX_HDR2 bound to: 3'b011 
	Parameter RX_DATA bound to: 3'b100 
	Parameter MAC_HDR_SIZE bound to: 14 - type: integer 
	Parameter IP_HDR_SIZE bound to: 20 - type: integer 
	Parameter UDP_HDR_SIZE bound to: 8 - type: integer 
	Parameter APP_RUNNING bound to: 1'b0 
	Parameter APP_BLOCKED bound to: 1'b1 
	Parameter CPU_IDLE bound to: 2'b00 
	Parameter CPU_DATA bound to: 2'b01 
	Parameter CPU_VALIDATE bound to: 2'b10 
	Parameter CPU_HANDSHAKE bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'gbe_rx_packet_fifo' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/gbe_rx_packet_fifo_stub.vhdl:21]
WARNING: [Synth 8-7023] instance 'rx_packet_fifo_inst' of module 'gbe_rx_packet_fifo' has 10 connections declared, but only 9 given [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:50]
INFO: [Synth 8-638] synthesizing module 'gbe_rx_ctrl_fifo' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/gbe_rx_ctrl_fifo_stub.vhdl:21]
WARNING: [Synth 8-7023] instance 'rx_ctrl_fifo_inst' of module 'gbe_rx_ctrl_fifo' has 10 connections declared, but only 9 given [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:73]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:130]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:210]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:259]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:307]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:376]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:438]
INFO: [Synth 8-4471] merging register 'hdr2_cpu_ok_reg' into 'hdr1_cpu_ok_reg' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:429]
WARNING: [Synth 8-6014] Unused sequential element hdr2_cpu_ok_reg was removed.  [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:429]
INFO: [Synth 8-4471] merging register 'hdr2_cpu_okR_reg' into 'hdr1_cpu_okR_reg' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:252]
WARNING: [Synth 8-6014] Unused sequential element hdr2_cpu_okR_reg was removed.  [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:252]
INFO: [Synth 8-6155] done synthesizing module 'gbe_rx' (46#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:2]
INFO: [Synth 8-6155] done synthesizing module 'gbe_udp' (47#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_udp.v:2]
WARNING: [Synth 8-7023] instance 'adc_snapshot_inside_one_gbe' of module 'gbe_udp' has 44 connections declared, but only 43 given [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/adc_snapshot_inside/top.v:567]
INFO: [Synth 8-6157] synthesizing module 'gig_eth_mac' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac.v:16]
	Parameter MAX_FRAME_SIZE_STANDARD bound to: 1522 - type: integer 
	Parameter MAX_FRAME_SIZE_JUMBO bound to: 9022 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gig_eth_mac_tx' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_tx.v:9]
	Parameter MAX_FRAME_SIZE_STANDARD bound to: 1522 - type: integer 
	Parameter MAX_FRAME_SIZE_JUMBO bound to: 9022 - type: integer 
	Parameter TX_IFG bound to: 4'b0000 
	Parameter TX_READY bound to: 4'b0001 
	Parameter TX_ONE_CYCLE_DELAY bound to: 4'b0010 
	Parameter TX_PREAMBLE bound to: 4'b0011 
	Parameter TX_DATA bound to: 4'b0100 
	Parameter TX_PAD bound to: 4'b0101 
	Parameter TX_CRC bound to: 4'b0110 
	Parameter TX_CORRUPT_FRAME bound to: 4'b0111 
	Parameter TX_WAIT_FOR_END bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'CRC_gen' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/CRC_gen.v:53]
INFO: [Synth 8-6155] done synthesizing module 'CRC_gen' (48#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/CRC_gen.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_tx.v:166]
INFO: [Synth 8-6155] done synthesizing module 'gig_eth_mac_tx' (49#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_tx.v:9]
INFO: [Synth 8-6157] synthesizing module 'gig_eth_mac_rx' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_rx.v:9]
	Parameter MAX_FRAME_SIZE_STANDARD bound to: 1522 - type: integer 
	Parameter MAX_FRAME_SIZE_JUMBO bound to: 9022 - type: integer 
	Parameter RX_READY bound to: 3'b000 
	Parameter RX_FRAME bound to: 3'b001 
	Parameter RX_CHECK_CRC bound to: 3'b010 
	Parameter RX_GOOD bound to: 3'b011 
	Parameter RX_BAD bound to: 3'b100 
	Parameter RX_ABORT bound to: 3'b101 
	Parameter RX_WAIT_FOR_END bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'CRC_chk' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/CRC_chk.v:53]
INFO: [Synth 8-6155] done synthesizing module 'CRC_chk' (50#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/CRC_chk.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_rx.v:154]
INFO: [Synth 8-6155] done synthesizing module 'gig_eth_mac_rx' (51#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_rx.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gig_eth_mac' (52#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac.v:16]
INFO: [Synth 8-6157] synthesizing module 'mdio_config' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/mdio_config.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/mdio_config.v:70]
INFO: [Synth 8-6157] synthesizing module 'mdio_master' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/mdio_master.v:32]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_PREAMBLE bound to: 2'b01 
	Parameter STATE_TRANSFER bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/mdio_master.v:138]
INFO: [Synth 8-6155] done synthesizing module 'mdio_master' (53#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/mdio_master.v:32]
INFO: [Synth 8-6155] done synthesizing module 'mdio_config' (54#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/onegbe/mdio_config.v:32]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_sgmii_lvds' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/.Xil/Vivado-19803-wei-Berkeley/realtime/gig_ethernet_pcs_pma_sgmii_lvds_stub.vhdl:86]
WARNING: [Synth 8-7023] instance 'adc_snapshot_inside_one_gbe_pcs_pma' of module 'gig_ethernet_pcs_pma_sgmii_lvds' has 75 connections declared, but only 50 given [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/adc_snapshot_inside/top.v:655]
INFO: [Synth 8-6157] synthesizing module 'wb_register_ppc2simulink' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/wb_register_ppc2simulink/wb_register_ppc2simulink.v:1]
	Parameter INIT_VAL bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/wb_register_ppc2simulink/wb_register_ppc2simulink.v:31]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/wb_register_ppc2simulink/wb_register_ppc2simulink.v:32]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/wb_register_ppc2simulink/wb_register_ppc2simulink.v:34]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/wb_register_ppc2simulink/wb_register_ppc2simulink.v:35]
INFO: [Synth 8-6155] done synthesizing module 'wb_register_ppc2simulink' (55#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/wb_register_ppc2simulink/wb_register_ppc2simulink.v:1]
INFO: [Synth 8-6157] synthesizing module 'sys_block' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sys_block/sys_block.v:1]
	Parameter BOARD_ID bound to: 12 - type: integer 
	Parameter REV_MAJ bound to: 12 - type: integer 
	Parameter REV_MIN bound to: 0 - type: integer 
	Parameter REV_RCS bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sys_block/sys_block.v:39]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sys_block/sys_block.v:40]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sys_block/sys_block.v:96]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sys_block/sys_block.v:97]
INFO: [Synth 8-6155] done synthesizing module 'sys_block' (56#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/sys_block/sys_block.v:1]
INFO: [Synth 8-6157] synthesizing module 'wbs_arbiter' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:1]
	Parameter N_SLAVES bound to: 5 - type: integer 
	Parameter SLAVE_ADDR bound to: 160'b0000000000000010000100010000010000000000000000100001000100000000000000000000000100010001000000000000000000000001000000010000000000000000000000010000000000000000 
	Parameter SLAVE_HIGH bound to: 160'b0000000000000010000100010010001100000000000000100001000100000011000000000000001000010000111111110000000000000001000100001111111100000000000000010000000011111111 
	Parameter TIMEOUT bound to: 1024 - type: integer 
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_WAIT bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'timeout' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/timeout.v:1]
	Parameter TIMEOUT bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timeout' (57#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/timeout.v:1]
WARNING: [Synth 8-6014] Unused sequential element wbs_err_i_r_reg was removed.  [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:81]
WARNING: [Synth 8-6014] Unused sequential element wbm_we_i_r4_reg was removed.  [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:174]
WARNING: [Synth 8-6014] Unused sequential element wbm_we_i_r5_reg was removed.  [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:175]
WARNING: [Synth 8-6014] Unused sequential element wbs_dat_i_r2_reg was removed.  [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:189]
WARNING: [Synth 8-6014] Unused sequential element wbs_err_i_r1_reg was removed.  [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:194]
WARNING: [Synth 8-6014] Unused sequential element wbs_err_i_r2_reg was removed.  [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:195]
INFO: [Synth 8-6155] done synthesizing module 'wbs_arbiter' (58#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:1]
INFO: [Synth 8-6157] synthesizing module 'vcu128_infrastructure' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/infrastructure/vcu128_infrastructure.v:1]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33335]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DIFF_SSTL12 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (59#1) [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33335]
INFO: [Synth 8-6157] synthesizing module 'MMCM_BASE' [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/scripts/rt/data/unisim_comp.v:40654]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 270.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLOCK_HOLD bound to: FALSE - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCM_BASE' (60#1) [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/scripts/rt/data/unisim_comp.v:40654]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (61#1) [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34933]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (62#1) [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34933]
INFO: [Synth 8-6155] done synthesizing module 'vcu128_infrastructure' (63#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/infrastructure/vcu128_infrastructure.v:1]
WARNING: [Synth 8-3848] Net mb_intr_v in module/entity top does not have driver. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/adc_snapshot_inside/top.v:174]
WARNING: [Synth 8-3848] Net adc4x16g_drp_data1 in module/entity top does not have driver. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/adc_snapshot_inside/top.v:76]
WARNING: [Synth 8-3848] Net adc4x16g_drp_data2 in module/entity top does not have driver. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/adc_snapshot_inside/top.v:77]
WARNING: [Synth 8-3848] Net adc4x16g_drp_data3 in module/entity top does not have driver. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/adc_snapshot_inside/top.v:78]
WARNING: [Synth 8-3848] Net adc4x16g_rxprbslocked1 in module/entity top does not have driver. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/adc_snapshot_inside/top.v:82]
WARNING: [Synth 8-3848] Net adc4x16g_rxprbslocked2 in module/entity top does not have driver. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/adc_snapshot_inside/top.v:83]
WARNING: [Synth 8-3848] Net adc4x16g_rxprbslocked3 in module/entity top does not have driver. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/adc_snapshot_inside/top.v:84]
WARNING: [Synth 8-3848] Net adc_snapshot_inside_one_gbe_mac_syncacquired in module/entity top does not have driver. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/adc_snapshot_inside/top.v:216]
INFO: [Synth 8-6155] done synthesizing module 'top' (64#1) [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/adc_snapshot_inside/top.v:7]
WARNING: [Synth 8-3917] design top has port phy_pdown_n driven by constant 1
WARNING: [Synth 8-3331] design wbs_arbiter has unconnected port wbs_err_i[4]
WARNING: [Synth 8-3331] design wbs_arbiter has unconnected port wbs_err_i[3]
WARNING: [Synth 8-3331] design wbs_arbiter has unconnected port wbs_err_i[2]
WARNING: [Synth 8-3331] design wbs_arbiter has unconnected port wbs_err_i[1]
WARNING: [Synth 8-3331] design wbs_arbiter has unconnected port wbs_err_i[0]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_sel_i[3]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_sel_i[2]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_sel_i[1]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_sel_i[0]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[31]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[30]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[29]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[28]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[27]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[26]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[25]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[24]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[23]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[22]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[21]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[20]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[19]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[18]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[17]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[16]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[15]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[14]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[13]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[12]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[11]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[10]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[9]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[8]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[7]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[1]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[0]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[31]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[30]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[29]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[28]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[27]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[26]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[25]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[24]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[23]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[22]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[21]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[20]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[19]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[18]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[17]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[16]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[15]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[14]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[13]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[12]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[11]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[10]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[9]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[8]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[7]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[6]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[5]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[4]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[3]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[2]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[1]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[0]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_sel_i[3]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_sel_i[2]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_sel_i[1]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_sel_i[0]
WARNING: [Synth 8-3331] design gig_eth_mac has unconnected port gmii_col
WARNING: [Synth 8-3331] design gig_eth_mac has unconnected port gmii_crs
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[31]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[30]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[29]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[28]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[27]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[26]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[25]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[24]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[23]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[22]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[21]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[20]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[19]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[18]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[17]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[16]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[15]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[14]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[13]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[12]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[11]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[10]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[9]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[8]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[7]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2828.609 ; gain = 124.559 ; free physical = 7486 ; free virtual = 29027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2852.422 ; gain = 148.371 ; free physical = 7497 ; free virtual = 29038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2852.422 ; gain = 148.371 ; free physical = 7497 ; free virtual = 29038
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_adc_config_0/cont_microblaze_adc_config_0/cont_microblaze_match_pattern_config_0_in_context.xdc] for cell 'cont_microblaze_inst/adc_config'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_adc_config_0/cont_microblaze_adc_config_0/cont_microblaze_match_pattern_config_0_in_context.xdc] for cell 'cont_microblaze_inst/adc_config'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_hwicap_0_0/cont_microblaze_axi_hwicap_0_0/cont_microblaze_axi_hwicap_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_hwicap_0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_hwicap_0_0/cont_microblaze_axi_hwicap_0_0/cont_microblaze_axi_hwicap_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_hwicap_0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_quad_spi_0_0/cont_microblaze_axi_quad_spi_0_0/cont_microblaze_axi_quad_spi_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_quad_spi_0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_quad_spi_0_0/cont_microblaze_axi_quad_spi_0_0/cont_microblaze_axi_quad_spi_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_quad_spi_0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_slave_wishbone_classic_master_0_0/cont_microblaze_axi_slave_wishbone_classic_master_0_0/cont_microblaze_axi_slave_wishbone_classic_master_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_slave_wishbone_classic_master_0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_slave_wishbone_classic_master_0_0/cont_microblaze_axi_slave_wishbone_classic_master_0_0/cont_microblaze_axi_slave_wishbone_classic_master_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_slave_wishbone_classic_master_0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timebase_wdt_0_0/cont_microblaze_axi_timebase_wdt_0_0/cont_microblaze_axi_timebase_wdt_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_timebase_wdt_0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timebase_wdt_0_0/cont_microblaze_axi_timebase_wdt_0_0/cont_microblaze_axi_timebase_wdt_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_timebase_wdt_0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timer_0_0/cont_microblaze_axi_timer_0_0/cont_microblaze_axi_timer_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_timer_0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timer_0_0/cont_microblaze_axi_timer_0_0/cont_microblaze_axi_timer_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_timer_0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_uartlite_0_0/cont_microblaze_axi_uartlite_0_0/cont_microblaze_axi_uartlite_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_uartlite_0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_uartlite_0_0/cont_microblaze_axi_uartlite_0_0/cont_microblaze_axi_uartlite_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_uartlite_0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_drp_config_0/cont_microblaze_drp_config_0/cont_microblaze_drp_config_0_in_context.xdc] for cell 'cont_microblaze_inst/drp_config'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_drp_config_0/cont_microblaze_drp_config_0/cont_microblaze_drp_config_0_in_context.xdc] for cell 'cont_microblaze_inst/drp_config'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_match_pattern_config_0/cont_microblaze_match_pattern_config_0/cont_microblaze_match_pattern_config_0_in_context.xdc] for cell 'cont_microblaze_inst/match_pattern_config'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_match_pattern_config_0/cont_microblaze_match_pattern_config_0/cont_microblaze_match_pattern_config_0_in_context.xdc] for cell 'cont_microblaze_inst/match_pattern_config'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_mdm_1_0/cont_microblaze_mdm_1_0/cont_microblaze_mdm_1_0_in_context.xdc] for cell 'cont_microblaze_inst/mdm_1'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_mdm_1_0/cont_microblaze_mdm_1_0/cont_microblaze_mdm_1_0_in_context.xdc] for cell 'cont_microblaze_inst/mdm_1'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_0/cont_microblaze_microblaze_0_0/cont_microblaze_microblaze_0_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_0/cont_microblaze_microblaze_0_0/cont_microblaze_microblaze_0_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_axi_intc_0/cont_microblaze_microblaze_0_axi_intc_0/cont_microblaze_microblaze_0_axi_intc_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_axi_intc'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_axi_intc_0/cont_microblaze_microblaze_0_axi_intc_0/cont_microblaze_microblaze_0_axi_intc_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_axi_intc'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_xbar_0/cont_microblaze_xbar_0/cont_microblaze_xbar_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_xbar_0/cont_microblaze_xbar_0/cont_microblaze_xbar_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_dlmb_bram_if_cntlr_0/cont_microblaze_dlmb_bram_if_cntlr_0/cont_microblaze_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_dlmb_bram_if_cntlr_0/cont_microblaze_dlmb_bram_if_cntlr_0/cont_microblaze_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_dlmb_v10_0/cont_microblaze_dlmb_v10_0/cont_microblaze_dlmb_v10_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_dlmb_v10_0/cont_microblaze_dlmb_v10_0/cont_microblaze_dlmb_v10_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_ilmb_bram_if_cntlr_0/cont_microblaze_ilmb_bram_if_cntlr_0/cont_microblaze_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_ilmb_bram_if_cntlr_0/cont_microblaze_ilmb_bram_if_cntlr_0/cont_microblaze_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_ilmb_v10_0/cont_microblaze_ilmb_v10_0/cont_microblaze_dlmb_v10_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_ilmb_v10_0/cont_microblaze_ilmb_v10_0/cont_microblaze_dlmb_v10_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_lmb_bram_0/cont_microblaze_lmb_bram_0/cont_microblaze_lmb_bram_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_lmb_bram_0/cont_microblaze_lmb_bram_0/cont_microblaze_lmb_bram_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_rst_Clk_100M_0/cont_microblaze_rst_Clk_100M_0/cont_microblaze_rst_Clk_100M_0_in_context.xdc] for cell 'cont_microblaze_inst/rst_Clk_100M'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_rst_Clk_100M_0/cont_microblaze_rst_Clk_100M_0/cont_microblaze_rst_Clk_100M_0_in_context.xdc] for cell 'cont_microblaze_inst/rst_Clk_100M'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_auto_pc_0/cont_microblaze_auto_pc_0/cont_microblaze_auto_pc_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_auto_pc_0/cont_microblaze_auto_pc_0/cont_microblaze_auto_pc_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/ip/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0_in_context.xdc] for cell 'adc4x16g_adc4x16g_inst0/adc4x16g_core_0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/ip/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0_in_context.xdc] for cell 'adc4x16g_adc4x16g_inst0/adc4x16g_core_0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_cpu_buffer/gbe_cpu_buffer/gbe_cpu_buffer_in_context.xdc] for cell 'adc_snapshot_inside_one_gbe/enable_cpu_tx.cpu_buffer_tx'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_cpu_buffer/gbe_cpu_buffer/gbe_cpu_buffer_in_context.xdc] for cell 'adc_snapshot_inside_one_gbe/enable_cpu_tx.cpu_buffer_tx'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_cpu_buffer/gbe_cpu_buffer/gbe_cpu_buffer_in_context.xdc] for cell 'adc_snapshot_inside_one_gbe/enable_cpu_rx.cpu_buffer_rx'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_cpu_buffer/gbe_cpu_buffer/gbe_cpu_buffer_in_context.xdc] for cell 'adc_snapshot_inside_one_gbe/enable_cpu_rx.cpu_buffer_rx'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_ctrl_fifo/gbe_ctrl_fifo/gbe_ctrl_fifo_in_context.xdc] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_ctrl_fifo/gbe_ctrl_fifo/gbe_ctrl_fifo_in_context.xdc] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_arp_cache/gbe_arp_cache/gbe_arp_cache_in_context.xdc] for cell 'adc_snapshot_inside_one_gbe/arp_cache_inst'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_arp_cache/gbe_arp_cache/gbe_arp_cache_in_context.xdc] for cell 'adc_snapshot_inside_one_gbe/arp_cache_inst'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_lvds/gig_ethernet_pcs_pma_sgmii_lvds/gig_ethernet_pcs_pma_sgmii_lvds_in_context.xdc] for cell 'adc_snapshot_inside_one_gbe_pcs_pma'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_lvds/gig_ethernet_pcs_pma_sgmii_lvds/gig_ethernet_pcs_pma_sgmii_lvds_in_context.xdc] for cell 'adc_snapshot_inside_one_gbe_pcs_pma'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo/gbe_rx_packet_fifo_in_context.xdc] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo/gbe_rx_packet_fifo_in_context.xdc] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_tx_packet_fifo/gbe_tx_packet_fifo/gbe_tx_packet_fifo_in_context.xdc] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_fifo_inst'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_tx_packet_fifo/gbe_tx_packet_fifo/gbe_tx_packet_fifo_in_context.xdc] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_fifo_inst'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo_in_context.xdc] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo_in_context.xdc] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/constrs_1/imports/adc_snapshot_inside/user_const.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/constrs_1/imports/adc_snapshot_inside/user_const.xdc:63]
WARNING: [Vivado 12-508] No pins matched 'adc_snapshot_inside_one_gbe_pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1'. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/constrs_1/imports/adc_snapshot_inside/user_const.xdc:63]
WARNING: [Vivado 12-508] No pins matched 'adc_snapshot_inside_one_gbe_pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1'. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/constrs_1/imports/adc_snapshot_inside/user_const.xdc:64]
WARNING: [Vivado 12-508] No pins matched 'adc_snapshot_inside_one_gbe_pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1'. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/constrs_1/imports/adc_snapshot_inside/user_const.xdc:65]
WARNING: [Vivado 12-508] No pins matched 'adc_snapshot_inside_one_gbe_pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1'. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/constrs_1/imports/adc_snapshot_inside/user_const.xdc:66]
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/constrs_1/imports/adc_snapshot_inside/user_const.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/constrs_1/imports/adc_snapshot_inside/user_const.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/constrs_1/imports/adc_snapshot_inside/user_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3087.641 ; gain = 0.000 ; free physical = 7340 ; free virtual = 28881
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  BUFG => BUFGCE: 5 instances
  FD => FDRE: 1 instances
  FDE => FDRE: 1 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  MMCM_BASE => MMCME4_ADV: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3087.641 ; gain = 0.000 ; free physical = 7340 ; free virtual = 28881
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'adc_snapshot_inside_one_gbe/arp_cache_inst' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'adc_snapshot_inside_one_gbe/enable_cpu_rx.cpu_buffer_rx' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'adc_snapshot_inside_one_gbe/enable_cpu_tx.cpu_buffer_tx' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cont_microblaze_inst/axi_hwicap_0' at clock pin 's_axi_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cont_microblaze_inst/axi_quad_spi_0' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cont_microblaze_inst/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3087.641 ; gain = 383.590 ; free physical = 7457 ; free virtual = 28999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu37p-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3087.641 ; gain = 383.590 ; free physical = 7457 ; free virtual = 28999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for gty0rxn_in[0]. (constraint file  /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/ip/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gty0rxn_in[0]. (constraint file  /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/ip/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for gty0rxn_in[1]. (constraint file  /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/ip/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gty0rxn_in[1]. (constraint file  /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/ip/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for gty0rxn_in[2]. (constraint file  /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/ip/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gty0rxn_in[2]. (constraint file  /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/ip/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for gty0rxn_in[3]. (constraint file  /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/ip/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gty0rxn_in[3]. (constraint file  /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/ip/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for gty0rxp_in[0]. (constraint file  /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/ip/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gty0rxp_in[0]. (constraint file  /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/ip/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for gty0rxp_in[1]. (constraint file  /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/ip/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gty0rxp_in[1]. (constraint file  /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/ip/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for gty0rxp_in[2]. (constraint file  /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/ip/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gty0rxp_in[2]. (constraint file  /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/ip/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for gty0rxp_in[3]. (constraint file  /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/ip/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gty0rxp_in[3]. (constraint file  /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/ip/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for refclk0_n. (constraint file  /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/ip/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for refclk0_n. (constraint file  /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/ip/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for refclk0_p. (constraint file  /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/ip/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for refclk0_p. (constraint file  /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/ip/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for adc_snapshot_inside_one_gbe_refclk625_n. (constraint file  /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_lvds/gig_ethernet_pcs_pma_sgmii_lvds/gig_ethernet_pcs_pma_sgmii_lvds_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_snapshot_inside_one_gbe_refclk625_n. (constraint file  /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_lvds/gig_ethernet_pcs_pma_sgmii_lvds/gig_ethernet_pcs_pma_sgmii_lvds_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for adc_snapshot_inside_one_gbe_refclk625_p. (constraint file  /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_lvds/gig_ethernet_pcs_pma_sgmii_lvds/gig_ethernet_pcs_pma_sgmii_lvds_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_snapshot_inside_one_gbe_refclk625_p. (constraint file  /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_lvds/gig_ethernet_pcs_pma_sgmii_lvds/gig_ethernet_pcs_pma_sgmii_lvds_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for adc_snapshot_inside_one_gbe_rx_n. (constraint file  /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_lvds/gig_ethernet_pcs_pma_sgmii_lvds/gig_ethernet_pcs_pma_sgmii_lvds_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_snapshot_inside_one_gbe_rx_n. (constraint file  /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_lvds/gig_ethernet_pcs_pma_sgmii_lvds/gig_ethernet_pcs_pma_sgmii_lvds_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for adc_snapshot_inside_one_gbe_rx_p. (constraint file  /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_lvds/gig_ethernet_pcs_pma_sgmii_lvds/gig_ethernet_pcs_pma_sgmii_lvds_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_snapshot_inside_one_gbe_rx_p. (constraint file  /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_lvds/gig_ethernet_pcs_pma_sgmii_lvds/gig_ethernet_pcs_pma_sgmii_lvds_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for adc_snapshot_inside_one_gbe_tx_n. (constraint file  /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_lvds/gig_ethernet_pcs_pma_sgmii_lvds/gig_ethernet_pcs_pma_sgmii_lvds_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_snapshot_inside_one_gbe_tx_n. (constraint file  /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_lvds/gig_ethernet_pcs_pma_sgmii_lvds/gig_ethernet_pcs_pma_sgmii_lvds_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for adc_snapshot_inside_one_gbe_tx_p. (constraint file  /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_lvds/gig_ethernet_pcs_pma_sgmii_lvds/gig_ethernet_pcs_pma_sgmii_lvds_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_snapshot_inside_one_gbe_tx_p. (constraint file  /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_lvds/gig_ethernet_pcs_pma_sgmii_lvds/gig_ethernet_pcs_pma_sgmii_lvds_in_context.xdc, line 19).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/adc_config. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/axi_hwicap_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/axi_quad_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/axi_slave_wishbone_classic_master_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/axi_timebase_wdt_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/drp_config. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/match_pattern_config. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/rst_Clk_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/microblaze_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adc4x16g_adc4x16g_inst0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adc4x16g_adc4x16g_inst0/adc4x16g_core_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adc_snapshot_inside_one_gbe/\enable_cpu_rx.cpu_buffer_rx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adc_snapshot_inside_one_gbe/\enable_cpu_tx.cpu_buffer_tx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adc_snapshot_inside_one_gbe/arp_cache_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adc_snapshot_inside_one_gbe_pcs_pma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3087.641 ; gain = 383.590 ; free physical = 7457 ; free virtual = 28999
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'gbe_tx'
INFO: [Synth 8-5546] ROM "hdr0_dat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdr1_dat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'gbe_rx'
INFO: [Synth 8-802] inferred FSM for state register 'cpu_state_reg' in module 'gbe_rx'
INFO: [Synth 8-5546] ROM "src_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "src_port" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'gig_eth_mac_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'mdio_config'
INFO: [Synth 8-5544] ROM "state_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mdio_cmd_reg_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'wbs_stb_o_reg[4:0]' into 'wbs_cyc_o_reg[4:0]' [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:74]
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "asym_ram_tdp:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "asym_ram_tdp:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "asym_ram_tdp:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "asym_ram_tdp:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "asym_ram_tdp:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "asym_ram_tdp:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "asym_ram_tdp:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "asym_ram_tdp:/RAM_reg"
INFO: [Synth 8-3971] The signal "asym_ram_tdp:/RAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                              000 |                              000
             TX_CPU_WAIT |                              001 |                              101
             TX_CPU_DATA |                              010 |                              110
             TX_APP_HDR0 |                              011 |                              001
             TX_APP_HDR1 |                              100 |                              010
             TX_APP_HDR2 |                              101 |                              011
             TX_APP_DATA |                              110 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'gbe_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_IDLE |                              000 |                              000
                 RX_HDR0 |                              001 |                              001
                 RX_HDR1 |                              010 |                              010
                 RX_HDR2 |                              011 |                              011
                 RX_DATA |                              100 |                              100
                  iSTATE |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'gbe_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                CPU_IDLE |                               00 |                               00
                CPU_DATA |                               01 |                               01
            CPU_VALIDATE |                               10 |                               10
           CPU_HANDSHAKE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cpu_state_reg' using encoding 'sequential' in module 'gbe_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                RX_READY |                              000 |                              000
                RX_FRAME |                              001 |                              001
            RX_CHECK_CRC |                              011 |                              010
                 RX_GOOD |                              010 |                              011
                  RX_BAD |                              100 |                              100
                RX_ABORT |                              101 |                              101
         RX_WAIT_FOR_END |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'gig_eth_mac_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE6 |                             0000 |                             0000
                 iSTATE5 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                  iSTATE |                             0011 |                             0011
                 iSTATE0 |                             0100 |                             0100
                iSTATE11 |                             0101 |                             0101
                iSTATE10 |                             0110 |                             0110
                 iSTATE8 |                             0111 |                             0111
                 iSTATE9 |                             1000 |                             1000
                 iSTATE7 |                             1001 |                             1001
                 iSTATE4 |                             1010 |                             1010
                 iSTATE2 |                             1011 |                             1011
                 iSTATE3 |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'mdio_config'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 3087.641 ; gain = 383.590 ; free physical = 7441 ; free virtual = 28984
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'adc_snapshot_inside_inst/adc_snapshot_inside_struct/constant1' (sysgen_constant_098bbf6167) to 'adc_snapshot_inside_inst/adc_snapshot_inside_struct/constant2'
INFO: [Synth 8-223] decloning instance 'adc_snapshot_inside_inst/adc_snapshot_inside_struct/constant1' (sysgen_constant_098bbf6167) to 'adc_snapshot_inside_inst/adc_snapshot_inside_struct/constant4'
INFO: [Synth 8-223] decloning instance 'adc_snapshot_inside_inst/adc_snapshot_inside_struct/constant1' (sysgen_constant_098bbf6167) to 'adc_snapshot_inside_inst/adc_snapshot_inside_struct/constant7'
INFO: [Synth 8-223] decloning instance 'adc_snapshot_inside_inst/adc_snapshot_inside_struct/constant1' (sysgen_constant_098bbf6167) to 'adc_snapshot_inside_inst/adc_snapshot_inside_struct/constant8'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   4 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 7     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 26    
	   4 Input      1 Bit         XORs := 24    
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 16    
	   6 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 6     
+---Registers : 
	              256 Bit    Registers := 3     
	              160 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 3     
	               32 Bit    Registers := 28    
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 11    
	               14 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 163   
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     48 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 25    
	  12 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 18    
	  12 Input     17 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	  12 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   4 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 28    
	  12 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   7 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 17    
	  13 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 10    
	   6 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	  20 Input      3 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 32    
	  12 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 9     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 106   
	   3 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 10    
	  15 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 33    
	   6 Input      1 Bit        Muxes := 5     
	  13 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ADC4X16G_Channel_Sel 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module asym_ram_tdp 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 3     
	               32 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module wb_bram 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module wb_adc4x16g_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module gbe_cpu_attach_wb 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     48 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 11    
	  12 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 16    
	  12 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	  12 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 22    
	  12 Input      8 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	  12 Input      1 Bit        Muxes := 3     
Module gbe_tx 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
	   4 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   7 Input      1 Bit        Muxes := 9     
	  15 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module gbe_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 30    
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 7     
Module gbe_udp 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 12    
Module CRC_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module gig_eth_mac_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 16    
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module CRC_chk 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gig_eth_mac_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	  20 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mdio_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 10    
Module mdio_config 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  13 Input     16 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module wb_register_ppc2simulink 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sys_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module wbs_arbiter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	              160 Bit    Registers := 1     
	               32 Bit    Registers := 11    
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 52    
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 32    
Module vcu128_infrastructure 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top has port phy_pdown_n driven by constant 1
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe_mdio_config_inst/mdio_cmd_data_reg[9]' (FDRE) to 'adc_snapshot_inside_one_gbe_mdio_config_inst/mdio_cmd_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe_mdio_config_inst/mdio_cmd_data_reg[10]' (FDRE) to 'adc_snapshot_inside_one_gbe_mdio_config_inst/mdio_cmd_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe_mdio_config_inst/mdio_cmd_data_reg[11]' (FDRE) to 'adc_snapshot_inside_one_gbe_mdio_config_inst/mdio_cmd_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe_mdio_config_inst/mdio_cmd_data_reg[12]' (FDRE) to 'adc_snapshot_inside_one_gbe_mdio_config_inst/mdio_cmd_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe_mdio_config_inst/mdio_cmd_data_reg[13]' (FDRE) to 'adc_snapshot_inside_one_gbe_mdio_config_inst/mdio_cmd_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe_mdio_config_inst/mdio_cmd_data_reg[15]' (FDRE) to 'adc_snapshot_inside_one_gbe_mdio_config_inst/mdio_cmd_reg_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe_mdio_config_inst/mdio_cmd_reg_addr_reg[2]' (FDRE) to 'adc_snapshot_inside_one_gbe_mdio_config_inst/mdio_cmd_reg_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_rx_inst/local_enableR_reg' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/local_enableR_reg'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_rx_inst/local_enableRR_reg' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/local_enableRR_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_snapshot_inside_one_gbe_mdio_config_inst/\mdio_cmd_reg_addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (adc_snapshot_inside_one_gbe/\gbe_rx_inst/hdr1_cpu_ok_reg )
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_rx_inst/hdr1_cpu_okR_reg' (FD) to 'adc_snapshot_inside_one_gbe/gbe_rx_inst/hdr1_cpu_ok_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_snapshot_inside_one_gbe_mac/\mac_rx/conf_rx_jumbo_en_reg_reg )
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_diff2[-1111111111]' (FDE) to 'wbs_arbiter_inst/wbs_enc_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_diff2[-1111111110]' (FDE) to 'wbs_arbiter_inst/wbs_enc_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_diff2[-1111111109]' (FDE) to 'wbs_arbiter_inst/wbs_enc_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.packet_eof_reg_reg' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[0]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[1]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[2]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[3]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[4]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[5]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[6]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[7]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[8]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[9]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[10]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[11]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[12]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[13]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[14]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[15]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[16]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[17]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[18]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[19]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[20]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[21]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[22]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[23]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[24]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[25]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[26]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[27]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[28]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[29]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[30]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[31]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[0]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[1]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[2]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[3]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[4]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[5]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[6]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[7]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[8]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[9]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[10]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[11]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[12]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[13]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[14]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[15]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_snapshot_inside_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_snapshot_inside_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_snapshot_inside_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_snapshot_inside_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_snapshot_inside_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_snapshot_inside_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_snapshot_inside_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_snapshot_inside_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_snapshot_inside_one_gbe/\enable_cpu.gbe_cpu_attach_inst/cpu_rx_size_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_snapshot_inside_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_snapshot_inside_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_snapshot_inside_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_snapshot_inside_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_snapshot_inside_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_snapshot_inside_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_snapshot_inside_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_snapshot_inside_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_snapshot_inside_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_snapshot_inside_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_snapshot_inside_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_snapshot_inside_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_snapshot_inside_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_snapshot_inside_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_snapshot_inside_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_snapshot_inside_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[31] )
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r_reg[20]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r_reg[21]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r_reg[22]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r_reg[23]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r_reg[24]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r_reg[25]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r_reg[26]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r_reg[27]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r_reg[28]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r_reg[29]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r_reg[30]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r_reg[31] )
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/ip_length_reg[0]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/udp_length_reg[0]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_dvld_reg_reg' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[0]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[1]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[2]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[3]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[4]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[5]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[6]' (FD) to 'adc_snapshot_inside_one_gbe/gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_snapshot_inside_one_gbe/\gbe_tx_inst/gen_app_if_reg.app_data_reg_reg[7] )
INFO: [Synth 8-3886] merging instance 'adc_snapshot_inside_one_gbe_mac/mac_tx/conf_tx_no_gen_crc_reg_reg' (FDCE) to 'adc_snapshot_inside_one_gbe_mac/mac_tx/conf_tx_jumbo_en_reg_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_snapshot_inside_one_gbe_mac/\mac_tx/conf_tx_jumbo_en_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_snapshot_inside_one_gbe_mdio_config_inst/\mdio_master_inst/op_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (adc_snapshot_inside_one_gbe/\gbe_rx_inst/hdr1_cpu_ok_reg )
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r1_reg[20]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[31]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r_reg[31]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[31]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r1_reg[21]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[31]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r1_reg[22]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[31]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r1_reg[23]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[31]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r1_reg[24]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[31]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r1_reg[25]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[31]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r1_reg[26]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[31]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r1_reg[27]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[31]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r1_reg[28]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[31]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r1_reg[29]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[31]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r1_reg[30]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r1_reg[31] )
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r2_reg[20]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[31]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r2_reg[21]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[31]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r2_reg[22]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[31]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r2_reg[23]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[31]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r2_reg[24]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_snapshot_inside_one_gbe/\gbe_tx_inst/data_count0_inferred /\gbe_tx_inst/data_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r1_reg[31] )
WARNING: [Synth 8-3332] Sequential element (adc_snapshot_inside_inst/adc_snapshot_inside_default_clock_driver/clockdriver/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3087.641 ; gain = 383.590 ; free physical = 7419 ; free virtual = 28972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name   | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|asym_ram_tdp: | RAM_reg    | 512 x 32(READ_FIRST)   | W | R | 64 x 256(READ_FIRST)   | W | R | Port A and B     | 0      | 8      | 1,1,1,1,1,1,1,1 | 
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'cont_microblaze_inst/mdm_1/Dbg_Clk_0' to pin 'cont_microblaze_inst/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cont_microblaze_inst/mdm_1/Dbg_Update_0' to pin 'cont_microblaze_inst/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cont_microblaze_inst/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'cont_microblaze_inst/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cont_microblaze_inst/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'cont_microblaze_inst/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'adc_snapshot_inside_one_gbe_pcs_pma/clk125_out' to pin 'adc_snapshot_inside_one_gbe_pcs_pma/bbstub_clk125_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'adc_snapshot_inside_one_gbe_pcs_pma/clk312_out' to pin 'adc_snapshot_inside_one_gbe_pcs_pma/bbstub_clk312_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'adc_snapshot_inside_one_gbe_pcs_pma/riu_clk_out' to pin 'adc_snapshot_inside_one_gbe_pcs_pma/bbstub_riu_clk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'adc_snapshot_inside_one_gbe_pcs_pma/rx_pll_clk_out' to pin 'adc_snapshot_inside_one_gbe_pcs_pma/bbstub_rx_pll_clk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'adc_snapshot_inside_one_gbe_pcs_pma/tx_pll_clk_out' to pin 'adc_snapshot_inside_one_gbe_pcs_pma/bbstub_tx_pll_clk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'adc_snapshot_inside_one_gbe_pcs_pma/tx_rdclk_out' to pin 'adc_snapshot_inside_one_gbe_pcs_pma/bbstub_tx_rdclk_out/O'
INFO: [Synth 8-5819] Moved 10 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:02 . Memory (MB): peak = 3349.914 ; gain = 645.863 ; free physical = 6898 ; free virtual = 28452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:05 . Memory (MB): peak = 3434.320 ; gain = 730.270 ; free physical = 6874 ; free virtual = 28428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name   | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|asym_ram_tdp: | RAM_reg    | 512 x 32(READ_FIRST)   | W | R | 64 x 256(READ_FIRST)   | W | R | Port A and B     | 0      | 8      | 1,1,1,1,1,1,1,1 | 
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:06 . Memory (MB): peak = 3434.320 ; gain = 730.270 ; free physical = 6873 ; free virtual = 28427
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin cont_microblaze_inst:ADC4X16G_DRP_DATA_tri_i[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cont_microblaze_inst:ADC4X16G_DRP_DATA_tri_i[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cont_microblaze_inst:ADC4X16G_DRP_DATA_tri_i[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cont_microblaze_inst:ADC4X16G_DRP_DATA_tri_i[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cont_microblaze_inst:ADC4X16G_DRP_DATA_tri_i[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cont_microblaze_inst:ADC4X16G_DRP_DATA_tri_i[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cont_microblaze_inst:ADC4X16G_DRP_DATA_tri_i[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cont_microblaze_inst:ADC4X16G_DRP_DATA_tri_i[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cont_microblaze_inst:ADC4X16G_DRP_DATA_tri_i[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cont_microblaze_inst:ADC4X16G_DRP_DATA_tri_i[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cont_microblaze_inst:ADC4X16G_DRP_DATA_tri_i[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cont_microblaze_inst:ADC4X16G_DRP_DATA_tri_i[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cont_microblaze_inst:ADC4X16G_DRP_DATA_tri_i[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cont_microblaze_inst:ADC4X16G_DRP_DATA_tri_i[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cont_microblaze_inst:ADC4X16G_DRP_DATA_tri_i[17] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 3434.320 ; gain = 730.270 ; free physical = 6872 ; free virtual = 28426
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 3434.320 ; gain = 730.270 ; free physical = 6872 ; free virtual = 28426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 3434.320 ; gain = 730.270 ; free physical = 6872 ; free virtual = 28426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 3434.320 ; gain = 730.270 ; free physical = 6872 ; free virtual = 28426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 3434.320 ; gain = 730.270 ; free physical = 6872 ; free virtual = 28426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 3434.320 ; gain = 730.270 ; free physical = 6872 ; free virtual = 28426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | adc_snapshot_inside_one_gbe/gbe_tx_inst/cpu_tx_readyRR_reg  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | wbs_arbiter_inst/wbm_stb_i_r2_reg                           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | wbs_arbiter_inst/wbm_cyc_i_r2_reg                           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | wbs_arbiter_inst/wbs_ack_i_r2_reg[4]                        | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|top         | wbs_arbiter_inst/wbs_we_o_reg                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | wbs_arbiter_inst/wbs_sel_o_reg[3]                           | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|top         | wbs_arbiter_inst/wbm_adr_i_r2_reg[1]                        | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top         | wbs_arbiter_inst/wbs_dat_o_reg[31]                          | 5      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | adc_snapshot_inside_one_gbe_mac/mac_rx/rx_delay_data_reg[7] | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | adc_snapshot_inside_one_gbe_mac/mac_rx/rx_delay_dvld_reg[1] | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------------------------+----------+
|      |BlackBox name                                         |Instances |
+------+------------------------------------------------------+----------+
|1     |adc4x16g_core_adc4x16g_core_0_0                       |         1|
|2     |cont_microblaze_xbar_0                                |         1|
|3     |cont_microblaze_auto_pc_0                             |         1|
|4     |cont_microblaze_adc_config_0                          |         1|
|5     |cont_microblaze_axi_hwicap_0_0                        |         1|
|6     |cont_microblaze_axi_quad_spi_0_0                      |         1|
|7     |cont_microblaze_axi_slave_wishbone_classic_master_0_0 |         1|
|8     |cont_microblaze_axi_timebase_wdt_0_0                  |         1|
|9     |cont_microblaze_axi_timer_0_0                         |         1|
|10    |cont_microblaze_axi_uartlite_0_0                      |         1|
|11    |cont_microblaze_drp_config_0                          |         1|
|12    |cont_microblaze_match_pattern_config_0                |         1|
|13    |cont_microblaze_mdm_1_0                               |         1|
|14    |cont_microblaze_microblaze_0_0                        |         1|
|15    |cont_microblaze_microblaze_0_axi_intc_0               |         1|
|16    |cont_microblaze_rst_Clk_100M_0                        |         1|
|17    |cont_microblaze_dlmb_bram_if_cntlr_0                  |         1|
|18    |cont_microblaze_dlmb_v10_0                            |         1|
|19    |cont_microblaze_ilmb_bram_if_cntlr_0                  |         1|
|20    |cont_microblaze_ilmb_v10_0                            |         1|
|21    |cont_microblaze_lmb_bram_0                            |         1|
|22    |gig_ethernet_pcs_pma_sgmii_lvds                       |         1|
|23    |gbe_cpu_buffer                                        |         2|
|24    |gbe_arp_cache                                         |         1|
|25    |gbe_rx_packet_fifo                                    |         1|
|26    |gbe_rx_ctrl_fifo                                      |         1|
|27    |gbe_tx_packet_fifo                                    |         1|
|28    |gbe_ctrl_fifo                                         |         1|
+------+------------------------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------------------------------+------+
|      |Cell                                                         |Count |
+------+-------------------------------------------------------------+------+
|1     |adc4x16g_core_adc4x16g_core_0_0_bbox_1                       |     1|
|2     |cont_microblaze_adc_config_0_bbox_2                          |     1|
|3     |cont_microblaze_auto_pc_0_bbox_14                            |     1|
|4     |cont_microblaze_axi_hwicap_0_0_bbox_3                        |     1|
|5     |cont_microblaze_axi_quad_spi_0_0_bbox_4                      |     1|
|6     |cont_microblaze_axi_slave_wishbone_classic_master_0_0_bbox_5 |     1|
|7     |cont_microblaze_axi_timebase_wdt_0_0_bbox_6                  |     1|
|8     |cont_microblaze_axi_timer_0_0_bbox_7                         |     1|
|9     |cont_microblaze_axi_uartlite_0_0_bbox_8                      |     1|
|10    |cont_microblaze_dlmb_bram_if_cntlr_0_bbox_16                 |     1|
|11    |cont_microblaze_dlmb_v10_0_bbox_17                           |     1|
|12    |cont_microblaze_drp_config_0_bbox_9                          |     1|
|13    |cont_microblaze_ilmb_bram_if_cntlr_0_bbox_18                 |     1|
|14    |cont_microblaze_ilmb_v10_0_bbox_19                           |     1|
|15    |cont_microblaze_lmb_bram_0_bbox_20                           |     1|
|16    |cont_microblaze_match_pattern_config_0_bbox_10               |     1|
|17    |cont_microblaze_mdm_1_0_bbox_11                              |     1|
|18    |cont_microblaze_microblaze_0_0_bbox_12                       |     1|
|19    |cont_microblaze_microblaze_0_axi_intc_0_bbox_13              |     1|
|20    |cont_microblaze_rst_Clk_100M_0_bbox_21                       |     1|
|21    |cont_microblaze_xbar_0_bbox_15                               |     1|
|22    |gbe_arp_cache_bbox_24                                        |     1|
|23    |gbe_cpu_buffer_bbox_22                                       |     1|
|24    |gbe_cpu_buffer_bbox_23                                       |     1|
|25    |gbe_ctrl_fifo_bbox_26                                        |     1|
|26    |gbe_rx_ctrl_fifo_bbox_28                                     |     1|
|27    |gbe_rx_packet_fifo_bbox_27                                   |     1|
|28    |gbe_tx_packet_fifo_bbox_25                                   |     1|
|29    |gig_ethernet_pcs_pma_sgmii_lvds_bbox_29                      |     1|
|30    |BUFG                                                         |     5|
|31    |CARRY8                                                       |    43|
|32    |IDELAYCTRL                                                   |     1|
|33    |LUT1                                                         |    85|
|34    |LUT2                                                         |   147|
|35    |LUT3                                                         |   211|
|36    |LUT4                                                         |   178|
|37    |LUT5                                                         |   254|
|38    |LUT6                                                         |   604|
|39    |MMCM_BASE                                                    |     1|
|40    |MUXF7                                                        |     3|
|41    |RAMB36E2_1                                                   |     8|
|42    |SRL16E                                                       |    56|
|43    |FD                                                           |     1|
|44    |FDCE                                                         |    84|
|45    |FDE                                                          |     1|
|46    |FDPE                                                         |    69|
|47    |FDRE                                                         |  1475|
|48    |FDSE                                                         |    68|
|49    |IBUF                                                         |     3|
|50    |IBUFGDS                                                      |     1|
|51    |IOBUF                                                        |     1|
|52    |OBUF                                                         |    14|
+------+-------------------------------------------------------------+------+

Report Instance Areas: 
+------+-----------------------------------------------+------------------------------------------+------+
|      |Instance                                       |Module                                    |Cells |
+------+-----------------------------------------------+------------------------------------------+------+
|1     |top                                            |                                          |  6714|
|2     |  adc4x16g_adc4x16g_inst0                      |adc4x16g_core                             |   280|
|3     |  cont_microblaze_inst                         |cont_microblaze                           |  2692|
|4     |    microblaze_0_axi_periph                    |cont_microblaze_microblaze_0_axi_periph_0 |  1332|
|5     |      m03_couplers                             |m03_couplers_imp_1ISGFMR                  |   181|
|6     |    xlconcat_0                                 |cont_microblaze_xlconcat_0_0              |     0|
|7     |    microblaze_0_local_memory                  |microblaze_0_local_memory_imp_18JXXNV     |   494|
|8     |  adc4x16g_wb_ram0                             |wb_bram                                   |    46|
|9     |    bram_inst                                  |tdp_ram_wrapper                           |    41|
|10    |      \asymmetric_a_wider_than_b.bram_inst     |asym_ram_tdp                              |    41|
|11    |  adc_snapshot_inside_gpio                     |gpio_simulink2ext                         |     1|
|12    |  adc_snapshot_inside_inst                     |adc_snapshot_inside                       |     1|
|13    |    adc_snapshot_inside_struct                 |adc_snapshot_inside_struct                |     1|
|14    |      gpio                                     |adc_snapshot_inside_gpio                  |     1|
|15    |        convert                                |adc_snapshot_inside_xlconvert             |     1|
|16    |          \latency_test.reg                    |synth_reg                                 |     1|
|17    |            \partial_one.last_srlc33e          |srlc33e                                   |     1|
|18    |  adc_snapshot_inside_one_gbe                  |gbe_udp                                   |  1605|
|19    |    \enable_cpu.gbe_cpu_attach_inst            |gbe_cpu_attach_wb                         |   548|
|20    |    gbe_rx_inst                                |gbe_rx                                    |   322|
|21    |    gbe_tx_inst                                |gbe_tx                                    |   547|
|22    |  adc_snapshot_inside_one_gbe_mac              |gig_eth_mac                               |   478|
|23    |    mac_rx                                     |gig_eth_mac_rx                            |   269|
|24    |      rx_crc_chk                               |CRC_chk                                   |   167|
|25    |    mac_tx                                     |gig_eth_mac_tx                            |   209|
|26    |      tx_crc_gen                               |CRC_gen                                   |    99|
|27    |  adc_snapshot_inside_one_gbe_mdio_config_inst |mdio_config                               |   229|
|28    |    mdio_master_inst                           |mdio_master                               |   147|
|29    |  adc_snapshot_inside_reg_cntrl                |wb_register_ppc2simulink                  |    44|
|30    |  sys_block_inst                               |sys_block                                 |   177|
|31    |  vcu128_infrastructure_inst                   |vcu128_infrastructure                     |    57|
|32    |  wb_adc4x16g_controller0                      |wb_adc4x16g_controller                    |    85|
|33    |  wbs_arbiter_inst                             |wbs_arbiter                               |   876|
|34    |    timeout_inst                               |timeout                                   |    28|
+------+-----------------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 3434.320 ; gain = 730.270 ; free physical = 6872 ; free virtual = 28426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 202 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:59 . Memory (MB): peak = 3434.320 ; gain = 495.051 ; free physical = 6908 ; free virtual = 28462
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 3434.328 ; gain = 730.270 ; free physical = 6922 ; free virtual = 28476
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance vcu128_infrastructure_inst/MMCM_BASE_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3510.039 ; gain = 0.000 ; free physical = 6822 ; free virtual = 28377
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  BUFG => BUFGCE: 5 instances
  FD => FDRE: 1 instances
  FDE => FDRE: 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  MMCM_BASE => MMCME4_ADV: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
431 Infos, 175 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:26 . Memory (MB): peak = 3510.039 ; gain = 2027.754 ; free physical = 6934 ; free virtual = 28488
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3510.039 ; gain = 0.000 ; free physical = 6934 ; free virtual = 28488
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan  9 06:29:21 2021...
[Sat Jan  9 06:29:21 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:36:35 ; elapsed = 00:15:16 . Memory (MB): peak = 3379.016 ; gain = 0.000 ; free physical = 9106 ; free virtual = 30650
# open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu37p-fsvh2892-2L-e
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_lvds/gig_ethernet_pcs_pma_sgmii_lvds.dcp' for cell 'adc_snapshot_inside_one_gbe_pcs_pma'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/ip/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core_adc4x16g_core_0_0.dcp' for cell 'adc4x16g_adc4x16g_inst0/adc4x16g_core_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_arp_cache/gbe_arp_cache.dcp' for cell 'adc_snapshot_inside_one_gbe/arp_cache_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_cpu_buffer/gbe_cpu_buffer.dcp' for cell 'adc_snapshot_inside_one_gbe/enable_cpu_rx.cpu_buffer_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo.dcp' for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo.dcp' for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_ctrl_fifo/gbe_ctrl_fifo.dcp' for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_tx_packet_fifo/gbe_tx_packet_fifo.dcp' for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_adc_config_0/cont_microblaze_adc_config_0.dcp' for cell 'cont_microblaze_inst/adc_config'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_hwicap_0_0/cont_microblaze_axi_hwicap_0_0.dcp' for cell 'cont_microblaze_inst/axi_hwicap_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_quad_spi_0_0/cont_microblaze_axi_quad_spi_0_0.dcp' for cell 'cont_microblaze_inst/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_slave_wishbone_classic_master_0_0/cont_microblaze_axi_slave_wishbone_classic_master_0_0.dcp' for cell 'cont_microblaze_inst/axi_slave_wishbone_classic_master_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timebase_wdt_0_0/cont_microblaze_axi_timebase_wdt_0_0.dcp' for cell 'cont_microblaze_inst/axi_timebase_wdt_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timer_0_0/cont_microblaze_axi_timer_0_0.dcp' for cell 'cont_microblaze_inst/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_uartlite_0_0/cont_microblaze_axi_uartlite_0_0.dcp' for cell 'cont_microblaze_inst/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_drp_config_0/cont_microblaze_drp_config_0.dcp' for cell 'cont_microblaze_inst/drp_config'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_match_pattern_config_0/cont_microblaze_match_pattern_config_0.dcp' for cell 'cont_microblaze_inst/match_pattern_config'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_mdm_1_0/cont_microblaze_mdm_1_0.dcp' for cell 'cont_microblaze_inst/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_0/cont_microblaze_microblaze_0_0.dcp' for cell 'cont_microblaze_inst/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_axi_intc_0/cont_microblaze_microblaze_0_axi_intc_0.dcp' for cell 'cont_microblaze_inst/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_rst_Clk_100M_0/cont_microblaze_rst_Clk_100M_0.dcp' for cell 'cont_microblaze_inst/rst_Clk_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_xbar_0/cont_microblaze_xbar_0.dcp' for cell 'cont_microblaze_inst/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_auto_pc_0/cont_microblaze_auto_pc_0.dcp' for cell 'cont_microblaze_inst/microblaze_0_axi_periph/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_dlmb_bram_if_cntlr_0/cont_microblaze_dlmb_bram_if_cntlr_0.dcp' for cell 'cont_microblaze_inst/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_dlmb_v10_0/cont_microblaze_dlmb_v10_0.dcp' for cell 'cont_microblaze_inst/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_ilmb_bram_if_cntlr_0/cont_microblaze_ilmb_bram_if_cntlr_0.dcp' for cell 'cont_microblaze_inst/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_ilmb_v10_0/cont_microblaze_ilmb_v10_0.dcp' for cell 'cont_microblaze_inst/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_lmb_bram_0/cont_microblaze_lmb_bram_0.dcp' for cell 'cont_microblaze_inst/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 1052 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_adc_config_0/cont_microblaze_adc_config_0_board.xdc] for cell 'cont_microblaze_inst/adc_config/U0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_adc_config_0/cont_microblaze_adc_config_0_board.xdc] for cell 'cont_microblaze_inst/adc_config/U0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_adc_config_0/cont_microblaze_adc_config_0.xdc] for cell 'cont_microblaze_inst/adc_config/U0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_adc_config_0/cont_microblaze_adc_config_0.xdc] for cell 'cont_microblaze_inst/adc_config/U0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_hwicap_0_0/cont_microblaze_axi_hwicap_0_0.xdc] for cell 'cont_microblaze_inst/axi_hwicap_0/U0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_hwicap_0_0/cont_microblaze_axi_hwicap_0_0.xdc] for cell 'cont_microblaze_inst/axi_hwicap_0/U0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_quad_spi_0_0/cont_microblaze_axi_quad_spi_0_0_board.xdc] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_quad_spi_0_0/cont_microblaze_axi_quad_spi_0_0_board.xdc] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_quad_spi_0_0/cont_microblaze_axi_quad_spi_0_0.xdc] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_quad_spi_0_0/cont_microblaze_axi_quad_spi_0_0.xdc] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timebase_wdt_0_0/cont_microblaze_axi_timebase_wdt_0_0.xdc] for cell 'cont_microblaze_inst/axi_timebase_wdt_0/U0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timebase_wdt_0_0/cont_microblaze_axi_timebase_wdt_0_0.xdc] for cell 'cont_microblaze_inst/axi_timebase_wdt_0/U0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timer_0_0/cont_microblaze_axi_timer_0_0.xdc] for cell 'cont_microblaze_inst/axi_timer_0/U0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timer_0_0/cont_microblaze_axi_timer_0_0.xdc] for cell 'cont_microblaze_inst/axi_timer_0/U0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_uartlite_0_0/cont_microblaze_axi_uartlite_0_0_board.xdc] for cell 'cont_microblaze_inst/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_uartlite_0_0/cont_microblaze_axi_uartlite_0_0_board.xdc] for cell 'cont_microblaze_inst/axi_uartlite_0/U0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_uartlite_0_0/cont_microblaze_axi_uartlite_0_0.xdc] for cell 'cont_microblaze_inst/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_uartlite_0_0/cont_microblaze_axi_uartlite_0_0.xdc] for cell 'cont_microblaze_inst/axi_uartlite_0/U0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_drp_config_0/cont_microblaze_drp_config_0_board.xdc] for cell 'cont_microblaze_inst/drp_config/U0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_drp_config_0/cont_microblaze_drp_config_0_board.xdc] for cell 'cont_microblaze_inst/drp_config/U0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_drp_config_0/cont_microblaze_drp_config_0.xdc] for cell 'cont_microblaze_inst/drp_config/U0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_drp_config_0/cont_microblaze_drp_config_0.xdc] for cell 'cont_microblaze_inst/drp_config/U0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_match_pattern_config_0/cont_microblaze_match_pattern_config_0_board.xdc] for cell 'cont_microblaze_inst/match_pattern_config/U0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_match_pattern_config_0/cont_microblaze_match_pattern_config_0_board.xdc] for cell 'cont_microblaze_inst/match_pattern_config/U0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_match_pattern_config_0/cont_microblaze_match_pattern_config_0.xdc] for cell 'cont_microblaze_inst/match_pattern_config/U0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_match_pattern_config_0/cont_microblaze_match_pattern_config_0.xdc] for cell 'cont_microblaze_inst/match_pattern_config/U0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_mdm_1_0/cont_microblaze_mdm_1_0.xdc] for cell 'cont_microblaze_inst/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_mdm_1_0/cont_microblaze_mdm_1_0.xdc:51]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 4115.516 ; gain = 576.008 ; free physical = 8137 ; free virtual = 29683
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_mdm_1_0/cont_microblaze_mdm_1_0.xdc] for cell 'cont_microblaze_inst/mdm_1/U0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_0/cont_microblaze_microblaze_0_0.xdc] for cell 'cont_microblaze_inst/microblaze_0/U0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_0/cont_microblaze_microblaze_0_0.xdc] for cell 'cont_microblaze_inst/microblaze_0/U0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_axi_intc_0/cont_microblaze_microblaze_0_axi_intc_0.xdc] for cell 'cont_microblaze_inst/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_axi_intc_0/cont_microblaze_microblaze_0_axi_intc_0.xdc] for cell 'cont_microblaze_inst/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_dlmb_v10_0/cont_microblaze_dlmb_v10_0.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_dlmb_v10_0/cont_microblaze_dlmb_v10_0.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_ilmb_v10_0/cont_microblaze_ilmb_v10_0.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_ilmb_v10_0/cont_microblaze_ilmb_v10_0.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_rst_Clk_100M_0/cont_microblaze_rst_Clk_100M_0_board.xdc] for cell 'cont_microblaze_inst/rst_Clk_100M/U0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_rst_Clk_100M_0/cont_microblaze_rst_Clk_100M_0_board.xdc] for cell 'cont_microblaze_inst/rst_Clk_100M/U0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_rst_Clk_100M_0/cont_microblaze_rst_Clk_100M_0.xdc] for cell 'cont_microblaze_inst/rst_Clk_100M/U0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_rst_Clk_100M_0/cont_microblaze_rst_Clk_100M_0.xdc] for cell 'cont_microblaze_inst/rst_Clk_100M/U0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/ip/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core/adc4x16g_core.srcs/sources_1/ip/fifo_256in_32out/fifo_256in_32out.xdc] for cell 'adc4x16g_adc4x16g_inst0/adc4x16g_core_0/inst/FIFO0_ADC/U0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/ip/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core/adc4x16g_core.srcs/sources_1/ip/fifo_256in_32out/fifo_256in_32out.xdc] for cell 'adc4x16g_adc4x16g_inst0/adc4x16g_core_0/inst/FIFO0_ADC/U0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/ip/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core/adc4x16g_core.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc] for cell 'adc4x16g_adc4x16g_inst0/adc4x16g_core_0/inst/GTY_quad0/inst'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/adc4x16g_core/ip/adc4x16g_core_adc4x16g_core_0_0/adc4x16g_core/adc4x16g_core.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc] for cell 'adc4x16g_adc4x16g_inst0/adc4x16g_core_0/inst/GTY_quad0/inst'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_ctrl_fifo/gbe_ctrl_fifo.xdc] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_ctrl_fifo/gbe_ctrl_fifo.xdc] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_lvds/gig_ethernet_pcs_pma_sgmii_lvds_board.xdc] for cell 'adc_snapshot_inside_one_gbe_pcs_pma/inst'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_lvds/gig_ethernet_pcs_pma_sgmii_lvds_board.xdc] for cell 'adc_snapshot_inside_one_gbe_pcs_pma/inst'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_lvds/synth/gig_ethernet_pcs_pma_sgmii_lvds_clocks.xdc] for cell 'adc_snapshot_inside_one_gbe_pcs_pma/inst'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_lvds/synth/gig_ethernet_pcs_pma_sgmii_lvds_clocks.xdc] for cell 'adc_snapshot_inside_one_gbe_pcs_pma/inst'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo.xdc] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo.xdc] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_tx_packet_fifo/gbe_tx_packet_fifo.xdc] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_tx_packet_fifo/gbe_tx_packet_fifo.xdc] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo.xdc] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo.xdc] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/constrs_1/imports/adc_snapshot_inside/user_const.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/constrs_1/imports/adc_snapshot_inside/user_const.xdc:63]
INFO: [Timing 38-2] Deriving generated clocks [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/constrs_1/imports/adc_snapshot_inside/user_const.xdc:63]
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/constrs_1/imports/adc_snapshot_inside/user_const.xdc]
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_hwicap_0_0/cont_microblaze_axi_hwicap_0_0_clocks.xdc] for cell 'cont_microblaze_inst/axi_hwicap_0/U0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_hwicap_0_0/cont_microblaze_axi_hwicap_0_0_clocks.xdc] for cell 'cont_microblaze_inst/axi_hwicap_0/U0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_quad_spi_0_0/cont_microblaze_axi_quad_spi_0_0_clocks.xdc] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_quad_spi_0_0/cont_microblaze_axi_quad_spi_0_0_clocks.xdc] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_axi_intc_0/cont_microblaze_microblaze_0_axi_intc_0_clocks.xdc] for cell 'cont_microblaze_inst/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_axi_intc_0/cont_microblaze_microblaze_0_axi_intc_0_clocks.xdc] for cell 'cont_microblaze_inst/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_ctrl_fifo/gbe_ctrl_fifo_clocks.xdc] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_ctrl_fifo/gbe_ctrl_fifo_clocks.xdc] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_lvds/synth/gig_ethernet_pcs_pma_sgmii_lvds.xdc] for cell 'adc_snapshot_inside_one_gbe_pcs_pma/inst'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii_lvds/synth/gig_ethernet_pcs_pma_sgmii_lvds.xdc] for cell 'adc_snapshot_inside_one_gbe_pcs_pma/inst'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0'
WARNING: [Constraints 18-401] set_false_path: 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_2' is not a valid endpoint. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_3' is not a valid endpoint. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_4' is not a valid endpoint. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_1' is not a valid endpoint. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_2' is not a valid endpoint. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_3' is not a valid endpoint. [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_tx_packet_fifo/gbe_tx_packet_fifo_clocks.xdc] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_tx_packet_fifo/gbe_tx_packet_fifo_clocks.xdc] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0'
Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo_clocks.xdc] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0'
Finished Parsing XDC File [/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/ip/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo_clocks.xdc] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adc_snapshot_inside_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II'
Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Generating merged BMM file for the design top 'top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4578.578 ; gain = 0.000 ; free physical = 8155 ; free virtual = 29701
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 483 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (DIFFINBUF, IBUFCTRL, IBUFCTRL): 1 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 13 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 332 instances

open_run: Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 4578.578 ; gain = 1199.562 ; free physical = 8155 ; free virtual = 29701
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# launch_runs impl_1 -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4578.578 ; gain = 0.000 ; free physical = 8155 ; free virtual = 29701
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4578.578 ; gain = 0.000 ; free physical = 8132 ; free virtual = 29685
[Sat Jan  9 06:30:19 2021] Launched impl_1...
Run output will be captured here: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/impl_1/runme.log
# wait_on_run impl_1
[Sat Jan  9 06:30:19 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Explore' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExplorePostRoutePhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExploreWithRemap' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacementFanoutOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_EarlyBlockPlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Retiming' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExtraTimingOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_RefinePlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_SpreadSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLRs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_HighUtilSLRs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_medium' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_Explore' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreSequential' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreWithRemap' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_DefaultOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_ExploreArea' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPostRoutePhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_Quick' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_medium' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaMultThresholdDSP' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AlternateRoutability' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfOptimized_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfThresholdCarry' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Explore' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExplorePostRoutePhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExploreWithRemap' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacementFanoutOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_EarlyBlockPlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Retiming' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExtraTimingOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_RefinePlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_SpreadSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLRs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_HighUtilSLRs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_medium' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_Explore' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreSequential' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreWithRemap' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_DefaultOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_ExploreArea' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPostRoutePhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_Quick' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Explore' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExplorePostRoutePhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_RefinePlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacementFanoutOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_LateBlockPlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_medium' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExploreSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Retiming' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_Explore' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_DefaultOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPostRoutePhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_Quick' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_medium' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogicSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_BalanceSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_BalanceSLRs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_CompressSLRs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2012.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2012.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2013.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2013.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_medium' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaMultThresholdDSP' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg'
INFO: [Common 17-14] Message 'Runs 36-547' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg'
source top.tcl -notrace
Command: open_checkpoint /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/impl_1/top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1401.562 ; gain = 0.000 ; free physical = 7942 ; free virtual = 29495
INFO: [Device 21-403] Loading part xcvu37p-fsvh2892-2L-e
INFO: [Netlist 29-17] Analyzing 1052 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3458.602 ; gain = 3.969 ; free physical = 5831 ; free virtual = 27386
Restored from archive | CPU: 0.140000 secs | Memory: 1.348618 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3458.602 ; gain = 3.969 ; free physical = 5831 ; free virtual = 27386
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3458.602 ; gain = 0.000 ; free physical = 5835 ; free virtual = 27390
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 483 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (DIFFINBUF, IBUFCTRL, IBUFCTRL): 1 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 13 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 332 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1.3 (64-bit) build 2644227
open_checkpoint: Time (s): cpu = 00:00:43 ; elapsed = 00:01:08 . Memory (MB): peak = 3458.602 ; gain = 2057.039 ; free physical = 5835 ; free virtual = 27390
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/adc4x16g/ip_repo_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/axi_wb_bridge/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:gty_wrapper_0:2.0'. The one found in IP location '/home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/adc4x16g/ip_repo_0/adc16G4X_datarx' will take precedence over the same IP in location /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/adc4x16g/ip_repo_0/adc4x16g_core/adc4x16g_core.srcs/sources_1/imports/adc16G4X_datarx
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-86] Your Implementation license expires in 14 day(s)
INFO: [Common 17-1540] The version limit for your license is '2020.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3585.137 ; gain = 112.594 ; free physical = 5812 ; free virtual = 27368

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 140a447fd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3647.137 ; gain = 62.000 ; free physical = 5766 ; free virtual = 27323

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 26 inverter(s) to 579 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17a7f314b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3826.945 ; gain = 56.027 ; free physical = 5667 ; free virtual = 27224
INFO: [Opt 31-389] Phase Retarget created 208 cells and removed 338 cells
INFO: [Opt 31-1021] In phase Retarget, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19f441a58

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3826.945 ; gain = 56.027 ; free physical = 5667 ; free virtual = 27224
INFO: [Opt 31-389] Phase Constant propagation created 78 cells and removed 251 cells
INFO: [Opt 31-1021] In phase Constant propagation, 23 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18eeb7926

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3826.945 ; gain = 56.027 ; free physical = 5667 ; free virtual = 27224
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 1596 cells
INFO: [Opt 31-1021] In phase Sweep, 139 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 4 BUFG optimization | Checksum: 1990e1398

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3826.945 ; gain = 56.027 ; free physical = 5666 ; free virtual = 27223
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1990e1398

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3826.945 ; gain = 56.027 ; free physical = 5665 ; free virtual = 27222
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 20f65f139

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3826.945 ; gain = 56.027 ; free physical = 5665 ; free virtual = 27222
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 42 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             208  |             338  |                                             49  |
|  Constant propagation         |              78  |             251  |                                             23  |
|  Sweep                        |               4  |            1596  |                                            139  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             42  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3826.945 ; gain = 0.000 ; free physical = 5665 ; free virtual = 27222
Ending Logic Optimization Task | Checksum: ad95d849

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3826.945 ; gain = 56.027 ; free physical = 5665 ; free virtual = 27222

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.374 | TNS=0.000 |
INFO: [Power 33-23] Power model is not available for Gen_1.BaseX_Byte_I_Riu_Or_TxHig
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 9 BRAM(s) out of a total of 48 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 9 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 10 Total Ports: 96
Ending PowerOpt Patch Enables Task | Checksum: 142666e01

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 5047.539 ; gain = 0.000 ; free physical = 4786 ; free virtual = 26483
Ending Power Optimization Task | Checksum: 142666e01

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 5047.539 ; gain = 1220.594 ; free physical = 4815 ; free virtual = 26512

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 142666e01

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5047.539 ; gain = 0.000 ; free physical = 4815 ; free virtual = 26512

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5047.539 ; gain = 0.000 ; free physical = 4815 ; free virtual = 26512
Ending Netlist Obfuscation Task | Checksum: 1ac14a4a7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5047.539 ; gain = 0.000 ; free physical = 4815 ; free virtual = 26512
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 5047.539 ; gain = 1585.969 ; free physical = 4815 ; free virtual = 26512
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5047.539 ; gain = 0.000 ; free physical = 4815 ; free virtual = 26512
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5047.539 ; gain = 0.000 ; free physical = 4809 ; free virtual = 26511
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-86] Your Implementation license expires in 14 day(s)
INFO: [Common 17-1540] The version limit for your license is '2020.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5127.578 ; gain = 0.000 ; free physical = 4822 ; free virtual = 26526
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d348e347

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.13 . Memory (MB): peak = 5127.578 ; gain = 0.000 ; free physical = 4822 ; free virtual = 26526
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5127.578 ; gain = 0.000 ; free physical = 4822 ; free virtual = 26526

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18960a6f0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 5127.578 ; gain = 0.000 ; free physical = 4733 ; free virtual = 26441

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cd93dca0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 5127.578 ; gain = 0.000 ; free physical = 4692 ; free virtual = 26401

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cd93dca0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 5127.578 ; gain = 0.000 ; free physical = 4692 ; free virtual = 26401
Phase 1 Placer Initialization | Checksum: 1cd93dca0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 5127.578 ; gain = 0.000 ; free physical = 4693 ; free virtual = 26403

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 231440d12

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 5127.578 ; gain = 0.000 ; free physical = 4418 ; free virtual = 26129

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1022] Very high fanout net 'adc4x16g_adc4x16g_inst0/adc4x16g_core_0/inst/FIFO0_ADC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1155 to 132 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'adc4x16g_adc4x16g_inst0/adc4x16g_core_0/inst/FIFO0_ADC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ADDRH[0]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1152 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'adc4x16g_adc4x16g_inst0/adc4x16g_core_0/inst/FIFO0_ADC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1155 to 132 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'adc4x16g_adc4x16g_inst0/adc4x16g_core_0/inst/FIFO0_ADC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ADDRH[1]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1152 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'adc4x16g_adc4x16g_inst0/adc4x16g_core_0/inst/FIFO0_ADC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1155 to 132 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'adc4x16g_adc4x16g_inst0/adc4x16g_core_0/inst/FIFO0_ADC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ADDRH[2]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1152 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'adc4x16g_adc4x16g_inst0/adc4x16g_core_0/inst/FIFO0_ADC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1155 to 132 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'adc4x16g_adc4x16g_inst0/adc4x16g_core_0/inst/FIFO0_ADC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ADDRH[3]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1152 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'adc4x16g_adc4x16g_inst0/adc4x16g_core_0/inst/FIFO0_ADC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[4]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1155 to 132 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'adc4x16g_adc4x16g_inst0/adc4x16g_core_0/inst/FIFO0_ADC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ADDRH[4]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1152 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'adc4x16g_adc4x16g_inst0/adc4x16g_core_0/inst/FIFO0_ADC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[5]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1155 to 132 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'adc4x16g_adc4x16g_inst0/adc4x16g_core_0/inst/FIFO0_ADC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ADDRH[5]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1152 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5356.637 ; gain = 0.000 ; free physical = 4392 ; free virtual = 26105

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1ef30b5bc

Time (s): cpu = 00:01:36 ; elapsed = 00:00:47 . Memory (MB): peak = 5356.637 ; gain = 229.059 ; free physical = 4393 ; free virtual = 26105
Phase 2.2 Global Placement Core | Checksum: 170dfe0f6

Time (s): cpu = 00:01:41 ; elapsed = 00:00:49 . Memory (MB): peak = 5356.637 ; gain = 229.059 ; free physical = 4259 ; free virtual = 25972
Phase 2 Global Placement | Checksum: 170dfe0f6

Time (s): cpu = 00:01:41 ; elapsed = 00:00:49 . Memory (MB): peak = 5356.637 ; gain = 229.059 ; free physical = 4388 ; free virtual = 26102

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16d7b3fc5

Time (s): cpu = 00:01:43 ; elapsed = 00:00:50 . Memory (MB): peak = 5416.402 ; gain = 288.824 ; free physical = 4390 ; free virtual = 26104

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1409e6c29

Time (s): cpu = 00:01:48 ; elapsed = 00:00:52 . Memory (MB): peak = 5416.402 ; gain = 288.824 ; free physical = 4340 ; free virtual = 26053

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16b18f918

Time (s): cpu = 00:01:48 ; elapsed = 00:00:52 . Memory (MB): peak = 5416.402 ; gain = 288.824 ; free physical = 4336 ; free virtual = 26049

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 23d25c46d

Time (s): cpu = 00:01:54 ; elapsed = 00:00:57 . Memory (MB): peak = 5416.402 ; gain = 288.824 ; free physical = 4282 ; free virtual = 25996

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 185841740

Time (s): cpu = 00:01:55 ; elapsed = 00:00:58 . Memory (MB): peak = 5416.402 ; gain = 288.824 ; free physical = 4275 ; free virtual = 25989

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 19ced8d22

Time (s): cpu = 00:01:57 ; elapsed = 00:00:59 . Memory (MB): peak = 5427.770 ; gain = 300.191 ; free physical = 4185 ; free virtual = 25899

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 21592e400

Time (s): cpu = 00:02:00 ; elapsed = 00:01:00 . Memory (MB): peak = 5427.770 ; gain = 300.191 ; free physical = 4261 ; free virtual = 25975

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 2303db70e

Time (s): cpu = 00:02:01 ; elapsed = 00:01:01 . Memory (MB): peak = 5427.770 ; gain = 300.191 ; free physical = 4373 ; free virtual = 26087

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 12a1f45dc

Time (s): cpu = 00:02:02 ; elapsed = 00:01:02 . Memory (MB): peak = 5427.770 ; gain = 300.191 ; free physical = 4379 ; free virtual = 26092
Phase 3 Detail Placement | Checksum: 12a1f45dc

Time (s): cpu = 00:02:02 ; elapsed = 00:01:02 . Memory (MB): peak = 5427.770 ; gain = 300.191 ; free physical = 4379 ; free virtual = 26092

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 7547d2ec

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 7547d2ec

Time (s): cpu = 00:02:14 ; elapsed = 00:01:06 . Memory (MB): peak = 5427.770 ; gain = 300.191 ; free physical = 4376 ; free virtual = 26090

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 7547d2ec

Time (s): cpu = 00:02:14 ; elapsed = 00:01:06 . Memory (MB): peak = 5427.770 ; gain = 300.191 ; free physical = 4376 ; free virtual = 26090
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.661. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.661. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 258c958e

Time (s): cpu = 00:02:14 ; elapsed = 00:01:06 . Memory (MB): peak = 5427.770 ; gain = 300.191 ; free physical = 4375 ; free virtual = 26089
Phase 4.1.1 Post Placement Optimization | Checksum: 258c958e

Time (s): cpu = 00:02:14 ; elapsed = 00:01:06 . Memory (MB): peak = 5427.770 ; gain = 300.191 ; free physical = 4379 ; free virtual = 26092
Phase 4.1 Post Commit Optimization | Checksum: 258c958e

Time (s): cpu = 00:02:14 ; elapsed = 00:01:06 . Memory (MB): peak = 5427.770 ; gain = 300.191 ; free physical = 4379 ; free virtual = 26092

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 258c958e

Time (s): cpu = 00:02:15 ; elapsed = 00:01:07 . Memory (MB): peak = 5427.770 ; gain = 300.191 ; free physical = 4434 ; free virtual = 26148
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5427.770 ; gain = 0.000 ; free physical = 4443 ; free virtual = 26157

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: e3a7035d

Time (s): cpu = 00:02:37 ; elapsed = 00:01:30 . Memory (MB): peak = 5427.770 ; gain = 300.191 ; free physical = 4443 ; free virtual = 26157

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5427.770 ; gain = 0.000 ; free physical = 4443 ; free virtual = 26157
Phase 4.4 Final Placement Cleanup | Checksum: 1d27e5170

Time (s): cpu = 00:02:38 ; elapsed = 00:01:30 . Memory (MB): peak = 5427.770 ; gain = 300.191 ; free physical = 4443 ; free virtual = 26157
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d27e5170

Time (s): cpu = 00:02:38 ; elapsed = 00:01:30 . Memory (MB): peak = 5427.770 ; gain = 300.191 ; free physical = 4443 ; free virtual = 26157
Ending Placer Task | Checksum: 1c6160d54

Time (s): cpu = 00:02:38 ; elapsed = 00:01:30 . Memory (MB): peak = 5427.770 ; gain = 300.191 ; free physical = 4443 ; free virtual = 26157
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:42 ; elapsed = 00:01:32 . Memory (MB): peak = 5427.770 ; gain = 300.191 ; free physical = 4700 ; free virtual = 26415
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5427.770 ; gain = 0.000 ; free physical = 4701 ; free virtual = 26415
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 5459.785 ; gain = 0.000 ; free physical = 4656 ; free virtual = 26400
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.45 . Memory (MB): peak = 5459.785 ; gain = 0.000 ; free physical = 4618 ; free virtual = 26342
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.36 . Memory (MB): peak = 5459.785 ; gain = 0.000 ; free physical = 4675 ; free virtual = 26399
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-86] Your Implementation license expires in 14 day(s)
INFO: [Common 17-1540] The version limit for your license is '2020.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5459.789 ; gain = 0.000 ; free physical = 4648 ; free virtual = 26372
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 5459.789 ; gain = 0.000 ; free physical = 4602 ; free virtual = 26356
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-86] Your Implementation license expires in 14 day(s)
INFO: [Common 17-1540] The version limit for your license is '2020.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1796f493 ConstDB: 0 ShapeSum: f064aaf2 RouteDB: be1a6dcf

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13f7aeb55

Time (s): cpu = 00:06:28 ; elapsed = 00:05:41 . Memory (MB): peak = 6215.133 ; gain = 723.332 ; free physical = 3991 ; free virtual = 25755
Post Restoration Checksum: NetGraph: 525774a7 NumContArr: b277839e Constraints: 96c431e5 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19b932a2a

Time (s): cpu = 00:06:28 ; elapsed = 00:05:41 . Memory (MB): peak = 6215.133 ; gain = 723.332 ; free physical = 3994 ; free virtual = 25758

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19b932a2a

Time (s): cpu = 00:06:28 ; elapsed = 00:05:42 . Memory (MB): peak = 6215.133 ; gain = 723.332 ; free physical = 3855 ; free virtual = 25620

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19b932a2a

Time (s): cpu = 00:06:28 ; elapsed = 00:05:42 . Memory (MB): peak = 6215.133 ; gain = 723.332 ; free physical = 3855 ; free virtual = 25620

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: c454afd6

Time (s): cpu = 00:06:37 ; elapsed = 00:05:51 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3839 ; free virtual = 25605

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2b7d3a984

Time (s): cpu = 00:06:49 ; elapsed = 00:05:55 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3833 ; free virtual = 25598
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.843  | TNS=0.000  | WHS=-0.946 | THS=-159.884|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 1d2e9b5ef

Time (s): cpu = 00:07:02 ; elapsed = 00:05:58 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3806 ; free virtual = 25572
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.843  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 2203a279e

Time (s): cpu = 00:07:02 ; elapsed = 00:05:58 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3804 ; free virtual = 25573
Phase 2 Router Initialization | Checksum: 1bb0c3412

Time (s): cpu = 00:07:02 ; elapsed = 00:05:58 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3804 ; free virtual = 25573

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000724143 %
  Global Horizontal Routing Utilization  = 0.00111861 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 15987
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11508
  Number of Partially Routed Nets     = 4479
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c3a186a5

Time (s): cpu = 00:07:19 ; elapsed = 00:06:07 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3771 ; free virtual = 25540
INFO: [Route 35-580] Design has 2 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|              adc_clk_tmp |            IntTx_ClkOut1 |                                                adc_snapshot_inside_one_gbe/gbe_rx_inst/app_rst_gotR_reg/D|
|              adc_clk_tmp |            IntTx_ClkOut1 |                                               adc_snapshot_inside_one_gbe/gbe_tx_inst/app_overflowR_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3622
 Number of Nodes with overlaps = 245
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.646  | TNS=0.000  | WHS=-0.204 | THS=-1.338 |

Phase 4.1 Global Iteration 0 | Checksum: 200378097

Time (s): cpu = 00:07:56 ; elapsed = 00:06:29 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3798 ; free virtual = 25568

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.590  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 29c2949c4

Time (s): cpu = 00:07:58 ; elapsed = 00:06:31 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3796 ; free virtual = 25566

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.638  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2902fc3b1

Time (s): cpu = 00:08:00 ; elapsed = 00:06:32 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3796 ; free virtual = 25566
Phase 4 Rip-up And Reroute | Checksum: 2902fc3b1

Time (s): cpu = 00:08:00 ; elapsed = 00:06:32 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3796 ; free virtual = 25566

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2902fc3b1

Time (s): cpu = 00:08:00 ; elapsed = 00:06:32 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3796 ; free virtual = 25566

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2902fc3b1

Time (s): cpu = 00:08:00 ; elapsed = 00:06:33 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3796 ; free virtual = 25566
Phase 5 Delay and Skew Optimization | Checksum: 2902fc3b1

Time (s): cpu = 00:08:00 ; elapsed = 00:06:33 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3796 ; free virtual = 25566

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 29721ae0a

Time (s): cpu = 00:08:04 ; elapsed = 00:06:34 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3800 ; free virtual = 25570
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.638  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2b9b1f627

Time (s): cpu = 00:08:04 ; elapsed = 00:06:34 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3800 ; free virtual = 25570
Phase 6 Post Hold Fix | Checksum: 2b9b1f627

Time (s): cpu = 00:08:04 ; elapsed = 00:06:34 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3800 ; free virtual = 25570

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.188534 %
  Global Horizontal Routing Utilization  = 0.252611 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2cc6c7bb9

Time (s): cpu = 00:08:07 ; elapsed = 00:06:35 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3786 ; free virtual = 25556

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2cc6c7bb9

Time (s): cpu = 00:08:07 ; elapsed = 00:06:35 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3786 ; free virtual = 25556

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2cc6c7bb9

Time (s): cpu = 00:08:08 ; elapsed = 00:06:36 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3785 ; free virtual = 25555

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.638  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2cc6c7bb9

Time (s): cpu = 00:08:08 ; elapsed = 00:06:36 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3796 ; free virtual = 25566
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:08:08 ; elapsed = 00:06:36 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3997 ; free virtual = 25767

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:08:13 ; elapsed = 00:06:38 . Memory (MB): peak = 6302.488 ; gain = 842.699 ; free physical = 3997 ; free virtual = 25767
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6302.488 ; gain = 0.000 ; free physical = 3997 ; free virtual = 25767
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 6302.488 ; gain = 0.000 ; free physical = 3945 ; free virtual = 25752
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
131 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 6390.531 ; gain = 0.000 ; free physical = 3793 ; free virtual = 25587
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6390.531 ; gain = 0.000 ; free physical = 3774 ; free virtual = 25575
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-86] Your Implementation license expires in 14 day(s)
INFO: [Common 17-1540] The version limit for your license is '2020.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
148 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6390.531 ; gain = 0.000 ; free physical = 3776 ; free virtual = 25577
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 6390.531 ; gain = 0.000 ; free physical = 3723 ; free virtual = 25562
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/impl_1/top_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_postroute_physopted.rpt -pb top_bus_skew_postroute_physopted.pb -rpx top_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jan  9 06:41:37 2021...
[Sat Jan  9 06:41:38 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:14:36 ; elapsed = 00:11:19 . Memory (MB): peak = 4578.578 ; gain = 0.000 ; free physical = 7828 ; free virtual = 29645
# open_run impl_1
INFO: [Netlist 29-17] Analyzing 974 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.88 . Memory (MB): peak = 4578.578 ; gain = 0.000 ; free physical = 7388 ; free virtual = 29205
Restored from archive | CPU: 0.930000 secs | Memory: 20.849800 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.93 . Memory (MB): peak = 4578.578 ; gain = 0.000 ; free physical = 7386 ; free virtual = 29203
Generating merged BMM file for the design top 'top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4578.578 ; gain = 0.000 ; free physical = 7393 ; free virtual = 29210
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 447 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (DIFFINBUF, IBUFCTRL, IBUFCTRL): 1 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 9 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 300 instances
  SRLC16E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 4578.578 ; gain = 0.000 ; free physical = 7393 ; free virtual = 29210
# launch_runs impl_1 -to_step write_bitstream
[Sat Jan  9 06:41:50 2021] Launched impl_1...
Run output will be captured here: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/impl_1/runme.log
# wait_on_run impl_1
[Sat Jan  9 06:41:50 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Explore' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExplorePostRoutePhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExploreWithRemap' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacementFanoutOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_EarlyBlockPlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Retiming' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExtraTimingOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_RefinePlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_SpreadSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLRs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_HighUtilSLRs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_medium' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_Explore' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreSequential' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreWithRemap' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_DefaultOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_ExploreArea' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPostRoutePhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_Quick' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_medium' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaMultThresholdDSP' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AlternateRoutability' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfOptimized_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfThresholdCarry' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Explore' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExplorePostRoutePhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExploreWithRemap' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacementFanoutOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_EarlyBlockPlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Retiming' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExtraTimingOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_RefinePlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_SpreadSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLRs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_HighUtilSLRs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_medium' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_Explore' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreSequential' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreWithRemap' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_DefaultOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_ExploreArea' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPostRoutePhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_Quick' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Explore' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExplorePostRoutePhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_RefinePlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacementFanoutOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_LateBlockPlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_medium' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExploreSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Retiming' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_Explore' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_DefaultOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPostRoutePhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_Quick' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_medium' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogicSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_BalanceSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_BalanceSLRs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_CompressSLRs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2012.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2012.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2013.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2013.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_medium' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaMultThresholdDSP' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg'
INFO: [Common 17-14] Message 'Runs 36-547' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg'
source top.tcl -notrace
Command: open_checkpoint /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/impl_1/top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1401.562 ; gain = 0.000 ; free physical = 7942 ; free virtual = 29495
INFO: [Device 21-403] Loading part xcvu37p-fsvh2892-2L-e
INFO: [Netlist 29-17] Analyzing 1052 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3458.602 ; gain = 3.969 ; free physical = 5831 ; free virtual = 27386
Restored from archive | CPU: 0.140000 secs | Memory: 1.348618 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3458.602 ; gain = 3.969 ; free physical = 5831 ; free virtual = 27386
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3458.602 ; gain = 0.000 ; free physical = 5835 ; free virtual = 27390
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 483 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (DIFFINBUF, IBUFCTRL, IBUFCTRL): 1 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 13 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 332 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1.3 (64-bit) build 2644227
open_checkpoint: Time (s): cpu = 00:00:43 ; elapsed = 00:01:08 . Memory (MB): peak = 3458.602 ; gain = 2057.039 ; free physical = 5835 ; free virtual = 27390
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/adc4x16g/ip_repo_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/axi_wb_bridge/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:gty_wrapper_0:2.0'. The one found in IP location '/home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/adc4x16g/ip_repo_0/adc16G4X_datarx' will take precedence over the same IP in location /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/adc4x16g/ip_repo_0/adc4x16g_core/adc4x16g_core.srcs/sources_1/imports/adc16G4X_datarx
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-86] Your Implementation license expires in 14 day(s)
INFO: [Common 17-1540] The version limit for your license is '2020.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3585.137 ; gain = 112.594 ; free physical = 5812 ; free virtual = 27368

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 140a447fd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3647.137 ; gain = 62.000 ; free physical = 5766 ; free virtual = 27323

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 26 inverter(s) to 579 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17a7f314b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3826.945 ; gain = 56.027 ; free physical = 5667 ; free virtual = 27224
INFO: [Opt 31-389] Phase Retarget created 208 cells and removed 338 cells
INFO: [Opt 31-1021] In phase Retarget, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19f441a58

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3826.945 ; gain = 56.027 ; free physical = 5667 ; free virtual = 27224
INFO: [Opt 31-389] Phase Constant propagation created 78 cells and removed 251 cells
INFO: [Opt 31-1021] In phase Constant propagation, 23 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18eeb7926

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3826.945 ; gain = 56.027 ; free physical = 5667 ; free virtual = 27224
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 1596 cells
INFO: [Opt 31-1021] In phase Sweep, 139 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 4 BUFG optimization | Checksum: 1990e1398

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3826.945 ; gain = 56.027 ; free physical = 5666 ; free virtual = 27223
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1990e1398

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3826.945 ; gain = 56.027 ; free physical = 5665 ; free virtual = 27222
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 20f65f139

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3826.945 ; gain = 56.027 ; free physical = 5665 ; free virtual = 27222
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 42 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             208  |             338  |                                             49  |
|  Constant propagation         |              78  |             251  |                                             23  |
|  Sweep                        |               4  |            1596  |                                            139  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             42  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3826.945 ; gain = 0.000 ; free physical = 5665 ; free virtual = 27222
Ending Logic Optimization Task | Checksum: ad95d849

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3826.945 ; gain = 56.027 ; free physical = 5665 ; free virtual = 27222

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.374 | TNS=0.000 |
INFO: [Power 33-23] Power model is not available for Gen_1.BaseX_Byte_I_Riu_Or_TxHig
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 9 BRAM(s) out of a total of 48 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 9 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 10 Total Ports: 96
Ending PowerOpt Patch Enables Task | Checksum: 142666e01

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 5047.539 ; gain = 0.000 ; free physical = 4786 ; free virtual = 26483
Ending Power Optimization Task | Checksum: 142666e01

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 5047.539 ; gain = 1220.594 ; free physical = 4815 ; free virtual = 26512

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 142666e01

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5047.539 ; gain = 0.000 ; free physical = 4815 ; free virtual = 26512

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5047.539 ; gain = 0.000 ; free physical = 4815 ; free virtual = 26512
Ending Netlist Obfuscation Task | Checksum: 1ac14a4a7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5047.539 ; gain = 0.000 ; free physical = 4815 ; free virtual = 26512
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 5047.539 ; gain = 1585.969 ; free physical = 4815 ; free virtual = 26512
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5047.539 ; gain = 0.000 ; free physical = 4815 ; free virtual = 26512
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5047.539 ; gain = 0.000 ; free physical = 4809 ; free virtual = 26511
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-86] Your Implementation license expires in 14 day(s)
INFO: [Common 17-1540] The version limit for your license is '2020.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5127.578 ; gain = 0.000 ; free physical = 4822 ; free virtual = 26526
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d348e347

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.13 . Memory (MB): peak = 5127.578 ; gain = 0.000 ; free physical = 4822 ; free virtual = 26526
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5127.578 ; gain = 0.000 ; free physical = 4822 ; free virtual = 26526

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18960a6f0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 5127.578 ; gain = 0.000 ; free physical = 4733 ; free virtual = 26441

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cd93dca0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 5127.578 ; gain = 0.000 ; free physical = 4692 ; free virtual = 26401

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cd93dca0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 5127.578 ; gain = 0.000 ; free physical = 4692 ; free virtual = 26401
Phase 1 Placer Initialization | Checksum: 1cd93dca0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 5127.578 ; gain = 0.000 ; free physical = 4693 ; free virtual = 26403

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 231440d12

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 5127.578 ; gain = 0.000 ; free physical = 4418 ; free virtual = 26129

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1022] Very high fanout net 'adc4x16g_adc4x16g_inst0/adc4x16g_core_0/inst/FIFO0_ADC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1155 to 132 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'adc4x16g_adc4x16g_inst0/adc4x16g_core_0/inst/FIFO0_ADC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ADDRH[0]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1152 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'adc4x16g_adc4x16g_inst0/adc4x16g_core_0/inst/FIFO0_ADC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1155 to 132 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'adc4x16g_adc4x16g_inst0/adc4x16g_core_0/inst/FIFO0_ADC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ADDRH[1]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1152 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'adc4x16g_adc4x16g_inst0/adc4x16g_core_0/inst/FIFO0_ADC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1155 to 132 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'adc4x16g_adc4x16g_inst0/adc4x16g_core_0/inst/FIFO0_ADC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ADDRH[2]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1152 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'adc4x16g_adc4x16g_inst0/adc4x16g_core_0/inst/FIFO0_ADC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1155 to 132 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'adc4x16g_adc4x16g_inst0/adc4x16g_core_0/inst/FIFO0_ADC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ADDRH[3]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1152 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'adc4x16g_adc4x16g_inst0/adc4x16g_core_0/inst/FIFO0_ADC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[4]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1155 to 132 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'adc4x16g_adc4x16g_inst0/adc4x16g_core_0/inst/FIFO0_ADC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ADDRH[4]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1152 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'adc4x16g_adc4x16g_inst0/adc4x16g_core_0/inst/FIFO0_ADC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[5]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1155 to 132 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'adc4x16g_adc4x16g_inst0/adc4x16g_core_0/inst/FIFO0_ADC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ADDRH[5]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1152 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5356.637 ; gain = 0.000 ; free physical = 4392 ; free virtual = 26105

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1ef30b5bc

Time (s): cpu = 00:01:36 ; elapsed = 00:00:47 . Memory (MB): peak = 5356.637 ; gain = 229.059 ; free physical = 4393 ; free virtual = 26105
Phase 2.2 Global Placement Core | Checksum: 170dfe0f6

Time (s): cpu = 00:01:41 ; elapsed = 00:00:49 . Memory (MB): peak = 5356.637 ; gain = 229.059 ; free physical = 4259 ; free virtual = 25972
Phase 2 Global Placement | Checksum: 170dfe0f6

Time (s): cpu = 00:01:41 ; elapsed = 00:00:49 . Memory (MB): peak = 5356.637 ; gain = 229.059 ; free physical = 4388 ; free virtual = 26102

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16d7b3fc5

Time (s): cpu = 00:01:43 ; elapsed = 00:00:50 . Memory (MB): peak = 5416.402 ; gain = 288.824 ; free physical = 4390 ; free virtual = 26104

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1409e6c29

Time (s): cpu = 00:01:48 ; elapsed = 00:00:52 . Memory (MB): peak = 5416.402 ; gain = 288.824 ; free physical = 4340 ; free virtual = 26053

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16b18f918

Time (s): cpu = 00:01:48 ; elapsed = 00:00:52 . Memory (MB): peak = 5416.402 ; gain = 288.824 ; free physical = 4336 ; free virtual = 26049

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 23d25c46d

Time (s): cpu = 00:01:54 ; elapsed = 00:00:57 . Memory (MB): peak = 5416.402 ; gain = 288.824 ; free physical = 4282 ; free virtual = 25996

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 185841740

Time (s): cpu = 00:01:55 ; elapsed = 00:00:58 . Memory (MB): peak = 5416.402 ; gain = 288.824 ; free physical = 4275 ; free virtual = 25989

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 19ced8d22

Time (s): cpu = 00:01:57 ; elapsed = 00:00:59 . Memory (MB): peak = 5427.770 ; gain = 300.191 ; free physical = 4185 ; free virtual = 25899

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 21592e400

Time (s): cpu = 00:02:00 ; elapsed = 00:01:00 . Memory (MB): peak = 5427.770 ; gain = 300.191 ; free physical = 4261 ; free virtual = 25975

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 2303db70e

Time (s): cpu = 00:02:01 ; elapsed = 00:01:01 . Memory (MB): peak = 5427.770 ; gain = 300.191 ; free physical = 4373 ; free virtual = 26087

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 12a1f45dc

Time (s): cpu = 00:02:02 ; elapsed = 00:01:02 . Memory (MB): peak = 5427.770 ; gain = 300.191 ; free physical = 4379 ; free virtual = 26092
Phase 3 Detail Placement | Checksum: 12a1f45dc

Time (s): cpu = 00:02:02 ; elapsed = 00:01:02 . Memory (MB): peak = 5427.770 ; gain = 300.191 ; free physical = 4379 ; free virtual = 26092

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 7547d2ec

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 7547d2ec

Time (s): cpu = 00:02:14 ; elapsed = 00:01:06 . Memory (MB): peak = 5427.770 ; gain = 300.191 ; free physical = 4376 ; free virtual = 26090

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 7547d2ec

Time (s): cpu = 00:02:14 ; elapsed = 00:01:06 . Memory (MB): peak = 5427.770 ; gain = 300.191 ; free physical = 4376 ; free virtual = 26090
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.661. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.661. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 258c958e

Time (s): cpu = 00:02:14 ; elapsed = 00:01:06 . Memory (MB): peak = 5427.770 ; gain = 300.191 ; free physical = 4375 ; free virtual = 26089
Phase 4.1.1 Post Placement Optimization | Checksum: 258c958e

Time (s): cpu = 00:02:14 ; elapsed = 00:01:06 . Memory (MB): peak = 5427.770 ; gain = 300.191 ; free physical = 4379 ; free virtual = 26092
Phase 4.1 Post Commit Optimization | Checksum: 258c958e

Time (s): cpu = 00:02:14 ; elapsed = 00:01:06 . Memory (MB): peak = 5427.770 ; gain = 300.191 ; free physical = 4379 ; free virtual = 26092

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 258c958e

Time (s): cpu = 00:02:15 ; elapsed = 00:01:07 . Memory (MB): peak = 5427.770 ; gain = 300.191 ; free physical = 4434 ; free virtual = 26148
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5427.770 ; gain = 0.000 ; free physical = 4443 ; free virtual = 26157

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: e3a7035d

Time (s): cpu = 00:02:37 ; elapsed = 00:01:30 . Memory (MB): peak = 5427.770 ; gain = 300.191 ; free physical = 4443 ; free virtual = 26157

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5427.770 ; gain = 0.000 ; free physical = 4443 ; free virtual = 26157
Phase 4.4 Final Placement Cleanup | Checksum: 1d27e5170

Time (s): cpu = 00:02:38 ; elapsed = 00:01:30 . Memory (MB): peak = 5427.770 ; gain = 300.191 ; free physical = 4443 ; free virtual = 26157
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d27e5170

Time (s): cpu = 00:02:38 ; elapsed = 00:01:30 . Memory (MB): peak = 5427.770 ; gain = 300.191 ; free physical = 4443 ; free virtual = 26157
Ending Placer Task | Checksum: 1c6160d54

Time (s): cpu = 00:02:38 ; elapsed = 00:01:30 . Memory (MB): peak = 5427.770 ; gain = 300.191 ; free physical = 4443 ; free virtual = 26157
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:42 ; elapsed = 00:01:32 . Memory (MB): peak = 5427.770 ; gain = 300.191 ; free physical = 4700 ; free virtual = 26415
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5427.770 ; gain = 0.000 ; free physical = 4701 ; free virtual = 26415
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 5459.785 ; gain = 0.000 ; free physical = 4656 ; free virtual = 26400
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.45 . Memory (MB): peak = 5459.785 ; gain = 0.000 ; free physical = 4618 ; free virtual = 26342
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.36 . Memory (MB): peak = 5459.785 ; gain = 0.000 ; free physical = 4675 ; free virtual = 26399
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-86] Your Implementation license expires in 14 day(s)
INFO: [Common 17-1540] The version limit for your license is '2020.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5459.789 ; gain = 0.000 ; free physical = 4648 ; free virtual = 26372
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 5459.789 ; gain = 0.000 ; free physical = 4602 ; free virtual = 26356
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-86] Your Implementation license expires in 14 day(s)
INFO: [Common 17-1540] The version limit for your license is '2020.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1796f493 ConstDB: 0 ShapeSum: f064aaf2 RouteDB: be1a6dcf

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13f7aeb55

Time (s): cpu = 00:06:28 ; elapsed = 00:05:41 . Memory (MB): peak = 6215.133 ; gain = 723.332 ; free physical = 3991 ; free virtual = 25755
Post Restoration Checksum: NetGraph: 525774a7 NumContArr: b277839e Constraints: 96c431e5 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19b932a2a

Time (s): cpu = 00:06:28 ; elapsed = 00:05:41 . Memory (MB): peak = 6215.133 ; gain = 723.332 ; free physical = 3994 ; free virtual = 25758

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19b932a2a

Time (s): cpu = 00:06:28 ; elapsed = 00:05:42 . Memory (MB): peak = 6215.133 ; gain = 723.332 ; free physical = 3855 ; free virtual = 25620

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19b932a2a

Time (s): cpu = 00:06:28 ; elapsed = 00:05:42 . Memory (MB): peak = 6215.133 ; gain = 723.332 ; free physical = 3855 ; free virtual = 25620

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: c454afd6

Time (s): cpu = 00:06:37 ; elapsed = 00:05:51 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3839 ; free virtual = 25605

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2b7d3a984

Time (s): cpu = 00:06:49 ; elapsed = 00:05:55 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3833 ; free virtual = 25598
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.843  | TNS=0.000  | WHS=-0.946 | THS=-159.884|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 1d2e9b5ef

Time (s): cpu = 00:07:02 ; elapsed = 00:05:58 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3806 ; free virtual = 25572
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.843  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 2203a279e

Time (s): cpu = 00:07:02 ; elapsed = 00:05:58 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3804 ; free virtual = 25573
Phase 2 Router Initialization | Checksum: 1bb0c3412

Time (s): cpu = 00:07:02 ; elapsed = 00:05:58 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3804 ; free virtual = 25573

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000724143 %
  Global Horizontal Routing Utilization  = 0.00111861 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 15987
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11508
  Number of Partially Routed Nets     = 4479
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c3a186a5

Time (s): cpu = 00:07:19 ; elapsed = 00:06:07 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3771 ; free virtual = 25540
INFO: [Route 35-580] Design has 2 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|              adc_clk_tmp |            IntTx_ClkOut1 |                                                adc_snapshot_inside_one_gbe/gbe_rx_inst/app_rst_gotR_reg/D|
|              adc_clk_tmp |            IntTx_ClkOut1 |                                               adc_snapshot_inside_one_gbe/gbe_tx_inst/app_overflowR_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3622
 Number of Nodes with overlaps = 245
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.646  | TNS=0.000  | WHS=-0.204 | THS=-1.338 |

Phase 4.1 Global Iteration 0 | Checksum: 200378097

Time (s): cpu = 00:07:56 ; elapsed = 00:06:29 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3798 ; free virtual = 25568

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.590  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 29c2949c4

Time (s): cpu = 00:07:58 ; elapsed = 00:06:31 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3796 ; free virtual = 25566

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.638  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2902fc3b1

Time (s): cpu = 00:08:00 ; elapsed = 00:06:32 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3796 ; free virtual = 25566
Phase 4 Rip-up And Reroute | Checksum: 2902fc3b1

Time (s): cpu = 00:08:00 ; elapsed = 00:06:32 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3796 ; free virtual = 25566

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2902fc3b1

Time (s): cpu = 00:08:00 ; elapsed = 00:06:32 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3796 ; free virtual = 25566

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2902fc3b1

Time (s): cpu = 00:08:00 ; elapsed = 00:06:33 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3796 ; free virtual = 25566
Phase 5 Delay and Skew Optimization | Checksum: 2902fc3b1

Time (s): cpu = 00:08:00 ; elapsed = 00:06:33 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3796 ; free virtual = 25566

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 29721ae0a

Time (s): cpu = 00:08:04 ; elapsed = 00:06:34 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3800 ; free virtual = 25570
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.638  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2b9b1f627

Time (s): cpu = 00:08:04 ; elapsed = 00:06:34 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3800 ; free virtual = 25570
Phase 6 Post Hold Fix | Checksum: 2b9b1f627

Time (s): cpu = 00:08:04 ; elapsed = 00:06:34 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3800 ; free virtual = 25570

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.188534 %
  Global Horizontal Routing Utilization  = 0.252611 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2cc6c7bb9

Time (s): cpu = 00:08:07 ; elapsed = 00:06:35 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3786 ; free virtual = 25556

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2cc6c7bb9

Time (s): cpu = 00:08:07 ; elapsed = 00:06:35 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3786 ; free virtual = 25556

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2cc6c7bb9

Time (s): cpu = 00:08:08 ; elapsed = 00:06:36 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3785 ; free virtual = 25555

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.638  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2cc6c7bb9

Time (s): cpu = 00:08:08 ; elapsed = 00:06:36 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3796 ; free virtual = 25566
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:08:08 ; elapsed = 00:06:36 . Memory (MB): peak = 6302.488 ; gain = 810.688 ; free physical = 3997 ; free virtual = 25767

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:08:13 ; elapsed = 00:06:38 . Memory (MB): peak = 6302.488 ; gain = 842.699 ; free physical = 3997 ; free virtual = 25767
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6302.488 ; gain = 0.000 ; free physical = 3997 ; free virtual = 25767
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 6302.488 ; gain = 0.000 ; free physical = 3945 ; free virtual = 25752
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
131 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 6390.531 ; gain = 0.000 ; free physical = 3793 ; free virtual = 25587
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6390.531 ; gain = 0.000 ; free physical = 3774 ; free virtual = 25575
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-86] Your Implementation license expires in 14 day(s)
INFO: [Common 17-1540] The version limit for your license is '2020.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
148 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6390.531 ; gain = 0.000 ; free physical = 3776 ; free virtual = 25577
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 6390.531 ; gain = 0.000 ; free physical = 3723 ; free virtual = 25562
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/impl_1/top_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_postroute_physopted.rpt -pb top_bus_skew_postroute_physopted.pb -rpx top_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jan  9 06:41:37 2021...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Explore' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExplorePostRoutePhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExploreWithRemap' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacementFanoutOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_EarlyBlockPlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Retiming' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExtraTimingOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_RefinePlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_SpreadSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLRs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_HighUtilSLRs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_medium' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_Explore' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreSequential' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreWithRemap' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_DefaultOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_ExploreArea' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPostRoutePhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_Quick' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_medium' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaMultThresholdDSP' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AlternateRoutability' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfOptimized_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfThresholdCarry' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2016.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Explore' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExplorePostRoutePhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExploreWithRemap' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacementFanoutOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_EarlyBlockPlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Retiming' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExtraTimingOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_RefinePlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_SpreadSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLRs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_HighUtilSLRs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_medium' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_Explore' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreSequential' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreWithRemap' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_DefaultOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_ExploreArea' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPostRoutePhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_Quick' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Explore' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExplorePostRoutePhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_RefinePlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacementFanoutOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_LateBlockPlacement' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_medium' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExploreSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Retiming' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_Explore' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_DefaultOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPostRoutePhysOpt' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_Quick' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_medium' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_low' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogicSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_BalanceSLLs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_BalanceSLRs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_CompressSLRs' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDI2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2012.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2012.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2013.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2013.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_high' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_medium' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaMultThresholdDSP' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/strategies/VDS2018.psg'
INFO: [Common 17-14] Message 'Runs 36-547' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRS2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/reportstrategies/VRI2017.psg'
source top.tcl -notrace
Command: open_checkpoint top_postroute_physopt.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1401.562 ; gain = 0.000 ; free physical = 7194 ; free virtual = 29012
INFO: [Device 21-403] Loading part xcvu37p-fsvh2892-2L-e
INFO: [Netlist 29-17] Analyzing 974 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.99 . Memory (MB): peak = 3626.289 ; gain = 4.969 ; free physical = 4977 ; free virtual = 26796
Restored from archive | CPU: 1.030000 secs | Memory: 21.883934 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:01 . Memory (MB): peak = 3626.289 ; gain = 4.969 ; free physical = 4975 ; free virtual = 26794
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3626.289 ; gain = 0.000 ; free physical = 4979 ; free virtual = 26799
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 447 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (DIFFINBUF, IBUFCTRL, IBUFCTRL): 1 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 9 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 300 instances
  SRLC16E => SRL16E: 1 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1.3 (64-bit) build 2644227
open_checkpoint: Time (s): cpu = 00:00:44 ; elapsed = 00:01:09 . Memory (MB): peak = 3626.289 ; gain = 2224.727 ; free physical = 4979 ; free virtual = 26799
INFO: [Memdata 28-167] Found XPM memory block cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <cont_microblaze_inst/axi_hwicap_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <cont_microblaze_inst/axi_hwicap_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-86] Your Implementation license expires in 14 day(s)
INFO: [Common 17-1540] The version limit for your license is '2020.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC IOBUSSLRC-1] IO Bus SLR Crossings: Bus port adc4x16g_asnt_ctrl_0 spans more than one Super Logic Region (SLR).   Bits placed in SLR 2:  2, 1.  
  Bits placed in SLR 1:  3, 0.  
WARNING: [DRC RTSTAT-10] No routable loads: 114 net(s) have no routable loads. The problem bus(es) and/or net(s) are adc_snapshot_inside_one_gbe_pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Riu_Valid, adc_snapshot_inside_one_gbe_pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Fifo_Empty[0], adc_snapshot_inside_one_gbe_pcs_pma/inst/clock_reset_i/Rx_BtVal_0[0], adc_snapshot_inside_one_gbe_pcs_pma/inst/clock_reset_i/Rx_BtVal_0[1], adc_snapshot_inside_one_gbe_pcs_pma/inst/clock_reset_i/Rx_BtVal_0[2], adc_snapshot_inside_one_gbe_pcs_pma/inst/clock_reset_i/Rx_BtVal_1[8:0], adc_snapshot_inside_one_gbe_pcs_pma/inst/clock_reset_i/Rx_BtVal_2[8:0], adc_snapshot_inside_one_gbe_pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8:0], adc_snapshot_inside_one_gbe_pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Rx_CntValueOut[53:0], adc_snapshot_inside_one_gbe_pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Rx_Q_CombOut[5:0], adc_snapshot_inside_one_gbe_pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Rx_Q_Out[0], adc_snapshot_inside_one_gbe_pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Rx_Q_Out[1], adc_snapshot_inside_one_gbe_pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Rx_Q_Out[2], adc_snapshot_inside_one_gbe_pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Rx_Q_Out[3], adc_snapshot_inside_one_gbe_pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Rx_Q_Out[4]... and (the first 15 of 51 listed).
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
Writing bitstream ./top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/wei/casper/VCU128/adc_snapshot_inside/adc_snapshot_inside/myproj/myproj.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Jan  9 06:44:11 2021. For additional details about this file, please refer to the WebTalk help file at /home/wei/Software/Vivado_2019_1/install/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:22 ; elapsed = 00:01:06 . Memory (MB): peak = 4879.570 ; gain = 1222.465 ; free physical = 4692 ; free virtual = 26682
INFO: [Common 17-206] Exiting Vivado at Sat Jan  9 06:44:12 2021...
[Sat Jan  9 06:44:12 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.91 ; elapsed = 00:02:22 . Memory (MB): peak = 4578.578 ; gain = 0.000 ; free physical = 5168 ; free virtual = 27159
# cd [get_property DIRECTORY [current_project]]
# if { [get_property STATS.WNS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
# }
No timing violations => Worst Negative Slack: 0.640202 ns
# if { [get_property STATS.TNS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
# }
No timing violations => Total Negative Slack: 0.000000 ns
# if { [get_property STATS.WHS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
# }
No timing violations => Worst Hold Slack: 0.010881 ns
# if { [get_property STATS.THS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
# }
No timing violations => Total Hold Slack: 0.000000 ns
# exec cat /home/wei/casper/VCU128/mlib_devel/jasper_library/hdl_sources/microblaze_wb/executable_us_plus.mem ../core_info.jam.tab.mem > ../executable_core_info.mem
# exec -ignorestderr updatemem -bit ./myproj.runs/impl_1/top.bit -meminfo ./myproj.runs/impl_1/top.mmi -data ../executable_core_info.mem  -proc cont_microblaze_inst/microblaze_0 -out ./myproj.runs/impl_1/top.bit -force
INFO: [Common 17-206] Exiting Vivado at Sat Jan  9 06:44:53 2021...
