Calling target program-options parser
[16:37:02.530] [bmv2] [D] [thread 9483] Set default default entry for table 'tbl_add_int_filho': MyIngress.add_int_filho - 
[16:37:02.530] [bmv2] [D] [thread 9483] Set default default entry for table 'tbl_basic187': basic187 - 
[16:37:02.530] [bmv2] [D] [thread 9483] Set default default entry for table 'tbl_add_int_primeiro_filho': MyIngress.add_int_primeiro_filho - 
[16:37:02.530] [bmv2] [D] [thread 9483] Set default default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
Adding interface s1-eth1 as port 1
[16:37:02.531] [bmv2] [D] [thread 9483] Adding interface s1-eth1 as port 1
Adding interface s1-eth2 as port 2
[16:37:02.586] [bmv2] [D] [thread 9483] Adding interface s1-eth2 as port 2
Adding interface s1-eth3 as port 3
[16:37:02.631] [bmv2] [D] [thread 9483] Adding interface s1-eth3 as port 3
Server listening on 0.0.0.0:50051
[16:37:02.674] [bmv2] [I] [thread 9483] Starting Thrift server on port 9090
[16:37:02.675] [bmv2] [I] [thread 9483] Thrift server was started
[16:37:02.763] [bmv2] [D] [thread 9493] [0.0] [cxt 0] Processing packet received on port 2
[16:37:02.764] [bmv2] [D] [thread 9493] [0.0] [cxt 0] Parser 'parser': start
[16:37:02.764] [bmv2] [D] [thread 9493] [0.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:02.765] [bmv2] [D] [thread 9493] [0.0] [cxt 0] Extracting header 'ethernet'
[16:37:02.765] [bmv2] [D] [thread 9493] [0.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:02.766] [bmv2] [T] [thread 9493] [0.0] [cxt 0] Bytes parsed: 14
[16:37:02.766] [bmv2] [D] [thread 9493] [0.0] [cxt 0] Parser 'parser': end
[16:37:02.767] [bmv2] [D] [thread 9493] [0.0] [cxt 0] Pipeline 'ingress': start
[16:37:02.767] [bmv2] [T] [thread 9493] [0.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:02.767] [bmv2] [T] [thread 9493] [0.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:02.768] [bmv2] [D] [thread 9493] [0.0] [cxt 0] Looking up key:

[16:37:02.768] [bmv2] [D] [thread 9493] [0.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:02.768] [bmv2] [D] [thread 9493] [0.0] [cxt 0] Action entry is basic187 - 
[16:37:02.768] [bmv2] [T] [thread 9493] [0.0] [cxt 0] Action basic187
[16:37:02.768] [bmv2] [T] [thread 9493] [0.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:02.768] [bmv2] [T] [thread 9493] [0.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:02.769] [bmv2] [T] [thread 9493] [0.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:02.769] [bmv2] [T] [thread 9493] [0.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:02.769] [bmv2] [T] [thread 9493] [0.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:02.769] [bmv2] [D] [thread 9493] [0.0] [cxt 0] Looking up key:

[16:37:02.769] [bmv2] [D] [thread 9493] [0.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:02.769] [bmv2] [D] [thread 9493] [0.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:02.769] [bmv2] [T] [thread 9493] [0.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:02.769] [bmv2] [T] [thread 9493] [0.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:02.769] [bmv2] [T] [thread 9493] [0.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:02.769] [bmv2] [T] [thread 9493] [0.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:02.769] [bmv2] [T] [thread 9493] [0.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:02.770] [bmv2] [T] [thread 9493] [0.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:02.770] [bmv2] [T] [thread 9493] [0.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:02.770] [bmv2] [T] [thread 9493] [0.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:02.770] [bmv2] [T] [thread 9493] [0.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:02.770] [bmv2] [T] [thread 9493] [0.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:02.770] [bmv2] [T] [thread 9493] [0.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:02.770] [bmv2] [T] [thread 9493] [0.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:02.770] [bmv2] [D] [thread 9493] [0.0] [cxt 0] Pipeline 'ingress': end
[16:37:02.770] [bmv2] [D] [thread 9493] [0.0] [cxt 0] Egress port is 0
[16:37:02.770] [bmv2] [D] [thread 9494] [0.0] [cxt 0] Pipeline 'egress': start
[16:37:02.771] [bmv2] [D] [thread 9494] [0.0] [cxt 0] Pipeline 'egress': end
[16:37:02.771] [bmv2] [D] [thread 9494] [0.0] [cxt 0] Deparser 'deparser': start
[16:37:02.771] [bmv2] [T] [thread 9494] [0.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:02.771] [bmv2] [D] [thread 9494] [0.0] [cxt 0] Deparsing header 'ethernet'
[16:37:02.771] [bmv2] [D] [thread 9494] [0.0] [cxt 0] Deparsing header 'int_pai'
[16:37:02.771] [bmv2] [D] [thread 9494] [0.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:02.771] [bmv2] [D] [thread 9494] [0.0] [cxt 0] Deparser 'deparser': end
[16:37:02.771] [bmv2] [D] [thread 9498] [0.0] [cxt 0] Transmitting packet of size 109 out of port 0
[16:37:02.858] [bmv2] [D] [thread 9493] [1.0] [cxt 0] Processing packet received on port 1
[16:37:02.859] [bmv2] [D] [thread 9493] [1.0] [cxt 0] Parser 'parser': start
[16:37:02.859] [bmv2] [D] [thread 9493] [1.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:02.860] [bmv2] [D] [thread 9493] [1.0] [cxt 0] Extracting header 'ethernet'
[16:37:02.860] [bmv2] [D] [thread 9493] [1.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:02.860] [bmv2] [T] [thread 9493] [1.0] [cxt 0] Bytes parsed: 14
[16:37:02.861] [bmv2] [D] [thread 9493] [1.0] [cxt 0] Parser 'parser': end
[16:37:02.861] [bmv2] [D] [thread 9493] [1.0] [cxt 0] Pipeline 'ingress': start
[16:37:02.862] [bmv2] [T] [thread 9493] [1.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:02.862] [bmv2] [T] [thread 9493] [1.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:02.863] [bmv2] [D] [thread 9493] [1.0] [cxt 0] Looking up key:

[16:37:02.863] [bmv2] [D] [thread 9493] [1.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:02.863] [bmv2] [D] [thread 9493] [1.0] [cxt 0] Action entry is basic187 - 
[16:37:02.864] [bmv2] [T] [thread 9493] [1.0] [cxt 0] Action basic187
[16:37:02.864] [bmv2] [T] [thread 9493] [1.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:02.864] [bmv2] [T] [thread 9493] [1.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:02.865] [bmv2] [T] [thread 9493] [1.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:02.865] [bmv2] [T] [thread 9493] [1.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:02.865] [bmv2] [T] [thread 9493] [1.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:02.865] [bmv2] [D] [thread 9493] [1.0] [cxt 0] Looking up key:

[16:37:02.866] [bmv2] [D] [thread 9493] [1.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:02.866] [bmv2] [D] [thread 9493] [1.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:02.866] [bmv2] [T] [thread 9493] [1.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:02.866] [bmv2] [T] [thread 9493] [1.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:02.866] [bmv2] [T] [thread 9493] [1.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:02.866] [bmv2] [T] [thread 9493] [1.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:02.866] [bmv2] [T] [thread 9493] [1.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:02.866] [bmv2] [T] [thread 9493] [1.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:02.866] [bmv2] [T] [thread 9493] [1.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:02.866] [bmv2] [T] [thread 9493] [1.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:02.867] [bmv2] [T] [thread 9493] [1.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:02.867] [bmv2] [T] [thread 9493] [1.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:02.867] [bmv2] [T] [thread 9493] [1.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:02.867] [bmv2] [T] [thread 9493] [1.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:02.867] [bmv2] [D] [thread 9493] [1.0] [cxt 0] Pipeline 'ingress': end
[16:37:02.867] [bmv2] [D] [thread 9493] [1.0] [cxt 0] Egress port is 0
[16:37:02.867] [bmv2] [D] [thread 9494] [1.0] [cxt 0] Pipeline 'egress': start
[16:37:02.867] [bmv2] [D] [thread 9494] [1.0] [cxt 0] Pipeline 'egress': end
[16:37:02.867] [bmv2] [D] [thread 9494] [1.0] [cxt 0] Deparser 'deparser': start
[16:37:02.867] [bmv2] [T] [thread 9494] [1.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:02.867] [bmv2] [D] [thread 9494] [1.0] [cxt 0] Deparsing header 'ethernet'
[16:37:02.867] [bmv2] [D] [thread 9494] [1.0] [cxt 0] Deparsing header 'int_pai'
[16:37:02.867] [bmv2] [D] [thread 9494] [1.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:02.868] [bmv2] [D] [thread 9494] [1.0] [cxt 0] Deparser 'deparser': end
[16:37:02.868] [bmv2] [D] [thread 9498] [1.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:02.987] [bmv2] [D] [thread 9493] [2.0] [cxt 0] Processing packet received on port 3
[16:37:02.988] [bmv2] [D] [thread 9493] [2.0] [cxt 0] Parser 'parser': start
[16:37:02.988] [bmv2] [D] [thread 9493] [2.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:02.989] [bmv2] [D] [thread 9493] [2.0] [cxt 0] Extracting header 'ethernet'
[16:37:02.990] [bmv2] [D] [thread 9493] [2.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:02.990] [bmv2] [T] [thread 9493] [2.0] [cxt 0] Bytes parsed: 14
[16:37:02.991] [bmv2] [D] [thread 9493] [2.0] [cxt 0] Parser 'parser': end
[16:37:02.991] [bmv2] [D] [thread 9493] [2.0] [cxt 0] Pipeline 'ingress': start
[16:37:02.992] [bmv2] [T] [thread 9493] [2.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:02.992] [bmv2] [T] [thread 9493] [2.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:02.992] [bmv2] [D] [thread 9493] [2.0] [cxt 0] Looking up key:

[16:37:02.992] [bmv2] [D] [thread 9493] [2.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:02.993] [bmv2] [D] [thread 9493] [2.0] [cxt 0] Action entry is basic187 - 
[16:37:02.993] [bmv2] [T] [thread 9493] [2.0] [cxt 0] Action basic187
[16:37:02.993] [bmv2] [T] [thread 9493] [2.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:02.993] [bmv2] [T] [thread 9493] [2.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:02.993] [bmv2] [T] [thread 9493] [2.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:02.994] [bmv2] [T] [thread 9493] [2.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:02.994] [bmv2] [T] [thread 9493] [2.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:02.995] [bmv2] [D] [thread 9493] [2.0] [cxt 0] Looking up key:

[16:37:02.995] [bmv2] [D] [thread 9493] [2.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:02.995] [bmv2] [D] [thread 9493] [2.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:02.995] [bmv2] [T] [thread 9493] [2.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:02.995] [bmv2] [T] [thread 9493] [2.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:02.995] [bmv2] [T] [thread 9493] [2.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:02.995] [bmv2] [T] [thread 9493] [2.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:02.996] [bmv2] [T] [thread 9493] [2.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:02.996] [bmv2] [T] [thread 9493] [2.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:02.996] [bmv2] [T] [thread 9493] [2.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:02.996] [bmv2] [T] [thread 9493] [2.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:02.996] [bmv2] [T] [thread 9493] [2.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:02.996] [bmv2] [T] [thread 9493] [2.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:02.996] [bmv2] [T] [thread 9493] [2.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:02.996] [bmv2] [T] [thread 9493] [2.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:02.996] [bmv2] [D] [thread 9493] [2.0] [cxt 0] Pipeline 'ingress': end
[16:37:02.996] [bmv2] [D] [thread 9493] [2.0] [cxt 0] Egress port is 0
[16:37:02.996] [bmv2] [D] [thread 9494] [2.0] [cxt 0] Pipeline 'egress': start
[16:37:02.996] [bmv2] [D] [thread 9494] [2.0] [cxt 0] Pipeline 'egress': end
[16:37:02.996] [bmv2] [D] [thread 9494] [2.0] [cxt 0] Deparser 'deparser': start
[16:37:02.996] [bmv2] [T] [thread 9494] [2.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:02.997] [bmv2] [D] [thread 9494] [2.0] [cxt 0] Deparsing header 'ethernet'
[16:37:02.997] [bmv2] [D] [thread 9494] [2.0] [cxt 0] Deparsing header 'int_pai'
[16:37:02.997] [bmv2] [D] [thread 9494] [2.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:02.997] [bmv2] [D] [thread 9494] [2.0] [cxt 0] Deparser 'deparser': end
[16:37:02.997] [bmv2] [D] [thread 9498] [2.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:03.019] [bmv2] [D] [thread 9493] [3.0] [cxt 0] Processing packet received on port 3
[16:37:03.019] [bmv2] [D] [thread 9493] [3.0] [cxt 0] Parser 'parser': start
[16:37:03.020] [bmv2] [D] [thread 9493] [3.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:03.021] [bmv2] [D] [thread 9493] [3.0] [cxt 0] Extracting header 'ethernet'
[16:37:03.022] [bmv2] [D] [thread 9493] [3.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:03.022] [bmv2] [T] [thread 9493] [3.0] [cxt 0] Bytes parsed: 14
[16:37:03.023] [bmv2] [D] [thread 9493] [3.0] [cxt 0] Parser 'parser': end
[16:37:03.023] [bmv2] [D] [thread 9493] [3.0] [cxt 0] Pipeline 'ingress': start
[16:37:03.024] [bmv2] [T] [thread 9493] [3.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:03.024] [bmv2] [T] [thread 9493] [3.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:03.024] [bmv2] [D] [thread 9493] [3.0] [cxt 0] Looking up key:

[16:37:03.025] [bmv2] [D] [thread 9493] [3.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:03.025] [bmv2] [D] [thread 9493] [3.0] [cxt 0] Action entry is basic187 - 
[16:37:03.026] [bmv2] [T] [thread 9493] [3.0] [cxt 0] Action basic187
[16:37:03.026] [bmv2] [T] [thread 9493] [3.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:03.026] [bmv2] [T] [thread 9493] [3.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:03.027] [bmv2] [T] [thread 9493] [3.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:03.027] [bmv2] [T] [thread 9493] [3.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:03.027] [bmv2] [T] [thread 9493] [3.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:03.027] [bmv2] [D] [thread 9493] [3.0] [cxt 0] Looking up key:

[16:37:03.027] [bmv2] [D] [thread 9493] [3.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:03.027] [bmv2] [D] [thread 9493] [3.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:03.027] [bmv2] [T] [thread 9493] [3.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:03.027] [bmv2] [T] [thread 9493] [3.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:03.028] [bmv2] [T] [thread 9493] [3.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:03.028] [bmv2] [T] [thread 9493] [3.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:03.028] [bmv2] [T] [thread 9493] [3.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:03.028] [bmv2] [T] [thread 9493] [3.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:03.028] [bmv2] [T] [thread 9493] [3.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:03.028] [bmv2] [T] [thread 9493] [3.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:03.028] [bmv2] [T] [thread 9493] [3.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:03.028] [bmv2] [T] [thread 9493] [3.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:03.028] [bmv2] [T] [thread 9493] [3.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:03.028] [bmv2] [T] [thread 9493] [3.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:03.028] [bmv2] [D] [thread 9493] [3.0] [cxt 0] Pipeline 'ingress': end
[16:37:03.028] [bmv2] [D] [thread 9493] [3.0] [cxt 0] Egress port is 0
[16:37:03.028] [bmv2] [D] [thread 9494] [3.0] [cxt 0] Pipeline 'egress': start
[16:37:03.028] [bmv2] [D] [thread 9494] [3.0] [cxt 0] Pipeline 'egress': end
[16:37:03.028] [bmv2] [D] [thread 9494] [3.0] [cxt 0] Deparser 'deparser': start
[16:37:03.028] [bmv2] [T] [thread 9494] [3.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:03.028] [bmv2] [D] [thread 9494] [3.0] [cxt 0] Deparsing header 'ethernet'
[16:37:03.028] [bmv2] [D] [thread 9494] [3.0] [cxt 0] Deparsing header 'int_pai'
[16:37:03.028] [bmv2] [D] [thread 9494] [3.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:03.028] [bmv2] [D] [thread 9494] [3.0] [cxt 0] Deparser 'deparser': end
[16:37:03.031] [bmv2] [D] [thread 9498] [3.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:03.181] [bmv2] [D] [thread 9493] [4.0] [cxt 0] Processing packet received on port 2
[16:37:03.181] [bmv2] [D] [thread 9493] [4.0] [cxt 0] Parser 'parser': start
[16:37:03.182] [bmv2] [D] [thread 9493] [4.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:03.182] [bmv2] [D] [thread 9493] [4.0] [cxt 0] Extracting header 'ethernet'
[16:37:03.182] [bmv2] [D] [thread 9493] [4.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:03.182] [bmv2] [T] [thread 9493] [4.0] [cxt 0] Bytes parsed: 14
[16:37:03.183] [bmv2] [D] [thread 9493] [4.0] [cxt 0] Parser 'parser': end
[16:37:03.183] [bmv2] [D] [thread 9493] [4.0] [cxt 0] Pipeline 'ingress': start
[16:37:03.183] [bmv2] [T] [thread 9493] [4.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:03.183] [bmv2] [T] [thread 9493] [4.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:03.184] [bmv2] [D] [thread 9493] [4.0] [cxt 0] Looking up key:

[16:37:03.184] [bmv2] [D] [thread 9493] [4.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:03.184] [bmv2] [D] [thread 9493] [4.0] [cxt 0] Action entry is basic187 - 
[16:37:03.185] [bmv2] [T] [thread 9493] [4.0] [cxt 0] Action basic187
[16:37:03.185] [bmv2] [T] [thread 9493] [4.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:03.185] [bmv2] [T] [thread 9493] [4.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:03.186] [bmv2] [T] [thread 9493] [4.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:03.186] [bmv2] [T] [thread 9493] [4.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:03.186] [bmv2] [T] [thread 9493] [4.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:03.187] [bmv2] [D] [thread 9493] [4.0] [cxt 0] Looking up key:

[16:37:03.187] [bmv2] [D] [thread 9493] [4.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:03.187] [bmv2] [D] [thread 9493] [4.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:03.187] [bmv2] [T] [thread 9493] [4.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:03.187] [bmv2] [T] [thread 9493] [4.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:03.187] [bmv2] [T] [thread 9493] [4.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:03.187] [bmv2] [T] [thread 9493] [4.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:03.187] [bmv2] [T] [thread 9493] [4.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:03.187] [bmv2] [T] [thread 9493] [4.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:03.187] [bmv2] [T] [thread 9493] [4.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:03.187] [bmv2] [T] [thread 9493] [4.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:03.187] [bmv2] [T] [thread 9493] [4.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:03.188] [bmv2] [T] [thread 9493] [4.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:03.188] [bmv2] [T] [thread 9493] [4.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:03.188] [bmv2] [T] [thread 9493] [4.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:03.188] [bmv2] [D] [thread 9493] [4.0] [cxt 0] Pipeline 'ingress': end
[16:37:03.188] [bmv2] [D] [thread 9493] [4.0] [cxt 0] Egress port is 0
[16:37:03.188] [bmv2] [D] [thread 9494] [4.0] [cxt 0] Pipeline 'egress': start
[16:37:03.188] [bmv2] [D] [thread 9494] [4.0] [cxt 0] Pipeline 'egress': end
[16:37:03.188] [bmv2] [D] [thread 9494] [4.0] [cxt 0] Deparser 'deparser': start
[16:37:03.188] [bmv2] [T] [thread 9494] [4.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:03.188] [bmv2] [D] [thread 9494] [4.0] [cxt 0] Deparsing header 'ethernet'
[16:37:03.188] [bmv2] [D] [thread 9494] [4.0] [cxt 0] Deparsing header 'int_pai'
[16:37:03.188] [bmv2] [D] [thread 9494] [4.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:03.188] [bmv2] [D] [thread 9494] [4.0] [cxt 0] Deparser 'deparser': end
[16:37:03.188] [bmv2] [D] [thread 9498] [4.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:03.274] [bmv2] [D] [thread 9493] [5.0] [cxt 0] Processing packet received on port 1
[16:37:03.274] [bmv2] [D] [thread 9493] [5.0] [cxt 0] Parser 'parser': start
[16:37:03.275] [bmv2] [D] [thread 9493] [5.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:03.275] [bmv2] [D] [thread 9493] [5.0] [cxt 0] Extracting header 'ethernet'
[16:37:03.276] [bmv2] [D] [thread 9493] [5.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:03.276] [bmv2] [T] [thread 9493] [5.0] [cxt 0] Bytes parsed: 14
[16:37:03.277] [bmv2] [D] [thread 9493] [5.0] [cxt 0] Parser 'parser': end
[16:37:03.277] [bmv2] [D] [thread 9493] [5.0] [cxt 0] Pipeline 'ingress': start
[16:37:03.277] [bmv2] [T] [thread 9493] [5.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:03.277] [bmv2] [T] [thread 9493] [5.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:03.277] [bmv2] [D] [thread 9493] [5.0] [cxt 0] Looking up key:

[16:37:03.278] [bmv2] [D] [thread 9493] [5.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:03.278] [bmv2] [D] [thread 9493] [5.0] [cxt 0] Action entry is basic187 - 
[16:37:03.278] [bmv2] [T] [thread 9493] [5.0] [cxt 0] Action basic187
[16:37:03.279] [bmv2] [T] [thread 9493] [5.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:03.279] [bmv2] [T] [thread 9493] [5.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:03.279] [bmv2] [T] [thread 9493] [5.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:03.279] [bmv2] [T] [thread 9493] [5.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:03.279] [bmv2] [T] [thread 9493] [5.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:03.279] [bmv2] [D] [thread 9493] [5.0] [cxt 0] Looking up key:

[16:37:03.279] [bmv2] [D] [thread 9493] [5.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:03.279] [bmv2] [D] [thread 9493] [5.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:03.279] [bmv2] [T] [thread 9493] [5.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:03.280] [bmv2] [T] [thread 9493] [5.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:03.280] [bmv2] [T] [thread 9493] [5.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:03.280] [bmv2] [T] [thread 9493] [5.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:03.280] [bmv2] [T] [thread 9493] [5.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:03.280] [bmv2] [T] [thread 9493] [5.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:03.280] [bmv2] [T] [thread 9493] [5.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:03.280] [bmv2] [T] [thread 9493] [5.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:03.280] [bmv2] [T] [thread 9493] [5.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:03.280] [bmv2] [T] [thread 9493] [5.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:03.280] [bmv2] [T] [thread 9493] [5.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:03.280] [bmv2] [T] [thread 9493] [5.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:03.280] [bmv2] [D] [thread 9493] [5.0] [cxt 0] Pipeline 'ingress': end
[16:37:03.280] [bmv2] [D] [thread 9493] [5.0] [cxt 0] Egress port is 0
[16:37:03.281] [bmv2] [D] [thread 9494] [5.0] [cxt 0] Pipeline 'egress': start
[16:37:03.281] [bmv2] [D] [thread 9494] [5.0] [cxt 0] Pipeline 'egress': end
[16:37:03.281] [bmv2] [D] [thread 9494] [5.0] [cxt 0] Deparser 'deparser': start
[16:37:03.281] [bmv2] [T] [thread 9494] [5.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:03.281] [bmv2] [D] [thread 9494] [5.0] [cxt 0] Deparsing header 'ethernet'
[16:37:03.281] [bmv2] [D] [thread 9494] [5.0] [cxt 0] Deparsing header 'int_pai'
[16:37:03.281] [bmv2] [D] [thread 9494] [5.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:03.281] [bmv2] [D] [thread 9494] [5.0] [cxt 0] Deparser 'deparser': end
[16:37:03.281] [bmv2] [D] [thread 9498] [5.0] [cxt 0] Transmitting packet of size 109 out of port 0
[16:37:03.315] [bmv2] [D] [thread 9493] [6.0] [cxt 0] Processing packet received on port 3
[16:37:03.316] [bmv2] [D] [thread 9493] [6.0] [cxt 0] Parser 'parser': start
[16:37:03.316] [bmv2] [D] [thread 9493] [6.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:03.317] [bmv2] [D] [thread 9493] [6.0] [cxt 0] Extracting header 'ethernet'
[16:37:03.318] [bmv2] [D] [thread 9493] [6.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:03.318] [bmv2] [T] [thread 9493] [6.0] [cxt 0] Bytes parsed: 14
[16:37:03.319] [bmv2] [D] [thread 9493] [6.0] [cxt 0] Parser 'parser': end
[16:37:03.319] [bmv2] [D] [thread 9493] [6.0] [cxt 0] Pipeline 'ingress': start
[16:37:03.319] [bmv2] [T] [thread 9493] [6.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:03.320] [bmv2] [T] [thread 9493] [6.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:03.320] [bmv2] [D] [thread 9493] [6.0] [cxt 0] Looking up key:

[16:37:03.320] [bmv2] [D] [thread 9493] [6.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:03.321] [bmv2] [D] [thread 9493] [6.0] [cxt 0] Action entry is basic187 - 
[16:37:03.321] [bmv2] [T] [thread 9493] [6.0] [cxt 0] Action basic187
[16:37:03.321] [bmv2] [T] [thread 9493] [6.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:03.321] [bmv2] [T] [thread 9493] [6.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:03.321] [bmv2] [T] [thread 9493] [6.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:03.321] [bmv2] [T] [thread 9493] [6.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:03.322] [bmv2] [T] [thread 9493] [6.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:03.322] [bmv2] [D] [thread 9493] [6.0] [cxt 0] Looking up key:

[16:37:03.322] [bmv2] [D] [thread 9493] [6.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:03.322] [bmv2] [D] [thread 9493] [6.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:03.322] [bmv2] [T] [thread 9493] [6.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:03.322] [bmv2] [T] [thread 9493] [6.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:03.322] [bmv2] [T] [thread 9493] [6.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:03.322] [bmv2] [T] [thread 9493] [6.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:03.323] [bmv2] [T] [thread 9493] [6.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:03.323] [bmv2] [T] [thread 9493] [6.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:03.323] [bmv2] [T] [thread 9493] [6.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:03.323] [bmv2] [T] [thread 9493] [6.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:03.323] [bmv2] [T] [thread 9493] [6.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:03.323] [bmv2] [T] [thread 9493] [6.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:03.323] [bmv2] [T] [thread 9493] [6.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:03.323] [bmv2] [T] [thread 9493] [6.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:03.323] [bmv2] [D] [thread 9493] [6.0] [cxt 0] Pipeline 'ingress': end
[16:37:03.323] [bmv2] [D] [thread 9493] [6.0] [cxt 0] Egress port is 0
[16:37:03.323] [bmv2] [D] [thread 9494] [6.0] [cxt 0] Pipeline 'egress': start
[16:37:03.324] [bmv2] [D] [thread 9494] [6.0] [cxt 0] Pipeline 'egress': end
[16:37:03.324] [bmv2] [D] [thread 9494] [6.0] [cxt 0] Deparser 'deparser': start
[16:37:03.324] [bmv2] [T] [thread 9494] [6.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:03.324] [bmv2] [D] [thread 9494] [6.0] [cxt 0] Deparsing header 'ethernet'
[16:37:03.324] [bmv2] [D] [thread 9494] [6.0] [cxt 0] Deparsing header 'int_pai'
[16:37:03.324] [bmv2] [D] [thread 9494] [6.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:03.324] [bmv2] [D] [thread 9494] [6.0] [cxt 0] Deparser 'deparser': end
[16:37:03.324] [bmv2] [D] [thread 9498] [6.0] [cxt 0] Transmitting packet of size 109 out of port 0
[16:37:03.370] [bmv2] [D] [thread 9493] [7.0] [cxt 0] Processing packet received on port 2
[16:37:03.371] [bmv2] [D] [thread 9493] [7.0] [cxt 0] Parser 'parser': start
[16:37:03.371] [bmv2] [D] [thread 9493] [7.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:03.372] [bmv2] [D] [thread 9493] [7.0] [cxt 0] Extracting header 'ethernet'
[16:37:03.372] [bmv2] [D] [thread 9493] [7.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:03.373] [bmv2] [T] [thread 9493] [7.0] [cxt 0] Bytes parsed: 14
[16:37:03.373] [bmv2] [D] [thread 9493] [7.0] [cxt 0] Parser 'parser': end
[16:37:03.373] [bmv2] [D] [thread 9493] [7.0] [cxt 0] Pipeline 'ingress': start
[16:37:03.373] [bmv2] [T] [thread 9493] [7.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:03.373] [bmv2] [T] [thread 9493] [7.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:03.373] [bmv2] [D] [thread 9493] [7.0] [cxt 0] Looking up key:

[16:37:03.373] [bmv2] [D] [thread 9493] [7.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:03.374] [bmv2] [D] [thread 9493] [7.0] [cxt 0] Action entry is basic187 - 
[16:37:03.374] [bmv2] [T] [thread 9493] [7.0] [cxt 0] Action basic187
[16:37:03.374] [bmv2] [T] [thread 9493] [7.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:03.374] [bmv2] [T] [thread 9493] [7.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:03.374] [bmv2] [T] [thread 9493] [7.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:03.374] [bmv2] [T] [thread 9493] [7.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:03.374] [bmv2] [T] [thread 9493] [7.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:03.374] [bmv2] [D] [thread 9493] [7.0] [cxt 0] Looking up key:

[16:37:03.374] [bmv2] [D] [thread 9493] [7.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:03.374] [bmv2] [D] [thread 9493] [7.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:03.374] [bmv2] [T] [thread 9493] [7.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:03.374] [bmv2] [T] [thread 9493] [7.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:03.374] [bmv2] [T] [thread 9493] [7.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:03.374] [bmv2] [T] [thread 9493] [7.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:03.374] [bmv2] [T] [thread 9493] [7.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:03.375] [bmv2] [T] [thread 9493] [7.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:03.375] [bmv2] [T] [thread 9493] [7.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:03.375] [bmv2] [T] [thread 9493] [7.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:03.375] [bmv2] [T] [thread 9493] [7.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:03.375] [bmv2] [T] [thread 9493] [7.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:03.375] [bmv2] [T] [thread 9493] [7.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:03.375] [bmv2] [T] [thread 9493] [7.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:03.375] [bmv2] [D] [thread 9493] [7.0] [cxt 0] Pipeline 'ingress': end
[16:37:03.375] [bmv2] [D] [thread 9493] [7.0] [cxt 0] Egress port is 0
[16:37:03.375] [bmv2] [D] [thread 9494] [7.0] [cxt 0] Pipeline 'egress': start
[16:37:03.375] [bmv2] [D] [thread 9494] [7.0] [cxt 0] Pipeline 'egress': end
[16:37:03.375] [bmv2] [D] [thread 9494] [7.0] [cxt 0] Deparser 'deparser': start
[16:37:03.376] [bmv2] [T] [thread 9494] [7.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:03.376] [bmv2] [D] [thread 9494] [7.0] [cxt 0] Deparsing header 'ethernet'
[16:37:03.376] [bmv2] [D] [thread 9494] [7.0] [cxt 0] Deparsing header 'int_pai'
[16:37:03.376] [bmv2] [D] [thread 9494] [7.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:03.376] [bmv2] [D] [thread 9494] [7.0] [cxt 0] Deparser 'deparser': end
[16:37:03.376] [bmv2] [D] [thread 9498] [7.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:03.375] [bmv2] [D] [thread 9493] [8.0] [cxt 0] Processing packet received on port 2
[16:37:03.376] [bmv2] [D] [thread 9493] [8.0] [cxt 0] Parser 'parser': start
[16:37:03.377] [bmv2] [D] [thread 9493] [8.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:03.377] [bmv2] [D] [thread 9493] [8.0] [cxt 0] Extracting header 'ethernet'
[16:37:03.377] [bmv2] [D] [thread 9493] [8.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:03.377] [bmv2] [T] [thread 9493] [8.0] [cxt 0] Bytes parsed: 14
[16:37:03.377] [bmv2] [D] [thread 9493] [8.0] [cxt 0] Parser 'parser': end
[16:37:03.377] [bmv2] [D] [thread 9493] [8.0] [cxt 0] Pipeline 'ingress': start
[16:37:03.377] [bmv2] [T] [thread 9493] [8.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:03.377] [bmv2] [T] [thread 9493] [8.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:03.377] [bmv2] [D] [thread 9493] [8.0] [cxt 0] Looking up key:

[16:37:03.377] [bmv2] [D] [thread 9493] [8.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:03.377] [bmv2] [D] [thread 9493] [8.0] [cxt 0] Action entry is basic187 - 
[16:37:03.377] [bmv2] [T] [thread 9493] [8.0] [cxt 0] Action basic187
[16:37:03.377] [bmv2] [T] [thread 9493] [8.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:03.377] [bmv2] [T] [thread 9493] [8.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:03.378] [bmv2] [T] [thread 9493] [8.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:03.378] [bmv2] [T] [thread 9493] [8.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:03.378] [bmv2] [T] [thread 9493] [8.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:03.378] [bmv2] [D] [thread 9493] [8.0] [cxt 0] Looking up key:

[16:37:03.378] [bmv2] [D] [thread 9493] [8.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:03.378] [bmv2] [D] [thread 9493] [8.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:03.378] [bmv2] [T] [thread 9493] [8.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:03.378] [bmv2] [T] [thread 9493] [8.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:03.378] [bmv2] [T] [thread 9493] [8.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:03.378] [bmv2] [T] [thread 9493] [8.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:03.378] [bmv2] [T] [thread 9493] [8.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:03.378] [bmv2] [T] [thread 9493] [8.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:03.378] [bmv2] [T] [thread 9493] [8.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:03.378] [bmv2] [T] [thread 9493] [8.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:03.378] [bmv2] [T] [thread 9493] [8.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:03.379] [bmv2] [T] [thread 9493] [8.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:03.379] [bmv2] [T] [thread 9493] [8.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:03.379] [bmv2] [T] [thread 9493] [8.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:03.379] [bmv2] [D] [thread 9493] [8.0] [cxt 0] Pipeline 'ingress': end
[16:37:03.379] [bmv2] [D] [thread 9493] [8.0] [cxt 0] Egress port is 0
[16:37:03.379] [bmv2] [D] [thread 9494] [8.0] [cxt 0] Pipeline 'egress': start
[16:37:03.379] [bmv2] [D] [thread 9494] [8.0] [cxt 0] Pipeline 'egress': end
[16:37:03.379] [bmv2] [D] [thread 9494] [8.0] [cxt 0] Deparser 'deparser': start
[16:37:03.379] [bmv2] [T] [thread 9494] [8.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:03.379] [bmv2] [D] [thread 9494] [8.0] [cxt 0] Deparsing header 'ethernet'
[16:37:03.379] [bmv2] [D] [thread 9494] [8.0] [cxt 0] Deparsing header 'int_pai'
[16:37:03.379] [bmv2] [D] [thread 9494] [8.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:03.379] [bmv2] [D] [thread 9494] [8.0] [cxt 0] Deparser 'deparser': end
[16:37:03.380] [bmv2] [D] [thread 9498] [8.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:03.530] [bmv2] [D] [thread 9493] [9.0] [cxt 0] Processing packet received on port 3
[16:37:03.531] [bmv2] [D] [thread 9493] [9.0] [cxt 0] Parser 'parser': start
[16:37:03.531] [bmv2] [D] [thread 9493] [9.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:03.531] [bmv2] [D] [thread 9493] [9.0] [cxt 0] Extracting header 'ethernet'
[16:37:03.532] [bmv2] [D] [thread 9493] [9.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:03.532] [bmv2] [T] [thread 9493] [9.0] [cxt 0] Bytes parsed: 14
[16:37:03.532] [bmv2] [D] [thread 9493] [9.0] [cxt 0] Parser 'parser': end
[16:37:03.532] [bmv2] [D] [thread 9493] [9.0] [cxt 0] Pipeline 'ingress': start
[16:37:03.533] [bmv2] [T] [thread 9493] [9.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:03.533] [bmv2] [T] [thread 9493] [9.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:03.533] [bmv2] [D] [thread 9493] [9.0] [cxt 0] Looking up key:

[16:37:03.533] [bmv2] [D] [thread 9493] [9.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:03.533] [bmv2] [D] [thread 9493] [9.0] [cxt 0] Action entry is basic187 - 
[16:37:03.533] [bmv2] [T] [thread 9493] [9.0] [cxt 0] Action basic187
[16:37:03.533] [bmv2] [T] [thread 9493] [9.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:03.534] [bmv2] [T] [thread 9493] [9.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:03.534] [bmv2] [T] [thread 9493] [9.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:03.534] [bmv2] [T] [thread 9493] [9.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:03.534] [bmv2] [T] [thread 9493] [9.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:03.534] [bmv2] [D] [thread 9493] [9.0] [cxt 0] Looking up key:

[16:37:03.534] [bmv2] [D] [thread 9493] [9.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:03.534] [bmv2] [D] [thread 9493] [9.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:03.534] [bmv2] [T] [thread 9493] [9.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:03.534] [bmv2] [T] [thread 9493] [9.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:03.534] [bmv2] [T] [thread 9493] [9.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:03.534] [bmv2] [T] [thread 9493] [9.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:03.534] [bmv2] [T] [thread 9493] [9.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:03.535] [bmv2] [T] [thread 9493] [9.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:03.535] [bmv2] [T] [thread 9493] [9.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:03.535] [bmv2] [T] [thread 9493] [9.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:03.535] [bmv2] [T] [thread 9493] [9.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:03.535] [bmv2] [T] [thread 9493] [9.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:03.535] [bmv2] [T] [thread 9493] [9.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:03.535] [bmv2] [T] [thread 9493] [9.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:03.535] [bmv2] [D] [thread 9493] [9.0] [cxt 0] Pipeline 'ingress': end
[16:37:03.535] [bmv2] [D] [thread 9493] [9.0] [cxt 0] Egress port is 0
[16:37:03.535] [bmv2] [D] [thread 9493] [10.0] [cxt 0] Processing packet received on port 3
[16:37:03.535] [bmv2] [D] [thread 9493] [10.0] [cxt 0] Parser 'parser': start
[16:37:03.535] [bmv2] [D] [thread 9493] [10.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:03.535] [bmv2] [D] [thread 9493] [10.0] [cxt 0] Extracting header 'ethernet'
[16:37:03.535] [bmv2] [D] [thread 9493] [10.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:03.535] [bmv2] [T] [thread 9493] [10.0] [cxt 0] Bytes parsed: 14
[16:37:03.535] [bmv2] [D] [thread 9493] [10.0] [cxt 0] Parser 'parser': end
[16:37:03.535] [bmv2] [D] [thread 9493] [10.0] [cxt 0] Pipeline 'ingress': start
[16:37:03.535] [bmv2] [T] [thread 9493] [10.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:03.535] [bmv2] [T] [thread 9493] [10.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:03.536] [bmv2] [D] [thread 9493] [10.0] [cxt 0] Looking up key:

[16:37:03.536] [bmv2] [D] [thread 9493] [10.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:03.536] [bmv2] [D] [thread 9493] [10.0] [cxt 0] Action entry is basic187 - 
[16:37:03.536] [bmv2] [T] [thread 9493] [10.0] [cxt 0] Action basic187
[16:37:03.536] [bmv2] [T] [thread 9493] [10.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:03.536] [bmv2] [T] [thread 9493] [10.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:03.536] [bmv2] [T] [thread 9493] [10.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:03.536] [bmv2] [T] [thread 9493] [10.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:03.536] [bmv2] [T] [thread 9493] [10.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:03.536] [bmv2] [D] [thread 9493] [10.0] [cxt 0] Looking up key:

[16:37:03.536] [bmv2] [D] [thread 9493] [10.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:03.536] [bmv2] [D] [thread 9493] [10.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:03.536] [bmv2] [T] [thread 9493] [10.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:03.536] [bmv2] [T] [thread 9493] [10.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:03.536] [bmv2] [T] [thread 9493] [10.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:03.536] [bmv2] [T] [thread 9493] [10.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:03.536] [bmv2] [T] [thread 9493] [10.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:03.536] [bmv2] [T] [thread 9493] [10.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:03.537] [bmv2] [T] [thread 9493] [10.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:03.537] [bmv2] [T] [thread 9493] [10.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:03.537] [bmv2] [T] [thread 9493] [10.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:03.537] [bmv2] [T] [thread 9493] [10.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:03.537] [bmv2] [T] [thread 9493] [10.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:03.537] [bmv2] [T] [thread 9493] [10.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:03.537] [bmv2] [D] [thread 9493] [10.0] [cxt 0] Pipeline 'ingress': end
[16:37:03.537] [bmv2] [D] [thread 9493] [10.0] [cxt 0] Egress port is 0
[16:37:03.535] [bmv2] [D] [thread 9494] [9.0] [cxt 0] Pipeline 'egress': start
[16:37:03.541] [bmv2] [D] [thread 9494] [9.0] [cxt 0] Pipeline 'egress': end
[16:37:03.541] [bmv2] [D] [thread 9494] [9.0] [cxt 0] Deparser 'deparser': start
[16:37:03.541] [bmv2] [T] [thread 9494] [9.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:03.541] [bmv2] [D] [thread 9494] [9.0] [cxt 0] Deparsing header 'ethernet'
[16:37:03.542] [bmv2] [D] [thread 9494] [9.0] [cxt 0] Deparsing header 'int_pai'
[16:37:03.542] [bmv2] [D] [thread 9494] [9.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:03.542] [bmv2] [D] [thread 9494] [9.0] [cxt 0] Deparser 'deparser': end
[16:37:03.542] [bmv2] [D] [thread 9494] [10.0] [cxt 0] Pipeline 'egress': start
[16:37:03.542] [bmv2] [D] [thread 9498] [9.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:03.543] [bmv2] [D] [thread 9494] [10.0] [cxt 0] Pipeline 'egress': end
[16:37:03.543] [bmv2] [D] [thread 9494] [10.0] [cxt 0] Deparser 'deparser': start
[16:37:03.543] [bmv2] [T] [thread 9494] [10.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:03.543] [bmv2] [D] [thread 9494] [10.0] [cxt 0] Deparsing header 'ethernet'
[16:37:03.544] [bmv2] [D] [thread 9494] [10.0] [cxt 0] Deparsing header 'int_pai'
[16:37:03.544] [bmv2] [D] [thread 9494] [10.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:03.544] [bmv2] [D] [thread 9494] [10.0] [cxt 0] Deparser 'deparser': end
[16:37:03.544] [bmv2] [D] [thread 9498] [10.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:03.786] [bmv2] [D] [thread 9493] [11.0] [cxt 0] Processing packet received on port 2
[16:37:03.786] [bmv2] [D] [thread 9493] [11.0] [cxt 0] Parser 'parser': start
[16:37:03.787] [bmv2] [D] [thread 9493] [11.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:03.787] [bmv2] [D] [thread 9493] [11.0] [cxt 0] Extracting header 'ethernet'
[16:37:03.787] [bmv2] [D] [thread 9493] [11.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:03.787] [bmv2] [T] [thread 9493] [11.0] [cxt 0] Bytes parsed: 14
[16:37:03.788] [bmv2] [D] [thread 9493] [11.0] [cxt 0] Parser 'parser': end
[16:37:03.788] [bmv2] [D] [thread 9493] [11.0] [cxt 0] Pipeline 'ingress': start
[16:37:03.788] [bmv2] [T] [thread 9493] [11.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:03.788] [bmv2] [T] [thread 9493] [11.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:03.788] [bmv2] [D] [thread 9493] [11.0] [cxt 0] Looking up key:

[16:37:03.788] [bmv2] [D] [thread 9493] [11.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:03.788] [bmv2] [D] [thread 9493] [11.0] [cxt 0] Action entry is basic187 - 
[16:37:03.788] [bmv2] [T] [thread 9493] [11.0] [cxt 0] Action basic187
[16:37:03.788] [bmv2] [T] [thread 9493] [11.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:03.788] [bmv2] [T] [thread 9493] [11.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:03.788] [bmv2] [T] [thread 9493] [11.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:03.788] [bmv2] [T] [thread 9493] [11.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:03.788] [bmv2] [T] [thread 9493] [11.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:03.788] [bmv2] [D] [thread 9493] [11.0] [cxt 0] Looking up key:

[16:37:03.788] [bmv2] [D] [thread 9493] [11.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:03.788] [bmv2] [D] [thread 9493] [11.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:03.789] [bmv2] [T] [thread 9493] [11.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:03.789] [bmv2] [T] [thread 9493] [11.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:03.789] [bmv2] [T] [thread 9493] [11.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:03.789] [bmv2] [T] [thread 9493] [11.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:03.789] [bmv2] [T] [thread 9493] [11.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:03.789] [bmv2] [T] [thread 9493] [11.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:03.789] [bmv2] [T] [thread 9493] [11.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:03.789] [bmv2] [T] [thread 9493] [11.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:03.789] [bmv2] [T] [thread 9493] [11.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:03.789] [bmv2] [T] [thread 9493] [11.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:03.789] [bmv2] [T] [thread 9493] [11.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:03.789] [bmv2] [T] [thread 9493] [11.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:03.789] [bmv2] [D] [thread 9493] [11.0] [cxt 0] Pipeline 'ingress': end
[16:37:03.789] [bmv2] [D] [thread 9493] [11.0] [cxt 0] Egress port is 0
[16:37:03.789] [bmv2] [D] [thread 9493] [12.0] [cxt 0] Processing packet received on port 2
[16:37:03.790] [bmv2] [D] [thread 9493] [12.0] [cxt 0] Parser 'parser': start
[16:37:03.790] [bmv2] [D] [thread 9493] [12.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:03.790] [bmv2] [D] [thread 9493] [12.0] [cxt 0] Extracting header 'ethernet'
[16:37:03.790] [bmv2] [D] [thread 9493] [12.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:03.790] [bmv2] [T] [thread 9493] [12.0] [cxt 0] Bytes parsed: 14
[16:37:03.790] [bmv2] [D] [thread 9493] [12.0] [cxt 0] Parser 'parser': end
[16:37:03.790] [bmv2] [D] [thread 9493] [12.0] [cxt 0] Pipeline 'ingress': start
[16:37:03.790] [bmv2] [T] [thread 9493] [12.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:03.790] [bmv2] [T] [thread 9493] [12.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:03.790] [bmv2] [D] [thread 9494] [11.0] [cxt 0] Pipeline 'egress': start
[16:37:03.790] [bmv2] [D] [thread 9494] [11.0] [cxt 0] Pipeline 'egress': end
[16:37:03.790] [bmv2] [D] [thread 9494] [11.0] [cxt 0] Deparser 'deparser': start
[16:37:03.790] [bmv2] [T] [thread 9494] [11.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:03.790] [bmv2] [D] [thread 9494] [11.0] [cxt 0] Deparsing header 'ethernet'
[16:37:03.790] [bmv2] [D] [thread 9494] [11.0] [cxt 0] Deparsing header 'int_pai'
[16:37:03.790] [bmv2] [D] [thread 9494] [11.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:03.790] [bmv2] [D] [thread 9494] [11.0] [cxt 0] Deparser 'deparser': end
[16:37:03.790] [bmv2] [D] [thread 9493] [12.0] [cxt 0] Looking up key:

[16:37:03.791] [bmv2] [D] [thread 9498] [11.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:03.791] [bmv2] [D] [thread 9493] [12.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:03.791] [bmv2] [D] [thread 9493] [12.0] [cxt 0] Action entry is basic187 - 
[16:37:03.791] [bmv2] [T] [thread 9493] [12.0] [cxt 0] Action basic187
[16:37:03.791] [bmv2] [T] [thread 9493] [12.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:03.791] [bmv2] [T] [thread 9493] [12.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:03.791] [bmv2] [T] [thread 9493] [12.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:03.791] [bmv2] [T] [thread 9493] [12.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:03.791] [bmv2] [T] [thread 9493] [12.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:03.791] [bmv2] [D] [thread 9493] [12.0] [cxt 0] Looking up key:

[16:37:03.791] [bmv2] [D] [thread 9493] [12.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:03.792] [bmv2] [D] [thread 9493] [12.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:03.792] [bmv2] [T] [thread 9493] [12.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:03.792] [bmv2] [T] [thread 9493] [12.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:03.792] [bmv2] [T] [thread 9493] [12.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:03.792] [bmv2] [T] [thread 9493] [12.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:03.792] [bmv2] [T] [thread 9493] [12.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:03.792] [bmv2] [T] [thread 9493] [12.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:03.792] [bmv2] [T] [thread 9493] [12.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:03.792] [bmv2] [T] [thread 9493] [12.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:03.792] [bmv2] [T] [thread 9493] [12.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:03.792] [bmv2] [T] [thread 9493] [12.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:03.792] [bmv2] [T] [thread 9493] [12.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:03.792] [bmv2] [T] [thread 9493] [12.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:03.792] [bmv2] [D] [thread 9493] [12.0] [cxt 0] Pipeline 'ingress': end
[16:37:03.792] [bmv2] [D] [thread 9493] [12.0] [cxt 0] Egress port is 0
[16:37:03.793] [bmv2] [D] [thread 9494] [12.0] [cxt 0] Pipeline 'egress': start
[16:37:03.793] [bmv2] [D] [thread 9494] [12.0] [cxt 0] Pipeline 'egress': end
[16:37:03.793] [bmv2] [D] [thread 9494] [12.0] [cxt 0] Deparser 'deparser': start
[16:37:03.793] [bmv2] [T] [thread 9494] [12.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:03.793] [bmv2] [D] [thread 9494] [12.0] [cxt 0] Deparsing header 'ethernet'
[16:37:03.793] [bmv2] [D] [thread 9494] [12.0] [cxt 0] Deparsing header 'int_pai'
[16:37:03.793] [bmv2] [D] [thread 9494] [12.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:03.793] [bmv2] [D] [thread 9494] [12.0] [cxt 0] Deparser 'deparser': end
[16:37:03.793] [bmv2] [D] [thread 9498] [12.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:03.962] [bmv2] [D] [thread 9493] [13.0] [cxt 0] Processing packet received on port 2
[16:37:03.962] [bmv2] [D] [thread 9493] [13.0] [cxt 0] Parser 'parser': start
[16:37:03.962] [bmv2] [D] [thread 9493] [13.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:03.963] [bmv2] [D] [thread 9493] [13.0] [cxt 0] Extracting header 'ethernet'
[16:37:03.963] [bmv2] [D] [thread 9493] [13.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:03.963] [bmv2] [T] [thread 9493] [13.0] [cxt 0] Bytes parsed: 14
[16:37:03.964] [bmv2] [D] [thread 9493] [13.0] [cxt 0] Parser 'parser': end
[16:37:03.964] [bmv2] [D] [thread 9493] [13.0] [cxt 0] Pipeline 'ingress': start
[16:37:03.964] [bmv2] [T] [thread 9493] [13.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:03.964] [bmv2] [T] [thread 9493] [13.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:03.964] [bmv2] [D] [thread 9493] [13.0] [cxt 0] Looking up key:

[16:37:03.965] [bmv2] [D] [thread 9493] [13.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:03.965] [bmv2] [D] [thread 9493] [13.0] [cxt 0] Action entry is basic187 - 
[16:37:03.965] [bmv2] [T] [thread 9493] [13.0] [cxt 0] Action basic187
[16:37:03.965] [bmv2] [T] [thread 9493] [13.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:03.965] [bmv2] [T] [thread 9493] [13.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:03.965] [bmv2] [T] [thread 9493] [13.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:03.965] [bmv2] [T] [thread 9493] [13.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:03.965] [bmv2] [T] [thread 9493] [13.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:03.965] [bmv2] [D] [thread 9493] [13.0] [cxt 0] Looking up key:

[16:37:03.966] [bmv2] [D] [thread 9493] [13.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:03.966] [bmv2] [D] [thread 9493] [13.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:03.966] [bmv2] [T] [thread 9493] [13.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:03.966] [bmv2] [T] [thread 9493] [13.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:03.966] [bmv2] [T] [thread 9493] [13.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:03.966] [bmv2] [T] [thread 9493] [13.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:03.966] [bmv2] [T] [thread 9493] [13.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:03.966] [bmv2] [T] [thread 9493] [13.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:03.966] [bmv2] [T] [thread 9493] [13.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:03.967] [bmv2] [T] [thread 9493] [13.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:03.967] [bmv2] [T] [thread 9493] [13.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:03.967] [bmv2] [T] [thread 9493] [13.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:03.967] [bmv2] [T] [thread 9493] [13.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:03.967] [bmv2] [T] [thread 9493] [13.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:03.967] [bmv2] [D] [thread 9493] [13.0] [cxt 0] Pipeline 'ingress': end
[16:37:03.967] [bmv2] [D] [thread 9493] [13.0] [cxt 0] Egress port is 0
[16:37:03.967] [bmv2] [D] [thread 9494] [13.0] [cxt 0] Pipeline 'egress': start
[16:37:03.967] [bmv2] [D] [thread 9494] [13.0] [cxt 0] Pipeline 'egress': end
[16:37:03.967] [bmv2] [D] [thread 9494] [13.0] [cxt 0] Deparser 'deparser': start
[16:37:03.967] [bmv2] [T] [thread 9494] [13.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:03.967] [bmv2] [D] [thread 9494] [13.0] [cxt 0] Deparsing header 'ethernet'
[16:37:03.967] [bmv2] [D] [thread 9494] [13.0] [cxt 0] Deparsing header 'int_pai'
[16:37:03.968] [bmv2] [D] [thread 9494] [13.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:03.968] [bmv2] [D] [thread 9494] [13.0] [cxt 0] Deparser 'deparser': end
[16:37:03.968] [bmv2] [D] [thread 9498] [13.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:03.982] [bmv2] [D] [thread 9493] [14.0] [cxt 0] Processing packet received on port 3
[16:37:03.982] [bmv2] [D] [thread 9493] [14.0] [cxt 0] Parser 'parser': start
[16:37:03.982] [bmv2] [D] [thread 9493] [14.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:03.983] [bmv2] [D] [thread 9493] [14.0] [cxt 0] Extracting header 'ethernet'
[16:37:03.983] [bmv2] [D] [thread 9493] [14.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:03.983] [bmv2] [T] [thread 9493] [14.0] [cxt 0] Bytes parsed: 14
[16:37:03.983] [bmv2] [D] [thread 9493] [14.0] [cxt 0] Parser 'parser': end
[16:37:03.984] [bmv2] [D] [thread 9493] [14.0] [cxt 0] Pipeline 'ingress': start
[16:37:03.984] [bmv2] [T] [thread 9493] [14.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:03.985] [bmv2] [T] [thread 9493] [14.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:03.985] [bmv2] [D] [thread 9493] [14.0] [cxt 0] Looking up key:

[16:37:03.985] [bmv2] [D] [thread 9493] [14.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:03.985] [bmv2] [D] [thread 9493] [14.0] [cxt 0] Action entry is basic187 - 
[16:37:03.985] [bmv2] [T] [thread 9493] [14.0] [cxt 0] Action basic187
[16:37:03.985] [bmv2] [T] [thread 9493] [14.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:03.985] [bmv2] [T] [thread 9493] [14.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:03.985] [bmv2] [T] [thread 9493] [14.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:03.985] [bmv2] [T] [thread 9493] [14.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:03.986] [bmv2] [T] [thread 9493] [14.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:03.986] [bmv2] [D] [thread 9493] [14.0] [cxt 0] Looking up key:

[16:37:03.986] [bmv2] [D] [thread 9493] [14.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:03.986] [bmv2] [D] [thread 9493] [14.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:03.986] [bmv2] [T] [thread 9493] [14.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:03.986] [bmv2] [T] [thread 9493] [14.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:03.986] [bmv2] [T] [thread 9493] [14.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:03.986] [bmv2] [T] [thread 9493] [14.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:03.986] [bmv2] [T] [thread 9493] [14.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:03.986] [bmv2] [T] [thread 9493] [14.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:03.986] [bmv2] [T] [thread 9493] [14.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:03.986] [bmv2] [T] [thread 9493] [14.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:03.986] [bmv2] [T] [thread 9493] [14.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:03.986] [bmv2] [T] [thread 9493] [14.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:03.987] [bmv2] [T] [thread 9493] [14.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:03.987] [bmv2] [T] [thread 9493] [14.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:03.987] [bmv2] [D] [thread 9493] [14.0] [cxt 0] Pipeline 'ingress': end
[16:37:03.987] [bmv2] [D] [thread 9493] [14.0] [cxt 0] Egress port is 0
[16:37:03.987] [bmv2] [D] [thread 9494] [14.0] [cxt 0] Pipeline 'egress': start
[16:37:03.987] [bmv2] [D] [thread 9494] [14.0] [cxt 0] Pipeline 'egress': end
[16:37:03.987] [bmv2] [D] [thread 9494] [14.0] [cxt 0] Deparser 'deparser': start
[16:37:03.987] [bmv2] [T] [thread 9494] [14.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:03.987] [bmv2] [D] [thread 9494] [14.0] [cxt 0] Deparsing header 'ethernet'
[16:37:03.987] [bmv2] [D] [thread 9494] [14.0] [cxt 0] Deparsing header 'int_pai'
[16:37:03.988] [bmv2] [D] [thread 9494] [14.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:03.988] [bmv2] [D] [thread 9494] [14.0] [cxt 0] Deparser 'deparser': end
[16:37:03.988] [bmv2] [D] [thread 9498] [14.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:04.042] [bmv2] [D] [thread 9493] [15.0] [cxt 0] Processing packet received on port 2
[16:37:04.042] [bmv2] [D] [thread 9493] [15.0] [cxt 0] Parser 'parser': start
[16:37:04.042] [bmv2] [D] [thread 9493] [15.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:04.043] [bmv2] [D] [thread 9493] [15.0] [cxt 0] Extracting header 'ethernet'
[16:37:04.043] [bmv2] [D] [thread 9493] [15.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:04.043] [bmv2] [T] [thread 9493] [15.0] [cxt 0] Bytes parsed: 14
[16:37:04.044] [bmv2] [D] [thread 9493] [15.0] [cxt 0] Parser 'parser': end
[16:37:04.044] [bmv2] [D] [thread 9493] [15.0] [cxt 0] Pipeline 'ingress': start
[16:37:04.044] [bmv2] [T] [thread 9493] [15.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:04.044] [bmv2] [T] [thread 9493] [15.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:04.044] [bmv2] [D] [thread 9493] [15.0] [cxt 0] Looking up key:

[16:37:04.044] [bmv2] [D] [thread 9493] [15.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:04.045] [bmv2] [D] [thread 9493] [15.0] [cxt 0] Action entry is basic187 - 
[16:37:04.045] [bmv2] [T] [thread 9493] [15.0] [cxt 0] Action basic187
[16:37:04.045] [bmv2] [T] [thread 9493] [15.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:04.045] [bmv2] [T] [thread 9493] [15.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:04.045] [bmv2] [T] [thread 9493] [15.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:04.045] [bmv2] [T] [thread 9493] [15.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:04.045] [bmv2] [T] [thread 9493] [15.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:04.045] [bmv2] [D] [thread 9493] [15.0] [cxt 0] Looking up key:

[16:37:04.045] [bmv2] [D] [thread 9493] [15.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:04.045] [bmv2] [D] [thread 9493] [15.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:04.045] [bmv2] [T] [thread 9493] [15.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:04.046] [bmv2] [T] [thread 9493] [15.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:04.046] [bmv2] [T] [thread 9493] [15.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:04.046] [bmv2] [T] [thread 9493] [15.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:04.046] [bmv2] [T] [thread 9493] [15.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:04.046] [bmv2] [T] [thread 9493] [15.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:04.046] [bmv2] [T] [thread 9493] [15.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:04.046] [bmv2] [T] [thread 9493] [15.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:04.046] [bmv2] [T] [thread 9493] [15.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:04.047] [bmv2] [T] [thread 9493] [15.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:04.047] [bmv2] [T] [thread 9493] [15.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:04.047] [bmv2] [T] [thread 9493] [15.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:04.047] [bmv2] [D] [thread 9493] [15.0] [cxt 0] Pipeline 'ingress': end
[16:37:04.047] [bmv2] [D] [thread 9493] [15.0] [cxt 0] Egress port is 0
[16:37:04.047] [bmv2] [D] [thread 9494] [15.0] [cxt 0] Pipeline 'egress': start
[16:37:04.047] [bmv2] [D] [thread 9494] [15.0] [cxt 0] Pipeline 'egress': end
[16:37:04.047] [bmv2] [D] [thread 9494] [15.0] [cxt 0] Deparser 'deparser': start
[16:37:04.047] [bmv2] [T] [thread 9494] [15.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:04.047] [bmv2] [D] [thread 9494] [15.0] [cxt 0] Deparsing header 'ethernet'
[16:37:04.047] [bmv2] [D] [thread 9494] [15.0] [cxt 0] Deparsing header 'int_pai'
[16:37:04.047] [bmv2] [D] [thread 9494] [15.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:04.047] [bmv2] [D] [thread 9494] [15.0] [cxt 0] Deparser 'deparser': end
[16:37:04.048] [bmv2] [D] [thread 9498] [15.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:04.299] [bmv2] [D] [thread 9493] [16.0] [cxt 0] Processing packet received on port 1
[16:37:04.299] [bmv2] [D] [thread 9493] [16.0] [cxt 0] Parser 'parser': start
[16:37:04.300] [bmv2] [D] [thread 9493] [16.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:04.300] [bmv2] [D] [thread 9493] [16.0] [cxt 0] Extracting header 'ethernet'
[16:37:04.301] [bmv2] [D] [thread 9493] [16.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:04.302] [bmv2] [T] [thread 9493] [16.0] [cxt 0] Bytes parsed: 14
[16:37:04.303] [bmv2] [D] [thread 9493] [16.0] [cxt 0] Parser 'parser': end
[16:37:04.304] [bmv2] [D] [thread 9493] [16.0] [cxt 0] Pipeline 'ingress': start
[16:37:04.304] [bmv2] [T] [thread 9493] [16.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:04.304] [bmv2] [T] [thread 9493] [16.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:04.304] [bmv2] [D] [thread 9493] [16.0] [cxt 0] Looking up key:

[16:37:04.304] [bmv2] [D] [thread 9493] [16.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:04.304] [bmv2] [D] [thread 9493] [16.0] [cxt 0] Action entry is basic187 - 
[16:37:04.304] [bmv2] [T] [thread 9493] [16.0] [cxt 0] Action basic187
[16:37:04.305] [bmv2] [T] [thread 9493] [16.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:04.305] [bmv2] [T] [thread 9493] [16.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:04.305] [bmv2] [T] [thread 9493] [16.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:04.305] [bmv2] [T] [thread 9493] [16.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:04.305] [bmv2] [T] [thread 9493] [16.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:04.305] [bmv2] [D] [thread 9493] [16.0] [cxt 0] Looking up key:

[16:37:04.306] [bmv2] [D] [thread 9493] [16.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:04.306] [bmv2] [D] [thread 9493] [16.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:04.306] [bmv2] [T] [thread 9493] [16.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:04.307] [bmv2] [T] [thread 9493] [16.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:04.307] [bmv2] [T] [thread 9493] [16.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:04.307] [bmv2] [T] [thread 9493] [16.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:04.307] [bmv2] [T] [thread 9493] [16.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:04.308] [bmv2] [T] [thread 9493] [16.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:04.308] [bmv2] [T] [thread 9493] [16.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:04.308] [bmv2] [T] [thread 9493] [16.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:04.308] [bmv2] [T] [thread 9493] [16.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:04.308] [bmv2] [T] [thread 9493] [16.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:04.308] [bmv2] [T] [thread 9493] [16.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:04.308] [bmv2] [T] [thread 9493] [16.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:04.308] [bmv2] [D] [thread 9493] [16.0] [cxt 0] Pipeline 'ingress': end
[16:37:04.308] [bmv2] [D] [thread 9493] [16.0] [cxt 0] Egress port is 0
[16:37:04.308] [bmv2] [D] [thread 9493] [17.0] [cxt 0] Processing packet received on port 1
[16:37:04.308] [bmv2] [D] [thread 9493] [17.0] [cxt 0] Parser 'parser': start
[16:37:04.309] [bmv2] [D] [thread 9493] [17.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:04.309] [bmv2] [D] [thread 9493] [17.0] [cxt 0] Extracting header 'ethernet'
[16:37:04.309] [bmv2] [D] [thread 9494] [16.0] [cxt 0] Pipeline 'egress': start
[16:37:04.309] [bmv2] [D] [thread 9494] [16.0] [cxt 0] Pipeline 'egress': end
[16:37:04.309] [bmv2] [D] [thread 9494] [16.0] [cxt 0] Deparser 'deparser': start
[16:37:04.309] [bmv2] [T] [thread 9494] [16.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:04.309] [bmv2] [D] [thread 9494] [16.0] [cxt 0] Deparsing header 'ethernet'
[16:37:04.309] [bmv2] [D] [thread 9494] [16.0] [cxt 0] Deparsing header 'int_pai'
[16:37:04.309] [bmv2] [D] [thread 9494] [16.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:04.309] [bmv2] [D] [thread 9494] [16.0] [cxt 0] Deparser 'deparser': end
[16:37:04.309] [bmv2] [D] [thread 9493] [17.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:04.309] [bmv2] [T] [thread 9493] [17.0] [cxt 0] Bytes parsed: 14
[16:37:04.309] [bmv2] [D] [thread 9493] [17.0] [cxt 0] Parser 'parser': end
[16:37:04.309] [bmv2] [D] [thread 9493] [17.0] [cxt 0] Pipeline 'ingress': start
[16:37:04.310] [bmv2] [T] [thread 9493] [17.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:04.310] [bmv2] [T] [thread 9493] [17.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:04.310] [bmv2] [D] [thread 9493] [17.0] [cxt 0] Looking up key:

[16:37:04.310] [bmv2] [D] [thread 9493] [17.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:04.310] [bmv2] [D] [thread 9493] [17.0] [cxt 0] Action entry is basic187 - 
[16:37:04.310] [bmv2] [T] [thread 9493] [17.0] [cxt 0] Action basic187
[16:37:04.310] [bmv2] [T] [thread 9493] [17.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:04.310] [bmv2] [T] [thread 9493] [17.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:04.310] [bmv2] [T] [thread 9493] [17.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:04.310] [bmv2] [T] [thread 9493] [17.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:04.310] [bmv2] [T] [thread 9493] [17.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:04.310] [bmv2] [D] [thread 9493] [17.0] [cxt 0] Looking up key:

[16:37:04.310] [bmv2] [D] [thread 9493] [17.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:04.310] [bmv2] [D] [thread 9493] [17.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:04.310] [bmv2] [T] [thread 9493] [17.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:04.310] [bmv2] [T] [thread 9493] [17.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:04.311] [bmv2] [T] [thread 9493] [17.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:04.311] [bmv2] [T] [thread 9493] [17.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:04.311] [bmv2] [T] [thread 9493] [17.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:04.311] [bmv2] [T] [thread 9493] [17.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:04.311] [bmv2] [T] [thread 9493] [17.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:04.311] [bmv2] [T] [thread 9493] [17.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:04.311] [bmv2] [T] [thread 9493] [17.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:04.311] [bmv2] [T] [thread 9493] [17.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:04.311] [bmv2] [T] [thread 9493] [17.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:04.311] [bmv2] [T] [thread 9493] [17.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:04.311] [bmv2] [D] [thread 9493] [17.0] [cxt 0] Pipeline 'ingress': end
[16:37:04.311] [bmv2] [D] [thread 9493] [17.0] [cxt 0] Egress port is 0
[16:37:04.309] [bmv2] [D] [thread 9498] [16.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:04.311] [bmv2] [D] [thread 9494] [17.0] [cxt 0] Pipeline 'egress': start
[16:37:04.311] [bmv2] [D] [thread 9494] [17.0] [cxt 0] Pipeline 'egress': end
[16:37:04.311] [bmv2] [D] [thread 9494] [17.0] [cxt 0] Deparser 'deparser': start
[16:37:04.312] [bmv2] [T] [thread 9494] [17.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:04.312] [bmv2] [D] [thread 9494] [17.0] [cxt 0] Deparsing header 'ethernet'
[16:37:04.312] [bmv2] [D] [thread 9494] [17.0] [cxt 0] Deparsing header 'int_pai'
[16:37:04.312] [bmv2] [D] [thread 9494] [17.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:04.312] [bmv2] [D] [thread 9494] [17.0] [cxt 0] Deparser 'deparser': end
[16:37:04.312] [bmv2] [D] [thread 9498] [17.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:04.335] [bmv2] [D] [thread 9493] [18.0] [cxt 0] Processing packet received on port 3
[16:37:04.336] [bmv2] [D] [thread 9493] [18.0] [cxt 0] Parser 'parser': start
[16:37:04.336] [bmv2] [D] [thread 9493] [18.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:04.336] [bmv2] [D] [thread 9493] [18.0] [cxt 0] Extracting header 'ethernet'
[16:37:04.336] [bmv2] [D] [thread 9493] [18.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:04.336] [bmv2] [T] [thread 9493] [18.0] [cxt 0] Bytes parsed: 14
[16:37:04.336] [bmv2] [D] [thread 9493] [18.0] [cxt 0] Parser 'parser': end
[16:37:04.337] [bmv2] [D] [thread 9493] [18.0] [cxt 0] Pipeline 'ingress': start
[16:37:04.337] [bmv2] [T] [thread 9493] [18.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:04.337] [bmv2] [T] [thread 9493] [18.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:04.337] [bmv2] [D] [thread 9493] [18.0] [cxt 0] Looking up key:

[16:37:04.338] [bmv2] [D] [thread 9493] [18.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:04.338] [bmv2] [D] [thread 9493] [18.0] [cxt 0] Action entry is basic187 - 
[16:37:04.338] [bmv2] [T] [thread 9493] [18.0] [cxt 0] Action basic187
[16:37:04.338] [bmv2] [T] [thread 9493] [18.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:04.338] [bmv2] [T] [thread 9493] [18.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:04.339] [bmv2] [T] [thread 9493] [18.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:04.339] [bmv2] [T] [thread 9493] [18.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:04.339] [bmv2] [T] [thread 9493] [18.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:04.339] [bmv2] [D] [thread 9493] [18.0] [cxt 0] Looking up key:

[16:37:04.339] [bmv2] [D] [thread 9493] [18.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:04.339] [bmv2] [D] [thread 9493] [18.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:04.339] [bmv2] [T] [thread 9493] [18.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:04.340] [bmv2] [T] [thread 9493] [18.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:04.340] [bmv2] [T] [thread 9493] [18.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:04.340] [bmv2] [T] [thread 9493] [18.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:04.340] [bmv2] [T] [thread 9493] [18.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:04.340] [bmv2] [T] [thread 9493] [18.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:04.341] [bmv2] [T] [thread 9493] [18.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:04.341] [bmv2] [T] [thread 9493] [18.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:04.341] [bmv2] [T] [thread 9493] [18.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:04.341] [bmv2] [T] [thread 9493] [18.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:04.341] [bmv2] [T] [thread 9493] [18.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:04.341] [bmv2] [T] [thread 9493] [18.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:04.341] [bmv2] [D] [thread 9493] [18.0] [cxt 0] Pipeline 'ingress': end
[16:37:04.342] [bmv2] [D] [thread 9493] [18.0] [cxt 0] Egress port is 0
[16:37:04.342] [bmv2] [D] [thread 9493] [19.0] [cxt 0] Processing packet received on port 3
[16:37:04.342] [bmv2] [D] [thread 9494] [18.0] [cxt 0] Pipeline 'egress': start
[16:37:04.342] [bmv2] [D] [thread 9494] [18.0] [cxt 0] Pipeline 'egress': end
[16:37:04.342] [bmv2] [D] [thread 9494] [18.0] [cxt 0] Deparser 'deparser': start
[16:37:04.342] [bmv2] [T] [thread 9494] [18.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:04.342] [bmv2] [D] [thread 9494] [18.0] [cxt 0] Deparsing header 'ethernet'
[16:37:04.342] [bmv2] [D] [thread 9494] [18.0] [cxt 0] Deparsing header 'int_pai'
[16:37:04.342] [bmv2] [D] [thread 9494] [18.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:04.342] [bmv2] [D] [thread 9494] [18.0] [cxt 0] Deparser 'deparser': end
[16:37:04.342] [bmv2] [D] [thread 9493] [19.0] [cxt 0] Parser 'parser': start
[16:37:04.343] [bmv2] [D] [thread 9493] [19.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:04.343] [bmv2] [D] [thread 9493] [19.0] [cxt 0] Extracting header 'ethernet'
[16:37:04.343] [bmv2] [D] [thread 9493] [19.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:04.343] [bmv2] [T] [thread 9493] [19.0] [cxt 0] Bytes parsed: 14
[16:37:04.343] [bmv2] [D] [thread 9493] [19.0] [cxt 0] Parser 'parser': end
[16:37:04.343] [bmv2] [D] [thread 9498] [18.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:04.343] [bmv2] [D] [thread 9493] [19.0] [cxt 0] Pipeline 'ingress': start
[16:37:04.343] [bmv2] [T] [thread 9493] [19.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:04.343] [bmv2] [T] [thread 9493] [19.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:04.343] [bmv2] [D] [thread 9493] [19.0] [cxt 0] Looking up key:

[16:37:04.343] [bmv2] [D] [thread 9493] [19.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:04.343] [bmv2] [D] [thread 9493] [19.0] [cxt 0] Action entry is basic187 - 
[16:37:04.343] [bmv2] [T] [thread 9493] [19.0] [cxt 0] Action basic187
[16:37:04.343] [bmv2] [T] [thread 9493] [19.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:04.343] [bmv2] [T] [thread 9493] [19.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:04.343] [bmv2] [T] [thread 9493] [19.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:04.343] [bmv2] [T] [thread 9493] [19.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:04.343] [bmv2] [T] [thread 9493] [19.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:04.343] [bmv2] [D] [thread 9493] [19.0] [cxt 0] Looking up key:

[16:37:04.344] [bmv2] [D] [thread 9493] [19.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:04.344] [bmv2] [D] [thread 9493] [19.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:04.344] [bmv2] [T] [thread 9493] [19.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:04.344] [bmv2] [T] [thread 9493] [19.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:04.344] [bmv2] [T] [thread 9493] [19.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:04.344] [bmv2] [T] [thread 9493] [19.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:04.344] [bmv2] [T] [thread 9493] [19.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:04.344] [bmv2] [T] [thread 9493] [19.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:04.344] [bmv2] [T] [thread 9493] [19.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:04.344] [bmv2] [T] [thread 9493] [19.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:04.344] [bmv2] [T] [thread 9493] [19.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:04.344] [bmv2] [T] [thread 9493] [19.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:04.344] [bmv2] [T] [thread 9493] [19.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:04.344] [bmv2] [T] [thread 9493] [19.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:04.344] [bmv2] [D] [thread 9493] [19.0] [cxt 0] Pipeline 'ingress': end
[16:37:04.344] [bmv2] [D] [thread 9493] [19.0] [cxt 0] Egress port is 0
[16:37:04.344] [bmv2] [D] [thread 9494] [19.0] [cxt 0] Pipeline 'egress': start
[16:37:04.344] [bmv2] [D] [thread 9494] [19.0] [cxt 0] Pipeline 'egress': end
[16:37:04.344] [bmv2] [D] [thread 9494] [19.0] [cxt 0] Deparser 'deparser': start
[16:37:04.344] [bmv2] [T] [thread 9494] [19.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:04.344] [bmv2] [D] [thread 9494] [19.0] [cxt 0] Deparsing header 'ethernet'
[16:37:04.344] [bmv2] [D] [thread 9494] [19.0] [cxt 0] Deparsing header 'int_pai'
[16:37:04.344] [bmv2] [D] [thread 9494] [19.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:04.345] [bmv2] [D] [thread 9494] [19.0] [cxt 0] Deparser 'deparser': end
[16:37:04.345] [bmv2] [D] [thread 9498] [19.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:04.513] [bmv2] [D] [thread 9493] [20.0] [cxt 0] Processing packet received on port 1
[16:37:04.513] [bmv2] [D] [thread 9493] [20.0] [cxt 0] Parser 'parser': start
[16:37:04.514] [bmv2] [D] [thread 9493] [20.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:04.514] [bmv2] [D] [thread 9493] [20.0] [cxt 0] Extracting header 'ethernet'
[16:37:04.514] [bmv2] [D] [thread 9493] [20.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:04.514] [bmv2] [T] [thread 9493] [20.0] [cxt 0] Bytes parsed: 14
[16:37:04.514] [bmv2] [D] [thread 9493] [20.0] [cxt 0] Parser 'parser': end
[16:37:04.514] [bmv2] [D] [thread 9493] [20.0] [cxt 0] Pipeline 'ingress': start
[16:37:04.514] [bmv2] [T] [thread 9493] [20.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:04.514] [bmv2] [T] [thread 9493] [20.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:04.514] [bmv2] [D] [thread 9493] [20.0] [cxt 0] Looking up key:

[16:37:04.514] [bmv2] [D] [thread 9493] [20.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:04.514] [bmv2] [D] [thread 9493] [20.0] [cxt 0] Action entry is basic187 - 
[16:37:04.515] [bmv2] [T] [thread 9493] [20.0] [cxt 0] Action basic187
[16:37:04.515] [bmv2] [T] [thread 9493] [20.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:04.515] [bmv2] [T] [thread 9493] [20.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:04.515] [bmv2] [T] [thread 9493] [20.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:04.515] [bmv2] [T] [thread 9493] [20.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:04.515] [bmv2] [T] [thread 9493] [20.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:04.515] [bmv2] [D] [thread 9493] [20.0] [cxt 0] Looking up key:

[16:37:04.515] [bmv2] [D] [thread 9493] [20.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:04.515] [bmv2] [D] [thread 9493] [20.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:04.515] [bmv2] [T] [thread 9493] [20.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:04.515] [bmv2] [T] [thread 9493] [20.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:04.515] [bmv2] [T] [thread 9493] [20.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:04.515] [bmv2] [T] [thread 9493] [20.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:04.515] [bmv2] [T] [thread 9493] [20.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:04.515] [bmv2] [T] [thread 9493] [20.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:04.515] [bmv2] [T] [thread 9493] [20.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:04.515] [bmv2] [T] [thread 9493] [20.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:04.515] [bmv2] [T] [thread 9493] [20.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:04.515] [bmv2] [T] [thread 9493] [20.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:04.515] [bmv2] [T] [thread 9493] [20.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:04.515] [bmv2] [T] [thread 9493] [20.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:04.515] [bmv2] [D] [thread 9493] [20.0] [cxt 0] Pipeline 'ingress': end
[16:37:04.515] [bmv2] [D] [thread 9493] [20.0] [cxt 0] Egress port is 0
[16:37:04.515] [bmv2] [D] [thread 9494] [20.0] [cxt 0] Pipeline 'egress': start
[16:37:04.515] [bmv2] [D] [thread 9494] [20.0] [cxt 0] Pipeline 'egress': end
[16:37:04.515] [bmv2] [D] [thread 9494] [20.0] [cxt 0] Deparser 'deparser': start
[16:37:04.516] [bmv2] [T] [thread 9494] [20.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:04.516] [bmv2] [D] [thread 9494] [20.0] [cxt 0] Deparsing header 'ethernet'
[16:37:04.516] [bmv2] [D] [thread 9494] [20.0] [cxt 0] Deparsing header 'int_pai'
[16:37:04.516] [bmv2] [D] [thread 9494] [20.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:04.516] [bmv2] [D] [thread 9494] [20.0] [cxt 0] Deparser 'deparser': end
[16:37:04.516] [bmv2] [D] [thread 9498] [20.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:04.778] [bmv2] [D] [thread 9493] [21.0] [cxt 0] Processing packet received on port 3
[16:37:04.778] [bmv2] [D] [thread 9493] [21.0] [cxt 0] Parser 'parser': start
[16:37:04.778] [bmv2] [D] [thread 9493] [21.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:04.779] [bmv2] [D] [thread 9493] [21.0] [cxt 0] Extracting header 'ethernet'
[16:37:04.779] [bmv2] [D] [thread 9493] [21.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:04.779] [bmv2] [T] [thread 9493] [21.0] [cxt 0] Bytes parsed: 14
[16:37:04.780] [bmv2] [D] [thread 9493] [21.0] [cxt 0] Parser 'parser': end
[16:37:04.780] [bmv2] [D] [thread 9493] [21.0] [cxt 0] Pipeline 'ingress': start
[16:37:04.780] [bmv2] [T] [thread 9493] [21.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:04.780] [bmv2] [T] [thread 9493] [21.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:04.780] [bmv2] [D] [thread 9493] [21.0] [cxt 0] Looking up key:

[16:37:04.781] [bmv2] [D] [thread 9493] [21.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:04.781] [bmv2] [D] [thread 9493] [21.0] [cxt 0] Action entry is basic187 - 
[16:37:04.781] [bmv2] [T] [thread 9493] [21.0] [cxt 0] Action basic187
[16:37:04.781] [bmv2] [T] [thread 9493] [21.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:04.781] [bmv2] [T] [thread 9493] [21.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:04.781] [bmv2] [T] [thread 9493] [21.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:04.781] [bmv2] [T] [thread 9493] [21.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:04.782] [bmv2] [T] [thread 9493] [21.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:04.782] [bmv2] [D] [thread 9493] [21.0] [cxt 0] Looking up key:

[16:37:04.782] [bmv2] [D] [thread 9493] [21.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:04.782] [bmv2] [D] [thread 9493] [21.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:04.782] [bmv2] [T] [thread 9493] [21.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:04.782] [bmv2] [T] [thread 9493] [21.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:04.782] [bmv2] [T] [thread 9493] [21.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:04.782] [bmv2] [T] [thread 9493] [21.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:04.783] [bmv2] [T] [thread 9493] [21.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:04.783] [bmv2] [T] [thread 9493] [21.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:04.783] [bmv2] [T] [thread 9493] [21.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:04.783] [bmv2] [T] [thread 9493] [21.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:04.783] [bmv2] [T] [thread 9493] [21.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:04.783] [bmv2] [T] [thread 9493] [21.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:04.783] [bmv2] [T] [thread 9493] [21.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:04.783] [bmv2] [T] [thread 9493] [21.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:04.783] [bmv2] [D] [thread 9493] [21.0] [cxt 0] Pipeline 'ingress': end
[16:37:04.784] [bmv2] [D] [thread 9493] [21.0] [cxt 0] Egress port is 0
[16:37:04.784] [bmv2] [D] [thread 9494] [21.0] [cxt 0] Pipeline 'egress': start
[16:37:04.784] [bmv2] [D] [thread 9494] [21.0] [cxt 0] Pipeline 'egress': end
[16:37:04.784] [bmv2] [D] [thread 9494] [21.0] [cxt 0] Deparser 'deparser': start
[16:37:04.784] [bmv2] [T] [thread 9494] [21.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:04.784] [bmv2] [D] [thread 9494] [21.0] [cxt 0] Deparsing header 'ethernet'
[16:37:04.784] [bmv2] [D] [thread 9494] [21.0] [cxt 0] Deparsing header 'int_pai'
[16:37:04.784] [bmv2] [D] [thread 9494] [21.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:04.784] [bmv2] [D] [thread 9494] [21.0] [cxt 0] Deparser 'deparser': end
[16:37:04.784] [bmv2] [D] [thread 9498] [21.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:05.097] [bmv2] [W] [thread 9547] [P4Runtime] p4::tmp::P4DeviceConfig is deprecated
[16:37:05.099] [bmv2] [D] [thread 9547] Set default default entry for table 'tbl_add_int_filho': MyIngress.add_int_filho - 
[16:37:05.099] [bmv2] [D] [thread 9547] Set default default entry for table 'tbl_basic187': basic187 - 
[16:37:05.099] [bmv2] [D] [thread 9547] Set default default entry for table 'tbl_add_int_primeiro_filho': MyIngress.add_int_primeiro_filho - 
[16:37:05.100] [bmv2] [D] [thread 9547] Set default default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
[16:37:05.101] [bmv2] [D] [thread 9547] simple_switch target has been notified of a config swap
[16:37:05.105] [bmv2] [D] [thread 9548] Set default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
[16:37:05.108] [bmv2] [D] [thread 9547] Entry 0 added to table 'MyIngress.ipv4_lpm'
[16:37:05.108] [bmv2] [D] [thread 9547] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000101/32
Action entry: MyIngress.ipv4_forward - 80000000111,1,

[16:37:05.110] [bmv2] [D] [thread 9548] Entry 1 added to table 'MyIngress.ipv4_lpm'
[16:37:05.111] [bmv2] [D] [thread 9548] Dumping entry 1
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000202/32
Action entry: MyIngress.ipv4_forward - 80000000200,2,

[16:37:05.113] [bmv2] [D] [thread 9547] Entry 2 added to table 'MyIngress.ipv4_lpm'
[16:37:05.114] [bmv2] [D] [thread 9547] Dumping entry 2
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000303/32
Action entry: MyIngress.ipv4_forward - 80000000300,3,

[16:37:07.561] [bmv2] [D] [thread 9493] [22.0] [cxt 0] Processing packet received on port 2
[16:37:07.562] [bmv2] [D] [thread 9493] [22.0] [cxt 0] Parser 'parser': start
[16:37:07.562] [bmv2] [D] [thread 9493] [22.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:07.562] [bmv2] [D] [thread 9493] [22.0] [cxt 0] Extracting header 'ethernet'
[16:37:07.563] [bmv2] [D] [thread 9493] [22.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:07.563] [bmv2] [T] [thread 9493] [22.0] [cxt 0] Bytes parsed: 14
[16:37:07.563] [bmv2] [D] [thread 9493] [22.0] [cxt 0] Parser 'parser': end
[16:37:07.563] [bmv2] [D] [thread 9493] [22.0] [cxt 0] Pipeline 'ingress': start
[16:37:07.563] [bmv2] [T] [thread 9493] [22.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:07.564] [bmv2] [T] [thread 9493] [22.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:07.564] [bmv2] [D] [thread 9493] [22.0] [cxt 0] Looking up key:

[16:37:07.564] [bmv2] [D] [thread 9493] [22.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:07.564] [bmv2] [D] [thread 9493] [22.0] [cxt 0] Action entry is basic187 - 
[16:37:07.564] [bmv2] [T] [thread 9493] [22.0] [cxt 0] Action basic187
[16:37:07.564] [bmv2] [T] [thread 9493] [22.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:07.564] [bmv2] [T] [thread 9493] [22.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:07.564] [bmv2] [T] [thread 9493] [22.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:07.564] [bmv2] [T] [thread 9493] [22.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:07.564] [bmv2] [T] [thread 9493] [22.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:07.564] [bmv2] [D] [thread 9493] [22.0] [cxt 0] Looking up key:

[16:37:07.564] [bmv2] [D] [thread 9493] [22.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:07.564] [bmv2] [D] [thread 9493] [22.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:07.564] [bmv2] [T] [thread 9493] [22.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:07.564] [bmv2] [T] [thread 9493] [22.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:07.565] [bmv2] [T] [thread 9493] [22.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:07.565] [bmv2] [T] [thread 9493] [22.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:07.565] [bmv2] [T] [thread 9493] [22.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:07.565] [bmv2] [T] [thread 9493] [22.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:07.565] [bmv2] [T] [thread 9493] [22.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:07.565] [bmv2] [T] [thread 9493] [22.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:07.565] [bmv2] [T] [thread 9493] [22.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:07.565] [bmv2] [T] [thread 9493] [22.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:07.565] [bmv2] [T] [thread 9493] [22.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:07.565] [bmv2] [T] [thread 9493] [22.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:07.565] [bmv2] [D] [thread 9493] [22.0] [cxt 0] Pipeline 'ingress': end
[16:37:07.565] [bmv2] [D] [thread 9493] [22.0] [cxt 0] Egress port is 0
[16:37:07.565] [bmv2] [D] [thread 9493] [23.0] [cxt 0] Processing packet received on port 3
[16:37:07.566] [bmv2] [D] [thread 9493] [23.0] [cxt 0] Parser 'parser': start
[16:37:07.566] [bmv2] [D] [thread 9493] [23.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:07.566] [bmv2] [D] [thread 9493] [23.0] [cxt 0] Extracting header 'ethernet'
[16:37:07.566] [bmv2] [D] [thread 9493] [23.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:07.565] [bmv2] [D] [thread 9494] [22.0] [cxt 0] Pipeline 'egress': start
[16:37:07.566] [bmv2] [D] [thread 9494] [22.0] [cxt 0] Pipeline 'egress': end
[16:37:07.566] [bmv2] [D] [thread 9494] [22.0] [cxt 0] Deparser 'deparser': start
[16:37:07.567] [bmv2] [T] [thread 9494] [22.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:07.567] [bmv2] [D] [thread 9494] [22.0] [cxt 0] Deparsing header 'ethernet'
[16:37:07.566] [bmv2] [T] [thread 9493] [23.0] [cxt 0] Bytes parsed: 14
[16:37:07.567] [bmv2] [D] [thread 9493] [23.0] [cxt 0] Parser 'parser': end
[16:37:07.567] [bmv2] [D] [thread 9493] [23.0] [cxt 0] Pipeline 'ingress': start
[16:37:07.567] [bmv2] [T] [thread 9493] [23.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:07.567] [bmv2] [D] [thread 9494] [22.0] [cxt 0] Deparsing header 'int_pai'
[16:37:07.567] [bmv2] [D] [thread 9494] [22.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:07.567] [bmv2] [D] [thread 9494] [22.0] [cxt 0] Deparser 'deparser': end
[16:37:07.567] [bmv2] [T] [thread 9493] [23.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:07.568] [bmv2] [D] [thread 9498] [22.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:07.568] [bmv2] [D] [thread 9493] [23.0] [cxt 0] Looking up key:

[16:37:07.568] [bmv2] [D] [thread 9493] [23.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:07.568] [bmv2] [D] [thread 9493] [23.0] [cxt 0] Action entry is basic187 - 
[16:37:07.568] [bmv2] [T] [thread 9493] [23.0] [cxt 0] Action basic187
[16:37:07.568] [bmv2] [T] [thread 9493] [23.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:07.568] [bmv2] [T] [thread 9493] [23.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:07.568] [bmv2] [T] [thread 9493] [23.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:07.569] [bmv2] [T] [thread 9493] [23.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:07.569] [bmv2] [T] [thread 9493] [23.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:07.569] [bmv2] [D] [thread 9493] [23.0] [cxt 0] Looking up key:

[16:37:07.569] [bmv2] [D] [thread 9493] [23.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:07.569] [bmv2] [D] [thread 9493] [23.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:07.569] [bmv2] [T] [thread 9493] [23.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:07.569] [bmv2] [T] [thread 9493] [23.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:07.569] [bmv2] [T] [thread 9493] [23.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:07.569] [bmv2] [T] [thread 9493] [23.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:07.569] [bmv2] [T] [thread 9493] [23.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:07.569] [bmv2] [T] [thread 9493] [23.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:07.569] [bmv2] [T] [thread 9493] [23.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:07.569] [bmv2] [T] [thread 9493] [23.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:07.569] [bmv2] [T] [thread 9493] [23.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:07.569] [bmv2] [T] [thread 9493] [23.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:07.569] [bmv2] [T] [thread 9493] [23.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:07.569] [bmv2] [T] [thread 9493] [23.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:07.570] [bmv2] [D] [thread 9493] [23.0] [cxt 0] Pipeline 'ingress': end
[16:37:07.570] [bmv2] [D] [thread 9493] [23.0] [cxt 0] Egress port is 0
[16:37:07.570] [bmv2] [D] [thread 9494] [23.0] [cxt 0] Pipeline 'egress': start
[16:37:07.570] [bmv2] [D] [thread 9494] [23.0] [cxt 0] Pipeline 'egress': end
[16:37:07.570] [bmv2] [D] [thread 9494] [23.0] [cxt 0] Deparser 'deparser': start
[16:37:07.570] [bmv2] [T] [thread 9494] [23.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:07.570] [bmv2] [D] [thread 9494] [23.0] [cxt 0] Deparsing header 'ethernet'
[16:37:07.570] [bmv2] [D] [thread 9494] [23.0] [cxt 0] Deparsing header 'int_pai'
[16:37:07.570] [bmv2] [D] [thread 9494] [23.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:07.570] [bmv2] [D] [thread 9494] [23.0] [cxt 0] Deparser 'deparser': end
[16:37:07.570] [bmv2] [D] [thread 9498] [23.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:07.819] [bmv2] [D] [thread 9493] [24.0] [cxt 0] Processing packet received on port 2
[16:37:07.819] [bmv2] [D] [thread 9493] [24.0] [cxt 0] Parser 'parser': start
[16:37:07.819] [bmv2] [D] [thread 9493] [24.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:07.819] [bmv2] [D] [thread 9493] [24.0] [cxt 0] Extracting header 'ethernet'
[16:37:07.819] [bmv2] [D] [thread 9493] [24.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:07.820] [bmv2] [T] [thread 9493] [24.0] [cxt 0] Bytes parsed: 14
[16:37:07.820] [bmv2] [D] [thread 9493] [24.0] [cxt 0] Parser 'parser': end
[16:37:07.820] [bmv2] [D] [thread 9493] [24.0] [cxt 0] Pipeline 'ingress': start
[16:37:07.820] [bmv2] [T] [thread 9493] [24.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:07.820] [bmv2] [T] [thread 9493] [24.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:07.820] [bmv2] [D] [thread 9493] [24.0] [cxt 0] Looking up key:

[16:37:07.821] [bmv2] [D] [thread 9493] [24.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:07.821] [bmv2] [D] [thread 9493] [24.0] [cxt 0] Action entry is basic187 - 
[16:37:07.821] [bmv2] [T] [thread 9493] [24.0] [cxt 0] Action basic187
[16:37:07.821] [bmv2] [T] [thread 9493] [24.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:07.821] [bmv2] [T] [thread 9493] [24.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:07.822] [bmv2] [T] [thread 9493] [24.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:07.822] [bmv2] [T] [thread 9493] [24.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:07.822] [bmv2] [T] [thread 9493] [24.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:07.822] [bmv2] [D] [thread 9493] [24.0] [cxt 0] Looking up key:

[16:37:07.822] [bmv2] [D] [thread 9493] [24.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:07.822] [bmv2] [D] [thread 9493] [24.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:07.822] [bmv2] [T] [thread 9493] [24.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:07.823] [bmv2] [T] [thread 9493] [24.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:07.823] [bmv2] [T] [thread 9493] [24.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:07.823] [bmv2] [T] [thread 9493] [24.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:07.823] [bmv2] [T] [thread 9493] [24.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:07.823] [bmv2] [T] [thread 9493] [24.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:07.823] [bmv2] [T] [thread 9493] [24.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:07.824] [bmv2] [T] [thread 9493] [24.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:07.824] [bmv2] [T] [thread 9493] [24.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:07.824] [bmv2] [T] [thread 9493] [24.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:07.824] [bmv2] [T] [thread 9493] [24.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:07.824] [bmv2] [T] [thread 9493] [24.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:07.824] [bmv2] [D] [thread 9493] [24.0] [cxt 0] Pipeline 'ingress': end
[16:37:07.824] [bmv2] [D] [thread 9493] [24.0] [cxt 0] Egress port is 0
[16:37:07.824] [bmv2] [D] [thread 9494] [24.0] [cxt 0] Pipeline 'egress': start
[16:37:07.824] [bmv2] [D] [thread 9494] [24.0] [cxt 0] Pipeline 'egress': end
[16:37:07.824] [bmv2] [D] [thread 9494] [24.0] [cxt 0] Deparser 'deparser': start
[16:37:07.824] [bmv2] [T] [thread 9494] [24.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:07.824] [bmv2] [D] [thread 9494] [24.0] [cxt 0] Deparsing header 'ethernet'
[16:37:07.824] [bmv2] [D] [thread 9494] [24.0] [cxt 0] Deparsing header 'int_pai'
[16:37:07.825] [bmv2] [D] [thread 9494] [24.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:07.825] [bmv2] [D] [thread 9494] [24.0] [cxt 0] Deparser 'deparser': end
[16:37:07.825] [bmv2] [D] [thread 9498] [24.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:08.585] [bmv2] [D] [thread 9493] [25.0] [cxt 0] Processing packet received on port 3
[16:37:08.586] [bmv2] [D] [thread 9493] [25.0] [cxt 0] Parser 'parser': start
[16:37:08.586] [bmv2] [D] [thread 9493] [25.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:08.586] [bmv2] [D] [thread 9493] [25.0] [cxt 0] Extracting header 'ethernet'
[16:37:08.587] [bmv2] [D] [thread 9493] [25.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:08.587] [bmv2] [T] [thread 9493] [25.0] [cxt 0] Bytes parsed: 14
[16:37:08.587] [bmv2] [D] [thread 9493] [25.0] [cxt 0] Parser 'parser': end
[16:37:08.587] [bmv2] [D] [thread 9493] [25.0] [cxt 0] Pipeline 'ingress': start
[16:37:08.588] [bmv2] [T] [thread 9493] [25.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:08.588] [bmv2] [T] [thread 9493] [25.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:08.588] [bmv2] [D] [thread 9493] [25.0] [cxt 0] Looking up key:

[16:37:08.588] [bmv2] [D] [thread 9493] [25.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:08.588] [bmv2] [D] [thread 9493] [25.0] [cxt 0] Action entry is basic187 - 
[16:37:08.588] [bmv2] [T] [thread 9493] [25.0] [cxt 0] Action basic187
[16:37:08.588] [bmv2] [T] [thread 9493] [25.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:08.588] [bmv2] [T] [thread 9493] [25.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:08.589] [bmv2] [T] [thread 9493] [25.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:08.589] [bmv2] [T] [thread 9493] [25.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:08.589] [bmv2] [T] [thread 9493] [25.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:08.589] [bmv2] [D] [thread 9493] [25.0] [cxt 0] Looking up key:

[16:37:08.589] [bmv2] [D] [thread 9493] [25.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:08.589] [bmv2] [D] [thread 9493] [25.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:08.589] [bmv2] [T] [thread 9493] [25.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:08.589] [bmv2] [T] [thread 9493] [25.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:08.589] [bmv2] [T] [thread 9493] [25.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:08.589] [bmv2] [T] [thread 9493] [25.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:08.590] [bmv2] [T] [thread 9493] [25.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:08.590] [bmv2] [T] [thread 9493] [25.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:08.590] [bmv2] [T] [thread 9493] [25.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:08.590] [bmv2] [T] [thread 9493] [25.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:08.590] [bmv2] [T] [thread 9493] [25.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:08.590] [bmv2] [T] [thread 9493] [25.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:08.590] [bmv2] [T] [thread 9493] [25.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:08.590] [bmv2] [T] [thread 9493] [25.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:08.591] [bmv2] [D] [thread 9493] [25.0] [cxt 0] Pipeline 'ingress': end
[16:37:08.591] [bmv2] [D] [thread 9493] [25.0] [cxt 0] Egress port is 0
[16:37:08.591] [bmv2] [D] [thread 9494] [25.0] [cxt 0] Pipeline 'egress': start
[16:37:08.591] [bmv2] [D] [thread 9494] [25.0] [cxt 0] Pipeline 'egress': end
[16:37:08.591] [bmv2] [D] [thread 9494] [25.0] [cxt 0] Deparser 'deparser': start
[16:37:08.592] [bmv2] [T] [thread 9494] [25.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:08.592] [bmv2] [D] [thread 9494] [25.0] [cxt 0] Deparsing header 'ethernet'
[16:37:08.592] [bmv2] [D] [thread 9494] [25.0] [cxt 0] Deparsing header 'int_pai'
[16:37:08.592] [bmv2] [D] [thread 9494] [25.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:08.592] [bmv2] [D] [thread 9494] [25.0] [cxt 0] Deparser 'deparser': end
[16:37:08.592] [bmv2] [D] [thread 9498] [25.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:08.843] [bmv2] [D] [thread 9493] [26.0] [cxt 0] Processing packet received on port 1
[16:37:08.843] [bmv2] [D] [thread 9493] [26.0] [cxt 0] Parser 'parser': start
[16:37:08.843] [bmv2] [D] [thread 9493] [26.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:08.844] [bmv2] [D] [thread 9493] [26.0] [cxt 0] Extracting header 'ethernet'
[16:37:08.844] [bmv2] [D] [thread 9493] [26.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:08.844] [bmv2] [T] [thread 9493] [26.0] [cxt 0] Bytes parsed: 14
[16:37:08.844] [bmv2] [D] [thread 9493] [26.0] [cxt 0] Parser 'parser': end
[16:37:08.844] [bmv2] [D] [thread 9493] [26.0] [cxt 0] Pipeline 'ingress': start
[16:37:08.845] [bmv2] [T] [thread 9493] [26.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:08.845] [bmv2] [T] [thread 9493] [26.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:08.845] [bmv2] [D] [thread 9493] [26.0] [cxt 0] Looking up key:

[16:37:08.845] [bmv2] [D] [thread 9493] [26.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:08.845] [bmv2] [D] [thread 9493] [26.0] [cxt 0] Action entry is basic187 - 
[16:37:08.845] [bmv2] [T] [thread 9493] [26.0] [cxt 0] Action basic187
[16:37:08.845] [bmv2] [T] [thread 9493] [26.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:08.845] [bmv2] [T] [thread 9493] [26.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:08.845] [bmv2] [T] [thread 9493] [26.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:08.845] [bmv2] [T] [thread 9493] [26.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:08.845] [bmv2] [T] [thread 9493] [26.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:08.845] [bmv2] [D] [thread 9493] [26.0] [cxt 0] Looking up key:

[16:37:08.846] [bmv2] [D] [thread 9493] [26.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:08.846] [bmv2] [D] [thread 9493] [26.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:08.846] [bmv2] [T] [thread 9493] [26.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:08.846] [bmv2] [T] [thread 9493] [26.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:08.846] [bmv2] [T] [thread 9493] [26.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:08.846] [bmv2] [T] [thread 9493] [26.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:08.846] [bmv2] [T] [thread 9493] [26.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:08.846] [bmv2] [T] [thread 9493] [26.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:08.846] [bmv2] [T] [thread 9493] [26.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:08.846] [bmv2] [T] [thread 9493] [26.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:08.846] [bmv2] [T] [thread 9493] [26.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:08.846] [bmv2] [T] [thread 9493] [26.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:08.846] [bmv2] [T] [thread 9493] [26.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:08.846] [bmv2] [T] [thread 9493] [26.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:08.846] [bmv2] [D] [thread 9493] [26.0] [cxt 0] Pipeline 'ingress': end
[16:37:08.846] [bmv2] [D] [thread 9493] [26.0] [cxt 0] Egress port is 0
[16:37:08.847] [bmv2] [D] [thread 9494] [26.0] [cxt 0] Pipeline 'egress': start
[16:37:08.847] [bmv2] [D] [thread 9494] [26.0] [cxt 0] Pipeline 'egress': end
[16:37:08.847] [bmv2] [D] [thread 9494] [26.0] [cxt 0] Deparser 'deparser': start
[16:37:08.847] [bmv2] [T] [thread 9494] [26.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:08.847] [bmv2] [D] [thread 9494] [26.0] [cxt 0] Deparsing header 'ethernet'
[16:37:08.847] [bmv2] [D] [thread 9494] [26.0] [cxt 0] Deparsing header 'int_pai'
[16:37:08.847] [bmv2] [D] [thread 9494] [26.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:08.848] [bmv2] [D] [thread 9494] [26.0] [cxt 0] Deparser 'deparser': end
[16:37:08.848] [bmv2] [D] [thread 9498] [26.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:14.798] [bmv2] [D] [thread 9493] [27.0] [cxt 0] Processing packet received on port 1
[16:37:14.798] [bmv2] [D] [thread 9493] [27.0] [cxt 0] Parser 'parser': start
[16:37:14.799] [bmv2] [D] [thread 9493] [27.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:14.799] [bmv2] [D] [thread 9493] [27.0] [cxt 0] Extracting header 'ethernet'
[16:37:14.799] [bmv2] [D] [thread 9493] [27.0] [cxt 0] Parser state 'start': key is 0800
[16:37:14.799] [bmv2] [T] [thread 9493] [27.0] [cxt 0] Bytes parsed: 14
[16:37:14.800] [bmv2] [D] [thread 9493] [27.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[16:37:14.800] [bmv2] [D] [thread 9493] [27.0] [cxt 0] Extracting header 'ipv4'
[16:37:14.800] [bmv2] [D] [thread 9493] [27.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[16:37:14.800] [bmv2] [T] [thread 9493] [27.0] [cxt 0] Bytes parsed: 34
[16:37:14.800] [bmv2] [D] [thread 9493] [27.0] [cxt 0] Parser 'parser': end
[16:37:14.800] [bmv2] [D] [thread 9493] [27.0] [cxt 0] Pipeline 'ingress': start
[16:37:14.800] [bmv2] [T] [thread 9493] [27.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:14.800] [bmv2] [T] [thread 9493] [27.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:14.800] [bmv2] [D] [thread 9493] [27.0] [cxt 0] Looking up key:

[16:37:14.800] [bmv2] [D] [thread 9493] [27.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:14.800] [bmv2] [D] [thread 9493] [27.0] [cxt 0] Action entry is basic187 - 
[16:37:14.800] [bmv2] [T] [thread 9493] [27.0] [cxt 0] Action basic187
[16:37:14.800] [bmv2] [T] [thread 9493] [27.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:14.800] [bmv2] [T] [thread 9493] [27.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:14.800] [bmv2] [T] [thread 9493] [27.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:14.800] [bmv2] [T] [thread 9493] [27.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:14.800] [bmv2] [T] [thread 9493] [27.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:14.800] [bmv2] [D] [thread 9493] [27.0] [cxt 0] Looking up key:

[16:37:14.800] [bmv2] [D] [thread 9493] [27.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:14.800] [bmv2] [D] [thread 9493] [27.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:14.800] [bmv2] [T] [thread 9493] [27.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:14.800] [bmv2] [T] [thread 9493] [27.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:14.800] [bmv2] [T] [thread 9493] [27.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:14.800] [bmv2] [T] [thread 9493] [27.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:14.801] [bmv2] [T] [thread 9493] [27.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:14.801] [bmv2] [T] [thread 9493] [27.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:14.801] [bmv2] [T] [thread 9493] [27.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:14.801] [bmv2] [T] [thread 9493] [27.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:14.801] [bmv2] [T] [thread 9493] [27.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:14.801] [bmv2] [T] [thread 9493] [27.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:14.801] [bmv2] [T] [thread 9493] [27.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:14.801] [bmv2] [T] [thread 9493] [27.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is true
[16:37:14.801] [bmv2] [T] [thread 9493] [27.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[16:37:14.801] [bmv2] [D] [thread 9493] [27.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000202

[16:37:14.801] [bmv2] [D] [thread 9493] [27.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 1
[16:37:14.801] [bmv2] [D] [thread 9493] [27.0] [cxt 0] Dumping entry 1
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000202/32
Action entry: MyIngress.ipv4_forward - 80000000200,2,

[16:37:14.801] [bmv2] [D] [thread 9493] [27.0] [cxt 0] Action entry is MyIngress.ipv4_forward - 80000000200,2,
[16:37:14.801] [bmv2] [T] [thread 9493] [27.0] [cxt 0] Action MyIngress.ipv4_forward
[16:37:14.801] [bmv2] [T] [thread 9493] [27.0] [cxt 0] basic.p4(133) Primitive standard_metadata.egress_spec = port
[16:37:14.801] [bmv2] [T] [thread 9493] [27.0] [cxt 0] basic.p4(134) Primitive hdr.ethernet.srcAddr = hdr.ethernet.dstAddr
[16:37:14.801] [bmv2] [T] [thread 9493] [27.0] [cxt 0] basic.p4(135) Primitive hdr.ethernet.dstAddr = dstAddr
[16:37:14.801] [bmv2] [T] [thread 9493] [27.0] [cxt 0] basic.p4(136) Primitive hdr.ipv4.ttl = hdr.ipv4.ttl - 1
[16:37:14.801] [bmv2] [D] [thread 9493] [27.0] [cxt 0] Pipeline 'ingress': end
[16:37:14.801] [bmv2] [D] [thread 9493] [27.0] [cxt 0] Egress port is 2
[16:37:14.802] [bmv2] [D] [thread 9496] [27.0] [cxt 0] Pipeline 'egress': start
[16:37:14.803] [bmv2] [D] [thread 9496] [27.0] [cxt 0] Pipeline 'egress': end
[16:37:14.803] [bmv2] [D] [thread 9496] [27.0] [cxt 0] Deparser 'deparser': start
[16:37:14.804] [bmv2] [D] [thread 9496] [27.0] [cxt 0] Updating checksum 'cksum'
[16:37:14.804] [bmv2] [D] [thread 9496] [27.0] [cxt 0] Deparsing header 'ethernet'
[16:37:14.805] [bmv2] [D] [thread 9496] [27.0] [cxt 0] Deparsing header 'int_pai'
[16:37:14.806] [bmv2] [D] [thread 9496] [27.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:14.806] [bmv2] [D] [thread 9496] [27.0] [cxt 0] Deparsing header 'ipv4'
[16:37:14.807] [bmv2] [D] [thread 9496] [27.0] [cxt 0] Deparser 'deparser': end
[16:37:14.807] [bmv2] [D] [thread 9498] [27.0] [cxt 0] Transmitting packet of size 82 out of port 2
[16:37:15.498] [bmv2] [D] [thread 9493] [28.0] [cxt 0] Processing packet received on port 3
[16:37:15.498] [bmv2] [D] [thread 9493] [28.0] [cxt 0] Parser 'parser': start
[16:37:15.498] [bmv2] [D] [thread 9493] [28.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:15.498] [bmv2] [D] [thread 9493] [28.0] [cxt 0] Extracting header 'ethernet'
[16:37:15.498] [bmv2] [D] [thread 9493] [28.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:15.499] [bmv2] [T] [thread 9493] [28.0] [cxt 0] Bytes parsed: 14
[16:37:15.499] [bmv2] [D] [thread 9493] [28.0] [cxt 0] Parser 'parser': end
[16:37:15.499] [bmv2] [D] [thread 9493] [28.0] [cxt 0] Pipeline 'ingress': start
[16:37:15.499] [bmv2] [T] [thread 9493] [28.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:15.499] [bmv2] [T] [thread 9493] [28.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:15.499] [bmv2] [D] [thread 9493] [28.0] [cxt 0] Looking up key:

[16:37:15.499] [bmv2] [D] [thread 9493] [28.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:15.499] [bmv2] [D] [thread 9493] [28.0] [cxt 0] Action entry is basic187 - 
[16:37:15.500] [bmv2] [T] [thread 9493] [28.0] [cxt 0] Action basic187
[16:37:15.500] [bmv2] [T] [thread 9493] [28.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:15.500] [bmv2] [T] [thread 9493] [28.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:15.500] [bmv2] [T] [thread 9493] [28.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:15.500] [bmv2] [T] [thread 9493] [28.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:15.500] [bmv2] [T] [thread 9493] [28.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:15.500] [bmv2] [D] [thread 9493] [28.0] [cxt 0] Looking up key:

[16:37:15.500] [bmv2] [D] [thread 9493] [28.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:15.500] [bmv2] [D] [thread 9493] [28.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:15.500] [bmv2] [T] [thread 9493] [28.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:15.500] [bmv2] [T] [thread 9493] [28.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:15.501] [bmv2] [T] [thread 9493] [28.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:15.501] [bmv2] [T] [thread 9493] [28.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:15.501] [bmv2] [T] [thread 9493] [28.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:15.501] [bmv2] [T] [thread 9493] [28.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:15.501] [bmv2] [T] [thread 9493] [28.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:15.501] [bmv2] [T] [thread 9493] [28.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:15.501] [bmv2] [T] [thread 9493] [28.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:15.501] [bmv2] [T] [thread 9493] [28.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:15.502] [bmv2] [T] [thread 9493] [28.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:15.502] [bmv2] [T] [thread 9493] [28.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:15.502] [bmv2] [D] [thread 9493] [28.0] [cxt 0] Pipeline 'ingress': end
[16:37:15.502] [bmv2] [D] [thread 9493] [28.0] [cxt 0] Egress port is 0
[16:37:15.503] [bmv2] [D] [thread 9494] [28.0] [cxt 0] Pipeline 'egress': start
[16:37:15.503] [bmv2] [D] [thread 9494] [28.0] [cxt 0] Pipeline 'egress': end
[16:37:15.503] [bmv2] [D] [thread 9494] [28.0] [cxt 0] Deparser 'deparser': start
[16:37:15.503] [bmv2] [T] [thread 9494] [28.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:15.504] [bmv2] [D] [thread 9494] [28.0] [cxt 0] Deparsing header 'ethernet'
[16:37:15.504] [bmv2] [D] [thread 9494] [28.0] [cxt 0] Deparsing header 'int_pai'
[16:37:15.504] [bmv2] [D] [thread 9494] [28.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:15.504] [bmv2] [D] [thread 9494] [28.0] [cxt 0] Deparser 'deparser': end
[16:37:15.504] [bmv2] [D] [thread 9498] [28.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:15.754] [bmv2] [D] [thread 9493] [29.0] [cxt 0] Processing packet received on port 2
[16:37:15.754] [bmv2] [D] [thread 9493] [29.0] [cxt 0] Parser 'parser': start
[16:37:15.754] [bmv2] [D] [thread 9493] [29.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:15.755] [bmv2] [D] [thread 9493] [29.0] [cxt 0] Extracting header 'ethernet'
[16:37:15.755] [bmv2] [D] [thread 9493] [29.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:15.755] [bmv2] [T] [thread 9493] [29.0] [cxt 0] Bytes parsed: 14
[16:37:15.756] [bmv2] [D] [thread 9493] [29.0] [cxt 0] Parser 'parser': end
[16:37:15.756] [bmv2] [D] [thread 9493] [29.0] [cxt 0] Pipeline 'ingress': start
[16:37:15.756] [bmv2] [T] [thread 9493] [29.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:15.756] [bmv2] [T] [thread 9493] [29.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:15.756] [bmv2] [D] [thread 9493] [29.0] [cxt 0] Looking up key:

[16:37:15.756] [bmv2] [D] [thread 9493] [29.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:15.756] [bmv2] [D] [thread 9493] [29.0] [cxt 0] Action entry is basic187 - 
[16:37:15.756] [bmv2] [T] [thread 9493] [29.0] [cxt 0] Action basic187
[16:37:15.757] [bmv2] [T] [thread 9493] [29.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:15.757] [bmv2] [T] [thread 9493] [29.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:15.757] [bmv2] [T] [thread 9493] [29.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:15.757] [bmv2] [T] [thread 9493] [29.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:15.757] [bmv2] [T] [thread 9493] [29.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:15.757] [bmv2] [D] [thread 9493] [29.0] [cxt 0] Looking up key:

[16:37:15.757] [bmv2] [D] [thread 9493] [29.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:15.757] [bmv2] [D] [thread 9493] [29.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:15.757] [bmv2] [T] [thread 9493] [29.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:15.757] [bmv2] [T] [thread 9493] [29.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:15.757] [bmv2] [T] [thread 9493] [29.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:15.757] [bmv2] [T] [thread 9493] [29.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:15.757] [bmv2] [T] [thread 9493] [29.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:15.757] [bmv2] [T] [thread 9493] [29.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:15.758] [bmv2] [T] [thread 9493] [29.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:15.758] [bmv2] [T] [thread 9493] [29.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:15.758] [bmv2] [T] [thread 9493] [29.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:15.758] [bmv2] [T] [thread 9493] [29.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:15.758] [bmv2] [T] [thread 9493] [29.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:15.758] [bmv2] [T] [thread 9493] [29.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:15.758] [bmv2] [D] [thread 9493] [29.0] [cxt 0] Pipeline 'ingress': end
[16:37:15.758] [bmv2] [D] [thread 9493] [29.0] [cxt 0] Egress port is 0
[16:37:15.758] [bmv2] [D] [thread 9493] [30.0] [cxt 0] Processing packet received on port 2
[16:37:15.758] [bmv2] [D] [thread 9493] [30.0] [cxt 0] Parser 'parser': start
[16:37:15.758] [bmv2] [D] [thread 9493] [30.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:15.758] [bmv2] [D] [thread 9493] [30.0] [cxt 0] Extracting header 'ethernet'
[16:37:15.758] [bmv2] [D] [thread 9493] [30.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:15.758] [bmv2] [T] [thread 9493] [30.0] [cxt 0] Bytes parsed: 14
[16:37:15.759] [bmv2] [D] [thread 9493] [30.0] [cxt 0] Parser 'parser': end
[16:37:15.759] [bmv2] [D] [thread 9493] [30.0] [cxt 0] Pipeline 'ingress': start
[16:37:15.759] [bmv2] [T] [thread 9493] [30.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:15.759] [bmv2] [T] [thread 9493] [30.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:15.759] [bmv2] [D] [thread 9493] [30.0] [cxt 0] Looking up key:

[16:37:15.759] [bmv2] [D] [thread 9493] [30.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:15.758] [bmv2] [D] [thread 9494] [29.0] [cxt 0] Pipeline 'egress': start
[16:37:15.759] [bmv2] [D] [thread 9494] [29.0] [cxt 0] Pipeline 'egress': end
[16:37:15.759] [bmv2] [D] [thread 9494] [29.0] [cxt 0] Deparser 'deparser': start
[16:37:15.759] [bmv2] [T] [thread 9494] [29.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:15.759] [bmv2] [D] [thread 9494] [29.0] [cxt 0] Deparsing header 'ethernet'
[16:37:15.759] [bmv2] [D] [thread 9494] [29.0] [cxt 0] Deparsing header 'int_pai'
[16:37:15.759] [bmv2] [D] [thread 9494] [29.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:15.759] [bmv2] [D] [thread 9494] [29.0] [cxt 0] Deparser 'deparser': end
[16:37:15.759] [bmv2] [D] [thread 9493] [30.0] [cxt 0] Action entry is basic187 - 
[16:37:15.760] [bmv2] [T] [thread 9493] [30.0] [cxt 0] Action basic187
[16:37:15.760] [bmv2] [T] [thread 9493] [30.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:15.760] [bmv2] [T] [thread 9493] [30.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:15.760] [bmv2] [T] [thread 9493] [30.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:15.760] [bmv2] [T] [thread 9493] [30.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:15.760] [bmv2] [T] [thread 9493] [30.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:15.760] [bmv2] [D] [thread 9493] [30.0] [cxt 0] Looking up key:

[16:37:15.760] [bmv2] [D] [thread 9493] [30.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:15.760] [bmv2] [D] [thread 9493] [30.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:15.760] [bmv2] [T] [thread 9493] [30.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:15.760] [bmv2] [T] [thread 9493] [30.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:15.760] [bmv2] [T] [thread 9493] [30.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:15.760] [bmv2] [T] [thread 9493] [30.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:15.760] [bmv2] [T] [thread 9493] [30.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:15.760] [bmv2] [T] [thread 9493] [30.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:15.761] [bmv2] [T] [thread 9493] [30.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:15.761] [bmv2] [T] [thread 9493] [30.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:15.761] [bmv2] [T] [thread 9493] [30.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:15.761] [bmv2] [T] [thread 9493] [30.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:15.761] [bmv2] [T] [thread 9493] [30.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:15.761] [bmv2] [T] [thread 9493] [30.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:15.761] [bmv2] [D] [thread 9493] [30.0] [cxt 0] Pipeline 'ingress': end
[16:37:15.761] [bmv2] [D] [thread 9493] [30.0] [cxt 0] Egress port is 0
[16:37:15.760] [bmv2] [D] [thread 9498] [29.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:15.761] [bmv2] [D] [thread 9494] [30.0] [cxt 0] Pipeline 'egress': start
[16:37:15.761] [bmv2] [D] [thread 9494] [30.0] [cxt 0] Pipeline 'egress': end
[16:37:15.761] [bmv2] [D] [thread 9494] [30.0] [cxt 0] Deparser 'deparser': start
[16:37:15.761] [bmv2] [T] [thread 9494] [30.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:15.761] [bmv2] [D] [thread 9494] [30.0] [cxt 0] Deparsing header 'ethernet'
[16:37:15.761] [bmv2] [D] [thread 9494] [30.0] [cxt 0] Deparsing header 'int_pai'
[16:37:15.761] [bmv2] [D] [thread 9494] [30.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:15.761] [bmv2] [D] [thread 9494] [30.0] [cxt 0] Deparser 'deparser': end
[16:37:15.762] [bmv2] [D] [thread 9498] [30.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:17.290] [bmv2] [D] [thread 9493] [31.0] [cxt 0] Processing packet received on port 3
[16:37:17.290] [bmv2] [D] [thread 9493] [31.0] [cxt 0] Parser 'parser': start
[16:37:17.290] [bmv2] [D] [thread 9493] [31.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:17.290] [bmv2] [D] [thread 9493] [31.0] [cxt 0] Extracting header 'ethernet'
[16:37:17.290] [bmv2] [D] [thread 9493] [31.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:17.291] [bmv2] [T] [thread 9493] [31.0] [cxt 0] Bytes parsed: 14
[16:37:17.291] [bmv2] [D] [thread 9493] [31.0] [cxt 0] Parser 'parser': end
[16:37:17.291] [bmv2] [D] [thread 9493] [31.0] [cxt 0] Pipeline 'ingress': start
[16:37:17.291] [bmv2] [T] [thread 9493] [31.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:17.291] [bmv2] [T] [thread 9493] [31.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:17.291] [bmv2] [D] [thread 9493] [31.0] [cxt 0] Looking up key:

[16:37:17.291] [bmv2] [D] [thread 9493] [31.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:17.291] [bmv2] [D] [thread 9493] [31.0] [cxt 0] Action entry is basic187 - 
[16:37:17.291] [bmv2] [T] [thread 9493] [31.0] [cxt 0] Action basic187
[16:37:17.291] [bmv2] [T] [thread 9493] [31.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:17.291] [bmv2] [T] [thread 9493] [31.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:17.292] [bmv2] [T] [thread 9493] [31.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:17.292] [bmv2] [T] [thread 9493] [31.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:17.292] [bmv2] [T] [thread 9493] [31.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:17.292] [bmv2] [D] [thread 9493] [31.0] [cxt 0] Looking up key:

[16:37:17.292] [bmv2] [D] [thread 9493] [31.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:17.292] [bmv2] [D] [thread 9493] [31.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:17.292] [bmv2] [T] [thread 9493] [31.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:17.292] [bmv2] [T] [thread 9493] [31.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:17.292] [bmv2] [T] [thread 9493] [31.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:17.292] [bmv2] [T] [thread 9493] [31.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:17.292] [bmv2] [T] [thread 9493] [31.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:17.292] [bmv2] [T] [thread 9493] [31.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:17.292] [bmv2] [T] [thread 9493] [31.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:17.292] [bmv2] [T] [thread 9493] [31.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:17.293] [bmv2] [T] [thread 9493] [31.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:17.293] [bmv2] [T] [thread 9493] [31.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:17.293] [bmv2] [T] [thread 9493] [31.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:17.293] [bmv2] [T] [thread 9493] [31.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:17.293] [bmv2] [D] [thread 9493] [31.0] [cxt 0] Pipeline 'ingress': end
[16:37:17.293] [bmv2] [D] [thread 9493] [31.0] [cxt 0] Egress port is 0
[16:37:17.293] [bmv2] [D] [thread 9494] [31.0] [cxt 0] Pipeline 'egress': start
[16:37:17.293] [bmv2] [D] [thread 9494] [31.0] [cxt 0] Pipeline 'egress': end
[16:37:17.293] [bmv2] [D] [thread 9494] [31.0] [cxt 0] Deparser 'deparser': start
[16:37:17.293] [bmv2] [T] [thread 9494] [31.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:17.293] [bmv2] [D] [thread 9494] [31.0] [cxt 0] Deparsing header 'ethernet'
[16:37:17.294] [bmv2] [D] [thread 9494] [31.0] [cxt 0] Deparsing header 'int_pai'
[16:37:17.294] [bmv2] [D] [thread 9494] [31.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:17.294] [bmv2] [D] [thread 9494] [31.0] [cxt 0] Deparser 'deparser': end
[16:37:17.294] [bmv2] [D] [thread 9498] [31.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:17.546] [bmv2] [D] [thread 9493] [32.0] [cxt 0] Processing packet received on port 1
[16:37:17.547] [bmv2] [D] [thread 9493] [32.0] [cxt 0] Parser 'parser': start
[16:37:17.547] [bmv2] [D] [thread 9493] [32.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:17.548] [bmv2] [D] [thread 9493] [32.0] [cxt 0] Extracting header 'ethernet'
[16:37:17.548] [bmv2] [D] [thread 9493] [32.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:17.548] [bmv2] [T] [thread 9493] [32.0] [cxt 0] Bytes parsed: 14
[16:37:17.549] [bmv2] [D] [thread 9493] [32.0] [cxt 0] Parser 'parser': end
[16:37:17.549] [bmv2] [D] [thread 9493] [32.0] [cxt 0] Pipeline 'ingress': start
[16:37:17.549] [bmv2] [T] [thread 9493] [32.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:17.549] [bmv2] [T] [thread 9493] [32.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:17.550] [bmv2] [D] [thread 9493] [32.0] [cxt 0] Looking up key:

[16:37:17.550] [bmv2] [D] [thread 9493] [32.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:17.550] [bmv2] [D] [thread 9493] [32.0] [cxt 0] Action entry is basic187 - 
[16:37:17.550] [bmv2] [T] [thread 9493] [32.0] [cxt 0] Action basic187
[16:37:17.551] [bmv2] [T] [thread 9493] [32.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:17.551] [bmv2] [T] [thread 9493] [32.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:17.551] [bmv2] [T] [thread 9493] [32.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:17.551] [bmv2] [T] [thread 9493] [32.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:17.551] [bmv2] [T] [thread 9493] [32.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:17.551] [bmv2] [D] [thread 9493] [32.0] [cxt 0] Looking up key:

[16:37:17.551] [bmv2] [D] [thread 9493] [32.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:17.551] [bmv2] [D] [thread 9493] [32.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:17.551] [bmv2] [T] [thread 9493] [32.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:17.552] [bmv2] [T] [thread 9493] [32.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:17.552] [bmv2] [T] [thread 9493] [32.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:17.552] [bmv2] [T] [thread 9493] [32.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:17.552] [bmv2] [T] [thread 9493] [32.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:17.552] [bmv2] [T] [thread 9493] [32.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:17.552] [bmv2] [T] [thread 9493] [32.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:17.552] [bmv2] [T] [thread 9493] [32.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:17.552] [bmv2] [T] [thread 9493] [32.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:17.552] [bmv2] [T] [thread 9493] [32.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:17.552] [bmv2] [T] [thread 9493] [32.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:17.552] [bmv2] [T] [thread 9493] [32.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:17.553] [bmv2] [D] [thread 9493] [32.0] [cxt 0] Pipeline 'ingress': end
[16:37:17.553] [bmv2] [D] [thread 9493] [32.0] [cxt 0] Egress port is 0
[16:37:17.553] [bmv2] [D] [thread 9494] [32.0] [cxt 0] Pipeline 'egress': start
[16:37:17.553] [bmv2] [D] [thread 9494] [32.0] [cxt 0] Pipeline 'egress': end
[16:37:17.553] [bmv2] [D] [thread 9494] [32.0] [cxt 0] Deparser 'deparser': start
[16:37:17.554] [bmv2] [T] [thread 9494] [32.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:17.554] [bmv2] [D] [thread 9494] [32.0] [cxt 0] Deparsing header 'ethernet'
[16:37:17.554] [bmv2] [D] [thread 9494] [32.0] [cxt 0] Deparsing header 'int_pai'
[16:37:17.554] [bmv2] [D] [thread 9494] [32.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:17.555] [bmv2] [D] [thread 9494] [32.0] [cxt 0] Deparser 'deparser': end
[16:37:17.555] [bmv2] [D] [thread 9498] [32.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:30.881] [bmv2] [D] [thread 9493] [33.0] [cxt 0] Processing packet received on port 3
[16:37:30.881] [bmv2] [D] [thread 9493] [33.0] [cxt 0] Parser 'parser': start
[16:37:30.881] [bmv2] [D] [thread 9493] [33.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:30.882] [bmv2] [D] [thread 9493] [33.0] [cxt 0] Extracting header 'ethernet'
[16:37:30.882] [bmv2] [D] [thread 9493] [33.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:30.882] [bmv2] [T] [thread 9493] [33.0] [cxt 0] Bytes parsed: 14
[16:37:30.882] [bmv2] [D] [thread 9493] [33.0] [cxt 0] Parser 'parser': end
[16:37:30.882] [bmv2] [D] [thread 9493] [33.0] [cxt 0] Pipeline 'ingress': start
[16:37:30.883] [bmv2] [T] [thread 9493] [33.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:30.883] [bmv2] [T] [thread 9493] [33.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:30.883] [bmv2] [D] [thread 9493] [33.0] [cxt 0] Looking up key:

[16:37:30.883] [bmv2] [D] [thread 9493] [33.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:30.883] [bmv2] [D] [thread 9493] [33.0] [cxt 0] Action entry is basic187 - 
[16:37:30.883] [bmv2] [T] [thread 9493] [33.0] [cxt 0] Action basic187
[16:37:30.883] [bmv2] [T] [thread 9493] [33.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:30.883] [bmv2] [T] [thread 9493] [33.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:30.883] [bmv2] [T] [thread 9493] [33.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:30.883] [bmv2] [T] [thread 9493] [33.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:30.883] [bmv2] [T] [thread 9493] [33.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:30.883] [bmv2] [D] [thread 9493] [33.0] [cxt 0] Looking up key:

[16:37:30.883] [bmv2] [D] [thread 9493] [33.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:30.883] [bmv2] [D] [thread 9493] [33.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:30.884] [bmv2] [T] [thread 9493] [33.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:30.884] [bmv2] [T] [thread 9493] [33.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:30.884] [bmv2] [T] [thread 9493] [33.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:30.884] [bmv2] [T] [thread 9493] [33.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:30.884] [bmv2] [T] [thread 9493] [33.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:30.884] [bmv2] [T] [thread 9493] [33.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:30.884] [bmv2] [T] [thread 9493] [33.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:30.884] [bmv2] [T] [thread 9493] [33.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:30.884] [bmv2] [T] [thread 9493] [33.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:30.884] [bmv2] [T] [thread 9493] [33.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:30.884] [bmv2] [T] [thread 9493] [33.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:30.884] [bmv2] [T] [thread 9493] [33.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:30.884] [bmv2] [D] [thread 9493] [33.0] [cxt 0] Pipeline 'ingress': end
[16:37:30.884] [bmv2] [D] [thread 9493] [33.0] [cxt 0] Egress port is 0
[16:37:30.884] [bmv2] [D] [thread 9494] [33.0] [cxt 0] Pipeline 'egress': start
[16:37:30.885] [bmv2] [D] [thread 9494] [33.0] [cxt 0] Pipeline 'egress': end
[16:37:30.885] [bmv2] [D] [thread 9494] [33.0] [cxt 0] Deparser 'deparser': start
[16:37:30.885] [bmv2] [T] [thread 9494] [33.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:30.885] [bmv2] [D] [thread 9494] [33.0] [cxt 0] Deparsing header 'ethernet'
[16:37:30.885] [bmv2] [D] [thread 9494] [33.0] [cxt 0] Deparsing header 'int_pai'
[16:37:30.885] [bmv2] [D] [thread 9494] [33.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:30.885] [bmv2] [D] [thread 9494] [33.0] [cxt 0] Deparser 'deparser': end
[16:37:30.885] [bmv2] [D] [thread 9498] [33.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:31.894] [bmv2] [D] [thread 9493] [34.0] [cxt 0] Processing packet received on port 2
[16:37:31.894] [bmv2] [D] [thread 9493] [34.0] [cxt 0] Parser 'parser': start
[16:37:31.895] [bmv2] [D] [thread 9493] [34.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:31.895] [bmv2] [D] [thread 9493] [34.0] [cxt 0] Extracting header 'ethernet'
[16:37:31.895] [bmv2] [D] [thread 9493] [34.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:31.895] [bmv2] [T] [thread 9493] [34.0] [cxt 0] Bytes parsed: 14
[16:37:31.895] [bmv2] [D] [thread 9493] [34.0] [cxt 0] Parser 'parser': end
[16:37:31.896] [bmv2] [D] [thread 9493] [34.0] [cxt 0] Pipeline 'ingress': start
[16:37:31.896] [bmv2] [T] [thread 9493] [34.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:31.896] [bmv2] [T] [thread 9493] [34.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:31.896] [bmv2] [D] [thread 9493] [34.0] [cxt 0] Looking up key:

[16:37:31.896] [bmv2] [D] [thread 9493] [34.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:31.896] [bmv2] [D] [thread 9493] [34.0] [cxt 0] Action entry is basic187 - 
[16:37:31.896] [bmv2] [T] [thread 9493] [34.0] [cxt 0] Action basic187
[16:37:31.896] [bmv2] [T] [thread 9493] [34.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:31.896] [bmv2] [T] [thread 9493] [34.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:31.896] [bmv2] [T] [thread 9493] [34.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:31.896] [bmv2] [T] [thread 9493] [34.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:31.896] [bmv2] [T] [thread 9493] [34.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:31.897] [bmv2] [D] [thread 9493] [34.0] [cxt 0] Looking up key:

[16:37:31.897] [bmv2] [D] [thread 9493] [34.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:31.897] [bmv2] [D] [thread 9493] [34.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:31.897] [bmv2] [T] [thread 9493] [34.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:31.897] [bmv2] [T] [thread 9493] [34.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:31.897] [bmv2] [T] [thread 9493] [34.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:31.897] [bmv2] [T] [thread 9493] [34.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:31.897] [bmv2] [T] [thread 9493] [34.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:31.897] [bmv2] [T] [thread 9493] [34.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:31.897] [bmv2] [T] [thread 9493] [34.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:31.897] [bmv2] [T] [thread 9493] [34.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:31.897] [bmv2] [T] [thread 9493] [34.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:31.897] [bmv2] [T] [thread 9493] [34.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:31.897] [bmv2] [T] [thread 9493] [34.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:31.897] [bmv2] [T] [thread 9493] [34.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:31.897] [bmv2] [D] [thread 9493] [34.0] [cxt 0] Pipeline 'ingress': end
[16:37:31.898] [bmv2] [D] [thread 9493] [34.0] [cxt 0] Egress port is 0
[16:37:31.898] [bmv2] [D] [thread 9494] [34.0] [cxt 0] Pipeline 'egress': start
[16:37:31.898] [bmv2] [D] [thread 9494] [34.0] [cxt 0] Pipeline 'egress': end
[16:37:31.898] [bmv2] [D] [thread 9494] [34.0] [cxt 0] Deparser 'deparser': start
[16:37:31.898] [bmv2] [T] [thread 9494] [34.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:31.898] [bmv2] [D] [thread 9494] [34.0] [cxt 0] Deparsing header 'ethernet'
[16:37:31.898] [bmv2] [D] [thread 9494] [34.0] [cxt 0] Deparsing header 'int_pai'
[16:37:31.898] [bmv2] [D] [thread 9494] [34.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:31.898] [bmv2] [D] [thread 9494] [34.0] [cxt 0] Deparser 'deparser': end
[16:37:31.898] [bmv2] [D] [thread 9498] [34.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:33.435] [bmv2] [D] [thread 9493] [35.0] [cxt 0] Processing packet received on port 2
[16:37:33.435] [bmv2] [D] [thread 9493] [35.0] [cxt 0] Parser 'parser': start
[16:37:33.435] [bmv2] [D] [thread 9493] [35.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:33.436] [bmv2] [D] [thread 9493] [35.0] [cxt 0] Extracting header 'ethernet'
[16:37:33.436] [bmv2] [D] [thread 9493] [35.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:33.436] [bmv2] [T] [thread 9493] [35.0] [cxt 0] Bytes parsed: 14
[16:37:33.436] [bmv2] [D] [thread 9493] [35.0] [cxt 0] Parser 'parser': end
[16:37:33.436] [bmv2] [D] [thread 9493] [35.0] [cxt 0] Pipeline 'ingress': start
[16:37:33.436] [bmv2] [T] [thread 9493] [35.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:33.436] [bmv2] [T] [thread 9493] [35.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:33.436] [bmv2] [D] [thread 9493] [35.0] [cxt 0] Looking up key:

[16:37:33.437] [bmv2] [D] [thread 9493] [35.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:33.437] [bmv2] [D] [thread 9493] [35.0] [cxt 0] Action entry is basic187 - 
[16:37:33.437] [bmv2] [T] [thread 9493] [35.0] [cxt 0] Action basic187
[16:37:33.437] [bmv2] [T] [thread 9493] [35.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:33.437] [bmv2] [T] [thread 9493] [35.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:33.437] [bmv2] [T] [thread 9493] [35.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:33.437] [bmv2] [T] [thread 9493] [35.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:33.437] [bmv2] [T] [thread 9493] [35.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:33.437] [bmv2] [D] [thread 9493] [35.0] [cxt 0] Looking up key:

[16:37:33.437] [bmv2] [D] [thread 9493] [35.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:33.437] [bmv2] [D] [thread 9493] [35.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:33.437] [bmv2] [T] [thread 9493] [35.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:33.437] [bmv2] [T] [thread 9493] [35.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:33.437] [bmv2] [T] [thread 9493] [35.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:33.437] [bmv2] [T] [thread 9493] [35.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:33.438] [bmv2] [T] [thread 9493] [35.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:33.438] [bmv2] [T] [thread 9493] [35.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:33.438] [bmv2] [T] [thread 9493] [35.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:33.438] [bmv2] [T] [thread 9493] [35.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:33.438] [bmv2] [T] [thread 9493] [35.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:33.438] [bmv2] [T] [thread 9493] [35.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:33.438] [bmv2] [T] [thread 9493] [35.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:33.438] [bmv2] [T] [thread 9493] [35.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:33.438] [bmv2] [D] [thread 9493] [35.0] [cxt 0] Pipeline 'ingress': end
[16:37:33.438] [bmv2] [D] [thread 9493] [35.0] [cxt 0] Egress port is 0
[16:37:33.438] [bmv2] [D] [thread 9494] [35.0] [cxt 0] Pipeline 'egress': start
[16:37:33.438] [bmv2] [D] [thread 9494] [35.0] [cxt 0] Pipeline 'egress': end
[16:37:33.439] [bmv2] [D] [thread 9494] [35.0] [cxt 0] Deparser 'deparser': start
[16:37:33.439] [bmv2] [T] [thread 9494] [35.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:33.439] [bmv2] [D] [thread 9494] [35.0] [cxt 0] Deparsing header 'ethernet'
[16:37:33.439] [bmv2] [D] [thread 9494] [35.0] [cxt 0] Deparsing header 'int_pai'
[16:37:33.439] [bmv2] [D] [thread 9494] [35.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:33.439] [bmv2] [D] [thread 9494] [35.0] [cxt 0] Deparser 'deparser': end
[16:37:33.439] [bmv2] [D] [thread 9498] [35.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:35.466] [bmv2] [D] [thread 9493] [36.0] [cxt 0] Processing packet received on port 1
[16:37:35.467] [bmv2] [D] [thread 9493] [36.0] [cxt 0] Parser 'parser': start
[16:37:35.467] [bmv2] [D] [thread 9493] [36.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:35.468] [bmv2] [D] [thread 9493] [36.0] [cxt 0] Extracting header 'ethernet'
[16:37:35.468] [bmv2] [D] [thread 9493] [36.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:35.468] [bmv2] [T] [thread 9493] [36.0] [cxt 0] Bytes parsed: 14
[16:37:35.469] [bmv2] [D] [thread 9493] [36.0] [cxt 0] Parser 'parser': end
[16:37:35.469] [bmv2] [D] [thread 9493] [36.0] [cxt 0] Pipeline 'ingress': start
[16:37:35.469] [bmv2] [T] [thread 9493] [36.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:35.469] [bmv2] [T] [thread 9493] [36.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:35.469] [bmv2] [D] [thread 9493] [36.0] [cxt 0] Looking up key:

[16:37:35.469] [bmv2] [D] [thread 9493] [36.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:35.469] [bmv2] [D] [thread 9493] [36.0] [cxt 0] Action entry is basic187 - 
[16:37:35.469] [bmv2] [T] [thread 9493] [36.0] [cxt 0] Action basic187
[16:37:35.469] [bmv2] [T] [thread 9493] [36.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:35.470] [bmv2] [T] [thread 9493] [36.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:35.470] [bmv2] [T] [thread 9493] [36.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:35.470] [bmv2] [T] [thread 9493] [36.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:35.470] [bmv2] [T] [thread 9493] [36.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:35.470] [bmv2] [D] [thread 9493] [36.0] [cxt 0] Looking up key:

[16:37:35.470] [bmv2] [D] [thread 9493] [36.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:35.470] [bmv2] [D] [thread 9493] [36.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:35.470] [bmv2] [T] [thread 9493] [36.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:35.470] [bmv2] [T] [thread 9493] [36.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:35.470] [bmv2] [T] [thread 9493] [36.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:35.470] [bmv2] [T] [thread 9493] [36.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:35.470] [bmv2] [T] [thread 9493] [36.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:35.470] [bmv2] [T] [thread 9493] [36.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:35.471] [bmv2] [T] [thread 9493] [36.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:35.471] [bmv2] [T] [thread 9493] [36.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:35.471] [bmv2] [T] [thread 9493] [36.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:35.471] [bmv2] [T] [thread 9493] [36.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:35.471] [bmv2] [T] [thread 9493] [36.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:35.471] [bmv2] [T] [thread 9493] [36.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:35.471] [bmv2] [D] [thread 9493] [36.0] [cxt 0] Pipeline 'ingress': end
[16:37:35.471] [bmv2] [D] [thread 9493] [36.0] [cxt 0] Egress port is 0
[16:37:35.471] [bmv2] [D] [thread 9494] [36.0] [cxt 0] Pipeline 'egress': start
[16:37:35.471] [bmv2] [D] [thread 9494] [36.0] [cxt 0] Pipeline 'egress': end
[16:37:35.471] [bmv2] [D] [thread 9494] [36.0] [cxt 0] Deparser 'deparser': start
[16:37:35.471] [bmv2] [T] [thread 9494] [36.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:35.471] [bmv2] [D] [thread 9494] [36.0] [cxt 0] Deparsing header 'ethernet'
[16:37:35.471] [bmv2] [D] [thread 9494] [36.0] [cxt 0] Deparsing header 'int_pai'
[16:37:35.471] [bmv2] [D] [thread 9494] [36.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:35.471] [bmv2] [D] [thread 9494] [36.0] [cxt 0] Deparser 'deparser': end
[16:37:35.471] [bmv2] [D] [thread 9493] [37.0] [cxt 0] Processing packet received on port 3
[16:37:35.471] [bmv2] [D] [thread 9493] [37.0] [cxt 0] Parser 'parser': start
[16:37:35.472] [bmv2] [D] [thread 9493] [37.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:35.472] [bmv2] [D] [thread 9493] [37.0] [cxt 0] Extracting header 'ethernet'
[16:37:35.472] [bmv2] [D] [thread 9493] [37.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:35.472] [bmv2] [T] [thread 9493] [37.0] [cxt 0] Bytes parsed: 14
[16:37:35.472] [bmv2] [D] [thread 9493] [37.0] [cxt 0] Parser 'parser': end
[16:37:35.472] [bmv2] [D] [thread 9493] [37.0] [cxt 0] Pipeline 'ingress': start
[16:37:35.472] [bmv2] [T] [thread 9493] [37.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:35.472] [bmv2] [T] [thread 9493] [37.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:35.472] [bmv2] [D] [thread 9493] [37.0] [cxt 0] Looking up key:

[16:37:35.472] [bmv2] [D] [thread 9493] [37.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:35.472] [bmv2] [D] [thread 9493] [37.0] [cxt 0] Action entry is basic187 - 
[16:37:35.472] [bmv2] [T] [thread 9493] [37.0] [cxt 0] Action basic187
[16:37:35.472] [bmv2] [T] [thread 9493] [37.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:35.472] [bmv2] [T] [thread 9493] [37.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:35.472] [bmv2] [T] [thread 9493] [37.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:35.472] [bmv2] [T] [thread 9493] [37.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:35.472] [bmv2] [T] [thread 9493] [37.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:35.472] [bmv2] [D] [thread 9493] [37.0] [cxt 0] Looking up key:

[16:37:35.472] [bmv2] [D] [thread 9493] [37.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:35.472] [bmv2] [D] [thread 9493] [37.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:35.472] [bmv2] [T] [thread 9493] [37.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:35.472] [bmv2] [T] [thread 9493] [37.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:35.472] [bmv2] [T] [thread 9493] [37.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:35.472] [bmv2] [T] [thread 9493] [37.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:35.472] [bmv2] [T] [thread 9493] [37.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:35.472] [bmv2] [T] [thread 9493] [37.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:35.472] [bmv2] [T] [thread 9493] [37.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:35.472] [bmv2] [T] [thread 9493] [37.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:35.473] [bmv2] [T] [thread 9493] [37.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:35.473] [bmv2] [T] [thread 9493] [37.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:35.473] [bmv2] [T] [thread 9493] [37.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:35.473] [bmv2] [T] [thread 9493] [37.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:35.473] [bmv2] [D] [thread 9493] [37.0] [cxt 0] Pipeline 'ingress': end
[16:37:35.473] [bmv2] [D] [thread 9493] [37.0] [cxt 0] Egress port is 0
[16:37:35.473] [bmv2] [D] [thread 9494] [37.0] [cxt 0] Pipeline 'egress': start
[16:37:35.473] [bmv2] [D] [thread 9494] [37.0] [cxt 0] Pipeline 'egress': end
[16:37:35.473] [bmv2] [D] [thread 9494] [37.0] [cxt 0] Deparser 'deparser': start
[16:37:35.473] [bmv2] [T] [thread 9494] [37.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:35.473] [bmv2] [D] [thread 9494] [37.0] [cxt 0] Deparsing header 'ethernet'
[16:37:35.473] [bmv2] [D] [thread 9494] [37.0] [cxt 0] Deparsing header 'int_pai'
[16:37:35.473] [bmv2] [D] [thread 9494] [37.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:35.473] [bmv2] [D] [thread 9494] [37.0] [cxt 0] Deparser 'deparser': end
[16:37:35.472] [bmv2] [D] [thread 9498] [36.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:35.473] [bmv2] [D] [thread 9498] [37.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:38:04.138] [bmv2] [D] [thread 9493] [38.0] [cxt 0] Processing packet received on port 2
[16:38:04.138] [bmv2] [D] [thread 9493] [38.0] [cxt 0] Parser 'parser': start
[16:38:04.138] [bmv2] [D] [thread 9493] [38.0] [cxt 0] Parser 'parser' entering state 'start'
[16:38:04.139] [bmv2] [D] [thread 9493] [38.0] [cxt 0] Extracting header 'ethernet'
[16:38:04.139] [bmv2] [D] [thread 9493] [38.0] [cxt 0] Parser state 'start': key is 86dd
[16:38:04.139] [bmv2] [T] [thread 9493] [38.0] [cxt 0] Bytes parsed: 14
[16:38:04.139] [bmv2] [D] [thread 9493] [38.0] [cxt 0] Parser 'parser': end
[16:38:04.139] [bmv2] [D] [thread 9493] [38.0] [cxt 0] Pipeline 'ingress': start
[16:38:04.141] [bmv2] [T] [thread 9493] [38.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:38:04.141] [bmv2] [T] [thread 9493] [38.0] [cxt 0] Applying table 'tbl_basic187'
[16:38:04.141] [bmv2] [D] [thread 9493] [38.0] [cxt 0] Looking up key:

[16:38:04.141] [bmv2] [D] [thread 9493] [38.0] [cxt 0] Table 'tbl_basic187': miss
[16:38:04.141] [bmv2] [D] [thread 9493] [38.0] [cxt 0] Action entry is basic187 - 
[16:38:04.141] [bmv2] [T] [thread 9493] [38.0] [cxt 0] Action basic187
[16:38:04.141] [bmv2] [T] [thread 9493] [38.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:38:04.142] [bmv2] [T] [thread 9493] [38.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:38:04.142] [bmv2] [T] [thread 9493] [38.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:38:04.142] [bmv2] [T] [thread 9493] [38.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:38:04.142] [bmv2] [T] [thread 9493] [38.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:38:04.142] [bmv2] [D] [thread 9493] [38.0] [cxt 0] Looking up key:

[16:38:04.142] [bmv2] [D] [thread 9493] [38.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:38:04.142] [bmv2] [D] [thread 9493] [38.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:38:04.142] [bmv2] [T] [thread 9493] [38.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:38:04.143] [bmv2] [T] [thread 9493] [38.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:38:04.143] [bmv2] [T] [thread 9493] [38.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:38:04.143] [bmv2] [T] [thread 9493] [38.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:38:04.143] [bmv2] [T] [thread 9493] [38.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:38:04.143] [bmv2] [T] [thread 9493] [38.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:38:04.143] [bmv2] [T] [thread 9493] [38.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:38:04.143] [bmv2] [T] [thread 9493] [38.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:38:04.143] [bmv2] [T] [thread 9493] [38.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:38:04.143] [bmv2] [T] [thread 9493] [38.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:38:04.144] [bmv2] [T] [thread 9493] [38.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:38:04.144] [bmv2] [T] [thread 9493] [38.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:38:04.144] [bmv2] [D] [thread 9493] [38.0] [cxt 0] Pipeline 'ingress': end
[16:38:04.144] [bmv2] [D] [thread 9493] [38.0] [cxt 0] Egress port is 0
[16:38:04.144] [bmv2] [D] [thread 9493] [39.0] [cxt 0] Processing packet received on port 3
[16:38:04.144] [bmv2] [D] [thread 9493] [39.0] [cxt 0] Parser 'parser': start
[16:38:04.144] [bmv2] [D] [thread 9493] [39.0] [cxt 0] Parser 'parser' entering state 'start'
[16:38:04.144] [bmv2] [D] [thread 9493] [39.0] [cxt 0] Extracting header 'ethernet'
[16:38:04.144] [bmv2] [D] [thread 9493] [39.0] [cxt 0] Parser state 'start': key is 86dd
[16:38:04.144] [bmv2] [T] [thread 9493] [39.0] [cxt 0] Bytes parsed: 14
[16:38:04.145] [bmv2] [D] [thread 9493] [39.0] [cxt 0] Parser 'parser': end
[16:38:04.145] [bmv2] [D] [thread 9493] [39.0] [cxt 0] Pipeline 'ingress': start
[16:38:04.145] [bmv2] [T] [thread 9493] [39.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:38:04.145] [bmv2] [T] [thread 9493] [39.0] [cxt 0] Applying table 'tbl_basic187'
[16:38:04.145] [bmv2] [D] [thread 9493] [39.0] [cxt 0] Looking up key:

[16:38:04.145] [bmv2] [D] [thread 9493] [39.0] [cxt 0] Table 'tbl_basic187': miss
[16:38:04.145] [bmv2] [D] [thread 9493] [39.0] [cxt 0] Action entry is basic187 - 
[16:38:04.145] [bmv2] [T] [thread 9493] [39.0] [cxt 0] Action basic187
[16:38:04.144] [bmv2] [D] [thread 9494] [38.0] [cxt 0] Pipeline 'egress': start
[16:38:04.146] [bmv2] [D] [thread 9494] [38.0] [cxt 0] Pipeline 'egress': end
[16:38:04.146] [bmv2] [D] [thread 9494] [38.0] [cxt 0] Deparser 'deparser': start
[16:38:04.146] [bmv2] [T] [thread 9494] [38.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:38:04.146] [bmv2] [D] [thread 9494] [38.0] [cxt 0] Deparsing header 'ethernet'
[16:38:04.146] [bmv2] [D] [thread 9494] [38.0] [cxt 0] Deparsing header 'int_pai'
[16:38:04.146] [bmv2] [D] [thread 9494] [38.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:38:04.146] [bmv2] [D] [thread 9494] [38.0] [cxt 0] Deparser 'deparser': end
[16:38:04.146] [bmv2] [T] [thread 9493] [39.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:38:04.146] [bmv2] [T] [thread 9493] [39.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:38:04.146] [bmv2] [T] [thread 9493] [39.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:38:04.146] [bmv2] [T] [thread 9493] [39.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:38:04.146] [bmv2] [T] [thread 9493] [39.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:38:04.147] [bmv2] [D] [thread 9493] [39.0] [cxt 0] Looking up key:

[16:38:04.147] [bmv2] [D] [thread 9493] [39.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:38:04.147] [bmv2] [D] [thread 9493] [39.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:38:04.147] [bmv2] [T] [thread 9493] [39.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:38:04.147] [bmv2] [T] [thread 9493] [39.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:38:04.147] [bmv2] [T] [thread 9493] [39.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:38:04.147] [bmv2] [T] [thread 9493] [39.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:38:04.147] [bmv2] [T] [thread 9493] [39.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:38:04.147] [bmv2] [T] [thread 9493] [39.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:38:04.147] [bmv2] [T] [thread 9493] [39.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:38:04.147] [bmv2] [T] [thread 9493] [39.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:38:04.147] [bmv2] [T] [thread 9493] [39.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:38:04.147] [bmv2] [T] [thread 9493] [39.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:38:04.147] [bmv2] [T] [thread 9493] [39.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:38:04.148] [bmv2] [T] [thread 9493] [39.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:38:04.148] [bmv2] [D] [thread 9493] [39.0] [cxt 0] Pipeline 'ingress': end
[16:38:04.148] [bmv2] [D] [thread 9493] [39.0] [cxt 0] Egress port is 0
[16:38:04.148] [bmv2] [D] [thread 9494] [39.0] [cxt 0] Pipeline 'egress': start
[16:38:04.148] [bmv2] [D] [thread 9494] [39.0] [cxt 0] Pipeline 'egress': end
[16:38:04.148] [bmv2] [D] [thread 9494] [39.0] [cxt 0] Deparser 'deparser': start
[16:38:04.148] [bmv2] [T] [thread 9494] [39.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:38:04.148] [bmv2] [D] [thread 9494] [39.0] [cxt 0] Deparsing header 'ethernet'
[16:38:04.148] [bmv2] [D] [thread 9494] [39.0] [cxt 0] Deparsing header 'int_pai'
[16:38:04.148] [bmv2] [D] [thread 9494] [39.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:38:04.146] [bmv2] [D] [thread 9498] [38.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:38:04.148] [bmv2] [D] [thread 9494] [39.0] [cxt 0] Deparser 'deparser': end
[16:38:04.148] [bmv2] [D] [thread 9498] [39.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:38:08.234] [bmv2] [D] [thread 9493] [40.0] [cxt 0] Processing packet received on port 2
[16:38:08.234] [bmv2] [D] [thread 9493] [40.0] [cxt 0] Parser 'parser': start
[16:38:08.235] [bmv2] [D] [thread 9493] [40.0] [cxt 0] Parser 'parser' entering state 'start'
[16:38:08.235] [bmv2] [D] [thread 9493] [40.0] [cxt 0] Extracting header 'ethernet'
[16:38:08.235] [bmv2] [D] [thread 9493] [40.0] [cxt 0] Parser state 'start': key is 86dd
[16:38:08.235] [bmv2] [T] [thread 9493] [40.0] [cxt 0] Bytes parsed: 14
[16:38:08.235] [bmv2] [D] [thread 9493] [40.0] [cxt 0] Parser 'parser': end
[16:38:08.236] [bmv2] [D] [thread 9493] [40.0] [cxt 0] Pipeline 'ingress': start
[16:38:08.236] [bmv2] [T] [thread 9493] [40.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:38:08.236] [bmv2] [T] [thread 9493] [40.0] [cxt 0] Applying table 'tbl_basic187'
[16:38:08.236] [bmv2] [D] [thread 9493] [40.0] [cxt 0] Looking up key:

[16:38:08.237] [bmv2] [D] [thread 9493] [40.0] [cxt 0] Table 'tbl_basic187': miss
[16:38:08.237] [bmv2] [D] [thread 9493] [40.0] [cxt 0] Action entry is basic187 - 
[16:38:08.237] [bmv2] [T] [thread 9493] [40.0] [cxt 0] Action basic187
[16:38:08.237] [bmv2] [T] [thread 9493] [40.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:38:08.237] [bmv2] [T] [thread 9493] [40.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:38:08.237] [bmv2] [T] [thread 9493] [40.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:38:08.238] [bmv2] [T] [thread 9493] [40.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:38:08.238] [bmv2] [T] [thread 9493] [40.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:38:08.238] [bmv2] [D] [thread 9493] [40.0] [cxt 0] Looking up key:

[16:38:08.239] [bmv2] [D] [thread 9493] [40.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:38:08.239] [bmv2] [D] [thread 9493] [40.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:38:08.239] [bmv2] [T] [thread 9493] [40.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:38:08.239] [bmv2] [T] [thread 9493] [40.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:38:08.239] [bmv2] [T] [thread 9493] [40.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:38:08.239] [bmv2] [T] [thread 9493] [40.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:38:08.239] [bmv2] [T] [thread 9493] [40.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:38:08.239] [bmv2] [T] [thread 9493] [40.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:38:08.240] [bmv2] [T] [thread 9493] [40.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:38:08.240] [bmv2] [T] [thread 9493] [40.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:38:08.240] [bmv2] [T] [thread 9493] [40.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:38:08.240] [bmv2] [T] [thread 9493] [40.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:38:08.240] [bmv2] [T] [thread 9493] [40.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:38:08.240] [bmv2] [T] [thread 9493] [40.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:38:08.240] [bmv2] [D] [thread 9493] [40.0] [cxt 0] Pipeline 'ingress': end
[16:38:08.240] [bmv2] [D] [thread 9493] [40.0] [cxt 0] Egress port is 0
[16:38:08.240] [bmv2] [D] [thread 9493] [41.0] [cxt 0] Processing packet received on port 3
[16:38:08.240] [bmv2] [D] [thread 9493] [41.0] [cxt 0] Parser 'parser': start
[16:38:08.240] [bmv2] [D] [thread 9493] [41.0] [cxt 0] Parser 'parser' entering state 'start'
[16:38:08.240] [bmv2] [D] [thread 9494] [40.0] [cxt 0] Pipeline 'egress': start
[16:38:08.241] [bmv2] [D] [thread 9494] [40.0] [cxt 0] Pipeline 'egress': end
[16:38:08.241] [bmv2] [D] [thread 9494] [40.0] [cxt 0] Deparser 'deparser': start
[16:38:08.241] [bmv2] [T] [thread 9494] [40.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:38:08.241] [bmv2] [D] [thread 9494] [40.0] [cxt 0] Deparsing header 'ethernet'
[16:38:08.241] [bmv2] [D] [thread 9494] [40.0] [cxt 0] Deparsing header 'int_pai'
[16:38:08.241] [bmv2] [D] [thread 9494] [40.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:38:08.241] [bmv2] [D] [thread 9494] [40.0] [cxt 0] Deparser 'deparser': end
[16:38:08.240] [bmv2] [D] [thread 9493] [41.0] [cxt 0] Extracting header 'ethernet'
[16:38:08.241] [bmv2] [D] [thread 9493] [41.0] [cxt 0] Parser state 'start': key is 86dd
[16:38:08.241] [bmv2] [T] [thread 9493] [41.0] [cxt 0] Bytes parsed: 14
[16:38:08.241] [bmv2] [D] [thread 9498] [40.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:38:08.241] [bmv2] [D] [thread 9493] [41.0] [cxt 0] Parser 'parser': end
[16:38:08.242] [bmv2] [D] [thread 9493] [41.0] [cxt 0] Pipeline 'ingress': start
[16:38:08.242] [bmv2] [T] [thread 9493] [41.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:38:08.242] [bmv2] [T] [thread 9493] [41.0] [cxt 0] Applying table 'tbl_basic187'
[16:38:08.243] [bmv2] [D] [thread 9493] [41.0] [cxt 0] Looking up key:

[16:38:08.243] [bmv2] [D] [thread 9493] [41.0] [cxt 0] Table 'tbl_basic187': miss
[16:38:08.243] [bmv2] [D] [thread 9493] [41.0] [cxt 0] Action entry is basic187 - 
[16:38:08.243] [bmv2] [T] [thread 9493] [41.0] [cxt 0] Action basic187
[16:38:08.243] [bmv2] [T] [thread 9493] [41.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:38:08.243] [bmv2] [T] [thread 9493] [41.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:38:08.243] [bmv2] [T] [thread 9493] [41.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:38:08.243] [bmv2] [T] [thread 9493] [41.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:38:08.243] [bmv2] [T] [thread 9493] [41.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:38:08.243] [bmv2] [D] [thread 9493] [41.0] [cxt 0] Looking up key:

[16:38:08.243] [bmv2] [D] [thread 9493] [41.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:38:08.243] [bmv2] [D] [thread 9493] [41.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:38:08.243] [bmv2] [T] [thread 9493] [41.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:38:08.243] [bmv2] [T] [thread 9493] [41.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:38:08.243] [bmv2] [T] [thread 9493] [41.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:38:08.243] [bmv2] [T] [thread 9493] [41.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:38:08.243] [bmv2] [T] [thread 9493] [41.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:38:08.243] [bmv2] [T] [thread 9493] [41.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:38:08.244] [bmv2] [T] [thread 9493] [41.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:38:08.244] [bmv2] [T] [thread 9493] [41.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:38:08.244] [bmv2] [T] [thread 9493] [41.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:38:08.244] [bmv2] [T] [thread 9493] [41.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:38:08.244] [bmv2] [T] [thread 9493] [41.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:38:08.244] [bmv2] [T] [thread 9493] [41.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:38:08.244] [bmv2] [D] [thread 9493] [41.0] [cxt 0] Pipeline 'ingress': end
[16:38:08.244] [bmv2] [D] [thread 9493] [41.0] [cxt 0] Egress port is 0
[16:38:08.244] [bmv2] [D] [thread 9494] [41.0] [cxt 0] Pipeline 'egress': start
[16:38:08.244] [bmv2] [D] [thread 9494] [41.0] [cxt 0] Pipeline 'egress': end
[16:38:08.244] [bmv2] [D] [thread 9494] [41.0] [cxt 0] Deparser 'deparser': start
[16:38:08.244] [bmv2] [T] [thread 9494] [41.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:38:08.245] [bmv2] [D] [thread 9494] [41.0] [cxt 0] Deparsing header 'ethernet'
[16:38:08.245] [bmv2] [D] [thread 9494] [41.0] [cxt 0] Deparsing header 'int_pai'
[16:38:08.245] [bmv2] [D] [thread 9494] [41.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:38:08.245] [bmv2] [D] [thread 9494] [41.0] [cxt 0] Deparser 'deparser': end
[16:38:08.245] [bmv2] [D] [thread 9498] [41.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:38:10.285] [bmv2] [D] [thread 9493] [42.0] [cxt 0] Processing packet received on port 1
[16:38:10.285] [bmv2] [D] [thread 9493] [42.0] [cxt 0] Parser 'parser': start
[16:38:10.285] [bmv2] [D] [thread 9493] [42.0] [cxt 0] Parser 'parser' entering state 'start'
[16:38:10.285] [bmv2] [D] [thread 9493] [42.0] [cxt 0] Extracting header 'ethernet'
[16:38:10.286] [bmv2] [D] [thread 9493] [42.0] [cxt 0] Parser state 'start': key is 86dd
[16:38:10.286] [bmv2] [T] [thread 9493] [42.0] [cxt 0] Bytes parsed: 14
[16:38:10.286] [bmv2] [D] [thread 9493] [42.0] [cxt 0] Parser 'parser': end
[16:38:10.286] [bmv2] [D] [thread 9493] [42.0] [cxt 0] Pipeline 'ingress': start
[16:38:10.286] [bmv2] [T] [thread 9493] [42.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:38:10.286] [bmv2] [T] [thread 9493] [42.0] [cxt 0] Applying table 'tbl_basic187'
[16:38:10.286] [bmv2] [D] [thread 9493] [42.0] [cxt 0] Looking up key:

[16:38:10.286] [bmv2] [D] [thread 9493] [42.0] [cxt 0] Table 'tbl_basic187': miss
[16:38:10.287] [bmv2] [D] [thread 9493] [42.0] [cxt 0] Action entry is basic187 - 
[16:38:10.287] [bmv2] [T] [thread 9493] [42.0] [cxt 0] Action basic187
[16:38:10.287] [bmv2] [T] [thread 9493] [42.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:38:10.287] [bmv2] [T] [thread 9493] [42.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:38:10.287] [bmv2] [T] [thread 9493] [42.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:38:10.287] [bmv2] [T] [thread 9493] [42.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:38:10.287] [bmv2] [T] [thread 9493] [42.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:38:10.287] [bmv2] [D] [thread 9493] [42.0] [cxt 0] Looking up key:

[16:38:10.287] [bmv2] [D] [thread 9493] [42.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:38:10.287] [bmv2] [D] [thread 9493] [42.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:38:10.287] [bmv2] [T] [thread 9493] [42.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:38:10.288] [bmv2] [T] [thread 9493] [42.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:38:10.288] [bmv2] [T] [thread 9493] [42.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:38:10.288] [bmv2] [T] [thread 9493] [42.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:38:10.288] [bmv2] [T] [thread 9493] [42.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:38:10.288] [bmv2] [T] [thread 9493] [42.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:38:10.288] [bmv2] [T] [thread 9493] [42.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:38:10.288] [bmv2] [T] [thread 9493] [42.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:38:10.288] [bmv2] [T] [thread 9493] [42.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:38:10.288] [bmv2] [T] [thread 9493] [42.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:38:10.288] [bmv2] [T] [thread 9493] [42.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:38:10.288] [bmv2] [T] [thread 9493] [42.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:38:10.288] [bmv2] [D] [thread 9493] [42.0] [cxt 0] Pipeline 'ingress': end
[16:38:10.289] [bmv2] [D] [thread 9493] [42.0] [cxt 0] Egress port is 0
[16:38:10.289] [bmv2] [D] [thread 9494] [42.0] [cxt 0] Pipeline 'egress': start
[16:38:10.289] [bmv2] [D] [thread 9494] [42.0] [cxt 0] Pipeline 'egress': end
[16:38:10.289] [bmv2] [D] [thread 9494] [42.0] [cxt 0] Deparser 'deparser': start
[16:38:10.289] [bmv2] [T] [thread 9494] [42.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:38:10.289] [bmv2] [D] [thread 9494] [42.0] [cxt 0] Deparsing header 'ethernet'
[16:38:10.289] [bmv2] [D] [thread 9494] [42.0] [cxt 0] Deparsing header 'int_pai'
[16:38:10.289] [bmv2] [D] [thread 9494] [42.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:38:10.290] [bmv2] [D] [thread 9494] [42.0] [cxt 0] Deparser 'deparser': end
[16:38:10.290] [bmv2] [D] [thread 9498] [42.0] [cxt 0] Transmitting packet of size 93 out of port 0
