read -sv run_verilog_mid/adder_32b_9_97_693a974d774a4896b1ad8eef61266107.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_97_693a974d774a4896b1ad8eef61266107_yosys.v
