Info: Generated by version: 23.3 build 104
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /research/yans3/m5_impl_new/hardware_test_design/IP/fifo_cdc_to_mc_axi4/fifo_cdc_to_mc_axi4.ip --block-symbol-file --output-directory=/research/yans3/m5_impl_new/hardware_test_design/IP/fifo_cdc_to_mc_axi4/fifo_cdc_to_mc_axi4 --family="Agilex 7" --part=AGIB027R29A1E2VR3
: fifo_cdc_to_mc_axi4.fifo_0: Targeting device family: Agilex 7.
: fifo_cdc_to_mc_axi4.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: fifo_cdc_to_mc_axi4.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: fifo_cdc_to_mc_axi4.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: fifo_cdc_to_mc_axi4.fifo_0: Embedded set_false_path assignment is disabled.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /research/yans3/m5_impl_new/hardware_test_design/IP/fifo_cdc_to_mc_axi4/fifo_cdc_to_mc_axi4.ip --synthesis=VERILOG --output-directory=/research/yans3/m5_impl_new/hardware_test_design/IP/fifo_cdc_to_mc_axi4/fifo_cdc_to_mc_axi4 --family="Agilex 7" --part=AGIB027R29A1E2VR3
: fifo_cdc_to_mc_axi4.fifo_0: Targeting device family: Agilex 7.
: fifo_cdc_to_mc_axi4.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: fifo_cdc_to_mc_axi4.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: fifo_cdc_to_mc_axi4.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: fifo_cdc_to_mc_axi4.fifo_0: Embedded set_false_path assignment is disabled.
Info: fifo_cdc_to_mc_axi4: "Transforming system: fifo_cdc_to_mc_axi4"
Info: fifo_cdc_to_mc_axi4: "Naming system components in system: fifo_cdc_to_mc_axi4"
Info: fifo_cdc_to_mc_axi4: "Processing generation queue"
Info: fifo_cdc_to_mc_axi4: "Generating: fifo_cdc_to_mc_axi4"
Info: fifo_cdc_to_mc_axi4: "Generating: fifo_cdc_to_mc_axi4_fifo_1923_jz4pbri"
Info: fifo_cdc_to_mc_axi4: Done "fifo_cdc_to_mc_axi4" with 2 modules, 3 files
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in fifo_cdc_to_mc_axi4. No files generated.
Info: Finished: Generate IP Core Documentation
