<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE register
  PUBLIC "-//Atmel//DTD DITA SIDSC Component//EN" "C:\projects\ipdm\solution\dita\dita-1.2\atmel\dtd\atmel-sidsc-component.dtd">
<register id="d3e506"><registerName>PLLREFFB</registerName><registerNameMore><registerNameFull>PLLREFFB</registerNameFull></registerNameMore><registerBody><registerDescription>PLL reference and feedback registers</registerDescription><registerProperties><registerPropset><addressOffset>0x10</addressOffset><registerSize>32</registerSize><registerAccess>read-write</registerAccess><registerResetValue>0x0</registerResetValue><bitOrder>descending</bitOrder></registerPropset></registerProperties></registerBody><bitField id="d3e517"><bitFieldName>DESKEW</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>DESKEW - PLL Deskew mode select</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>0</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e532"><bitFieldName>FOUTFB_SELMUX_EN</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>FOUTFBEN - FOUT Feedback clock select enable</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>1</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e547"><bitFieldName>FB_CLK_SEL</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>FBCKSEL[3:0] - Feedback clock select</p><p> *	Selects the feedback clock form one of the post divider outputs (before</p><p> *	the BYPASSPOST mux) or from one of eight VCO phases</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>4</bitWidth><bitOffset>4</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e567"><bitFieldName>SYNC_REFDIV_EN</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Enable SYNCREFDIV mode</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>8</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e582"><bitFieldName>SYNC_REFDIV_EXT_SEL</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Select external SYNCREFDIV signal</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>9</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e597"><bitFieldName>REFDIV</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>REFDIV[5:0] - Reference divide value (1 to 63). Frequency into PFD is FREF/REFDIV</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>6</bitWidth><bitOffset>16</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField></register>