[INF:CM0023] Creating log file ../../build/regression/Assert/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<50> s<49> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<dut> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:12> el<1:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:13>
n<> u<6> t<Module_nonansi_header> p<47> c<2> s<46> l<1:1> el<1:14>
n<> u<7> t<Edge_Posedge> p<12> s<11> l<4:21> el<4:28>
n<Clock> u<8> t<StringConst> p<9> l<4:29> el<4:34>
n<> u<9> t<Primary_literal> p<10> c<8> l<4:29> el<4:34>
n<> u<10> t<Primary> p<11> c<9> l<4:29> el<4:34>
n<> u<11> t<Expression> p<12> c<10> l<4:29> el<4:34>
n<> u<12> t<Event_expression> p<13> c<7> l<4:21> el<4:34>
n<> u<13> t<Clocking_event> p<36> c<12> s<35> l<4:19> el<4:35>
n<strap_en_i> u<14> t<StringConst> p<15> l<4:37> el<4:47>
n<> u<15> t<Primary_literal> p<16> c<14> l<4:37> el<4:47>
n<> u<16> t<Primary> p<17> c<15> l<4:37> el<4:47>
n<> u<17> t<Expression> p<18> c<16> l<4:37> el<4:47>
n<> u<18> t<Expression_or_dist> p<19> c<17> l<4:37> el<4:47>
n<> u<19> t<Sequence_expr> p<35> c<18> s<34> l<4:37> el<4:47>
n<##0> u<20> t<Pound_Pound_delay> p<21> l<4:52> el<4:55>
n<> u<21> t<Cycle_delay_range> p<32> c<20> s<31> l<4:52> el<4:55>
n<strap_en_i> u<22> t<StringConst> p<23> l<4:57> el<4:67>
n<> u<23> t<Primary_literal> p<24> c<22> l<4:57> el<4:67>
n<> u<24> t<Primary> p<25> c<23> l<4:57> el<4:67>
n<> u<25> t<Expression> p<27> c<24> l<4:57> el<4:67>
n<> u<26> t<Unary_Not> p<27> s<25> l<4:56> el<4:57>
n<> u<27> t<Expression> p<28> c<26> l<4:56> el<4:67>
n<> u<28> t<Expression_or_dist> p<31> c<27> s<30> l<4:56> el<4:67>
n<> u<29> t<Consecutive_repetition> p<30> l<4:68> el<4:71>
n<> u<30> t<Boolean_abbrev> p<31> c<29> l<4:68> el<4:71>
n<> u<31> t<Sequence_expr> p<32> c<28> l<4:56> el<4:71>
n<> u<32> t<Sequence_expr> p<33> c<21> l<4:52> el<4:71>
n<> u<33> t<Property_expr> p<35> c<32> l<4:52> el<4:71>
n<> u<34> t<NON_OVERLAP_IMPLY> p<35> s<33> l<4:48> el<4:51>
n<> u<35> t<Property_expr> p<36> c<19> l<4:37> el<4:71>
n<> u<36> t<Property_spec> p<39> c<13> s<38> l<4:19> el<4:71>
n<> u<37> t<Statement_or_null> p<38> l<4:72> el<4:73>
n<> u<38> t<Action_block> p<39> c<37> l<4:72> el<4:73>
n<> u<39> t<Assert_property_statement> p<40> c<36> l<4:1> el<4:73>
n<> u<40> t<Concurrent_assertion_statement> p<41> c<39> l<4:1> el<4:73>
n<> u<41> t<Concurrent_assertion_item> p<42> c<40> l<4:1> el<4:73>
n<> u<42> t<Assertion_item> p<43> c<41> l<4:1> el<4:73>
n<> u<43> t<Module_common_item> p<44> c<42> l<4:1> el<4:73>
n<> u<44> t<Module_or_generate_item> p<45> c<43> l<4:1> el<4:73>
n<> u<45> t<Non_port_module_item> p<46> c<44> l<4:1> el<4:73>
n<> u<46> t<Module_item> p<47> c<45> l<4:1> el<4:73>
n<> u<47> t<Module_declaration> p<48> c<6> l<1:1> el<7:10>
n<> u<48> t<Description> p<49> c<47> l<1:1> el<7:10>
n<> u<49> t<Source_text> p<50> c<48> l<1:1> el<7:10>
n<> u<50> t<Top_level_rule> c<1> l<1:1> el<8:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@dut".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/Assert/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/Assert/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/Assert/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiAssertion:
  \_assert_stmt: (work@dut), line:4:1, endln:4:73
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:7:10
    |vpiFullName:work@dut
    |vpiProperty:
    \_property_spec: , line:4:19, endln:4:71
      |vpiPropertyExpr:
      \_operation: , line:4:21, endln:4:34
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (Clock), line:4:29, endln:4:34
          |vpiParent:
          \_operation: , line:4:21, endln:4:34
          |vpiName:Clock
          |vpiActual:
          \_logic_net: (Clock)
|uhdmtopModules:
\_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:7:10
  |vpiName:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiNet:
  \_logic_net: (Clock)
    |vpiName:Clock
    |vpiNetType:1
  |vpiAssertion:
  \_assert_stmt: (work@dut), line:4:1, endln:4:73
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:7:10
    |vpiFullName:work@dut
    |vpiProperty:
    \_property_spec: , line:4:19, endln:4:71
      |vpiParent:
      \_assert_stmt: (work@dut), line:4:1, endln:4:73
      |vpiPropertyExpr:
      \_operation: , line:4:21, endln:4:34
        |vpiParent:
        \_property_spec: , line:4:19, endln:4:71
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@dut.Clock), line:4:29, endln:4:34
          |vpiParent:
          \_operation: , line:4:21, endln:4:34
          |vpiName:Clock
          |vpiFullName:work@dut.Clock
          |vpiActual:
          \_logic_net: (Clock)
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/Assert/dut.sv | ${SURELOG_DIR}/build/regression/Assert/roundtrip/dut_000.sv | 1 | 7 | 

