<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>xplain-bc: chip/at90usb1287/include/chip/regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>chip/at90usb1287/include/chip/regs.h</h1><a href="chip_2at90usb1287_2include_2chip_2regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00039"></a>00039 <span class="preprocessor">#ifndef CHIP_REGS_H_INCLUDED</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="preprocessor">#define CHIP_REGS_H_INCLUDED</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span>
<a name="l00042"></a>00042 <span class="preprocessor">#include &lt;<a class="code" href="arch_2avr8_2include_2arch_2io_8h.html" title="AVR I/O read/write functions.">arch/io.h</a>&gt;</span>
<a name="l00043"></a>00043 
<a name="l00044"></a>00044 <span class="comment">/* All register addresses are memory mapped */</span>
<a name="l00045"></a>00045 <span class="preprocessor">#define AVR_REG_PINA    0x20</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_DDRA    0x21</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_PORTA   0x22</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_PINB    0x23</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_DDRB    0x24</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_PORTB   0x25</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_PINC    0x26</span>
<a name="l00052"></a>00052 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_DDRC    0x27</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_PORTC   0x28</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_PIND    0x29</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_DDRD    0x2A</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_PORTD   0x2B</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_PINE    0x2C</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_DDRE    0x2D</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_PORTE   0x2E</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_PINF    0x2F</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_DDRF    0x30</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_PORTF   0x31</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span>
<a name="l00064"></a>00064 <span class="preprocessor">#define AVR_REG_TIFR0   0x35</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_TIFR1   0x36</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_TIFR2   0x37</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_TIFR3   0x38</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span>
<a name="l00069"></a>00069 <span class="preprocessor">#define AVR_REG_PCIFR   0x3B</span>
<a name="l00070"></a>00070 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_EIFR    0x3C</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_EIMSK   0x3D</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span>
<a name="l00073"></a>00073 <span class="preprocessor">#define AVR_REG_GPIOR0  0x3E</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span>
<a name="l00075"></a>00075 <span class="preprocessor">#define AVR_REG_EECR    0x3F</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_EEDR    0x40</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_EEARL   0x41</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_EEARH   0x42</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span>
<a name="l00080"></a>00080 <span class="preprocessor">#define AVR_REG_GTCCR   0x43</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span>
<a name="l00082"></a>00082 <span class="preprocessor">#define AVR_REG_TCCR0A  0x44</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_TCCR0B  0x45</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_TCNT0   0x46</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_OCR0A   0x47</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_OCR0B   0x48</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span>
<a name="l00088"></a>00088 <span class="preprocessor">#define AVR_REG_PLLCSR  0x49</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span>
<a name="l00090"></a>00090 <span class="preprocessor">#define AVR_REG_GPIOR1  0x4A</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_GPIOR2  0x4B</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span>
<a name="l00093"></a>00093 <span class="preprocessor">#define AVR_REG_SPCR    0x4C</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor"># define AVR_BF_SPCR_SPR_OFFSET         0</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor"># define AVR_BF_SPCR_SPR_SIZE           2</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor"># define AVR_BF_SPCR_CPHA_OFFSET        2</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor"># define AVR_BF_SPCR_CPOL_OFFSET        3</span>
<a name="l00098"></a><a class="code" href="chip_2at90usb1287_2include_2chip_2regs_8h.html#a901fca5aae10297fee37ca27babc9f4f">00098</a> <span class="preprocessor"></span><span class="preprocessor"># define AVR_BF_SPCR_MODE_OFFSET        2       //!&lt; Mode covering CPHA and CPOL</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor"># define AVR_BF_SPCR_MODE_SIZE          2</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor"># define AVR_BF_SPCR_MSTR_OFFSET        4</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor"># define AVR_BF_SPCR_DORD_OFFSET        5</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor"># define AVR_BF_SPCR_SPE_OFFSET         6</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor"># define AVR_BF_SPCR_SPIE_OFFSET        7</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_SPSR    0x4D</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor"># define AVR_BF_SPSR_SPI2X_OFFSET       0</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="preprocessor"># define AVR_BF_SPSR_WCOL_OFFSET        6</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor"># define AVR_BF_SPSR_SPIF_OFFSET        7</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_SPDR    0x4E</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span>
<a name="l00110"></a>00110 <span class="preprocessor">#define AVR_REG_ACSR    0x50</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span>
<a name="l00112"></a>00112 <span class="preprocessor">#define AVR_REG_OCDR    0x51</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_MONDR   0x51</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span>
<a name="l00115"></a>00115 <span class="preprocessor">#define AVR_REG_SMCR    0x53</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span>
<a name="l00117"></a><a class="code" href="chip_2at90usb1287_2include_2chip_2regs_8h.html#af7fa50827497c5ed71f1416c644631c1">00117</a> <span class="preprocessor">#define AVR_REG_MCUSR   0x54              //!&lt; MCU reset cause register</span>
<a name="l00118"></a><a class="code" href="chip_2at90usb1287_2include_2chip_2regs_8h.html#ac1fef04f5b503761409294f9cf8fda76">00118</a> <span class="preprocessor"></span><span class="preprocessor"># define AVR_BF_MCUSR_PORF_OFFSET       0 //!&lt; Power-on reset flag</span>
<a name="l00119"></a><a class="code" href="chip_2at90usb1287_2include_2chip_2regs_8h.html#af9201d54098b6e5ac54cf2083b0fcc0a">00119</a> <span class="preprocessor"></span><span class="preprocessor"># define AVR_BF_MCUSR_EXTRF_OFFSET      1 //!&lt; External reset flag</span>
<a name="l00120"></a><a class="code" href="chip_2at90usb1287_2include_2chip_2regs_8h.html#aa3afd7b5e49f7bc625cea02f28df0cd7">00120</a> <span class="preprocessor"></span><span class="preprocessor"># define AVR_BF_MCUSR_BORF_OFFSET       2 //!&lt; Brown-out reset flag</span>
<a name="l00121"></a><a class="code" href="chip_2at90usb1287_2include_2chip_2regs_8h.html#a80273860b2e4ff97cbb904acc8ca181e">00121</a> <span class="preprocessor"></span><span class="preprocessor"># define AVR_BF_MCUSR_WDRF_OFFSET       3 //!&lt; Watchdog reset flag</span>
<a name="l00122"></a><a class="code" href="chip_2at90usb1287_2include_2chip_2regs_8h.html#a81a4a02fe558beec03218cad9b497fb7">00122</a> <span class="preprocessor"></span><span class="preprocessor"># define AVR_BF_MCUSR_JTRF_OFFSET       4 //!&lt; JTAG reset flag</span>
<a name="l00123"></a><a class="code" href="chip_2at90usb1287_2include_2chip_2regs_8h.html#a631e1879bfd10310a390d858b7e69a6e">00123</a> <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_MCUCR   0x55              //!&lt; MCU control register</span>
<a name="l00124"></a><a class="code" href="chip_2at90usb1287_2include_2chip_2regs_8h.html#a43f726180434f40f4bbe08cce654dc71">00124</a> <span class="preprocessor"></span><span class="preprocessor"># define AVR_BF_MCUCR_IVCE_OFFSET       0 //!&lt; Interrupt vector change enable</span>
<a name="l00125"></a><a class="code" href="chip_2at90usb1287_2include_2chip_2regs_8h.html#a24b09d2054c9679cf31ebbec7c60c7c8">00125</a> <span class="preprocessor"></span><span class="preprocessor"># define AVR_BF_MCUCR_IVSL_OFFSET       1 //!&lt; Interrupt vector select</span>
<a name="l00126"></a><a class="code" href="chip_2at90usb1287_2include_2chip_2regs_8h.html#a8974189d1c5f05ef6cb8f50a8143346b">00126</a> <span class="preprocessor"></span><span class="preprocessor"># define AVR_BF_MCUCR_PUD_OFFSET        4 //!&lt; Pull-up disable on all I/O pins</span>
<a name="l00127"></a><a class="code" href="chip_2at90usb1287_2include_2chip_2regs_8h.html#a93aa3cd77d0c9666a01a98a141119eff">00127</a> <span class="preprocessor"></span><span class="preprocessor"># define AVR_BF_MCUCR_JTD_OFFSET        7 //!&lt; JTAG interface disable</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span>
<a name="l00129"></a>00129 <span class="preprocessor">#define AVR_REG_SPMCSR  0x57</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_RAMPZ   0x5B</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_SPL     0x5D</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_SPH     0x5E</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_SREG    0x5F</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span>
<a name="l00135"></a>00135 <span class="preprocessor">#define AVR_REG_WDTCSR  0x60</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span>
<a name="l00137"></a>00137 <span class="preprocessor">#define AVR_REG_CLKPR   0x61</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_PRR0    0x64</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_PRR1    0x65</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_OSCCAL  0x66</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_PCICR   0x68</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_EICRA   0X69</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_EICRB   0x6A</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span>
<a name="l00145"></a>00145 <span class="preprocessor">#define AVR_REG_PCMSK0  0x6B</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_TIMSK0  0x6E</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_TIMSK1  0x6F</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_TIMSK2  0x70</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_TIMSK3  0x71</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span>
<a name="l00151"></a>00151 <span class="preprocessor">#define AVR_REG_XMCRA   0x74</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_XMCRB   0x75</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span>
<a name="l00154"></a>00154 <span class="preprocessor">#define AVR_REG_ADCL    0x78</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_ADCH    0x79</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_ADCSRA  0x7A</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_ADCSRB  0x7B</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_ADMUX   0x7C</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span>
<a name="l00160"></a>00160 <span class="preprocessor">#define AVR_REG_DIDR0   0x7E</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_DIDR1   0x7F</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span>
<a name="l00163"></a>00163 <span class="preprocessor">#define AVR_REG_TCCR1A  0x80</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_TCCR1B  0x81</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_TCCR1C  0x82</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_TCNT1L  0x84</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_TCNT1H  0x85</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_ICR1L   0x86</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_ICR1H   0x87</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_OCR1AL  0x88</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_OCR1AH  0x89</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_OCR1BL  0x8A</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_OCR1BH  0x8B</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_OCR1CL  0x8C</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_OCR1CH  0x8D</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span>
<a name="l00177"></a>00177 <span class="preprocessor">#define AVR_REG_TCCR3A  0x90</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_TCCR3B  0x91</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_TCCR3C  0x92</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_TCNT3L  0x94</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_TCNT3H  0x95</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_ICR3L   0x96</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_ICR3H   0x97</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_OCR3AL  0x98</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_OCR3AH  0x99</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_OCR3BL  0x9A</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_OCR3BH  0x9B</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_OCR3CL  0x9C</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_OCR3CH  0x9D</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span>
<a name="l00191"></a>00191 <span class="preprocessor">#define AVR_REG_UHCON   0x9E</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UHINT   0x9F</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UHIEN   0xA0</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UHADDR  0xA1</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UHFNUML 0xA2</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UHFNUMH 0xA3</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UHFLEN  0xA4</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UPINRQX 0xA5</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UPINTX  0xA6</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UPNUM   0xA7</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UPRST   0xA8</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UPCONX  0xA9</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UPCFG0X 0xAA</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UPCFG1X 0xAB</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UPSTAX  0xAC</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UPCFG2X 0xAD</span>
<a name="l00207"></a>00207 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UPIENX  0xAE</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UPDATX  0xAF</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span>
<a name="l00210"></a>00210 <span class="preprocessor">#define AVR_REG_TCCR2A  0xB0</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_TCCR2B  0xB1</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_TCNT2   0xB2</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_OCR2A   0xB3</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_OCR2B   0xB4</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span>
<a name="l00216"></a>00216 <span class="preprocessor">#define AVR_REG_ASSR    0xB6</span>
<a name="l00217"></a>00217 <span class="preprocessor"></span>
<a name="l00218"></a>00218 <span class="preprocessor">#define AVR_REG_TWBR    0xB8</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_TWSR    0xB9</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_TWAR    0xBA</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_TWDR    0xBB</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_TWCR    0xBC</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_TWAMR   0xBD</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span>
<a name="l00225"></a>00225 <span class="preprocessor">#define AVR_REG_UCSR1A  0xC8</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UCSR1B  0xC9</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UCSR1C  0xCA</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UBRR1L  0xCC</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UBRR1H  0xCD</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UDR1    0xCE</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span>
<a name="l00232"></a>00232 <span class="comment">/* Hack for broken register naming scheme; USART1 with non-existing USART0. */</span>
<a name="l00233"></a>00233 <span class="preprocessor">#define AVR_REG_UCSR0A  AVR_REG_UCSR1A</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UCSR0B  AVR_REG_UCSR1B</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UCSR0C  AVR_REG_UCSR1C</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UBRR0L  AVR_REG_UBRR1L</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UBRR0H  AVR_REG_UBRR1H</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UDR0    AVR_REG_UDR1</span>
<a name="l00239"></a>00239 <span class="preprocessor"></span>
<a name="l00240"></a>00240 <span class="preprocessor">#define AVR_REG_UHWCON  0xD7</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_USBCON  0xD8</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_USBSTA  0xD9</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_USBINT  0xDA</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_OTGCON  0xDD</span>
<a name="l00245"></a>00245 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_OTGIEN  0xDE</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_OTGINT  0xDF</span>
<a name="l00247"></a>00247 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UDCON   0xE0</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UDINT   0xE1</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UDIEN   0xE2</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UDADDR  0xE3</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UDFNUML 0xE4</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UDFNUMH 0xE5</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UDMFN   0xE6</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UEINTX  0xE8</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UENUM   0xE9</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UERST   0xEA</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UECONX  0xEB</span>
<a name="l00258"></a>00258 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UECFG0X 0xEC</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UECFG1X 0xED</span>
<a name="l00260"></a>00260 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UESTA0X 0xEE</span>
<a name="l00261"></a>00261 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UESTA1X 0xEF</span>
<a name="l00262"></a>00262 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UEIENX  0xF0</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UEDATX  0xF1</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UEBCLX  0xF2</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UEBCHX  0xF3</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UEINT   0xF4</span>
<a name="l00267"></a>00267 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UPERRX  0xF5</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UPBCLX  0xF6</span>
<a name="l00269"></a>00269 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UPBCHX  0xF7</span>
<a name="l00270"></a>00270 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_UPINT   0xF8</span>
<a name="l00271"></a>00271 <span class="preprocessor"></span><span class="preprocessor">#define AVR_REG_OTGTCON 0xF9</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span>
<a name="l00273"></a>00273 <span class="comment">/* PLLCSR bitfield definitions */</span>
<a name="l00274"></a>00274 <span class="preprocessor">#define AVR_BF_PLLCSR_PLOCK_SIZE        1</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_PLLCSR_PLOCK_OFFSET      0</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_PLLCSR_PLLE_SIZE         1</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_PLLCSR_PLLE_OFFSET       1</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_PLLCSR_PLLP0_SIZE        1</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_PLLCSR_PLLP0_OFFSET      2</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_PLLCSR_PLLP1_SIZE        1</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_PLLCSR_PLLP1_OFFSET      3</span>
<a name="l00282"></a>00282 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_PLLCSR_PLLP2_SIZE        1</span>
<a name="l00283"></a>00283 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_PLLCSR_PLLP2_OFFSET      4</span>
<a name="l00284"></a>00284 <span class="preprocessor"></span>
<a name="l00285"></a>00285 <span class="comment">/* UCSRxA bitfield definitions */</span>
<a name="l00286"></a>00286 <span class="preprocessor">#define AVR_BF_MPCM_SIZE        1</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_MPCM_OFFSET      0</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_U2X_SIZE         1</span>
<a name="l00289"></a>00289 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_U2X_OFFSET       1</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_UPE_SIZE         1</span>
<a name="l00291"></a>00291 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_UPE_OFFSET       2</span>
<a name="l00292"></a>00292 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_DOR_SIZE         1</span>
<a name="l00293"></a>00293 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_DOR_OFFSET       3</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_FE_SIZE          1</span>
<a name="l00295"></a>00295 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_FE_OFFSET        4</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_UDRE_SIZE        1</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_UDRE_OFFSET      5</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_TXC_SIZE         1</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_TXC_OFFSET       6</span>
<a name="l00300"></a>00300 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_RXC_SIZE         1</span>
<a name="l00301"></a>00301 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_RXC_OFFSET       7</span>
<a name="l00302"></a>00302 <span class="preprocessor"></span>
<a name="l00303"></a>00303 <span class="comment">/* UCSRxB bitfield definitions */</span>
<a name="l00304"></a>00304 <span class="preprocessor">#define AVR_BF_TXEN_SIZE        1</span>
<a name="l00305"></a>00305 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_TXEN_OFFSET      3</span>
<a name="l00306"></a>00306 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_RXEN_SIZE        1</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_RXEN_OFFSET      4</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_UDRIE_SIZE       1</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_UDRIE_OFFSET     5</span>
<a name="l00310"></a>00310 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_TXCIE_SIZE       1</span>
<a name="l00311"></a>00311 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_TXCIE_OFFSET     6</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_RXCIE_SIZE       1</span>
<a name="l00313"></a>00313 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_RXCIE_OFFSET     7</span>
<a name="l00314"></a>00314 <span class="preprocessor"></span>
<a name="l00315"></a>00315 <span class="comment">/* UCSRxC bitfield definitions */</span>
<a name="l00316"></a>00316 <span class="preprocessor">#define AVR_BF_UCSZ_SIZE        2</span>
<a name="l00317"></a>00317 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_UCSZ_OFFSET      1</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_USBS_SIZE        1</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_USBS_OFFSET      3</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_UPM_SIZE         2</span>
<a name="l00321"></a>00321 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF_UPM_OFFSET       4</span>
<a name="l00322"></a>00322 <span class="preprocessor"></span>
<a name="l00323"></a>00323 <span class="comment">/* Bit manipulation macros */</span>
<a name="l00324"></a>00324 <span class="preprocessor">#define AVR_BIT(name)                                   \</span>
<a name="l00325"></a>00325 <span class="preprocessor">        (1 &lt;&lt; AVR_BF_##name##_OFFSET)</span>
<a name="l00326"></a>00326 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BF(name,value)                              \</span>
<a name="l00327"></a>00327 <span class="preprocessor">        (((value) &amp; ((1 &lt;&lt; AVR_BF_##name##_SIZE) - 1))  \</span>
<a name="l00328"></a>00328 <span class="preprocessor">        &lt;&lt; AVR_BF_##name##_OFFSET)</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BFEXT(name,value)                           \</span>
<a name="l00330"></a>00330 <span class="preprocessor">        (((value) &gt;&gt; AVR_BF_##name##_OFFSET)            \</span>
<a name="l00331"></a>00331 <span class="preprocessor">        &amp; ((1 &lt;&lt; AVR_BF_##name##_SIZE) - 1))</span>
<a name="l00332"></a>00332 <span class="preprocessor"></span><span class="preprocessor">#define AVR_BFINS(name,value,old)                       \</span>
<a name="l00333"></a>00333 <span class="preprocessor">        (((old) &amp; ~(((1 &lt;&lt; AVR_BF_##name##_SIZE) - 1)   \</span>
<a name="l00334"></a>00334 <span class="preprocessor">        &lt;&lt; AVR_BF_##name##_OFFSET))                     \</span>
<a name="l00335"></a>00335 <span class="preprocessor">        | AVR_BF(name,value))</span>
<a name="l00336"></a>00336 <span class="preprocessor"></span>
<a name="l00337"></a>00337 <span class="preprocessor">#define avr_read_reg8(reg)                              \</span>
<a name="l00338"></a>00338 <span class="preprocessor">        mmio_read8((void *)(AVR_REG_##reg))</span>
<a name="l00339"></a>00339 <span class="preprocessor"></span><span class="preprocessor">#define avr_write_reg8(reg, value)                      \</span>
<a name="l00340"></a>00340 <span class="preprocessor">        mmio_write8((void *)(AVR_REG_##reg), value)</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span>
<a name="l00342"></a>00342 <span class="preprocessor">#endif </span><span class="comment">/* CHIP_REGS_H_INCLUDED */</span>
</pre></div></div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Apr 29 14:10:34 2010 for xplain-bc by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
