
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.114755                       # Number of seconds simulated
sim_ticks                                1114755225000                       # Number of ticks simulated
final_tick                               1114755225000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1181783                       # Simulator instruction rate (inst/s)
host_op_rate                                  1916416                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2613425758                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670492                       # Number of bytes of host memory used
host_seconds                                   426.55                       # Real time elapsed on the host
sim_insts                                   504088750                       # Number of instructions simulated
sim_ops                                     817446049                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1114755225000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        19804544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19827136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     18337472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18337472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           309446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              309799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        286523                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             286523                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              20266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           17765823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              17786089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         20266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            20266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        16449774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             16449774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        16449774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             20266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          17765823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             34235864                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1114755225000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1114755225000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   238245975                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64374644                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5921                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           999                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1114755225000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1114755225000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   677335179                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1114755225000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2229510450                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   504088750                       # Number of instructions committed
system.cpu.committedOps                     817446049                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             812629932                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1935                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452832                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46565886                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    812629932                       # number of integer instructions
system.cpu.num_fp_insts                          1935                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1822855467                       # number of times the integer registers were read
system.cpu.num_int_register_writes          705741271                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3763                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1476                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297557700                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279904573                       # number of times the CC registers were written
system.cpu.num_mem_refs                     302620616                       # number of memory refs
system.cpu.num_load_insts                   238245972                       # Number of load instructions
system.cpu.num_store_insts                   64374644                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2229510450                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          60772142                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1362107      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 505014316     61.78%     61.95% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.95% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448046      1.03%     62.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::MemRead                238245920     29.15%     92.12% # Class of executed instruction
system.cpu.op_class::MemWrite                64374233      7.88%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  52      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                411      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  817446049                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1114755225000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.825844                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           302620619                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682342                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            443.502846                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.825844                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999660                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999660                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          423                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         605923580                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        605923580                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1114755225000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    237630076                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       237630076                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64116973                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64116973                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     301747049                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        301747049                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    301747049                       # number of overall hits
system.cpu.dcache.overall_hits::total       301747049                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       615899                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        615899                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       257671                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       257671                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       873570                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         873570                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       873570                       # number of overall misses
system.cpu.dcache.overall_misses::total        873570                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 113904397000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 113904397000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  21705208000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21705208000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 135609605000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 135609605000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 135609605000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 135609605000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    238245975                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    238245975                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64374644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64374644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    302620619                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    302620619                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    302620619                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    302620619                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004003                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004003                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002887                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002887                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002887                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002887                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 184940.058354                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 184940.058354                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 84236.130570                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84236.130570                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 155236.105864                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 155236.105864                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 155236.105864                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 155236.105864                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       657264                       # number of writebacks
system.cpu.dcache.writebacks::total            657264                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       615899                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       615899                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       257671                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       257671                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       873570                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       873570                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       873570                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       873570                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 113288498000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 113288498000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  21447537000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21447537000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 134736035000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134736035000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 134736035000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134736035000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002887                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002887                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002887                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002887                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 183940.058354                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 183940.058354                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 83236.130570                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83236.130570                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 154236.105864                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 154236.105864                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 154236.105864                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 154236.105864                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681830                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1114755225000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1114755225000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1114755225000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.482297                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677335179                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               353                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1918796.541076                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   279.482297                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.545864                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.545864                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.601562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354670711                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354670711                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1114755225000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    677334826                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677334826                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677334826                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677334826                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677334826                       # number of overall hits
system.cpu.icache.overall_hits::total       677334826                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          353                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           353                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          353                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            353                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          353                       # number of overall misses
system.cpu.icache.overall_misses::total           353                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     63748000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     63748000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     63748000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     63748000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     63748000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     63748000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677335179                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677335179                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677335179                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677335179                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677335179                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677335179                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 180589.235127                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 180589.235127                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 180589.235127                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 180589.235127                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 180589.235127                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 180589.235127                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          353                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          353                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          353                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          353                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     63395000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63395000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     63395000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63395000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     63395000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63395000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 179589.235127                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 179589.235127                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 179589.235127                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 179589.235127                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 179589.235127                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 179589.235127                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1114755225000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1114755225000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1114755225000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.626624                       # Cycle average of tags in use
system.l2.tags.total_refs                     1555798                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518816                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.998747                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.944791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.917944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2043.763888                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000448                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998841                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          449                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1522                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12965200                       # Number of tag accesses
system.l2.tags.data_accesses                 12965200                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1114755225000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       657264                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657264                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            191228                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               191228                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3009                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3009                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         160973                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            160973                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                163982                       # number of demand (read+write) hits
system.l2.demand_hits::total                   163982                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               163982                       # number of overall hits
system.l2.overall_hits::total                  163982                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63434                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63434                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           353                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              353                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       454926                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          454926                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 353                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              518360                       # number of demand (read+write) misses
system.l2.demand_misses::total                 518713                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                353                       # number of overall misses
system.l2.overall_misses::cpu.data             518360                       # number of overall misses
system.l2.overall_misses::total                518713                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  19021541000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19021541000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     62863500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     62863500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 110674432500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 110674432500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      62863500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  129695973500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     129758837000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     62863500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 129695973500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    129758837000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       657264                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657264                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        191228                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           191228                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66443                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66443                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       615899                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        615899                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               353                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            682342                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               682695                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              353                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           682342                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              682695                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.954713                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.954713                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738637                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738637                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759678                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.759802                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759678                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.759802                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 299863.495917                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 299863.495917                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 178083.569405                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 178083.569405                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 243280.077419                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 243280.077419                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 178083.569405                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 250204.439965                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 250155.359515                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 178083.569405                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 250204.439965                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 250155.359515                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               508638                       # number of writebacks
system.l2.writebacks::total                    508638                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        63434                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63434                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          353                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          353                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       454926                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       454926                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         518360                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            518713                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        518360                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           518713                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  18387201000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18387201000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     59333500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59333500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 106125172500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 106125172500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     59333500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 124512373500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 124571707000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     59333500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 124512373500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 124571707000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.954713                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.954713                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738637                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738637                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759802                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.759802                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 289863.495917                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 289863.495917                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 168083.569405                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 168083.569405                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 233280.077419                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 233280.077419                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 168083.569405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 240204.439965                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 240155.359515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 168083.569405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 240204.439965                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 240155.359515                       # average overall mshr miss latency
system.l2.replacements                         516768                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1114755225000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16153.921169                       # Cycle average of tags in use
system.l3.tags.total_refs                     1034744                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    347916                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.974120                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      520.060498                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          6.524392                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      15627.336279                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.031742                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000398                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.953817                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.985957                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16317                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   2418132                       # Number of tag accesses
system.l3.tags.data_accesses                  2418132                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1114755225000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       508638                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           508638                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                511                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   511                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         208403                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            208403                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                208914                       # number of demand (read+write) hits
system.l3.demand_hits::total                   208914                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               208914                       # number of overall hits
system.l3.overall_hits::total                  208914                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            62923                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               62923                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          353                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       246523                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          246876                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 353                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              309446                       # number of demand (read+write) misses
system.l3.demand_misses::total                 309799                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                353                       # number of overall misses
system.l3.overall_misses::cpu.data             309446                       # number of overall misses
system.l3.overall_misses::total                309799                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  17684061500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   17684061500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     55450500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  98931911500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  98987362000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      55450500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  116615973000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     116671423500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     55450500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 116615973000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    116671423500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       508638                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       508638                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63434                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63434                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          353                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       454926                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        455279                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               353                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            518360                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               518713                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              353                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           518360                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              518713                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.991944                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.991944                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.541897                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.542252                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.596971                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.597245                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.596971                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.597245                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 281042.885749                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 281042.885749                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 157083.569405                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 401309.052299                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 400959.842188                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 157083.569405                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 376854.032691                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 376603.615570                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 157083.569405                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 376854.032691                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 376603.615570                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               286523                       # number of writebacks
system.l3.writebacks::total                    286523                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          364                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           364                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        62923                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          62923                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          353                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       246523                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       246876                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            353                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         309446                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            309799                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           353                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        309446                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           309799                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  17054831500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  17054831500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     51920500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  96466681500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  96518602000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     51920500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 113521513000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 113573433500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     51920500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 113521513000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 113573433500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.991944                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.991944                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.541897                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.542252                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.596971                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.597245                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.596971                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.597245                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 271042.885749                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 271042.885749                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 147083.569405                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 391309.052299                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 390959.842188                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 147083.569405                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 366854.032691                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 366603.615570                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 147083.569405                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 366854.032691                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 366603.615570                       # average overall mshr miss latency
system.l3.replacements                         331532                       # number of replacements
system.membus.snoop_filter.tot_requests        616272                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       306473                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1114755225000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             246876                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       286523                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6608                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62923                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62923                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        246876                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       912729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       912729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 912729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     38164608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     38164608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                38164608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            309799                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  309799    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              309799                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1762368000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1548999000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1555798                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       873103                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          12268                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        12268                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1114755225000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616252                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1452425                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           77705                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          191228                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         191228                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66443                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66443                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           353                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       615899                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2428970                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2429721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85734784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85760256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          848300                       # Total snoops (count)
system.tol2bus.snoopTraffic                  50890304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1722223                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007123                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.084099                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1709955     99.29%     99.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12268      0.71%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1722223                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1435208000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            529500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1119127000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1114755225000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            455279                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       795161                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           52766                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63434                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63434                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       455279                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1553821                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     65750464                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          331532                       # Total snoops (count)
system.tol3bus.snoopTraffic                  18337472                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1366641                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.242589                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.428649                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1035109     75.74%     75.74% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 331532     24.26%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1366641                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1026192999                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         778069501                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
