read -sv run_verilog_mid/adder_32b_16_75_1f8e46e4def8c939825b18c1fb911a45.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_16_75_1f8e46e4def8c939825b18c1fb911a45_yosys.v
